Partition Merge report for soc_system
Fri Jul 27 21:13:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Fri Jul 27 21:13:47 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; soc_system                                  ;
; Top-level Entity Name           ; ghrd_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 19718                                       ;
; Total pins                      ; 368                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,578,432                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                 ;
+----------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                     ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                        ; Details                                                                                  ;
+----------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------+
; CFI_comb:cb0|CFI_FIFO:cf0|empty                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_FIFO:cf0|empty                          ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_FIFO:cf0|empty                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_FIFO:cf0|empty                          ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_FIFO:cf0|overflow                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_FIFO:cf0|overflow                       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_FIFO:cf0|overflow                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_FIFO:cf0|overflow                       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|atom[0]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|atom[0]          ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|atom[0]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|atom[0]          ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|atom[1]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|atom[1]          ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|atom[1]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|atom[1]          ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[0]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[0]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[0]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[0]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[10]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[10]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[10]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[10]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[11]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[11]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[11]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[11]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[12]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[12]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[12]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[12]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[13]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[13]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[13]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[13]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[14]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[14]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[14]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[14]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[15]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[15]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[15]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[15]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[16]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[16]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[16]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[16]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[17]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[17]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[17]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[17]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[18]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[18]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[18]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[18]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[19]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[19]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[19]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[19]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[1]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[1]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[1]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[1]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[20]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[20]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[20]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[20]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[21]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[21]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[21]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[21]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[22]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[22]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[22]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[22]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[23]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[23]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[23]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[23]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[24]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[24]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[24]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[24]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[25]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[25]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[25]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[25]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[26]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[26]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[26]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[26]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[27]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[27]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[27]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[27]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[28]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[28]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[28]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[28]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[29]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[29]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[29]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[29]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[2]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[2]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[2]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[2]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[30]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[30]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[30]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[30]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[31]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[31]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[31]   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[31]   ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[3]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[3]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[3]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[3]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[4]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[4]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[4]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[4]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[5]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[5]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[5]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[5]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[6]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[6]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[6]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[6]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[7]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[7]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[7]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[7]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[8]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[8]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[8]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[8]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[9]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[9]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[9]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|check_addr[9]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[0]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[0]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[10]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[10]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[11]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[11]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[12]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[12]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[13]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[13]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[14]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[14]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[15]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[15]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[16]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[16]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[16]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[16]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[17]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[17]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[17]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[17]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[18]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[18]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[18]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[18]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[19]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[19]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[19]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[19]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[1]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[1]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[20]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[20]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[20]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[20]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[21]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[21]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[21]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[21]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[22]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[22]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[22]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[22]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[23]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[23]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[23]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[23]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[24]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[24]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[24]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[24]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[25]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[25]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[25]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[25]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[26]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[26]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[26]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[26]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[27]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[27]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[27]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[27]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[28]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[28]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[28]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[28]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[29]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[29]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[29]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[29]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[2]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[2]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[30]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[30]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[30]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[30]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[31]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[31]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[31]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[31]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[3]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[3]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[4]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[4]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[5]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[5]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[6]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[6]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[7]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[7]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[8]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[8]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[9]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|init_addr[9]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[0]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[0]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[0]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[0]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[10]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[10]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[10]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[10]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[11]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[11]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[11]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[11]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[12]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[12]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[12]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[12]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[13]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[13]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[13]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[13]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[14]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[14]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[14]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[14]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[15]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[15]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[15]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[15]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[16]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[16]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[16]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[16]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[17]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[17]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[17]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[17]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[18]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[18]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[18]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[18]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[19]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[19]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[19]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[19]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[1]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[1]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[1]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[1]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[20]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[20]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[20]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[20]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[21]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[21]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[21]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[21]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[22]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[22]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[22]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[22]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[23]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[23]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[23]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[23]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[24]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[24]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[24]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[24]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[25]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[25]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[25]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[25]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[26]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[26]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[26]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[26]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[27]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[27]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[27]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[27]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[28]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[28]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[28]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[28]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[29]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[29]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[29]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[29]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[2]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[2]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[2]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[2]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[30]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[30]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[30]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[30]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[31]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[31]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[31]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[31]      ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[3]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[3]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[3]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[3]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[4]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[4]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[4]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[4]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[5]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[5]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[5]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[5]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[6]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[6]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[6]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[6]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[7]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[7]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[7]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[7]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[8]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[8]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[8]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[8]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[9]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[9]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[9]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|max_cid[9]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[0]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[0]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[1]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[1]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[2]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[2]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[3]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[3]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[4]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[4]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[5]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[5]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[6]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[6]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[7]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_c[7]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[0] ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[0] ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[1] ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[1] ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[2] ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|outdata_count[2] ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[0]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[0]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[0]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[0]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[100]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[100]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[100]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[100]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[101]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[101]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[101]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[101]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[102]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[102]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[102]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[102]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[103]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[103]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[103]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[103]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[104]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[104]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[104]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[104]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[105]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[105]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[105]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[105]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[106]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[106]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[106]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[106]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[107]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[107]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[107]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[107]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[108]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[108]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[108]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[108]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[109]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[109]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[109]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[109]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[10]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[10]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[10]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[10]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[110]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[110]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[110]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[110]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[111]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[111]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[111]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[111]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[112]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[112]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[113]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[113]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[114]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[114]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[115]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[115]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[116]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[116]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[117]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[117]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[118]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[118]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[119]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[119]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[119]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[119]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[11]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[11]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[11]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[11]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[120]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[120]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[121]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[121]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[121]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[121]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[122]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[122]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[122]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[122]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[123]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[123]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[123]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[123]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[124]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[124]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[124]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[124]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[125]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[125]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[125]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[125]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[126]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[126]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[126]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[126]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[127]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[127]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[127]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[127]       ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[12]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[12]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[12]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[12]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[13]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[13]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[13]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[13]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[14]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[14]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[14]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[14]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[15]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[15]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[15]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[15]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[16]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[16]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[16]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[16]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[17]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[17]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[17]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[17]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[18]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[18]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[18]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[18]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[19]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[19]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[19]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[19]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[1]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[1]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[1]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[1]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[20]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[20]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[20]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[20]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[21]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[21]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[21]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[21]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[22]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[22]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[22]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[22]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[23]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[23]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[23]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[23]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[24]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[24]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[24]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[24]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[25]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[25]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[25]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[25]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[26]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[26]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[26]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[26]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[27]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[27]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[27]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[27]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[28]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[28]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[28]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[28]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[29]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[29]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[29]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[29]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[2]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[2]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[2]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[2]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[30]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[30]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[30]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[30]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[31]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[31]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[31]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[31]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[32]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[32]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[32]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[32]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[33]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[33]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[33]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[33]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[34]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[34]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[34]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[34]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[35]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[35]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[35]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[35]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[36]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[36]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[36]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[36]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[37]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[37]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[37]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[37]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[38]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[38]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[38]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[38]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[39]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[39]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[39]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[39]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[3]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[3]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[3]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[3]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[40]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[40]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[40]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[40]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[41]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[41]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[41]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[41]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[42]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[42]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[42]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[42]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[43]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[43]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[43]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[43]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[44]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[44]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[44]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[44]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[45]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[45]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[45]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[45]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[46]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[46]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[46]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[46]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[47]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[47]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[47]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[47]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[48]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[48]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[48]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[48]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[49]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[49]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[49]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[49]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[4]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[4]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[4]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[4]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[50]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[50]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[50]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[50]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[51]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[51]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[51]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[51]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[52]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[52]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[52]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[52]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[53]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[53]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[53]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[53]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[54]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[54]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[54]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[54]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[55]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[55]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[55]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[55]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[56]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[56]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[56]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[56]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[57]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[57]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[57]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[57]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[58]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[58]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[58]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[58]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[59]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[59]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[59]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[59]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[5]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[5]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[5]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[5]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[60]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[60]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[60]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[60]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[61]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[61]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[61]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[61]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[62]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[62]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[62]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[62]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[63]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[63]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[63]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[63]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[64]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[64]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[64]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[64]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[65]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[65]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[65]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[65]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[66]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[66]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[66]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[66]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[67]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[67]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[67]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[67]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[68]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[68]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[68]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[68]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[69]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[69]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[69]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[69]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[6]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[6]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[6]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[6]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[70]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[70]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[70]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[70]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[71]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[71]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[71]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[71]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[72]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[72]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[72]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[72]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[73]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[73]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[73]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[73]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[74]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[74]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[74]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[74]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[75]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[75]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[75]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[75]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[76]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[76]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[76]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[76]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[77]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[77]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[77]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[77]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[78]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[78]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[78]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[78]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[79]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[79]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[79]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[79]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[7]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[7]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[7]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[7]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[80]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[80]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[80]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[80]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[81]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[81]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[81]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[81]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[82]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[82]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[82]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[82]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[83]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[83]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[83]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[83]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[84]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[84]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[84]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[84]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[85]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[85]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[85]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[85]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[86]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[86]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[86]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[86]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[87]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[87]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[87]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[87]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[88]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[88]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[88]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[88]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[89]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[89]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[89]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[89]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[8]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[8]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[8]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[8]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[90]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[90]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[90]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[90]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[91]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[91]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[91]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[91]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[92]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[92]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[92]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[92]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[93]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[93]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[93]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[93]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[94]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[94]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[94]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[94]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[95]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[95]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[95]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[95]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[96]        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[96]        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[97]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[97]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[97]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[97]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[98]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[98]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[98]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[98]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[99]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[99]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[99]        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[99]        ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[9]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[9]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|probe[9]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|probe[9]         ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[0]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[0]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[10]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[10]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[11]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[11]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[12]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[12]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[13]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[13]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[14]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[14]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[15]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[15]    ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[1]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[1]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[2]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[2]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[3]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[3]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[4]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[4]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[5]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[5]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[6]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[6]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[7]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[7]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[8]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[8]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[9]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|stack_ptr[9]     ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|vio              ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|vio              ; N/A                                                                                      ;
; CFI_comb:cb0|CFI_comb_verification:cve0|vio              ; post-fitting ; connected ; Top                            ; post-synthesis    ; CFI_comb:cb0|CFI_comb_verification:cve0|vio              ; N/A                                                                                      ;
; CLOCK_50                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                 ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[10]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[10]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[10]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[10]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[11]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[11]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[11]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[11]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[12]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[12]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[12]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[12]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[13]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[13]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[13]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[13]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[14]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[14]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[14]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[14]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[15]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[15]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[15]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[15]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[16]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[16]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[16]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[16]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[17]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[17]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[17]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[17]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[18]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[18]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[18]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[18]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[19]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[19]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[19]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[19]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[20]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[20]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[20]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[20]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[21]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[21]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[21]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[21]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[22]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[22]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[22]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[22]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[23]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[23]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[23]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[23]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[24]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[24]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[24]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[24]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[25]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[25]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[25]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[25]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[26]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[26]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[26]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[26]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[27]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[27]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[27]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[27]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[28]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[28]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[28]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[28]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[29]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[29]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[29]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[29]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[30]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[30]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[30]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[30]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[31]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[31]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[31]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[31]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[3]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[3]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[3]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[3]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[5]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[5]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[5]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[5]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[6]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[6]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[6]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[6]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[7]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[7]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[7]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[7]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[8]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[8]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[8]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[8]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[9]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[9]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outc[9]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outc[9]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[100]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[100]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[100]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[100]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[101]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[101]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[101]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[101]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[102]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[102]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[102]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[102]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[103]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[103]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[103]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[103]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[104]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[104]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[104]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[104]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[105]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[105]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[105]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[105]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[106]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[106]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[106]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[106]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[107]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[107]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[107]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[107]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[108]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[108]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[108]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[108]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[109]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[109]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[109]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[109]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[10]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[10]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[10]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[10]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[110]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[110]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[110]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[110]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[111]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[111]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[111]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[111]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[112]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[112]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[112]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[112]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[113]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[113]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[113]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[113]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[114]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[114]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[114]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[114]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[115]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[115]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[115]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[115]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[116]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[116]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[116]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[116]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[117]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[117]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[117]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[117]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[118]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[118]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[118]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[118]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[119]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[119]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[119]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[119]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[11]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[11]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[11]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[11]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[120]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[120]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[120]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[120]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[121]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[121]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[121]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[121]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[122]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[122]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[122]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[122]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[123]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[123]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[123]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[123]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[124]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[124]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[124]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[124]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[125]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[125]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[125]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[125]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[126]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[126]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[126]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[126]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[127]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[127]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[127]               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[127]               ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[12]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[12]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[12]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[12]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[13]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[13]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[13]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[13]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[14]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[14]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[14]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[14]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[15]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[15]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[15]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[15]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[16]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[16]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[16]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[16]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[17]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[17]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[17]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[17]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[18]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[18]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[18]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[18]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[19]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[19]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[19]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[19]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[20]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[20]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[20]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[20]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[21]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[21]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[21]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[21]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[22]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[22]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[22]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[22]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[23]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[23]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[23]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[23]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[24]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[24]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[24]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[24]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[25]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[25]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[25]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[25]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[26]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[26]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[26]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[26]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[27]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[27]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[27]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[27]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[28]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[28]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[28]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[28]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[29]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[29]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[29]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[29]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[30]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[30]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[30]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[30]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[31]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[31]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[31]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[31]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[32]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[32]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[32]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[32]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[33]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[33]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[33]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[33]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[34]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[34]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[34]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[34]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[35]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[35]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[35]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[35]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[36]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[36]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[36]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[36]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[37]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[37]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[37]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[37]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[38]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[38]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[38]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[38]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[39]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[39]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[39]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[39]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[3]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[3]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[3]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[3]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[40]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[40]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[40]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[40]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[41]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[41]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[41]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[41]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[42]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[42]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[42]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[42]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[43]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[43]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[43]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[43]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[44]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[44]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[44]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[44]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[45]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[45]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[45]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[45]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[46]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[46]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[46]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[46]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[47]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[47]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[47]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[47]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[48]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[48]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[48]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[48]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[49]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[49]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[49]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[49]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[50]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[50]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[50]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[50]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[51]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[51]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[51]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[51]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[52]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[52]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[52]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[52]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[53]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[53]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[53]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[53]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[54]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[54]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[54]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[54]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[55]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[55]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[55]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[55]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[56]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[56]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[56]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[56]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[57]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[57]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[57]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[57]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[58]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[58]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[58]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[58]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[59]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[59]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[59]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[59]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[5]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[5]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[5]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[5]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[60]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[60]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[60]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[60]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[61]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[61]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[61]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[61]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[62]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[62]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[62]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[62]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[63]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[63]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[63]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[63]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[64]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[64]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[64]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[64]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[65]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[65]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[65]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[65]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[66]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[66]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[66]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[66]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[67]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[67]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[67]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[67]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[68]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[68]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[68]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[68]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[69]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[69]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[69]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[69]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[6]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[6]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[6]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[6]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[70]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[70]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[70]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[70]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[71]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[71]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[71]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[71]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[72]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[72]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[72]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[72]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[73]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[73]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[73]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[73]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[74]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[74]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[74]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[74]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[75]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[75]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[75]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[75]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[76]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[76]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[76]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[76]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[77]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[77]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[77]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[77]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[78]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[78]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[78]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[78]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[79]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[79]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[79]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[79]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[7]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[7]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[7]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[7]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[80]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[80]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[80]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[80]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[81]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[81]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[81]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[81]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[82]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[82]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[82]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[82]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[83]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[83]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[83]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[83]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[84]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[84]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[84]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[84]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[85]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[85]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[85]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[85]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[86]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[86]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[86]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[86]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[87]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[87]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[87]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[87]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[88]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[88]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[88]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[88]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[89]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[89]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[89]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[89]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[8]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[8]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[8]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[8]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[90]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[90]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[90]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[90]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[91]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[91]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[91]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[91]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[92]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[92]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[92]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[92]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[93]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[93]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[93]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[93]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[94]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[94]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[94]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[94]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[95]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[95]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[95]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[95]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[96]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[96]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[96]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[96]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[97]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[97]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[97]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[97]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[98]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[98]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[98]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[98]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[99]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[99]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[99]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[99]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[9]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[9]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outd[9]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outd[9]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[10]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[10]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[10]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[10]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[11]                ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[11]                ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[12]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[12]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[12]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[12]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[13]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[13]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[13]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[13]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[14]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[14]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[14]                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[14]                ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[15]                ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[15]                ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[3]                 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[3]                 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[5]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[5]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[5]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[5]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[6]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[6]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[6]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[6]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[7]                 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[7]                 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; decoder_pipe:d1|combine_pipe:cp0|outh[8]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[8]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[8]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[8]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[9]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[9]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outh[9]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outh[9]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[0]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[0]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[1]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[1]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[2]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[2]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[3]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[3]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[3]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[3]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|combine_pipe:cp0|outs[4]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|combine_pipe:cp0|outs[4]                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[0]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[0]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[0]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[0]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[100]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[100]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[100]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[100]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[101]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[101]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[101]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[101]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[102]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[102]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[102]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[102]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[103]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[103]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[103]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[103]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[104]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[104]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[104]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[104]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[105]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[105]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[105]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[105]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[106]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[106]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[106]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[106]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[107]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[107]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[107]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[107]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[108]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[108]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[108]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[108]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[109]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[109]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[109]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[109]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[10]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[10]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[10]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[10]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[110]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[110]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[110]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[110]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[111]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[111]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[111]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[111]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[112]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[112]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[112]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[112]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[113]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[113]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[113]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[113]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[114]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[114]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[114]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[114]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[115]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[115]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[115]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[115]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[116]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[116]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[116]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[116]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[117]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[117]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[117]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[117]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[118]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[118]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[118]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[118]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[119]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[119]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[119]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[119]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[11]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[11]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[11]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[11]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[120]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[120]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[120]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[120]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[121]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[121]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[121]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[121]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[122]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[122]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[122]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[122]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[123]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[123]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[123]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[123]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[124]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[124]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[124]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[124]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[125]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[125]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[125]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[125]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[126]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[126]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[126]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[126]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[127]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[127]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[127]                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[127]                               ; N/A                                                                                      ;
; decoder_pipe:d1|probe[12]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[12]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[12]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[12]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[13]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[13]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[13]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[13]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[14]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[14]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[14]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[14]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[15]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[15]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[15]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[15]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[16]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[16]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[16]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[16]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[17]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[17]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[17]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[17]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[18]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[18]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[18]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[18]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[19]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[19]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[19]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[19]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[1]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[1]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[1]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[1]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[20]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[20]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[20]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[20]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[21]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[21]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[21]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[21]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[22]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[22]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[22]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[22]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[23]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[23]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[23]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[23]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[24]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[24]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[24]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[24]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[25]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[25]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[25]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[25]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[26]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[26]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[26]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[26]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[27]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[27]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[27]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[27]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[28]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[28]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[28]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[28]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[29]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[29]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[29]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[29]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[2]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[2]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[2]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[2]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[30]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[30]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[30]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[30]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[31]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[31]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[31]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[31]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[32]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[32]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[32]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[32]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[33]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[33]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[33]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[33]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[34]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[34]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[34]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[34]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[35]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[35]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[35]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[35]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[36]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[36]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[36]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[36]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[37]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[37]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[37]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[37]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[38]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[38]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[38]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[38]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[39]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[39]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[39]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[39]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[3]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[3]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[3]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[3]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[40]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[40]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[40]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[40]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[41]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[41]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[41]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[41]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[42]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[42]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[42]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[42]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[43]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[43]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[43]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[43]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[44]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[44]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[44]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[44]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[45]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[45]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[45]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[45]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[46]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[46]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[46]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[46]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[47]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[47]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[47]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[47]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[48]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[48]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[48]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[48]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[49]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[49]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[49]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[49]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[4]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[4]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[4]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[4]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[50]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[50]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[50]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[50]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[51]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[51]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[51]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[51]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[52]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[52]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[52]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[52]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[53]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[53]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[53]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[53]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[54]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[54]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[54]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[54]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[55]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[55]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[55]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[55]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[56]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[56]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[56]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[56]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[57]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[57]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[57]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[57]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[58]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[58]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[58]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[58]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[59]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[59]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[59]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[59]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[5]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[5]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[5]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[5]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[60]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[60]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[60]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[60]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[61]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[61]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[61]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[61]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[62]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[62]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[62]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[62]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[63]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[63]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[63]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[63]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[64]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[64]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[64]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[64]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[65]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[65]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[65]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[65]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[66]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[66]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[66]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[66]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[67]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[67]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[67]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[67]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[68]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[68]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[68]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[68]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[69]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[69]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[69]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[69]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[6]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[6]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[6]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[6]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[70]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[70]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[70]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[70]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[71]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[71]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[71]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[71]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[72]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[72]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[72]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[72]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[73]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[73]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[73]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[73]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[74]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[74]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[74]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[74]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[75]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[75]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[75]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[75]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[76]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[76]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[76]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[76]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[77]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[77]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[77]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[77]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[78]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[78]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[78]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[78]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[79]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[79]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[79]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[79]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[7]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[7]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[7]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[7]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[80]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[80]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[80]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[80]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[81]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[81]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[81]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[81]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[82]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[82]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[82]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[82]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[83]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[83]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[83]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[83]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[84]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[84]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[84]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[84]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[85]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[85]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[85]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[85]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[86]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[86]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[86]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[86]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[87]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[87]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[87]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[87]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[88]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[88]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[88]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[88]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[89]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[89]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[89]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[89]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[8]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[8]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[8]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[8]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[90]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[90]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[90]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[90]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[91]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[91]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[91]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[91]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[92]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[92]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[92]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[92]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[93]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[93]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[93]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[93]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[94]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[94]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[94]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[94]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[95]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[95]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[95]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[95]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[96]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[96]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[96]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[96]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[97]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[97]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[97]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[97]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[98]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[98]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[98]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[98]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[99]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[99]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[99]                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[99]                                ; N/A                                                                                      ;
; decoder_pipe:d1|probe[9]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[9]                                 ; N/A                                                                                      ;
; decoder_pipe:d1|probe[9]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; decoder_pipe:d1|probe[9]                                 ; N/A                                                                                      ;
; temp[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[0]                                                  ; N/A                                                                                      ;
; temp[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[0]                                                  ; N/A                                                                                      ;
; temp[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[10]                                                 ; N/A                                                                                      ;
; temp[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[10]                                                 ; N/A                                                                                      ;
; temp[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[11]                                                 ; N/A                                                                                      ;
; temp[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[11]                                                 ; N/A                                                                                      ;
; temp[12]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[12]                                                 ; N/A                                                                                      ;
; temp[12]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[12]                                                 ; N/A                                                                                      ;
; temp[13]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[13]                                                 ; N/A                                                                                      ;
; temp[13]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[13]                                                 ; N/A                                                                                      ;
; temp[14]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[14]                                                 ; N/A                                                                                      ;
; temp[14]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[14]                                                 ; N/A                                                                                      ;
; temp[15]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[15]                                                 ; N/A                                                                                      ;
; temp[15]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[15]                                                 ; N/A                                                                                      ;
; temp[16]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[16]                                                 ; N/A                                                                                      ;
; temp[16]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[16]                                                 ; N/A                                                                                      ;
; temp[17]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[17]                                                 ; N/A                                                                                      ;
; temp[17]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[17]                                                 ; N/A                                                                                      ;
; temp[18]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[18]                                                 ; N/A                                                                                      ;
; temp[18]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[18]                                                 ; N/A                                                                                      ;
; temp[19]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[19]                                                 ; N/A                                                                                      ;
; temp[19]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[19]                                                 ; N/A                                                                                      ;
; temp[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[1]                                                  ; N/A                                                                                      ;
; temp[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[1]                                                  ; N/A                                                                                      ;
; temp[20]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[20]                                                 ; N/A                                                                                      ;
; temp[20]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[20]                                                 ; N/A                                                                                      ;
; temp[21]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[21]                                                 ; N/A                                                                                      ;
; temp[21]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[21]                                                 ; N/A                                                                                      ;
; temp[22]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[22]                                                 ; N/A                                                                                      ;
; temp[22]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[22]                                                 ; N/A                                                                                      ;
; temp[23]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[23]                                                 ; N/A                                                                                      ;
; temp[23]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[23]                                                 ; N/A                                                                                      ;
; temp[24]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[24]                                                 ; N/A                                                                                      ;
; temp[24]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[24]                                                 ; N/A                                                                                      ;
; temp[25]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[25]                                                 ; N/A                                                                                      ;
; temp[25]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[25]                                                 ; N/A                                                                                      ;
; temp[26]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[26]                                                 ; N/A                                                                                      ;
; temp[26]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[26]                                                 ; N/A                                                                                      ;
; temp[27]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[27]                                                 ; N/A                                                                                      ;
; temp[27]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[27]                                                 ; N/A                                                                                      ;
; temp[28]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[28]                                                 ; N/A                                                                                      ;
; temp[28]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[28]                                                 ; N/A                                                                                      ;
; temp[29]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[29]                                                 ; N/A                                                                                      ;
; temp[29]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[29]                                                 ; N/A                                                                                      ;
; temp[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[2]                                                  ; N/A                                                                                      ;
; temp[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[2]                                                  ; N/A                                                                                      ;
; temp[30]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[30]                                                 ; N/A                                                                                      ;
; temp[30]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[30]                                                 ; N/A                                                                                      ;
; temp[31]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[31]                                                 ; N/A                                                                                      ;
; temp[31]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[31]                                                 ; N/A                                                                                      ;
; temp[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[3]                                                  ; N/A                                                                                      ;
; temp[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[3]                                                  ; N/A                                                                                      ;
; temp[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[4]                                                  ; N/A                                                                                      ;
; temp[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[4]                                                  ; N/A                                                                                      ;
; temp[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[5]                                                  ; N/A                                                                                      ;
; temp[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[5]                                                  ; N/A                                                                                      ;
; temp[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[6]                                                  ; N/A                                                                                      ;
; temp[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[6]                                                  ; N/A                                                                                      ;
; temp[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[7]                                                  ; N/A                                                                                      ;
; temp[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[7]                                                  ; N/A                                                                                      ;
; temp[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[8]                                                  ; N/A                                                                                      ;
; temp[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[8]                                                  ; N/A                                                                                      ;
; temp[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[9]                                                  ; N/A                                                                                      ;
; temp[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; temp[9]                                                  ; N/A                                                                                      ;
; trigger                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; trigger                                                  ; N/A                                                                                      ;
; vio_count[0]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[0]                                             ; N/A                                                                                      ;
; vio_count[0]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[0]                                             ; N/A                                                                                      ;
; vio_count[10]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[10]                                            ; N/A                                                                                      ;
; vio_count[10]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[10]                                            ; N/A                                                                                      ;
; vio_count[11]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[11]                                            ; N/A                                                                                      ;
; vio_count[11]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[11]                                            ; N/A                                                                                      ;
; vio_count[12]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[12]                                            ; N/A                                                                                      ;
; vio_count[12]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[12]                                            ; N/A                                                                                      ;
; vio_count[13]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[13]                                            ; N/A                                                                                      ;
; vio_count[13]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[13]                                            ; N/A                                                                                      ;
; vio_count[14]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[14]                                            ; N/A                                                                                      ;
; vio_count[14]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[14]                                            ; N/A                                                                                      ;
; vio_count[15]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[15]                                            ; N/A                                                                                      ;
; vio_count[15]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[15]                                            ; N/A                                                                                      ;
; vio_count[16]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[16]                                            ; N/A                                                                                      ;
; vio_count[16]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[16]                                            ; N/A                                                                                      ;
; vio_count[17]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[17]                                            ; N/A                                                                                      ;
; vio_count[17]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[17]                                            ; N/A                                                                                      ;
; vio_count[18]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[18]                                            ; N/A                                                                                      ;
; vio_count[18]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[18]                                            ; N/A                                                                                      ;
; vio_count[19]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[19]                                            ; N/A                                                                                      ;
; vio_count[19]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[19]                                            ; N/A                                                                                      ;
; vio_count[1]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[1]                                             ; N/A                                                                                      ;
; vio_count[1]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[1]                                             ; N/A                                                                                      ;
; vio_count[20]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[20]                                            ; N/A                                                                                      ;
; vio_count[20]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[20]                                            ; N/A                                                                                      ;
; vio_count[21]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[21]                                            ; N/A                                                                                      ;
; vio_count[21]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[21]                                            ; N/A                                                                                      ;
; vio_count[22]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[22]                                            ; N/A                                                                                      ;
; vio_count[22]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[22]                                            ; N/A                                                                                      ;
; vio_count[23]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[23]                                            ; N/A                                                                                      ;
; vio_count[23]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[23]                                            ; N/A                                                                                      ;
; vio_count[24]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[24]                                            ; N/A                                                                                      ;
; vio_count[24]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[24]                                            ; N/A                                                                                      ;
; vio_count[25]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[25]                                            ; N/A                                                                                      ;
; vio_count[25]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[25]                                            ; N/A                                                                                      ;
; vio_count[26]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[26]                                            ; N/A                                                                                      ;
; vio_count[26]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[26]                                            ; N/A                                                                                      ;
; vio_count[27]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[27]                                            ; N/A                                                                                      ;
; vio_count[27]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[27]                                            ; N/A                                                                                      ;
; vio_count[28]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[28]                                            ; N/A                                                                                      ;
; vio_count[28]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[28]                                            ; N/A                                                                                      ;
; vio_count[29]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[29]                                            ; N/A                                                                                      ;
; vio_count[29]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[29]                                            ; N/A                                                                                      ;
; vio_count[2]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[2]                                             ; N/A                                                                                      ;
; vio_count[2]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[2]                                             ; N/A                                                                                      ;
; vio_count[30]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[30]                                            ; N/A                                                                                      ;
; vio_count[30]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[30]                                            ; N/A                                                                                      ;
; vio_count[31]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[31]                                            ; N/A                                                                                      ;
; vio_count[31]                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[31]                                            ; N/A                                                                                      ;
; vio_count[3]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[3]                                             ; N/A                                                                                      ;
; vio_count[3]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[3]                                             ; N/A                                                                                      ;
; vio_count[4]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[4]                                             ; N/A                                                                                      ;
; vio_count[4]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[4]                                             ; N/A                                                                                      ;
; vio_count[5]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[5]                                             ; N/A                                                                                      ;
; vio_count[5]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[5]                                             ; N/A                                                                                      ;
; vio_count[6]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[6]                                             ; N/A                                                                                      ;
; vio_count[6]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[6]                                             ; N/A                                                                                      ;
; vio_count[7]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[7]                                             ; N/A                                                                                      ;
; vio_count[7]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[7]                                             ; N/A                                                                                      ;
; vio_count[8]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[8]                                             ; N/A                                                                                      ;
; vio_count[8]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[8]                                             ; N/A                                                                                      ;
; vio_count[9]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[9]                                             ; N/A                                                                                      ;
; vio_count[9]                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; vio_count[9]                                             ; N/A                                                                                      ;
+----------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                               ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Statistic                                    ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 13725  ; 109              ; 4440                           ; 16                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Combinational ALUT usage for logic           ; 25249  ; 185              ; 242                            ; 1                                     ; 0                              ;
;     -- 7 input functions                     ; 265    ; 5                ; 0                              ; 0                                     ; 0                              ;
;     -- 6 input functions                     ; 10007  ; 38               ; 47                             ; 0                                     ; 0                              ;
;     -- 5 input functions                     ; 4563   ; 46               ; 28                             ; 0                                     ; 0                              ;
;     -- 4 input functions                     ; 3797   ; 23               ; 28                             ; 0                                     ; 0                              ;
;     -- <=3 input functions                   ; 6617   ; 73               ; 139                            ; 1                                     ; 0                              ;
; Memory ALUT usage                            ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 64-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 32-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Dedicated logic registers                    ; 9430   ; 132              ; 9934                           ; 36                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; I/O pins                                     ; 294    ; 0                ; 0                              ; 63                                    ; 11                             ;
; I/O registers                                ; 50     ; 0                ; 0                              ; 136                                   ; 0                              ;
; Total block memory bits                      ; 2048   ; 0                ; 2576384                        ; 0                                     ; 0                              ;
; Total block memory implementation bits       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
; JTAG                                         ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; DLL                                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Impedance control block                      ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Double data rate I/O input circuitry         ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Double data rate I/O output circuitry        ; 0      ; 0                ; 0                              ; 252                                   ; 0                              ;
; Double data rate I/O output enable circuitry ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Impedance logic block                        ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; DQS pin delay chain                          ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; DQS pin enable control                       ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Delay chain                                  ; 0      ; 0                ; 0                              ; 124                                   ; 0                              ;
; Pin configuration                            ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; DQS pin configuration                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Signal Splitter                              ; 0      ; 0                ; 0                              ; 5                                     ; 0                              ;
; Leveling delay chain                         ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; Clock Phase Select                           ; 0      ; 0                ; 0                              ; 46                                    ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; LFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; HPS SDRAM PLL                                ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS EMAC peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS GPIO peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS SPI Master peripheral                    ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS USB peripheral                           ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS DBG APB interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; Hard Memory Controller                       ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS boot from FPGA interface                 ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS clock resets interface                   ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; FPGA-to-HPS interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS interrupts interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS STM event interface                      ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS TPIU trace interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; IR FIFO USERDES Block                        ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Hard Memory PHY                              ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; VFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Connections                                  ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Connections                     ; 10738  ; 225              ; 13282                          ; 67                                    ; 193                            ;
;     -- Registered Input Connections          ; 9512   ; 141              ; 9964                           ; 0                                     ; 0                              ;
;     -- Output Connections                    ; 1598   ; 1395             ; 35                             ; 91                                    ; 21386                          ;
;     -- Registered Output Connections         ; 1319   ; 1390             ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Internal Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Total Connections                     ; 148428 ; 2651             ; 45968                          ; 5512                                  ; 21613                          ;
;     -- Registered Connections                ; 50072  ; 2244             ; 38623                          ; 100                                   ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; External Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Top                                   ; 222    ; 613              ; 1259                           ; 46                                    ; 10196                          ;
;     -- sld_hub:auto_hub                      ; 613    ; 26               ; 796                            ; 0                                     ; 185                            ;
;     -- sld_signaltap:auto_signaltap_0        ; 1259   ; 796              ; 64                             ; 0                                     ; 11198                          ;
;     -- soc_system_hps_0_hps_io_border:border ; 46     ; 0                ; 0                              ; 112                                   ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 10196  ; 185              ; 11198                          ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Partition Interface                          ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports                           ; 137    ; 177              ; 1956                           ; 11                                    ; 207                            ;
;     -- Output Ports                          ; 174    ; 194              ; 1273                           ; 42                                    ; 184                            ;
;     -- Bidir Ports                           ; 167    ; 0                ; 0                              ; 56                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Registered Ports                             ;        ;                  ;                                ;                                       ;                                ;
;     -- Registered Input Ports                ; 0      ; 3                ; 635                            ; 0                                     ; 0                              ;
;     -- Registered Output Ports               ; 0      ; 112              ; 1259                           ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Port Connectivity                            ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports driven by GND             ; 0      ; 14               ; 43                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0      ; 57               ; 2                              ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0      ; 0                ; 15                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0      ; 0                ; 1                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Source            ; 0      ; 138              ; 632                            ; 0                                     ; 0                              ;
;     -- Output Ports with no Source           ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0      ; 143              ; 646                            ; 0                                     ; 42                             ;
;     -- Output Ports with no Fanout           ; 0      ; 119              ; 1261                           ; 0                                     ; 0                              ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FAN_CTRL~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_I2C1_SCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_I2C1_SDAT~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_I2C2_SCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_I2C2_SDAT~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CMD~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_clr                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ena                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdi                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdo                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_usr1                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 19359          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 25677          ;
;     -- 7 input functions                    ; 270            ;
;     -- 6 input functions                    ; 10092          ;
;     -- 5 input functions                    ; 4637           ;
;     -- 4 input functions                    ; 3848           ;
;     -- <=3 input functions                  ; 6830           ;
;                                             ;                ;
; Dedicated logic registers                   ; 19532          ;
;                                             ;                ;
; I/O pins                                    ; 368            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2578432        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 16712          ;
; Total fan-out                               ; 195382         ;
; Average fan-out                             ; 4.12           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2m84:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4096         ; 629          ; 4096         ; 629          ; 2576384 ; None ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jul 27 21:13:38 2018
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off soc_system -c soc_system --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 119
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1266 of its 1292 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 26 missing sources or connections.
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 41 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 41
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 45
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 53
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 56
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 59
    Warning (15610): No output dependent on input pin "HPS_UART_RX" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 154
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 164
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 168
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 168
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 168
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/Dropbox/HAMS/my_first_hps-fpga_base/ghrd_top.v Line: 187
Info (21057): Implemented 42848 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 158 output pins
    Info (21060): Implemented 167 bidirectional pins
    Info (21061): Implemented 41167 logic cells
    Info (21064): Implemented 661 RAM segments
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Partition Merge was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 788 megabytes
    Info: Processing ended: Fri Jul 27 21:13:48 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


