0.7
2020.2
Nov 18 2020
09:47:47
D:/Briscky03/CA_lab/lab06/Exp6.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Briscky03/CA_lab/lab06/Exp6.srcs/sources_1/ip/divider/sim/divider.vhd,1636183933,vhdl,,,,divider,,,,,,,,
D:/Briscky03/CA_lab/lab06/Exp6.srcs/sources_1/ip/multiplier/sim/multiplier.vhd,1636183828,vhdl,,,,multiplier,,,,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/Code2Inst.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/CtrlUnit.v,,Code2Inst,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/Font816.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/ImmGen.v,,FONT8_16,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/VGATEST.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/common/add_32.v,,VGA_TESTP,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/btn_scan.v,1632454400,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/clk_diff.v,D:/Briscky03/CA_lab/lab06/code/auxillary/function.vh,btn_scan,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/clk_diff.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/common/cmp_32.v,,clk_diff,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/debug_clk.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/display.v,,debug_clk,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/display.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/my_clk_gen.v,D:/Briscky03/CA_lab/lab06/code/auxillary/function.vh,display,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/function.vh,1630116495,verilog,,,,,,,,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/my_clk_gen.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/parallel2serial.v,,my_clk_gen,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/parallel2serial.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/top.v,D:/Briscky03/CA_lab/lab06/code/auxillary/function.vh,parallel2serial,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/top.v,1632732464,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/vga.v,,top,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/auxillary/vga.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/sim/sim_top.v,,vga,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/common/MUX2T1_32.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/common/MUX8T1_32.v,,MUX2T1_32,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/common/MUX8T1_32.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/RAM_B.v,,MUX8T1_32,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/common/REG32.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/REG_IF_IS.v,,REG32,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/common/add_32.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/btn_scan.v,,add_32,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/common/cmp_32.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/debug_clk.v,,cmp_32,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/CtrlDefine.vh,1630116495,verilog,,,,,,,,,,,,
D:/Briscky03/CA_lab/lab06/code/core/CtrlUnit.v,1702998982,verilog,,D:/Briscky03/CA_lab/lab06/code/core/FU_ALU.v,D:/Briscky03/CA_lab/lab06/code/core/CtrlDefine.vh,CtrlUnit,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/FU_ALU.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/FU_div.v,,FU_ALU,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/FU_div.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/FU_jump.v,,FU_div,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/FU_jump.v,1633008300,verilog,,D:/Briscky03/CA_lab/lab06/code/core/FU_mem.v,,FU_jump,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/FU_mem.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/FU_mul.v,,FU_mem,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/FU_mul.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/Font816.v,,FU_mul,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/ImmGen.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/common/MUX2T1_32.v,,ImmGen,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/RAM_B.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/common/REG32.v,,RAM_B,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/REG_IF_IS.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/ROM_D.v,,REG_IF_IS,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/ROM_D.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/core/RV32core.v,,ROM_D,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/RV32core.v,1637137547,verilog,,D:/Briscky03/CA_lab/lab06/code/core/Regs.v,,RV32core,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/core/Regs.v,1630116495,verilog,,D:/Briscky03/CA_lab/lab06/code/auxillary/VGATEST.v,,Regs,,,../../../../code/auxillary;../../../../code/core,,,,,
D:/Briscky03/CA_lab/lab06/code/sim/sim_top.v,1702200107,verilog,,,,sim_top,,,../../../../code/auxillary;../../../../code/core,,,,,
