module TopModule (
    input clk,
    input load,
    input [1:0] ena,
    input [99:0] data,
    output reg [99:0] q
);

    always @(posedge clk) begin
        if (load) begin
            q <= data;
        end else begin
            case (ena)
                2'b01:   q <= {q[0],   q[99:1]};  // rotate right by one
                2'b10:   q <= {q[98:0], q[99]};   // rotate left by one
                default: q <= q;                  // 2'b00 / 2'b11: hold
            endcase
        end
    end

endmodule
