CMD:./cmake-build-debug/cbp sample_traces/int/int_12_trace.gz

=================== Predictor constants ===================
K = 17
DEFAULT_SIZE = 131072
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
TAG_LEN_S = { 6, 7, 9, 11, 11, 11, 11, 12IDX_LEN_S = { 
, 
, , , , , 
,  }
RESET_INTERVAL = 262144

TOT_SIZE = 183 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
EOF
Table[0]
	 occupation: 1006 / 1024
	 total predictions: 783939
Table[1]
	 occupation: 7452 / 8192
	 total predictions: 356881
Table[2]
	 occupation: 13252 / 16384
	 total predictions: 189685
Table[3]
	 occupation: 11953 / 16384
	 total predictions: 167200
Table[4]
	 occupation: 10825 / 16384
	 total predictions: 178955
Table[5]
	 occupation: 10445 / 16384
	 total predictions: 194513
Table[6]
	 occupation: 5327 / 8192
	 total predictions: 1070974
Table[7]
	 occupation: 1805 / 2048
	 total predictions: 405427
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 20449000
Number of loads that miss in SQ: 18429761 (90.13%)
Number of PFs issued to the memory system 2507092
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 76950572
	misses     = 1705
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 24843783
	misses     = 361158
	miss ratio = 1.45%
	pf accesses   = 2507092
	pf misses     = 26571
	pf miss ratio = 1.06%
L2$:
	accesses   = 362863
	misses     = 174576
	miss ratio = 48.11%
	pf accesses   = 26571
	pf misses     = 8668
	pf miss ratio = 32.62%
L3$:
	accesses   = 174576
	misses     = 85457
	miss ratio = 48.95%
	pf accesses   = 8668
	pf misses     = 4168
	pf miss ratio = 48.08%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :20449000
Num Prefetches generated :2508553
Num Prefetches issued :2777130
Num Prefetches filtered by PF queue :7913
Num untimely prefetches dropped from PF queue :1461
Num prefetches not issued LDST contention :270038
Num prefetches not issued stride 0 :4292053
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 59999603
cycles       = 23907789
CycWP        = 7816622
IPC          = 2.5096

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          6357220     179105   2.8173%   2.9851
JumpDirect          1352816          0   0.0000%   0.0000
JumpIndirect          33465          0   0.0000%   0.0000
JumpReturn           452978          0   0.0000%   0.0000
Not control        68754093          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10999603      2769345   3.9719    1345300      56665   0.4858       0.0205   4.2121%   5.1515    1366793    24.1206   124.2584
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25999603      6251656   4.1588    3874268     124124   0.6197       0.0199   3.2038%   4.7741    3001346    24.1802   115.4381
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    30999603      6891008   4.4986    4522132     127553   0.6562       0.0185   2.8206%   4.1147    3065349    24.0320    98.8835
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    59999603     23907789   2.5096    6357220     179105   0.2659       0.0075   2.8173%   2.9851    7816622    43.6427   130.2779
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 59999603 instrs 

ExecTime = 2218.1519486904144
