set_property PACKAGE_PIN N15 [get_ports {clk}]
set_property PACKAGE_PIN R10 [get_ports {pc[0]}]
set_property PACKAGE_PIN T10 [get_ports {pc[1]}]
set_property PACKAGE_PIN T9 [get_ports {pc[2]}]
set_property PACKAGE_PIN U13 [get_ports {pc[3]}]
set_property PACKAGE_PIN T13 [get_ports {pc[4]}]
set_property PACKAGE_PIN V14 [get_ports {pc[5]}]
set_property PACKAGE_PIN U14 [get_ports {pc[6]}]
set_property PACKAGE_PIN V11 [get_ports {pc[7]}]
set_property PACKAGE_PIN V10 [get_ports {rst}]
set_property BEL BUFG.BUFG [get_cells {clk_IBUF_BUFG_inst}]
set_property LOC BUFGCTRL_X0Y0 [get_cells {clk_IBUF_BUFG_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {clk_IBUF_inst}]
set_property LOC IOB_X0Y78 [get_cells {clk_IBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[0]_inst}]
set_property LOC IOB_X0Y50 [get_cells {pc_OBUF[0]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[1]_inst}]
set_property LOC IOB_X0Y51 [get_cells {pc_OBUF[1]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[2]_inst}]
set_property LOC IOB_X0Y52 [get_cells {pc_OBUF[2]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[3]_inst}]
set_property LOC IOB_X0Y53 [get_cells {pc_OBUF[3]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[4]_inst}]
set_property LOC IOB_X0Y54 [get_cells {pc_OBUF[4]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[5]_inst}]
set_property LOC IOB_X0Y55 [get_cells {pc_OBUF[5]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[6]_inst}]
set_property LOC IOB_X0Y56 [get_cells {pc_OBUF[6]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {pc_OBUF[7]_inst}]
set_property LOC IOB_X0Y57 [get_cells {pc_OBUF[7]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {rst_IBUF_inst}]
set_property LOC IOB_X0Y58 [get_cells {rst_IBUF_inst}]
set_property BEL SLICEL.A6LUT [get_cells {pc[0]_i_1}]
set_property LOC SLICE_X0Y52 [get_cells {pc[0]_i_1}]
set_property LOCK_PINS {I0:A3} [get_cells {pc[0]_i_1}]
set_property BEL SLICEL.AFF [get_cells {IF_stage_inst/pc_reg[0]}]
set_property LOC SLICE_X0Y52 [get_cells {IF_stage_inst/pc_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {IF_stage_inst/pc_reg[1]}]
set_property LOC SLICE_X0Y53 [get_cells {IF_stage_inst/pc_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {IF_stage_inst/pc_reg[2]}]
set_property LOC SLICE_X0Y53 [get_cells {IF_stage_inst/pc_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {IF_stage_inst/pc_reg[3]}]
set_property LOC SLICE_X0Y53 [get_cells {IF_stage_inst/pc_reg[3]}]
set_property BEL SLICEL.DFF [get_cells {IF_stage_inst/pc_reg[4]}]
set_property LOC SLICE_X0Y53 [get_cells {IF_stage_inst/pc_reg[4]}]
set_property BEL SLICEL.AFF [get_cells {IF_stage_inst/pc_reg[5]}]
set_property LOC SLICE_X0Y54 [get_cells {IF_stage_inst/pc_reg[5]}]
set_property BEL SLICEL.BFF [get_cells {IF_stage_inst/pc_reg[6]}]
set_property LOC SLICE_X0Y54 [get_cells {IF_stage_inst/pc_reg[6]}]
set_property BEL SLICEL.CFF [get_cells {IF_stage_inst/pc_reg[7]}]
set_property LOC SLICE_X0Y54 [get_cells {IF_stage_inst/pc_reg[7]}]
set_property BEL SLICEL.CARRY4 [get_cells {pc_reg[4]_i_1}]
set_property LOC SLICE_X0Y53 [get_cells {pc_reg[4]_i_1}]
set_property BEL SLICEL.CARRY4 [get_cells {pc_reg[7]_i_1}]
set_property LOC SLICE_X0Y54 [get_cells {pc_reg[7]_i_1}]
