#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jul 20 21:29:29 2025
# Process ID: 64210
# Current directory: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution
# Command line: vivado
# Log file: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/vivado.log
# Journal file: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/vivado.jou
# Running On: goeun-desktop, OS: Linux, CPU Frequency: 3635.270 MHz, CPU Physical cores: 4, Host memory: 16573 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1 -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
add_files -norecurse {/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.v /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source cnn_top.tcl
run all
close_sim
launch_simulation
source cnn_top.tcl
update_compile_order -fileset sources_1
relaunch_sim
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_cnn_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source cnn_top_tb.tcl
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
relaunch_sim
close_sim
export_ip_user_files -of_objects  [get_files /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.v
remove_files  -fileset sim_1 /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cnn_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source cnn_top_tb.tcl
update_compile_order -fileset sim_1
run all
relaunch_sim
restart
run all
restart
