# SPDX-FileCopyrightText: 2023 - 2024 Rivos Inc.
#
# SPDX-License-Identifier: Apache-2.0

import copy
import enum
import logging as log
import math
import sys
import typing

from data_structures import BitField

from .page_size import PageSize


class PbmtMode:
    @enum.unique
    class Encoding(enum.IntEnum):
        PMA = 0
        NC = 1
        IO = 2

    encoding: typing.Dict[str, Encoding] = {e.name.lower(): e for e in Encoding}

    @classmethod
    def get_encoding(cls, mode: str) -> Encoding:
        if mode.lower() not in cls.encoding:
            raise ValueError(f"Invalid PbmtMode: {mode}")
        return cls.encoding[mode.lower()]

    @classmethod
    def is_valid_mode(cls, mode: str) -> bool:
        return mode.lower() in cls.encoding


# class mapping a string to an enum value
class TranslationMode:
    modes = {
        "bare": 0,
        "sv39": 8,
        "sv48": 9,
        "sv39x4": 8,
        "sv48x4": 9,
    }

    @classmethod
    def get_encoding(cls, mode: str):
        if mode not in cls.modes:
            raise ValueError(f"Invalid TranslationMode: {mode}")
        return cls.modes[mode]

    @classmethod
    def is_valid_mode(cls, mode: str) -> bool:
        return mode in cls.modes

    @classmethod
    def get_all_modes(cls):
        return cls.modes.keys()


class AddressType:
    # Create a set of valid address types
    types = ["va", "pa", "gpa", "spa"]

    @classmethod
    def is_valid_address_type(cls, address_type: str) -> bool:
        return address_type in cls.types

    @classmethod
    def get_all_address_types(cls):
        return set(cls.types)


class TranslationStage:
    virtualization_enabled = None

    stages = {
        "s": {
            "modes": ["bare", "sv39", "sv48"],
            "translates": ["va", "pa"],
            "virtualization_enabled": False,
            "next_stage": None,
            "atp_register": "satp",
        },
        "hs": {
            "modes": ["bare", "sv39", "sv48"],
            "translates": ["va", "pa"],
            "virtualization_enabled": True,
            "next_stage": None,
            "atp_register": "satp",
        },
        "vs": {
            "modes": ["bare", "sv39", "sv48"],
            "translates": ["va", "gpa"],
            "virtualization_enabled": True,
            "next_stage": "g",
            "atp_register": "vsatp",
        },
        "g": {
            "modes": ["bare", "sv39x4", "sv48x4"],
            "translates": ["gpa", "spa"],
            "virtualization_enabled": True,
            "next_stage": None,
            "atp_register": "hgatp",
        },
    }

    @classmethod
    def set_virtualization_enabled(cls, value):
        cls.virtualization_enabled = value

    @classmethod
    def is_valid_stage(cls, stage: str) -> bool:
        return (
            stage in cls.stages
            and cls.stages[stage]["virtualization_enabled"] == cls.virtualization_enabled
        )

    @classmethod
    def is_final_stage(cls, stage: str) -> bool:
        if not cls.is_valid_stage(stage):
            raise ValueError(
                f"Invalid TranslationStage: {stage} with virtualization enabled: {cls.virtualization_enabled}"
            )
        return cls.stages[stage]["next_stage"] is None

    @classmethod
    def get_next_stage(cls, stage: str) -> str:
        if not cls.is_valid_stage(stage):
            raise ValueError(
                f"Invalid TranslationStage: {stage} with virtualization enabled: {cls.virtualization_enabled}"
            )
        return cls.stages[stage]["next_stage"]

    @classmethod
    def is_valid_mode_for_stage(cls, stage: str, mode: str) -> bool:
        if not cls.is_valid_stage(stage):
            raise ValueError(
                f"Invalid TranslationStage: {stage} with virtualization enabled: {cls.virtualization_enabled}"
            )

        if TranslationMode.is_valid_mode(mode) is False:
            raise ValueError(f"Invalid TranslationMode: {mode}")

        return TranslationMode.get_encoding(mode) in cls.stages[stage]["modes"]

    @classmethod
    def get_address_types(cls, stage: str):
        if not cls.is_valid_stage(stage):
            raise ValueError(
                f"Invalid TranslationStage: {stage} with virtualization enabled: {cls.virtualization_enabled}"
            )

        return set(cls.stages[stage]["translates"])

    @classmethod
    def get_translates_from(cls, stage: str):
        if not cls.is_valid_stage(stage):
            raise ValueError(
                f"Invalid TranslationStage: {stage} with virtualization enabled: {cls.virtualization_enabled}"
            )

        return cls.stages[stage]["translates"][0]

    @classmethod
    def get_translates_to(cls, stage: str):
        if not cls.is_valid_stage(stage):
            raise ValueError(
                f"Invalid TranslationStage: {stage} with virtualization enabled: {cls.virtualization_enabled}"
            )

        return cls.stages[stage]["translates"][1]

    @classmethod
    def get_enabled_stages(cls):
        return [
            stage
            for stage in cls.stages
            if cls.stages[stage]["virtualization_enabled"] == cls.virtualization_enabled
        ]

    @classmethod
    def get_atp_register(cls, stage: str):
        if not cls.is_valid_stage(stage):
            raise ValueError(
                f"Invalid TranslationStage: {stage} with virtualization enabled: {cls.virtualization_enabled}"
            )

        return cls.stages[stage]["atp_register"]


class PageTableAttributes:
    common_attributes = {
        "page_offset": 12,
        "valid_bit": (0, 0),
        "xwr_bits": (3, 1),
        "umode_bit": (4, 4),
        "global_bit": (5, 5),
        "a_bit": (6, 6),
        "d_bit": (7, 7),
        "pbmt_bits": (62, 61),
    }

    mode_attributes = {
        # The following translation modes are valid for the S, HS, and VS stages.
        "sv39": {
            "pte_size_in_bytes": 8,
            "num_levels": 3,
            "va_vpn_bits": [(38, 30), (29, 21), (20, 12)],
            "pa_ppn_bits": [(55, 30), (29, 21), (20, 12)],
            "pte_ppn_bits": [(53, 28), (27, 19), (18, 10)],
            "page_sizes": [PageSize.SIZE_1G, PageSize.SIZE_2M, PageSize.SIZE_4K],
            "pagetable_sizes": [PageSize.SIZE_4K, PageSize.SIZE_4K, PageSize.SIZE_4K],
        },
        "sv48": {
            "pte_size_in_bytes": 8,
            "num_levels": 4,
            "va_vpn_bits": [(47, 39), (38, 30), (29, 21), (20, 12)],
            "pa_ppn_bits": [(55, 39), (38, 30), (29, 21), (20, 12)],
            "pte_ppn_bits": [(53, 37), (36, 28), (27, 19), (18, 10)],
            "page_sizes": [
                PageSize.SIZE_512G,
                PageSize.SIZE_1G,
                PageSize.SIZE_2M,
                PageSize.SIZE_4K,
            ],
            "pagetable_sizes": [
                PageSize.SIZE_4K,
                PageSize.SIZE_4K,
                PageSize.SIZE_4K,
                PageSize.SIZE_4K,
            ],
        },
    }

    # # The following translation modes are valid for the G stage.
    mode_attributes["sv39x4"] = copy.deepcopy(mode_attributes["sv39"])
    mode_attributes["sv48x4"] = copy.deepcopy(mode_attributes["sv48"])

    # sv39x4 is identical to an Sv39 virtual address, except with
    # 2 more bits at the high end in VPN[2]
    mode_attributes["sv39x4"]["va_vpn_bits"][0] = (40, 30)

    # sv48x4 is identical to an Sv48 virtual address, except with
    # 2 more bits at the high end in VPN[3]
    mode_attributes["sv48x4"]["va_vpn_bits"][0] = (49, 39)

    # For Sv32x4, Sv39x4, Sv48x4, and Sv57x4, the root page table is 16
    # KiB and must be aligned to a 16-KiB boundary.
    mode_attributes["sv39x4"]["pagetable_sizes"][0] = PageSize.SIZE_4K * 4
    mode_attributes["sv48x4"]["pagetable_sizes"][0] = PageSize.SIZE_4K * 4

    def __init__(self, mode):
        assert mode in self.mode_attributes.keys()
        self.mode = mode

    def get_attribute(self, attribute):
        if attribute in self.common_attributes:
            return self.common_attributes[attribute]

        return self.mode_attributes[self.mode][attribute]


class PageTablePage:
    def __init__(self, page_pa, va, page_size, translation_mode, level):
        self.level = level
        self.page_size = page_size

        # The page table page address should be aligned to the page size
        assert (page_pa % self.page_size) == 0
        # Location of the page table page in physical memory
        self.page_pa = page_pa

        start_va_msb = (
            PageTableAttributes.mode_attributes[translation_mode]["va_vpn_bits"][level][0] + 1
        )
        start_va = (va >> start_va_msb) << start_va_msb
        va_range_in_bytes = 1 << start_va_msb
        self.range_in_bytes = va_range_in_bytes

        # The start VA for the address range covered by this page table page
        # should be a multiple of the size of the area it covers.
        assert start_va == (math.floor(va / va_range_in_bytes)) * va_range_in_bytes
        self.start_va = start_va

    def __str__(self):
        return f"PageTablePage: page_pa={hex(self.page_pa)}, start_va={hex(self.start_va)}, page_size={hex(self.page_size)}, level={hex(self.level)}, range_in_bytes={hex(self.range_in_bytes)}"

    def get_page_pa(self):
        return self.page_pa

    def get_level(self):
        return self.level

    def contains(self, va, level):
        if level != self.level:
            return False
        if va >= self.start_va and va < (self.start_va + self.range_in_bytes):
            return True
        return False

    def get_size(self):
        return self.page_size


class PageTables:
    def __init__(self, translation_mode, max_num_4K_pages, memory_mappings):
        # List of PageTablePage objects
        self.pages = []
        self.translation_mode = translation_mode
        self.translation_stage = memory_mappings[0].get_field("translation_stage")
        self.max_num_4K_pages = max_num_4K_pages

        self.asm_label = f"{self.translation_stage}_stage_pagetables_start"
        self.attributes = PageTableAttributes(self.translation_mode)

        self.pte_memory = {}

        self.start_address = None
        for mapping in memory_mappings:
            if mapping.get_field(
                "linker_script_section"
            ) is not None and f"{self.translation_stage}_stage.pagetables" in mapping.get_field(
                "linker_script_section"
            ):
                self.start_address = mapping.get_field(
                    TranslationStage.get_translates_to(self.translation_stage)
                )
                break

        if self.start_address is None:
            log.error("No pagetables section found in memory mappings")
            sys.exit(1)

        self.create_from_mappings(
            mapping for mapping in memory_mappings if mapping.is_bare_mapping() is False
        )

    def get_asm_label(self):
        return self.asm_label

    def get_attribute(self, attribute):
        return self.attributes.get_attribute(attribute)

    def get_pte_addresses(self):
        return self.pte_memory.keys()

    def get_pte(self, address):
        return self.pte_memory[address]

    def get_new_page(self, va, level):
        log.debug(f"get_page_table_page({hex(va)}, {level})")
        assert self.start_address is not None
        # look for an existing pagetable page that contains the given VA
        for page in self.pages:
            if page.contains(va, level):
                log.debug(f"Found existing pagetable page {page}")
                return page

        # else allocate a new page
        log.debug(f"Allocating new pagetable page for VA {hex(va)} at level {level}")

        new_page_size = PageTableAttributes.mode_attributes[self.translation_mode][
            "pagetable_sizes"
        ][level]
        if (self.get_current_size() + new_page_size) > self.get_max_size():
            raise ValueError(
                f"Insufficient pagetable pages (max_num_pagetable_pages_per_stage = {self.max_num_4K_pages}) to create level {level + 1} pagetable for VA {hex(va)}"
            )

        new_page = PageTablePage(
            self.start_address + self.get_current_size(),
            va,
            new_page_size,
            self.translation_mode,
            level,
        )

        self.pages.append(new_page)

        assert self.get_current_size() <= self.get_max_size()

        log.debug(f"Allocated new page table page {new_page}")
        return new_page

    def get_max_size(self):
        return self.max_num_4K_pages * PageSize.SIZE_4K

    def get_current_size(self):
        return sum(page.get_size() for page in self.pages)

    def get_start_address(self):
        return self.start_address

    def split_mappings_at_page_granularity(self, memory_mappings):
        split_mappings = []
        source_address_type = TranslationStage.get_translates_from(self.translation_stage)
        dest_address_type = TranslationStage.get_translates_to(self.translation_stage)
        for entry in memory_mappings:
            va = entry.get_field(source_address_type)
            pa = entry.get_field(dest_address_type)
            for _ in range(entry.get_field("num_pages")):
                new_entry = entry.copy()
                new_entry.set_field(source_address_type, va)
                new_entry.set_field(dest_address_type, pa)
                new_entry.set_field("num_pages", 1)
                split_mappings.append(new_entry)

                va += entry.get_field("page_size")
                pa += entry.get_field("page_size")

        return split_mappings

    def write_sparse_memory(self, address, value):
        assert (address % self.get_attribute("pte_size_in_bytes")) == 0

        if address in self.pte_memory:
            if self.pte_memory[address] != value:
                log.error(
                    f"[{hex(address)}] already contains a different value {hex(self.pte_memory[address])}. Cannot update to {hex(value)}"
                )
                sys.exit(1)
            log.debug(f"[{hex(address)}] already contains {hex(value)}. No update needed.")
        else:
            self.pte_memory[address] = value
            log.debug(f"[{hex(address)}] = {hex(value)}")

    def read_sparse_memory(self, address):
        assert (address % self.get_attribute("pte_size_in_bytes")) == 0

        if address in self.pte_memory:
            return self.pte_memory[address]
        return None

    # Populates the sparse memory with the pagetable entries
    def create_from_mappings(self, memory_mappings):
        source_address_type = TranslationStage.get_translates_from(self.translation_stage)
        dest_address_type = TranslationStage.get_translates_to(self.translation_stage)

        for entry in self.split_mappings_at_page_granularity(memory_mappings):
            assert self.translation_stage == entry.get_field("translation_stage")
            assert entry.get_field("page_size") in self.get_attribute("page_sizes")
            leaf_level = self.get_attribute("page_sizes").index(entry.get_field("page_size"))
            assert leaf_level < self.get_attribute("num_levels")
            log.debug("\n")
            log.debug(f"Generating PTEs for {entry}")
            log.debug(f"Leaf Level: {leaf_level}")
            current_level = 0

            while current_level <= leaf_level:
                current_level_PT_page = self.get_new_page(
                    entry.get_field(source_address_type), current_level
                )

                current_level_range_start = current_level_PT_page.get_page_pa()
                current_level_range_end = (
                    current_level_range_start + current_level_PT_page.get_size()
                )

                pte_value = BitField.place_bits(
                    0, 1, self.attributes.common_attributes["valid_bit"]
                )

                if current_level < leaf_level:
                    next_level_pagetable = self.get_new_page(
                        entry.get_field(source_address_type), current_level + 1
                    )

                    next_level_range_start = next_level_pagetable.get_page_pa()
                    next_level_range_end = next_level_range_start + next_level_pagetable.get_size()

                    next_level_pa = next_level_range_start + BitField.extract_bits(
                        entry.get_field(source_address_type),
                        self.get_attribute("va_vpn_bits")[current_level],
                    ) * self.get_attribute("pte_size_in_bytes")

                    assert next_level_pa < next_level_range_end
                else:
                    xwr_bits = entry.get_field("xwr")
                    assert xwr_bits != 0x2 and xwr_bits != 0x6
                    pte_value = BitField.place_bits(
                        pte_value, xwr_bits, self.attributes.common_attributes["xwr_bits"]
                    )

                    if entry.get_field("umode") is not None:
                        pte_value = BitField.place_bits(
                            pte_value,
                            entry.get_field("umode"),
                            self.attributes.common_attributes["umode_bit"],
                        )

                    pte_value = BitField.place_bits(
                        pte_value, 1, self.attributes.common_attributes["a_bit"]
                    )
                    pte_value = BitField.place_bits(
                        pte_value, 1, self.attributes.common_attributes["d_bit"]
                    )

                    if entry.get_field("pbmt_mode") is not None:
                        pbmt_mode = PbmtMode.get_encoding(entry.get_field("pbmt_mode").lower())
                        pte_value = BitField.place_bits(
                            pte_value, pbmt_mode, self.attributes.common_attributes["pbmt_bits"]
                        )

                    pte_value = BitField.place_bits(
                        pte_value,
                        entry.get_field("valid"),
                        self.attributes.common_attributes["valid_bit"],
                    )

                    next_level_pa = entry.get_field(dest_address_type)

                for ppn_id in range(len(self.get_attribute("pa_ppn_bits"))):
                    ppn_value = BitField.extract_bits(
                        next_level_pa, self.get_attribute("pa_ppn_bits")[ppn_id]
                    )
                    pte_value = BitField.place_bits(
                        pte_value, ppn_value, self.get_attribute("pte_ppn_bits")[ppn_id]
                    )
                current_level_pt_offset = BitField.extract_bits(
                    entry.get_field(source_address_type),
                    self.get_attribute("va_vpn_bits")[current_level],
                )
                pte_address = (
                    current_level_range_start
                    + current_level_pt_offset * self.get_attribute("pte_size_in_bytes")
                )
                assert pte_address < current_level_range_end
                log.debug(f"PTE address:{hex(pte_address)}, PTE value:{hex(pte_value)}")
                self.write_sparse_memory(pte_address, pte_value)

                current_level += 1

        # Make sure that we have the first and last addresses set so that we
        # know the range of the page table memory when generating the
        # page table section in the assembly file.
        assert self.start_address == self.pages[0].get_page_pa()
        pte_region_sparse_memory_start = self.pages[0].get_page_pa()
        pte_region_sparse_memory_end = (
            self.pages[len(self.pages) - 1].get_page_pa()
            + self.pages[len(self.pages) - 1].get_size()
            - self.get_attribute("pte_size_in_bytes")
        )

        if pte_region_sparse_memory_start not in self.pte_memory:
            self.pte_memory[pte_region_sparse_memory_start] = 0
        if pte_region_sparse_memory_end not in self.pte_memory:
            self.pte_memory[pte_region_sparse_memory_end] = 0
