{
  "name": "core_arch::x86::avx512bw::_mm256_mask_srai_epi16",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i16x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i16x16": "Constructor"
      }
    },
    "cmp::Ord::min": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compares and returns the minimum of two values.\n\n Returns the first argument if the comparison determines them to be equal.\n\n # Examples\n\n ```\n assert_eq!(1.min(2), 1);\n assert_eq!(2.min(2), 2);\n ```\n ```\n use std::cmp::Ordering;\n\n #[derive(Eq)]\n struct Equal(&'static str);\n\n impl PartialEq for Equal {\n     fn eq(&self, other: &Self) -> bool { true }\n }\n impl PartialOrd for Equal {\n     fn partial_cmp(&self, other: &Self) -> Option<Ordering> { Some(Ordering::Equal) }\n }\n impl Ord for Equal {\n     fn cmp(&self, other: &Self) -> Ordering { Ordering::Equal }\n }\n\n assert_eq!(Equal(\"self\").min(Equal(\"other\")).0, \"self\");\n ```\n",
      "adt": {}
    },
    "core_arch::simd::i16x16::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i16x16": "Constructor"
      }
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i16x16": [
      "Plain"
    ]
  },
  "path": 6463,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:7492:1: 7498:2",
  "src": "pub fn _mm256_mask_srai_epi16<const IMM8: u32>(src: __m256i, k: __mmask16, a: __m256i) -> __m256i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let r = simd_shr(a.as_i16x16(), i16x16::splat(IMM8.min(15) as i16));\n        transmute(simd_select_bitmask(k, r, src.as_i16x16()))\n    }\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm256_mask_srai_epi16(_1: core_arch::x86::__m256i, _2: u16, _3: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _4: core_arch::simd::i16x16;\n    let mut _5: core_arch::simd::i16x16;\n    let mut _6: core_arch::simd::i16x16;\n    let mut _7: i16;\n    let mut _8: u32;\n    let mut _9: core_arch::simd::i16x16;\n    let mut _10: core_arch::simd::i16x16;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug r => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256i::as_i16x16(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = <u32 as cmp::Ord>::min(IMM8, 15_u32) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = move _8 as i16;\n        StorageDead(_8);\n        _6 = core_arch::simd::i16x16::splat(move _7) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        _4 = intrinsics::simd::simd_shr::<core_arch::simd::i16x16>(move _5, move _6) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageLive(_9);\n        StorageLive(_10);\n        _10 = core_arch::x86::__m256i::as_i16x16(_1) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _9 = intrinsics::simd::simd_select_bitmask::<u16, core_arch::simd::i16x16>(_2, _4, move _10) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_10);\n        _0 = move _9 as core_arch::x86::__m256i;\n        StorageDead(_9);\n        return;\n    }\n}\n",
  "doc": " Shift packed 16-bit integers in a right by imm8 while shifting in sign bits, and store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_srai_epi16&expand=5422)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}