xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../opt/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../../../opt/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
dpram.v,verilog,xil_defaultlib,../../../../final_project.srcs/sources_1/ip/dpram_1/sim/dpram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
