// Seed: 494865706
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  wire  id_3,
    input  tri   id_4,
    output tri0  id_5,
    input  wand  id_6,
    output tri0  id_7,
    output tri   id_8,
    output wire  id_9,
    input  uwire id_10,
    output tri0  id_11
);
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input wire id_2
    , id_14,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wire id_7,
    output tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12
);
  wire id_15;
  module_0(
      id_8, id_11, id_11, id_4, id_9, id_0, id_2, id_5, id_11, id_5, id_9, id_7
  );
  wire id_16;
endmodule
