<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>edac.h source code [linux-5.3.1/include/linux/edac.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="csrow_info,dev_type,dimm_info,edac_mc_layer,edac_mc_layer_type,edac_raw_error_desc,edac_type,errcount_attribute_data,hw_event_mc_err_type,mem_ctl_info,mem_type,rank_info,scrub_type "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/include/linux/edac.h'; var root_path = '../../..'; var data_path = '../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-5.3.1</a>/<a href='..'>include</a>/<a href='./'>linux</a>/<a href='edac.h.html'>edac.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Generic EDAC defs</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Author: Dave Jiang &lt;djiang@mvista.com&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * 2006-2008 (c) MontaVista Software, Inc. This file is licensed under</i></td></tr>
<tr><th id="7">7</th><td><i> * the terms of the GNU General Public License version 2. This program</i></td></tr>
<tr><th id="8">8</th><td><i> * is licensed "as is" without any warranty of any kind, whether express</i></td></tr>
<tr><th id="9">9</th><td><i> * or implied.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> */</i></td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="12">ifndef</span> <span class="macro" data-ref="_M/_LINUX_EDAC_H_">_LINUX_EDAC_H_</span></u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/_LINUX_EDAC_H_" data-ref="_M/_LINUX_EDAC_H_">_LINUX_EDAC_H_</dfn></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="atomic.h.html">&lt;linux/atomic.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="device.h.html">&lt;linux/device.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="completion.h.html">&lt;linux/completion.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="workqueue.h.html">&lt;linux/workqueue.h&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="debugfs.h.html">&lt;linux/debugfs.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="numa.h.html">&lt;linux/numa.h&gt;</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/EDAC_DEVICE_NAME_LEN" data-ref="_M/EDAC_DEVICE_NAME_LEN">EDAC_DEVICE_NAME_LEN</dfn>	31</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device" data-ref-filename="device" id="device">device</a>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/EDAC_OPSTATE_INVAL" data-ref="_M/EDAC_OPSTATE_INVAL">EDAC_OPSTATE_INVAL</dfn>	-1</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/EDAC_OPSTATE_POLL" data-ref="_M/EDAC_OPSTATE_POLL">EDAC_OPSTATE_POLL</dfn>	0</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/EDAC_OPSTATE_NMI" data-ref="_M/EDAC_OPSTATE_NMI">EDAC_OPSTATE_NMI</dfn>	1</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/EDAC_OPSTATE_INT" data-ref="_M/EDAC_OPSTATE_INT">EDAC_OPSTATE_INT</dfn>	2</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>extern</b> <em>int</em> <dfn class="decl" id="edac_op_state" title='edac_op_state' data-ref="edac_op_state" data-ref-filename="edac_op_state">edac_op_state</dfn>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>struct</b> <a class="type" href="device.h.html#bus_type" title='bus_type' data-ref="bus_type" data-ref-filename="bus_type">bus_type</a> *<dfn class="decl fn" id="edac_get_sysfs_subsys" title='edac_get_sysfs_subsys' data-ref="edac_get_sysfs_subsys" data-ref-filename="edac_get_sysfs_subsys">edac_get_sysfs_subsys</dfn>(<em>void</em>);</td></tr>
<tr><th id="34">34</th><td><em>int</em> <dfn class="decl fn" id="edac_get_report_status" title='edac_get_report_status' data-ref="edac_get_report_status" data-ref-filename="edac_get_report_status">edac_get_report_status</dfn>(<em>void</em>);</td></tr>
<tr><th id="35">35</th><td><em>void</em> <dfn class="decl fn" id="edac_set_report_status" title='edac_set_report_status' data-ref="edac_set_report_status" data-ref-filename="edac_set_report_status">edac_set_report_status</dfn>(<em>int</em> <dfn class="local col1 decl" id="1new" title='new' data-type='int' data-ref="1new" data-ref-filename="1new">new</dfn>);</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>enum</b> {</td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="EDAC_REPORTING_ENABLED" title='EDAC_REPORTING_ENABLED' data-ref="EDAC_REPORTING_ENABLED" data-ref-filename="EDAC_REPORTING_ENABLED">EDAC_REPORTING_ENABLED</dfn>,</td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="EDAC_REPORTING_DISABLED" title='EDAC_REPORTING_DISABLED' data-ref="EDAC_REPORTING_DISABLED" data-ref-filename="EDAC_REPORTING_DISABLED">EDAC_REPORTING_DISABLED</dfn>,</td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="EDAC_REPORTING_FORCE" title='EDAC_REPORTING_FORCE' data-ref="EDAC_REPORTING_FORCE" data-ref-filename="EDAC_REPORTING_FORCE">EDAC_REPORTING_FORCE</dfn></td></tr>
<tr><th id="41">41</th><td>};</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>static</em> <a class="macro" href="compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="opstate_init" title='opstate_init' data-ref="opstate_init" data-ref-filename="opstate_init">opstate_init</dfn>(<em>void</em>)</td></tr>
<tr><th id="44">44</th><td>{</td></tr>
<tr><th id="45">45</th><td>	<b>switch</b> (<a class="ref" href="#edac_op_state" title='edac_op_state' data-ref="edac_op_state" data-ref-filename="edac_op_state">edac_op_state</a>) {</td></tr>
<tr><th id="46">46</th><td>	<b>case</b> <a class="macro" href="#27" title="0" data-ref="_M/EDAC_OPSTATE_POLL">EDAC_OPSTATE_POLL</a>:</td></tr>
<tr><th id="47">47</th><td>	<b>case</b> <a class="macro" href="#28" title="1" data-ref="_M/EDAC_OPSTATE_NMI">EDAC_OPSTATE_NMI</a>:</td></tr>
<tr><th id="48">48</th><td>		<b>break</b>;</td></tr>
<tr><th id="49">49</th><td>	<b>default</b>:</td></tr>
<tr><th id="50">50</th><td>		<a class="ref" href="#edac_op_state" title='edac_op_state' data-ref="edac_op_state" data-ref-filename="edac_op_state">edac_op_state</a> = <a class="macro" href="#27" title="0" data-ref="_M/EDAC_OPSTATE_POLL">EDAC_OPSTATE_POLL</a>;</td></tr>
<tr><th id="51">51</th><td>	}</td></tr>
<tr><th id="52">52</th><td>	<b>return</b>;</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* Max length of a DIMM label*/</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/EDAC_MC_LABEL_LEN" data-ref="_M/EDAC_MC_LABEL_LEN">EDAC_MC_LABEL_LEN</dfn>	31</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* Maximum size of the location string */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/LOCATION_SIZE" data-ref="_M/LOCATION_SIZE">LOCATION_SIZE</dfn> 256</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* Defines the maximum number of labels that can be reported */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/EDAC_MAX_LABELS" data-ref="_M/EDAC_MAX_LABELS">EDAC_MAX_LABELS</dfn>		8</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/* String used to join two or more labels */</i></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/OTHER_LABEL" data-ref="_M/OTHER_LABEL">OTHER_LABEL</dfn> " or "</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc">/**</i></td></tr>
<tr><th id="68">68</th><td><i class="doc"> * enum dev_type - describe the type of memory DRAM chips used at the stick</i></td></tr>
<tr><th id="69">69</th><td><i class="doc"> *<span class="command"> @DEV</span>_UNKNOWN:	Can't be determined, or MC doesn't support detect it</i></td></tr>
<tr><th id="70">70</th><td><i class="doc"> *<span class="command"> @DEV</span>_X1:		1 bit for data</i></td></tr>
<tr><th id="71">71</th><td><i class="doc"> *<span class="command"> @DEV</span>_X2:		2 bits for data</i></td></tr>
<tr><th id="72">72</th><td><i class="doc"> *<span class="command"> @DEV</span>_X4:		4 bits for data</i></td></tr>
<tr><th id="73">73</th><td><i class="doc"> *<span class="command"> @DEV</span>_X8:		8 bits for data</i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> *<span class="command"> @DEV</span>_X16:		16 bits for data</i></td></tr>
<tr><th id="75">75</th><td><i class="doc"> *<span class="command"> @DEV</span>_X32:		32 bits for data</i></td></tr>
<tr><th id="76">76</th><td><i class="doc"> *<span class="command"> @DEV</span>_X64:		64 bits for data</i></td></tr>
<tr><th id="77">77</th><td><i class="doc"> *</i></td></tr>
<tr><th id="78">78</th><td><i class="doc"> * Typical values are x4 and x8.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc"> */</i></td></tr>
<tr><th id="80">80</th><td><b>enum</b> <dfn class="type def" id="dev_type" title='dev_type' data-ref="dev_type" data-ref-filename="dev_type">dev_type</dfn> {</td></tr>
<tr><th id="81">81</th><td>	<dfn class="enum" id="DEV_UNKNOWN" title='DEV_UNKNOWN' data-ref="DEV_UNKNOWN" data-ref-filename="DEV_UNKNOWN">DEV_UNKNOWN</dfn> = <var>0</var>,</td></tr>
<tr><th id="82">82</th><td>	<dfn class="enum" id="DEV_X1" title='DEV_X1' data-ref="DEV_X1" data-ref-filename="DEV_X1">DEV_X1</dfn>,</td></tr>
<tr><th id="83">83</th><td>	<dfn class="enum" id="DEV_X2" title='DEV_X2' data-ref="DEV_X2" data-ref-filename="DEV_X2">DEV_X2</dfn>,</td></tr>
<tr><th id="84">84</th><td>	<dfn class="enum" id="DEV_X4" title='DEV_X4' data-ref="DEV_X4" data-ref-filename="DEV_X4">DEV_X4</dfn>,</td></tr>
<tr><th id="85">85</th><td>	<dfn class="enum" id="DEV_X8" title='DEV_X8' data-ref="DEV_X8" data-ref-filename="DEV_X8">DEV_X8</dfn>,</td></tr>
<tr><th id="86">86</th><td>	<dfn class="enum" id="DEV_X16" title='DEV_X16' data-ref="DEV_X16" data-ref-filename="DEV_X16">DEV_X16</dfn>,</td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="DEV_X32" title='DEV_X32' data-ref="DEV_X32" data-ref-filename="DEV_X32">DEV_X32</dfn>,		<i>/* Do these parts exist? */</i></td></tr>
<tr><th id="88">88</th><td>	<dfn class="enum" id="DEV_X64" title='DEV_X64' data-ref="DEV_X64" data-ref-filename="DEV_X64">DEV_X64</dfn>			<i>/* Do these parts exist? */</i></td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_UNKNOWN" data-ref="_M/DEV_FLAG_UNKNOWN">DEV_FLAG_UNKNOWN</dfn>	BIT(DEV_UNKNOWN)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_X1" data-ref="_M/DEV_FLAG_X1">DEV_FLAG_X1</dfn>		BIT(DEV_X1)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_X2" data-ref="_M/DEV_FLAG_X2">DEV_FLAG_X2</dfn>		BIT(DEV_X2)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_X4" data-ref="_M/DEV_FLAG_X4">DEV_FLAG_X4</dfn>		BIT(DEV_X4)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_X8" data-ref="_M/DEV_FLAG_X8">DEV_FLAG_X8</dfn>		BIT(DEV_X8)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_X16" data-ref="_M/DEV_FLAG_X16">DEV_FLAG_X16</dfn>		BIT(DEV_X16)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_X32" data-ref="_M/DEV_FLAG_X32">DEV_FLAG_X32</dfn>		BIT(DEV_X32)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/DEV_FLAG_X64" data-ref="_M/DEV_FLAG_X64">DEV_FLAG_X64</dfn>		BIT(DEV_X64)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i class="doc">/**</i></td></tr>
<tr><th id="101">101</th><td><i class="doc"> * enum hw_event_mc_err_type - type of the detected error</i></td></tr>
<tr><th id="102">102</th><td><i class="doc"> *</i></td></tr>
<tr><th id="103">103</th><td><i class="doc"> *<span class="command"> @HW</span>_EVENT_ERR_CORRECTED:	Corrected Error - Indicates that an ECC</i></td></tr>
<tr><th id="104">104</th><td><i class="doc"> *				corrected error was detected</i></td></tr>
<tr><th id="105">105</th><td><i class="doc"> *<span class="command"> @HW</span>_EVENT_ERR_UNCORRECTED:	Uncorrected Error - Indicates an error that</i></td></tr>
<tr><th id="106">106</th><td><i class="doc"> *				can't be corrected by ECC, but it is not</i></td></tr>
<tr><th id="107">107</th><td><i class="doc"> *				fatal (maybe it is on an unused memory area,</i></td></tr>
<tr><th id="108">108</th><td><i class="doc"> *				or the memory controller could recover from</i></td></tr>
<tr><th id="109">109</th><td><i class="doc"> *				it for example, by re-trying the operation).</i></td></tr>
<tr><th id="110">110</th><td><i class="doc"> *<span class="command"> @HW</span>_EVENT_ERR_DEFERRED:	Deferred Error - Indicates an uncorrectable</i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> *				error whose handling is not urgent. This could</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> *				be due to hardware data poisoning where the</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> *				system can continue operation until the poisoned</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> *				data is consumed. Preemptive measures may also</i></td></tr>
<tr><th id="115">115</th><td><i class="doc"> *				be taken, e.g. offlining pages, etc.</i></td></tr>
<tr><th id="116">116</th><td><i class="doc"> *<span class="command"> @HW</span>_EVENT_ERR_FATAL:		Fatal Error - Uncorrected error that could not</i></td></tr>
<tr><th id="117">117</th><td><i class="doc"> *				be recovered.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc"> *<span class="command"> @HW</span>_EVENT_ERR_INFO:		Informational - The CPER spec defines a forth</i></td></tr>
<tr><th id="119">119</th><td><i class="doc"> *				type of error: informational logs.</i></td></tr>
<tr><th id="120">120</th><td><i class="doc"> */</i></td></tr>
<tr><th id="121">121</th><td><b>enum</b> <dfn class="type def" id="hw_event_mc_err_type" title='hw_event_mc_err_type' data-ref="hw_event_mc_err_type" data-ref-filename="hw_event_mc_err_type">hw_event_mc_err_type</dfn> {</td></tr>
<tr><th id="122">122</th><td>	<dfn class="enum" id="HW_EVENT_ERR_CORRECTED" title='HW_EVENT_ERR_CORRECTED' data-ref="HW_EVENT_ERR_CORRECTED" data-ref-filename="HW_EVENT_ERR_CORRECTED">HW_EVENT_ERR_CORRECTED</dfn>,</td></tr>
<tr><th id="123">123</th><td>	<dfn class="enum" id="HW_EVENT_ERR_UNCORRECTED" title='HW_EVENT_ERR_UNCORRECTED' data-ref="HW_EVENT_ERR_UNCORRECTED" data-ref-filename="HW_EVENT_ERR_UNCORRECTED">HW_EVENT_ERR_UNCORRECTED</dfn>,</td></tr>
<tr><th id="124">124</th><td>	<dfn class="enum" id="HW_EVENT_ERR_DEFERRED" title='HW_EVENT_ERR_DEFERRED' data-ref="HW_EVENT_ERR_DEFERRED" data-ref-filename="HW_EVENT_ERR_DEFERRED">HW_EVENT_ERR_DEFERRED</dfn>,</td></tr>
<tr><th id="125">125</th><td>	<dfn class="enum" id="HW_EVENT_ERR_FATAL" title='HW_EVENT_ERR_FATAL' data-ref="HW_EVENT_ERR_FATAL" data-ref-filename="HW_EVENT_ERR_FATAL">HW_EVENT_ERR_FATAL</dfn>,</td></tr>
<tr><th id="126">126</th><td>	<dfn class="enum" id="HW_EVENT_ERR_INFO" title='HW_EVENT_ERR_INFO' data-ref="HW_EVENT_ERR_INFO" data-ref-filename="HW_EVENT_ERR_INFO">HW_EVENT_ERR_INFO</dfn>,</td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><em>static</em> <a class="macro" href="compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>char</em> *<dfn class="decl def fn" id="mc_event_error_type" title='mc_event_error_type' data-ref="mc_event_error_type" data-ref-filename="mc_event_error_type">mc_event_error_type</dfn>(<em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="2err_type" title='err_type' data-type='const unsigned int' data-ref="2err_type" data-ref-filename="2err_type">err_type</dfn>)</td></tr>
<tr><th id="130">130</th><td>{</td></tr>
<tr><th id="131">131</th><td>	<b>switch</b> (<a class="local col2 ref" href="#2err_type" title='err_type' data-ref="2err_type" data-ref-filename="2err_type">err_type</a>) {</td></tr>
<tr><th id="132">132</th><td>	<b>case</b> <a class="enum" href="#HW_EVENT_ERR_CORRECTED" title='HW_EVENT_ERR_CORRECTED' data-ref="HW_EVENT_ERR_CORRECTED" data-ref-filename="HW_EVENT_ERR_CORRECTED">HW_EVENT_ERR_CORRECTED</a>:</td></tr>
<tr><th id="133">133</th><td>		<b>return</b> <q>"Corrected"</q>;</td></tr>
<tr><th id="134">134</th><td>	<b>case</b> <a class="enum" href="#HW_EVENT_ERR_UNCORRECTED" title='HW_EVENT_ERR_UNCORRECTED' data-ref="HW_EVENT_ERR_UNCORRECTED" data-ref-filename="HW_EVENT_ERR_UNCORRECTED">HW_EVENT_ERR_UNCORRECTED</a>:</td></tr>
<tr><th id="135">135</th><td>		<b>return</b> <q>"Uncorrected"</q>;</td></tr>
<tr><th id="136">136</th><td>	<b>case</b> <a class="enum" href="#HW_EVENT_ERR_DEFERRED" title='HW_EVENT_ERR_DEFERRED' data-ref="HW_EVENT_ERR_DEFERRED" data-ref-filename="HW_EVENT_ERR_DEFERRED">HW_EVENT_ERR_DEFERRED</a>:</td></tr>
<tr><th id="137">137</th><td>		<b>return</b> <q>"Deferred"</q>;</td></tr>
<tr><th id="138">138</th><td>	<b>case</b> <a class="enum" href="#HW_EVENT_ERR_FATAL" title='HW_EVENT_ERR_FATAL' data-ref="HW_EVENT_ERR_FATAL" data-ref-filename="HW_EVENT_ERR_FATAL">HW_EVENT_ERR_FATAL</a>:</td></tr>
<tr><th id="139">139</th><td>		<b>return</b> <q>"Fatal"</q>;</td></tr>
<tr><th id="140">140</th><td>	<b>default</b>:</td></tr>
<tr><th id="141">141</th><td>	<b>case</b> <a class="enum" href="#HW_EVENT_ERR_INFO" title='HW_EVENT_ERR_INFO' data-ref="HW_EVENT_ERR_INFO" data-ref-filename="HW_EVENT_ERR_INFO">HW_EVENT_ERR_INFO</a>:</td></tr>
<tr><th id="142">142</th><td>		<b>return</b> <q>"Info"</q>;</td></tr>
<tr><th id="143">143</th><td>	}</td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i class="doc">/**</i></td></tr>
<tr><th id="147">147</th><td><i class="doc"> * enum mem_type - memory types. For a more detailed reference, please see</i></td></tr>
<tr><th id="148">148</th><td><i class="doc"> *			<a href="http://en.wikipedia.org/wiki/DRAM">http://en.wikipedia.org/wiki/DRAM</a></i></td></tr>
<tr><th id="149">149</th><td><i class="doc"> *</i></td></tr>
<tr><th id="150">150</th><td><i class="doc"> *<span class="command"> @MEM</span>_EMPTY:		Empty csrow</i></td></tr>
<tr><th id="151">151</th><td><i class="doc"> *<span class="command"> @MEM</span>_RESERVED:	Reserved csrow type</i></td></tr>
<tr><th id="152">152</th><td><i class="doc"> *<span class="command"> @MEM</span>_UNKNOWN:	Unknown csrow type</i></td></tr>
<tr><th id="153">153</th><td><i class="doc"> *<span class="command"> @MEM</span>_FPM:		FPM - Fast Page Mode, used on systems up to 1995.</i></td></tr>
<tr><th id="154">154</th><td><i class="doc"> *<span class="command"> @MEM</span>_EDO:		EDO - Extended data out, used on systems up to 1998.</i></td></tr>
<tr><th id="155">155</th><td><i class="doc"> *<span class="command"> @MEM</span>_BEDO:		BEDO - Burst Extended data out, an EDO variant.</i></td></tr>
<tr><th id="156">156</th><td><i class="doc"> *<span class="command"> @MEM</span>_SDR:		SDR - Single data rate SDRAM</i></td></tr>
<tr><th id="157">157</th><td><i class="doc"> *			<a href="http://en.wikipedia.org/wiki/Synchronous_dynamic_random-access_memory">http://en.wikipedia.org/wiki/Synchronous_dynamic_random-access_memory</a></i></td></tr>
<tr><th id="158">158</th><td><i class="doc"> *			They use 3 pins for chip select: Pins 0 and 2 are</i></td></tr>
<tr><th id="159">159</th><td><i class="doc"> *			for rank 0; pins 1 and 3 are for rank 1, if the memory</i></td></tr>
<tr><th id="160">160</th><td><i class="doc"> *			is dual-rank.</i></td></tr>
<tr><th id="161">161</th><td><i class="doc"> *<span class="command"> @MEM</span>_RDR:		Registered SDR SDRAM</i></td></tr>
<tr><th id="162">162</th><td><i class="doc"> *<span class="command"> @MEM</span>_DDR:		Double data rate SDRAM</i></td></tr>
<tr><th id="163">163</th><td><i class="doc"> *			<a href="http://en.wikipedia.org/wiki/DDR_SDRAM">http://en.wikipedia.org/wiki/DDR_SDRAM</a></i></td></tr>
<tr><th id="164">164</th><td><i class="doc"> *<span class="command"> @MEM</span>_RDDR:		Registered Double data rate SDRAM</i></td></tr>
<tr><th id="165">165</th><td><i class="doc"> *			This is a variant of the DDR memories.</i></td></tr>
<tr><th id="166">166</th><td><i class="doc"> *			A registered memory has a buffer inside it, hiding</i></td></tr>
<tr><th id="167">167</th><td><i class="doc"> *			part of the memory details to the memory controller.</i></td></tr>
<tr><th id="168">168</th><td><i class="doc"> *<span class="command"> @MEM</span>_RMBS:		Rambus DRAM, used on a few Pentium III/IV controllers.</i></td></tr>
<tr><th id="169">169</th><td><i class="doc"> *<span class="command"> @MEM</span>_DDR2:		DDR2 RAM, as described at JEDEC JESD79-2F.</i></td></tr>
<tr><th id="170">170</th><td><i class="doc"> *			Those memories are labeled as "PC2-" instead of "PC" to</i></td></tr>
<tr><th id="171">171</th><td><i class="doc"> *			differentiate from DDR.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc"> *<span class="command"> @MEM</span>_FB_DDR2:	Fully-Buffered DDR2, as described at JEDEC Std No. 205</i></td></tr>
<tr><th id="173">173</th><td><i class="doc"> *			and JESD206.</i></td></tr>
<tr><th id="174">174</th><td><i class="doc"> *			Those memories are accessed per DIMM slot, and not by</i></td></tr>
<tr><th id="175">175</th><td><i class="doc"> *			a chip select signal.</i></td></tr>
<tr><th id="176">176</th><td><i class="doc"> *<span class="command"> @MEM</span>_RDDR2:		Registered DDR2 RAM</i></td></tr>
<tr><th id="177">177</th><td><i class="doc"> *			This is a variant of the DDR2 memories.</i></td></tr>
<tr><th id="178">178</th><td><i class="doc"> *<span class="command"> @MEM</span>_XDR:		Rambus XDR</i></td></tr>
<tr><th id="179">179</th><td><i class="doc"> *			It is an evolution of the original RAMBUS memories,</i></td></tr>
<tr><th id="180">180</th><td><i class="doc"> *			created to compete with DDR2. Weren't used on any</i></td></tr>
<tr><th id="181">181</th><td><i class="doc"> *			x86 arch, but cell_edac PPC memory controller uses it.</i></td></tr>
<tr><th id="182">182</th><td><i class="doc"> *<span class="command"> @MEM</span>_DDR3:		DDR3 RAM</i></td></tr>
<tr><th id="183">183</th><td><i class="doc"> *<span class="command"> @MEM</span>_RDDR3:		Registered DDR3 RAM</i></td></tr>
<tr><th id="184">184</th><td><i class="doc"> *			This is a variant of the DDR3 memories.</i></td></tr>
<tr><th id="185">185</th><td><i class="doc"> *<span class="command"> @MEM</span>_LRDDR3:		Load-Reduced DDR3 memory.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc"> *<span class="command"> @MEM</span>_DDR4:		Unbuffered DDR4 RAM</i></td></tr>
<tr><th id="187">187</th><td><i class="doc"> *<span class="command"> @MEM</span>_RDDR4:		Registered DDR4 RAM</i></td></tr>
<tr><th id="188">188</th><td><i class="doc"> *			This is a variant of the DDR4 memories.</i></td></tr>
<tr><th id="189">189</th><td><i class="doc"> *<span class="command"> @MEM</span>_LRDDR4:		Load-Reduced DDR4 memory.</i></td></tr>
<tr><th id="190">190</th><td><i class="doc"> *<span class="command"> @MEM</span>_NVDIMM:		Non-volatile RAM</i></td></tr>
<tr><th id="191">191</th><td><i class="doc"> */</i></td></tr>
<tr><th id="192">192</th><td><b>enum</b> <dfn class="type def" id="mem_type" title='mem_type' data-ref="mem_type" data-ref-filename="mem_type">mem_type</dfn> {</td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="MEM_EMPTY" title='MEM_EMPTY' data-ref="MEM_EMPTY" data-ref-filename="MEM_EMPTY">MEM_EMPTY</dfn> = <var>0</var>,</td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="MEM_RESERVED" title='MEM_RESERVED' data-ref="MEM_RESERVED" data-ref-filename="MEM_RESERVED">MEM_RESERVED</dfn>,</td></tr>
<tr><th id="195">195</th><td>	<dfn class="enum" id="MEM_UNKNOWN" title='MEM_UNKNOWN' data-ref="MEM_UNKNOWN" data-ref-filename="MEM_UNKNOWN">MEM_UNKNOWN</dfn>,</td></tr>
<tr><th id="196">196</th><td>	<dfn class="enum" id="MEM_FPM" title='MEM_FPM' data-ref="MEM_FPM" data-ref-filename="MEM_FPM">MEM_FPM</dfn>,</td></tr>
<tr><th id="197">197</th><td>	<dfn class="enum" id="MEM_EDO" title='MEM_EDO' data-ref="MEM_EDO" data-ref-filename="MEM_EDO">MEM_EDO</dfn>,</td></tr>
<tr><th id="198">198</th><td>	<dfn class="enum" id="MEM_BEDO" title='MEM_BEDO' data-ref="MEM_BEDO" data-ref-filename="MEM_BEDO">MEM_BEDO</dfn>,</td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="MEM_SDR" title='MEM_SDR' data-ref="MEM_SDR" data-ref-filename="MEM_SDR">MEM_SDR</dfn>,</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="MEM_RDR" title='MEM_RDR' data-ref="MEM_RDR" data-ref-filename="MEM_RDR">MEM_RDR</dfn>,</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="MEM_DDR" title='MEM_DDR' data-ref="MEM_DDR" data-ref-filename="MEM_DDR">MEM_DDR</dfn>,</td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="MEM_RDDR" title='MEM_RDDR' data-ref="MEM_RDDR" data-ref-filename="MEM_RDDR">MEM_RDDR</dfn>,</td></tr>
<tr><th id="203">203</th><td>	<dfn class="enum" id="MEM_RMBS" title='MEM_RMBS' data-ref="MEM_RMBS" data-ref-filename="MEM_RMBS">MEM_RMBS</dfn>,</td></tr>
<tr><th id="204">204</th><td>	<dfn class="enum" id="MEM_DDR2" title='MEM_DDR2' data-ref="MEM_DDR2" data-ref-filename="MEM_DDR2">MEM_DDR2</dfn>,</td></tr>
<tr><th id="205">205</th><td>	<dfn class="enum" id="MEM_FB_DDR2" title='MEM_FB_DDR2' data-ref="MEM_FB_DDR2" data-ref-filename="MEM_FB_DDR2">MEM_FB_DDR2</dfn>,</td></tr>
<tr><th id="206">206</th><td>	<dfn class="enum" id="MEM_RDDR2" title='MEM_RDDR2' data-ref="MEM_RDDR2" data-ref-filename="MEM_RDDR2">MEM_RDDR2</dfn>,</td></tr>
<tr><th id="207">207</th><td>	<dfn class="enum" id="MEM_XDR" title='MEM_XDR' data-ref="MEM_XDR" data-ref-filename="MEM_XDR">MEM_XDR</dfn>,</td></tr>
<tr><th id="208">208</th><td>	<dfn class="enum" id="MEM_DDR3" title='MEM_DDR3' data-ref="MEM_DDR3" data-ref-filename="MEM_DDR3">MEM_DDR3</dfn>,</td></tr>
<tr><th id="209">209</th><td>	<dfn class="enum" id="MEM_RDDR3" title='MEM_RDDR3' data-ref="MEM_RDDR3" data-ref-filename="MEM_RDDR3">MEM_RDDR3</dfn>,</td></tr>
<tr><th id="210">210</th><td>	<dfn class="enum" id="MEM_LRDDR3" title='MEM_LRDDR3' data-ref="MEM_LRDDR3" data-ref-filename="MEM_LRDDR3">MEM_LRDDR3</dfn>,</td></tr>
<tr><th id="211">211</th><td>	<dfn class="enum" id="MEM_DDR4" title='MEM_DDR4' data-ref="MEM_DDR4" data-ref-filename="MEM_DDR4">MEM_DDR4</dfn>,</td></tr>
<tr><th id="212">212</th><td>	<dfn class="enum" id="MEM_RDDR4" title='MEM_RDDR4' data-ref="MEM_RDDR4" data-ref-filename="MEM_RDDR4">MEM_RDDR4</dfn>,</td></tr>
<tr><th id="213">213</th><td>	<dfn class="enum" id="MEM_LRDDR4" title='MEM_LRDDR4' data-ref="MEM_LRDDR4" data-ref-filename="MEM_LRDDR4">MEM_LRDDR4</dfn>,</td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="MEM_NVDIMM" title='MEM_NVDIMM' data-ref="MEM_NVDIMM" data-ref-filename="MEM_NVDIMM">MEM_NVDIMM</dfn>,</td></tr>
<tr><th id="215">215</th><td>};</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_EMPTY" data-ref="_M/MEM_FLAG_EMPTY">MEM_FLAG_EMPTY</dfn>		BIT(MEM_EMPTY)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_RESERVED" data-ref="_M/MEM_FLAG_RESERVED">MEM_FLAG_RESERVED</dfn>	BIT(MEM_RESERVED)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_UNKNOWN" data-ref="_M/MEM_FLAG_UNKNOWN">MEM_FLAG_UNKNOWN</dfn>	BIT(MEM_UNKNOWN)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_FPM" data-ref="_M/MEM_FLAG_FPM">MEM_FLAG_FPM</dfn>		BIT(MEM_FPM)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_EDO" data-ref="_M/MEM_FLAG_EDO">MEM_FLAG_EDO</dfn>		BIT(MEM_EDO)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_BEDO" data-ref="_M/MEM_FLAG_BEDO">MEM_FLAG_BEDO</dfn>		BIT(MEM_BEDO)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_SDR" data-ref="_M/MEM_FLAG_SDR">MEM_FLAG_SDR</dfn>		BIT(MEM_SDR)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_RDR" data-ref="_M/MEM_FLAG_RDR">MEM_FLAG_RDR</dfn>		BIT(MEM_RDR)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_DDR" data-ref="_M/MEM_FLAG_DDR">MEM_FLAG_DDR</dfn>		BIT(MEM_DDR)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_RDDR" data-ref="_M/MEM_FLAG_RDDR">MEM_FLAG_RDDR</dfn>		BIT(MEM_RDDR)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_RMBS" data-ref="_M/MEM_FLAG_RMBS">MEM_FLAG_RMBS</dfn>		BIT(MEM_RMBS)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_DDR2" data-ref="_M/MEM_FLAG_DDR2">MEM_FLAG_DDR2</dfn>           BIT(MEM_DDR2)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_FB_DDR2" data-ref="_M/MEM_FLAG_FB_DDR2">MEM_FLAG_FB_DDR2</dfn>        BIT(MEM_FB_DDR2)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_RDDR2" data-ref="_M/MEM_FLAG_RDDR2">MEM_FLAG_RDDR2</dfn>          BIT(MEM_RDDR2)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_XDR" data-ref="_M/MEM_FLAG_XDR">MEM_FLAG_XDR</dfn>            BIT(MEM_XDR)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_DDR3" data-ref="_M/MEM_FLAG_DDR3">MEM_FLAG_DDR3</dfn>           BIT(MEM_DDR3)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_RDDR3" data-ref="_M/MEM_FLAG_RDDR3">MEM_FLAG_RDDR3</dfn>          BIT(MEM_RDDR3)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_DDR4" data-ref="_M/MEM_FLAG_DDR4">MEM_FLAG_DDR4</dfn>           BIT(MEM_DDR4)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_RDDR4" data-ref="_M/MEM_FLAG_RDDR4">MEM_FLAG_RDDR4</dfn>          BIT(MEM_RDDR4)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_LRDDR4" data-ref="_M/MEM_FLAG_LRDDR4">MEM_FLAG_LRDDR4</dfn>         BIT(MEM_LRDDR4)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MEM_FLAG_NVDIMM" data-ref="_M/MEM_FLAG_NVDIMM">MEM_FLAG_NVDIMM</dfn>         BIT(MEM_NVDIMM)</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i class="doc">/**</i></td></tr>
<tr><th id="240">240</th><td><i class="doc"> * enum edac-type - Error Detection and Correction capabilities and mode</i></td></tr>
<tr><th id="241">241</th><td><i class="doc"> *<span class="command"> @EDAC</span>_UNKNOWN:	Unknown if ECC is available</i></td></tr>
<tr><th id="242">242</th><td><i class="doc"> *<span class="command"> @EDAC</span>_NONE:		Doesn't support ECC</i></td></tr>
<tr><th id="243">243</th><td><i class="doc"> *<span class="command"> @EDAC</span>_RESERVED:	Reserved ECC type</i></td></tr>
<tr><th id="244">244</th><td><i class="doc"> *<span class="command"> @EDAC</span>_PARITY:	Detects parity errors</i></td></tr>
<tr><th id="245">245</th><td><i class="doc"> *<span class="command"> @EDAC</span>_EC:		Error Checking - no correction</i></td></tr>
<tr><th id="246">246</th><td><i class="doc"> *<span class="command"> @EDAC</span>_SECDED:	Single bit error correction, Double detection</i></td></tr>
<tr><th id="247">247</th><td><i class="doc"> *<span class="command"> @EDAC</span>_S2ECD2ED:	Chipkill x2 devices - do these exist?</i></td></tr>
<tr><th id="248">248</th><td><i class="doc"> *<span class="command"> @EDAC</span>_S4ECD4ED:	Chipkill x4 devices</i></td></tr>
<tr><th id="249">249</th><td><i class="doc"> *<span class="command"> @EDAC</span>_S8ECD8ED:	Chipkill x8 devices</i></td></tr>
<tr><th id="250">250</th><td><i class="doc"> *<span class="command"> @EDAC</span>_S16ECD16ED:	Chipkill x16 devices</i></td></tr>
<tr><th id="251">251</th><td><i class="doc"> */</i></td></tr>
<tr><th id="252">252</th><td><b>enum</b> <dfn class="type def" id="edac_type" title='edac_type' data-ref="edac_type" data-ref-filename="edac_type">edac_type</dfn> {</td></tr>
<tr><th id="253">253</th><td>	<dfn class="enum" id="EDAC_UNKNOWN" title='EDAC_UNKNOWN' data-ref="EDAC_UNKNOWN" data-ref-filename="EDAC_UNKNOWN">EDAC_UNKNOWN</dfn> =	<var>0</var>,</td></tr>
<tr><th id="254">254</th><td>	<dfn class="enum" id="EDAC_NONE" title='EDAC_NONE' data-ref="EDAC_NONE" data-ref-filename="EDAC_NONE">EDAC_NONE</dfn>,</td></tr>
<tr><th id="255">255</th><td>	<dfn class="enum" id="EDAC_RESERVED" title='EDAC_RESERVED' data-ref="EDAC_RESERVED" data-ref-filename="EDAC_RESERVED">EDAC_RESERVED</dfn>,</td></tr>
<tr><th id="256">256</th><td>	<dfn class="enum" id="EDAC_PARITY" title='EDAC_PARITY' data-ref="EDAC_PARITY" data-ref-filename="EDAC_PARITY">EDAC_PARITY</dfn>,</td></tr>
<tr><th id="257">257</th><td>	<dfn class="enum" id="EDAC_EC" title='EDAC_EC' data-ref="EDAC_EC" data-ref-filename="EDAC_EC">EDAC_EC</dfn>,</td></tr>
<tr><th id="258">258</th><td>	<dfn class="enum" id="EDAC_SECDED" title='EDAC_SECDED' data-ref="EDAC_SECDED" data-ref-filename="EDAC_SECDED">EDAC_SECDED</dfn>,</td></tr>
<tr><th id="259">259</th><td>	<dfn class="enum" id="EDAC_S2ECD2ED" title='EDAC_S2ECD2ED' data-ref="EDAC_S2ECD2ED" data-ref-filename="EDAC_S2ECD2ED">EDAC_S2ECD2ED</dfn>,</td></tr>
<tr><th id="260">260</th><td>	<dfn class="enum" id="EDAC_S4ECD4ED" title='EDAC_S4ECD4ED' data-ref="EDAC_S4ECD4ED" data-ref-filename="EDAC_S4ECD4ED">EDAC_S4ECD4ED</dfn>,</td></tr>
<tr><th id="261">261</th><td>	<dfn class="enum" id="EDAC_S8ECD8ED" title='EDAC_S8ECD8ED' data-ref="EDAC_S8ECD8ED" data-ref-filename="EDAC_S8ECD8ED">EDAC_S8ECD8ED</dfn>,</td></tr>
<tr><th id="262">262</th><td>	<dfn class="enum" id="EDAC_S16ECD16ED" title='EDAC_S16ECD16ED' data-ref="EDAC_S16ECD16ED" data-ref-filename="EDAC_S16ECD16ED">EDAC_S16ECD16ED</dfn>,</td></tr>
<tr><th id="263">263</th><td>};</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_UNKNOWN" data-ref="_M/EDAC_FLAG_UNKNOWN">EDAC_FLAG_UNKNOWN</dfn>	BIT(EDAC_UNKNOWN)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_NONE" data-ref="_M/EDAC_FLAG_NONE">EDAC_FLAG_NONE</dfn>		BIT(EDAC_NONE)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_PARITY" data-ref="_M/EDAC_FLAG_PARITY">EDAC_FLAG_PARITY</dfn>	BIT(EDAC_PARITY)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_EC" data-ref="_M/EDAC_FLAG_EC">EDAC_FLAG_EC</dfn>		BIT(EDAC_EC)</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_SECDED" data-ref="_M/EDAC_FLAG_SECDED">EDAC_FLAG_SECDED</dfn>	BIT(EDAC_SECDED)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_S2ECD2ED" data-ref="_M/EDAC_FLAG_S2ECD2ED">EDAC_FLAG_S2ECD2ED</dfn>	BIT(EDAC_S2ECD2ED)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_S4ECD4ED" data-ref="_M/EDAC_FLAG_S4ECD4ED">EDAC_FLAG_S4ECD4ED</dfn>	BIT(EDAC_S4ECD4ED)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_S8ECD8ED" data-ref="_M/EDAC_FLAG_S8ECD8ED">EDAC_FLAG_S8ECD8ED</dfn>	BIT(EDAC_S8ECD8ED)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/EDAC_FLAG_S16ECD16ED" data-ref="_M/EDAC_FLAG_S16ECD16ED">EDAC_FLAG_S16ECD16ED</dfn>	BIT(EDAC_S16ECD16ED)</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><i class="doc">/**</i></td></tr>
<tr><th id="276">276</th><td><i class="doc"> * enum scrub_type - scrubbing capabilities</i></td></tr>
<tr><th id="277">277</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_UNKNOWN:		Unknown if scrubber is available</i></td></tr>
<tr><th id="278">278</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_NONE:			No scrubber</i></td></tr>
<tr><th id="279">279</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_SW_PROG:		SW progressive (sequential) scrubbing</i></td></tr>
<tr><th id="280">280</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_SW_SRC:		Software scrub only errors</i></td></tr>
<tr><th id="281">281</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_SW_PROG_SRC:		Progressive software scrub from an error</i></td></tr>
<tr><th id="282">282</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_SW_TUNABLE:		Software scrub frequency is tunable</i></td></tr>
<tr><th id="283">283</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_HW_PROG:		HW progressive (sequential) scrubbing</i></td></tr>
<tr><th id="284">284</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_HW_SRC:		Hardware scrub only errors</i></td></tr>
<tr><th id="285">285</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_HW_PROG_SRC:		Progressive hardware scrub from an error</i></td></tr>
<tr><th id="286">286</th><td><i class="doc"> *<span class="command"> @SCRUB</span>_HW_TUNABLE:		Hardware scrub frequency is tunable</i></td></tr>
<tr><th id="287">287</th><td><i class="doc"> */</i></td></tr>
<tr><th id="288">288</th><td><b>enum</b> <dfn class="type def" id="scrub_type" title='scrub_type' data-ref="scrub_type" data-ref-filename="scrub_type">scrub_type</dfn> {</td></tr>
<tr><th id="289">289</th><td>	<dfn class="enum" id="SCRUB_UNKNOWN" title='SCRUB_UNKNOWN' data-ref="SCRUB_UNKNOWN" data-ref-filename="SCRUB_UNKNOWN">SCRUB_UNKNOWN</dfn> =	<var>0</var>,</td></tr>
<tr><th id="290">290</th><td>	<dfn class="enum" id="SCRUB_NONE" title='SCRUB_NONE' data-ref="SCRUB_NONE" data-ref-filename="SCRUB_NONE">SCRUB_NONE</dfn>,</td></tr>
<tr><th id="291">291</th><td>	<dfn class="enum" id="SCRUB_SW_PROG" title='SCRUB_SW_PROG' data-ref="SCRUB_SW_PROG" data-ref-filename="SCRUB_SW_PROG">SCRUB_SW_PROG</dfn>,</td></tr>
<tr><th id="292">292</th><td>	<dfn class="enum" id="SCRUB_SW_SRC" title='SCRUB_SW_SRC' data-ref="SCRUB_SW_SRC" data-ref-filename="SCRUB_SW_SRC">SCRUB_SW_SRC</dfn>,</td></tr>
<tr><th id="293">293</th><td>	<dfn class="enum" id="SCRUB_SW_PROG_SRC" title='SCRUB_SW_PROG_SRC' data-ref="SCRUB_SW_PROG_SRC" data-ref-filename="SCRUB_SW_PROG_SRC">SCRUB_SW_PROG_SRC</dfn>,</td></tr>
<tr><th id="294">294</th><td>	<dfn class="enum" id="SCRUB_SW_TUNABLE" title='SCRUB_SW_TUNABLE' data-ref="SCRUB_SW_TUNABLE" data-ref-filename="SCRUB_SW_TUNABLE">SCRUB_SW_TUNABLE</dfn>,</td></tr>
<tr><th id="295">295</th><td>	<dfn class="enum" id="SCRUB_HW_PROG" title='SCRUB_HW_PROG' data-ref="SCRUB_HW_PROG" data-ref-filename="SCRUB_HW_PROG">SCRUB_HW_PROG</dfn>,</td></tr>
<tr><th id="296">296</th><td>	<dfn class="enum" id="SCRUB_HW_SRC" title='SCRUB_HW_SRC' data-ref="SCRUB_HW_SRC" data-ref-filename="SCRUB_HW_SRC">SCRUB_HW_SRC</dfn>,</td></tr>
<tr><th id="297">297</th><td>	<dfn class="enum" id="SCRUB_HW_PROG_SRC" title='SCRUB_HW_PROG_SRC' data-ref="SCRUB_HW_PROG_SRC" data-ref-filename="SCRUB_HW_PROG_SRC">SCRUB_HW_PROG_SRC</dfn>,</td></tr>
<tr><th id="298">298</th><td>	<dfn class="enum" id="SCRUB_HW_TUNABLE" title='SCRUB_HW_TUNABLE' data-ref="SCRUB_HW_TUNABLE" data-ref-filename="SCRUB_HW_TUNABLE">SCRUB_HW_TUNABLE</dfn></td></tr>
<tr><th id="299">299</th><td>};</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_SW_PROG" data-ref="_M/SCRUB_FLAG_SW_PROG">SCRUB_FLAG_SW_PROG</dfn>	BIT(SCRUB_SW_PROG)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_SW_SRC" data-ref="_M/SCRUB_FLAG_SW_SRC">SCRUB_FLAG_SW_SRC</dfn>	BIT(SCRUB_SW_SRC)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_SW_PROG_SRC" data-ref="_M/SCRUB_FLAG_SW_PROG_SRC">SCRUB_FLAG_SW_PROG_SRC</dfn>	BIT(SCRUB_SW_PROG_SRC)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_SW_TUN" data-ref="_M/SCRUB_FLAG_SW_TUN">SCRUB_FLAG_SW_TUN</dfn>	BIT(SCRUB_SW_SCRUB_TUNABLE)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_HW_PROG" data-ref="_M/SCRUB_FLAG_HW_PROG">SCRUB_FLAG_HW_PROG</dfn>	BIT(SCRUB_HW_PROG)</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_HW_SRC" data-ref="_M/SCRUB_FLAG_HW_SRC">SCRUB_FLAG_HW_SRC</dfn>	BIT(SCRUB_HW_SRC)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_HW_PROG_SRC" data-ref="_M/SCRUB_FLAG_HW_PROG_SRC">SCRUB_FLAG_HW_PROG_SRC</dfn>	BIT(SCRUB_HW_PROG_SRC)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/SCRUB_FLAG_HW_TUN" data-ref="_M/SCRUB_FLAG_HW_TUN">SCRUB_FLAG_HW_TUN</dfn>	BIT(SCRUB_HW_TUNABLE)</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/* FIXME - should have notify capabilities: NMI, LOG, PROC, etc */</i></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* EDAC internal operation states */</i></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/OP_ALLOC" data-ref="_M/OP_ALLOC">OP_ALLOC</dfn>		0x100</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/OP_RUNNING_POLL" data-ref="_M/OP_RUNNING_POLL">OP_RUNNING_POLL</dfn>		0x201</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/OP_RUNNING_INTERRUPT" data-ref="_M/OP_RUNNING_INTERRUPT">OP_RUNNING_INTERRUPT</dfn>	0x202</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/OP_RUNNING_POLL_INTR" data-ref="_M/OP_RUNNING_POLL_INTR">OP_RUNNING_POLL_INTR</dfn>	0x203</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/OP_OFFLINE" data-ref="_M/OP_OFFLINE">OP_OFFLINE</dfn>		0x300</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i class="doc">/**</i></td></tr>
<tr><th id="320">320</th><td><i class="doc"> * enum edac_mc_layer - memory controller hierarchy layer</i></td></tr>
<tr><th id="321">321</th><td><i class="doc"> *</i></td></tr>
<tr><th id="322">322</th><td><i class="doc"> *<span class="command"> @EDAC</span>_MC_LAYER_BRANCH:	memory layer is named "branch"</i></td></tr>
<tr><th id="323">323</th><td><i class="doc"> *<span class="command"> @EDAC</span>_MC_LAYER_CHANNEL:	memory layer is named "channel"</i></td></tr>
<tr><th id="324">324</th><td><i class="doc"> *<span class="command"> @EDAC</span>_MC_LAYER_SLOT:		memory layer is named "slot"</i></td></tr>
<tr><th id="325">325</th><td><i class="doc"> *<span class="command"> @EDAC</span>_MC_LAYER_CHIP_SELECT:	memory layer is named "chip select"</i></td></tr>
<tr><th id="326">326</th><td><i class="doc"> *<span class="command"> @EDAC</span>_MC_LAYER_ALL_MEM:	memory layout is unknown. All memory is mapped</i></td></tr>
<tr><th id="327">327</th><td><i class="doc"> *				as a single memory area. This is used when</i></td></tr>
<tr><th id="328">328</th><td><i class="doc"> *				retrieving errors from a firmware driven driver.</i></td></tr>
<tr><th id="329">329</th><td><i class="doc"> *</i></td></tr>
<tr><th id="330">330</th><td><i class="doc"> * This enum is used by the drivers to tell edac_mc_sysfs what name should</i></td></tr>
<tr><th id="331">331</th><td><i class="doc"> * be used when describing a memory stick location.</i></td></tr>
<tr><th id="332">332</th><td><i class="doc"> */</i></td></tr>
<tr><th id="333">333</th><td><b>enum</b> <dfn class="type def" id="edac_mc_layer_type" title='edac_mc_layer_type' data-ref="edac_mc_layer_type" data-ref-filename="edac_mc_layer_type">edac_mc_layer_type</dfn> {</td></tr>
<tr><th id="334">334</th><td>	<dfn class="enum" id="EDAC_MC_LAYER_BRANCH" title='EDAC_MC_LAYER_BRANCH' data-ref="EDAC_MC_LAYER_BRANCH" data-ref-filename="EDAC_MC_LAYER_BRANCH">EDAC_MC_LAYER_BRANCH</dfn>,</td></tr>
<tr><th id="335">335</th><td>	<dfn class="enum" id="EDAC_MC_LAYER_CHANNEL" title='EDAC_MC_LAYER_CHANNEL' data-ref="EDAC_MC_LAYER_CHANNEL" data-ref-filename="EDAC_MC_LAYER_CHANNEL">EDAC_MC_LAYER_CHANNEL</dfn>,</td></tr>
<tr><th id="336">336</th><td>	<dfn class="enum" id="EDAC_MC_LAYER_SLOT" title='EDAC_MC_LAYER_SLOT' data-ref="EDAC_MC_LAYER_SLOT" data-ref-filename="EDAC_MC_LAYER_SLOT">EDAC_MC_LAYER_SLOT</dfn>,</td></tr>
<tr><th id="337">337</th><td>	<dfn class="enum" id="EDAC_MC_LAYER_CHIP_SELECT" title='EDAC_MC_LAYER_CHIP_SELECT' data-ref="EDAC_MC_LAYER_CHIP_SELECT" data-ref-filename="EDAC_MC_LAYER_CHIP_SELECT">EDAC_MC_LAYER_CHIP_SELECT</dfn>,</td></tr>
<tr><th id="338">338</th><td>	<dfn class="enum" id="EDAC_MC_LAYER_ALL_MEM" title='EDAC_MC_LAYER_ALL_MEM' data-ref="EDAC_MC_LAYER_ALL_MEM" data-ref-filename="EDAC_MC_LAYER_ALL_MEM">EDAC_MC_LAYER_ALL_MEM</dfn>,</td></tr>
<tr><th id="339">339</th><td>};</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><i class="doc">/**</i></td></tr>
<tr><th id="342">342</th><td><i class="doc"> * struct edac_mc_layer - describes the memory controller hierarchy</i></td></tr>
<tr><th id="343">343</th><td><i class="doc"> *<span class="command"> @type</span>:		layer type</i></td></tr>
<tr><th id="344">344</th><td><i class="doc"> *<span class="command"> @size</span>:		number of components per layer. For example,</i></td></tr>
<tr><th id="345">345</th><td><i class="doc"> *			if the channel layer has two channels, size = 2</i></td></tr>
<tr><th id="346">346</th><td><i class="doc"> *<span class="command"> @is</span>_virt_csrow:	This layer is part of the "csrow" when old API</i></td></tr>
<tr><th id="347">347</th><td><i class="doc"> *			compatibility mode is enabled. Otherwise, it is</i></td></tr>
<tr><th id="348">348</th><td><i class="doc"> *			a channel</i></td></tr>
<tr><th id="349">349</th><td><i class="doc"> */</i></td></tr>
<tr><th id="350">350</th><td><b>struct</b> <dfn class="type def" id="edac_mc_layer" title='edac_mc_layer' data-ref="edac_mc_layer" data-ref-filename="edac_mc_layer">edac_mc_layer</dfn> {</td></tr>
<tr><th id="351">351</th><td>	<b>enum</b> <a class="type" href="#edac_mc_layer_type" title='edac_mc_layer_type' data-ref="edac_mc_layer_type" data-ref-filename="edac_mc_layer_type">edac_mc_layer_type</a>	<dfn class="decl field" id="edac_mc_layer::type" title='edac_mc_layer::type' data-ref="edac_mc_layer::type" data-ref-filename="edac_mc_layer..type">type</dfn>;</td></tr>
<tr><th id="352">352</th><td>	<em>unsigned</em>		<dfn class="decl field" id="edac_mc_layer::size" title='edac_mc_layer::size' data-ref="edac_mc_layer::size" data-ref-filename="edac_mc_layer..size">size</dfn>;</td></tr>
<tr><th id="353">353</th><td>	<a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a>			<dfn class="decl field" id="edac_mc_layer::is_virt_csrow" title='edac_mc_layer::is_virt_csrow' data-ref="edac_mc_layer::is_virt_csrow" data-ref-filename="edac_mc_layer..is_virt_csrow">is_virt_csrow</dfn>;</td></tr>
<tr><th id="354">354</th><td>};</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><i>/*</i></td></tr>
<tr><th id="357">357</th><td><i> * Maximum number of layers used by the memory controller to uniquely</i></td></tr>
<tr><th id="358">358</th><td><i> * identify a single memory stick.</i></td></tr>
<tr><th id="359">359</th><td><i> * NOTE: Changing this constant requires not only to change the constant</i></td></tr>
<tr><th id="360">360</th><td><i> * below, but also to change the existing code at the core, as there are</i></td></tr>
<tr><th id="361">361</th><td><i> * some code there that are optimized for 3 layers.</i></td></tr>
<tr><th id="362">362</th><td><i> */</i></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/EDAC_MAX_LAYERS" data-ref="_M/EDAC_MAX_LAYERS">EDAC_MAX_LAYERS</dfn>		3</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i class="doc">/**</i></td></tr>
<tr><th id="366">366</th><td><i class="doc"> * EDAC_DIMM_OFF - Macro responsible to get a pointer offset inside a pointer</i></td></tr>
<tr><th id="367">367</th><td><i class="doc"> *		   array for the element given by [layer0,layer1,layer2]</i></td></tr>
<tr><th id="368">368</th><td><i class="doc"> *		   position</i></td></tr>
<tr><th id="369">369</th><td><i class="doc"> *</i></td></tr>
<tr><th id="370">370</th><td><i class="doc"> *<span class="command"> @layers</span>:	a struct edac_mc_layer array, describing how many elements</i></td></tr>
<tr><th id="371">371</th><td><i class="doc"> *		were allocated for each layer</i></td></tr>
<tr><th id="372">372</th><td><i class="doc"> *<span class="command"> @nlayers</span>:	Number of layers at the<span class="command"> @layers</span> array</i></td></tr>
<tr><th id="373">373</th><td><i class="doc"> *<span class="command"> @layer0</span>:	layer0 position</i></td></tr>
<tr><th id="374">374</th><td><i class="doc"> *<span class="command"> @layer1</span>:	layer1 position. Unused if n_layers &lt; 2</i></td></tr>
<tr><th id="375">375</th><td><i class="doc"> *<span class="command"> @layer2</span>:	layer2 position. Unused if n_layers &lt; 3</i></td></tr>
<tr><th id="376">376</th><td><i class="doc"> *</i></td></tr>
<tr><th id="377">377</th><td><i class="doc"> * For 1 layer, this macro returns "var[layer0] - var";</i></td></tr>
<tr><th id="378">378</th><td><i class="doc"> *</i></td></tr>
<tr><th id="379">379</th><td><i class="doc"> * For 2 layers, this macro is similar to allocate a bi-dimensional array</i></td></tr>
<tr><th id="380">380</th><td><i class="doc"> * and to return "var[layer0][layer1] - var";</i></td></tr>
<tr><th id="381">381</th><td><i class="doc"> *</i></td></tr>
<tr><th id="382">382</th><td><i class="doc"> * For 3 layers, this macro is similar to allocate a tri-dimensional array</i></td></tr>
<tr><th id="383">383</th><td><i class="doc"> * and to return "var[layer0][layer1][layer2] - var".</i></td></tr>
<tr><th id="384">384</th><td><i class="doc"> *</i></td></tr>
<tr><th id="385">385</th><td><i class="doc"> * A loop could be used here to make it more generic, but, as we only have</i></td></tr>
<tr><th id="386">386</th><td><i class="doc"> * 3 layers, this is a little faster.</i></td></tr>
<tr><th id="387">387</th><td><i class="doc"> *</i></td></tr>
<tr><th id="388">388</th><td><i class="doc"> * By design, layers can never be 0 or more than 3. If that ever happens,</i></td></tr>
<tr><th id="389">389</th><td><i class="doc"> * a NULL is returned, causing an OOPS during the memory allocation routine,</i></td></tr>
<tr><th id="390">390</th><td><i class="doc"> * with would point to the developer that he's doing something wrong.</i></td></tr>
<tr><th id="391">391</th><td><i class="doc"> */</i></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/EDAC_DIMM_OFF" data-ref="_M/EDAC_DIMM_OFF">EDAC_DIMM_OFF</dfn>(layers, nlayers, layer0, layer1, layer2) ({		\</u></td></tr>
<tr><th id="393">393</th><td><u>	int __i;							\</u></td></tr>
<tr><th id="394">394</th><td><u>	if ((nlayers) == 1)						\</u></td></tr>
<tr><th id="395">395</th><td><u>		__i = layer0;						\</u></td></tr>
<tr><th id="396">396</th><td><u>	else if ((nlayers) == 2)					\</u></td></tr>
<tr><th id="397">397</th><td><u>		__i = (layer1) + ((layers[1]).size * (layer0));		\</u></td></tr>
<tr><th id="398">398</th><td><u>	else if ((nlayers) == 3)					\</u></td></tr>
<tr><th id="399">399</th><td><u>		__i = (layer2) + ((layers[2]).size * ((layer1) +	\</u></td></tr>
<tr><th id="400">400</th><td><u>			    ((layers[1]).size * (layer0))));		\</u></td></tr>
<tr><th id="401">401</th><td><u>	else								\</u></td></tr>
<tr><th id="402">402</th><td><u>		__i = -EINVAL;						\</u></td></tr>
<tr><th id="403">403</th><td><u>	__i;								\</u></td></tr>
<tr><th id="404">404</th><td><u>})</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i class="doc">/**</i></td></tr>
<tr><th id="407">407</th><td><i class="doc"> * EDAC_DIMM_PTR - Macro responsible to get a pointer inside a pointer array</i></td></tr>
<tr><th id="408">408</th><td><i class="doc"> *		   for the element given by [layer0,layer1,layer2] position</i></td></tr>
<tr><th id="409">409</th><td><i class="doc"> *</i></td></tr>
<tr><th id="410">410</th><td><i class="doc"> *<span class="command"> @layers</span>:	a struct edac_mc_layer array, describing how many elements</i></td></tr>
<tr><th id="411">411</th><td><i class="doc"> *		were allocated for each layer</i></td></tr>
<tr><th id="412">412</th><td><i class="doc"> * <span class="command">@var</span>:<span class="verb">	name of the var where we want to get the pointer</span></i></td></tr>
<tr><th id="413">413</th><td><i class="doc"> *		(like mci-&gt;dimms)</i></td></tr>
<tr><th id="414">414</th><td><i class="doc"> *<span class="command"> @nlayers</span>:	Number of layers at the<span class="command"> @layers</span> array</i></td></tr>
<tr><th id="415">415</th><td><i class="doc"> *<span class="command"> @layer0</span>:	layer0 position</i></td></tr>
<tr><th id="416">416</th><td><i class="doc"> *<span class="command"> @layer1</span>:	layer1 position. Unused if n_layers &lt; 2</i></td></tr>
<tr><th id="417">417</th><td><i class="doc"> *<span class="command"> @layer2</span>:	layer2 position. Unused if n_layers &lt; 3</i></td></tr>
<tr><th id="418">418</th><td><i class="doc"> *</i></td></tr>
<tr><th id="419">419</th><td><i class="doc"> * For 1 layer, this macro returns "var[layer0]";</i></td></tr>
<tr><th id="420">420</th><td><i class="doc"> *</i></td></tr>
<tr><th id="421">421</th><td><i class="doc"> * For 2 layers, this macro is similar to allocate a bi-dimensional array</i></td></tr>
<tr><th id="422">422</th><td><i class="doc"> * and to return "var[layer0][layer1]";</i></td></tr>
<tr><th id="423">423</th><td><i class="doc"> *</i></td></tr>
<tr><th id="424">424</th><td><i class="doc"> * For 3 layers, this macro is similar to allocate a tri-dimensional array</i></td></tr>
<tr><th id="425">425</th><td><i class="doc"> * and to return "var[layer0][layer1][layer2]";</i></td></tr>
<tr><th id="426">426</th><td><i class="doc"> */</i></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/EDAC_DIMM_PTR" data-ref="_M/EDAC_DIMM_PTR">EDAC_DIMM_PTR</dfn>(layers, var, nlayers, layer0, layer1, layer2) ({	\</u></td></tr>
<tr><th id="428">428</th><td><u>	typeof(*var) __p;						\</u></td></tr>
<tr><th id="429">429</th><td><u>	int ___i = EDAC_DIMM_OFF(layers, nlayers, layer0, layer1, layer2);	\</u></td></tr>
<tr><th id="430">430</th><td><u>	if (___i &lt; 0)							\</u></td></tr>
<tr><th id="431">431</th><td><u>		__p = NULL;						\</u></td></tr>
<tr><th id="432">432</th><td><u>	else								\</u></td></tr>
<tr><th id="433">433</th><td><u>		__p = (var)[___i];					\</u></td></tr>
<tr><th id="434">434</th><td><u>	__p;								\</u></td></tr>
<tr><th id="435">435</th><td><u>})</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><b>struct</b> <dfn class="type def" id="dimm_info" title='dimm_info' data-ref="dimm_info" data-ref-filename="dimm_info">dimm_info</dfn> {</td></tr>
<tr><th id="438">438</th><td>	<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device" data-ref-filename="device">device</a> <dfn class="decl field" id="dimm_info::dev" title='dimm_info::dev' data-ref="dimm_info::dev" data-ref-filename="dimm_info..dev">dev</dfn>;</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>	<em>char</em> <dfn class="decl field" id="dimm_info::label" title='dimm_info::label' data-ref="dimm_info::label" data-ref-filename="dimm_info..label">label</dfn>[<a class="macro" href="#56" title="31" data-ref="_M/EDAC_MC_LABEL_LEN">EDAC_MC_LABEL_LEN</a> + <var>1</var>];	<i>/* DIMM label on motherboard */</i></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>	<i>/* Memory location data */</i></td></tr>
<tr><th id="443">443</th><td>	<em>unsigned</em> <dfn class="decl field" id="dimm_info::location" title='dimm_info::location' data-ref="dimm_info::location" data-ref-filename="dimm_info..location">location</dfn>[<a class="macro" href="#363" title="3" data-ref="_M/EDAC_MAX_LAYERS">EDAC_MAX_LAYERS</a>];</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>	<b>struct</b> <a class="type" href="#mem_ctl_info" title='mem_ctl_info' data-ref="mem_ctl_info" data-ref-filename="mem_ctl_info">mem_ctl_info</a> *<dfn class="decl field" id="dimm_info::mci" title='dimm_info::mci' data-ref="dimm_info::mci" data-ref-filename="dimm_info..mci">mci</dfn>;	<i>/* the parent */</i></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="dimm_info::grain" title='dimm_info::grain' data-ref="dimm_info::grain" data-ref-filename="dimm_info..grain">grain</dfn>;		<i>/* granularity of reported error in bytes */</i></td></tr>
<tr><th id="448">448</th><td>	<b>enum</b> <a class="type" href="#dev_type" title='dev_type' data-ref="dev_type" data-ref-filename="dev_type">dev_type</a> <dfn class="decl field" id="dimm_info::dtype" title='dimm_info::dtype' data-ref="dimm_info::dtype" data-ref-filename="dimm_info..dtype">dtype</dfn>;	<i>/* memory device type */</i></td></tr>
<tr><th id="449">449</th><td>	<b>enum</b> <a class="type" href="#mem_type" title='mem_type' data-ref="mem_type" data-ref-filename="mem_type">mem_type</a> <dfn class="decl field" id="dimm_info::mtype" title='dimm_info::mtype' data-ref="dimm_info::mtype" data-ref-filename="dimm_info..mtype">mtype</dfn>;	<i>/* memory dimm type */</i></td></tr>
<tr><th id="450">450</th><td>	<b>enum</b> <a class="type" href="#edac_type" title='edac_type' data-ref="edac_type" data-ref-filename="edac_type">edac_type</a> <dfn class="decl field" id="dimm_info::edac_mode" title='dimm_info::edac_mode' data-ref="dimm_info::edac_mode" data-ref-filename="dimm_info..edac_mode">edac_mode</dfn>;	<i>/* EDAC mode for this dimm */</i></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="dimm_info::nr_pages" title='dimm_info::nr_pages' data-ref="dimm_info::nr_pages" data-ref-filename="dimm_info..nr_pages">nr_pages</dfn>;			<i>/* number of pages on this dimm */</i></td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>	<em>unsigned</em> <dfn class="decl field" id="dimm_info::csrow" title='dimm_info::csrow' data-ref="dimm_info::csrow" data-ref-filename="dimm_info..csrow">csrow</dfn>, <dfn class="decl field" id="dimm_info::cschannel" title='dimm_info::cschannel' data-ref="dimm_info::cschannel" data-ref-filename="dimm_info..cschannel">cschannel</dfn>;	<i>/* Points to the old API data */</i></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="decl field" id="dimm_info::smbios_handle" title='dimm_info::smbios_handle' data-ref="dimm_info::smbios_handle" data-ref-filename="dimm_info..smbios_handle">smbios_handle</dfn>;              <i>/* Handle for SMBIOS type 17 */</i></td></tr>
<tr><th id="457">457</th><td>};</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i class="doc">/**</i></td></tr>
<tr><th id="460">460</th><td><i class="doc"> * struct rank_info - contains the information for one DIMM rank</i></td></tr>
<tr><th id="461">461</th><td><i class="doc"> *</i></td></tr>
<tr><th id="462">462</th><td><i class="doc"> *<span class="command"> @chan</span>_idx:	channel number where the rank is (typically, 0 or 1)</i></td></tr>
<tr><th id="463">463</th><td><i class="doc"> *<span class="command"> @ce</span>_count:	number of correctable errors for this rank</i></td></tr>
<tr><th id="464">464</th><td><i class="doc"> *<span class="command"> @csrow</span>:	A pointer to the chip select row structure (the parent</i></td></tr>
<tr><th id="465">465</th><td><i class="doc"> *		structure). The location of the rank is given by</i></td></tr>
<tr><th id="466">466</th><td><i class="doc"> *		the (csrow-&gt;csrow_idx, chan_idx) vector.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc"> *<span class="command"> @dimm</span>:	A pointer to the DIMM structure, where the DIMM label</i></td></tr>
<tr><th id="468">468</th><td><i class="doc"> *		information is stored.</i></td></tr>
<tr><th id="469">469</th><td><i class="doc"> *</i></td></tr>
<tr><th id="470">470</th><td><i class="doc"> * FIXME: Currently, the EDAC core model will assume one DIMM per rank.</i></td></tr>
<tr><th id="471">471</th><td><i class="doc"> *	  This is a bad assumption, but it makes this patch easier. Later</i></td></tr>
<tr><th id="472">472</th><td><i class="doc"> *	  patches in this series will fix this issue.</i></td></tr>
<tr><th id="473">473</th><td><i class="doc"> */</i></td></tr>
<tr><th id="474">474</th><td><b>struct</b> <dfn class="type def" id="rank_info" title='rank_info' data-ref="rank_info" data-ref-filename="rank_info">rank_info</dfn> {</td></tr>
<tr><th id="475">475</th><td>	<em>int</em> <dfn class="decl field" id="rank_info::chan_idx" title='rank_info::chan_idx' data-ref="rank_info::chan_idx" data-ref-filename="rank_info..chan_idx">chan_idx</dfn>;</td></tr>
<tr><th id="476">476</th><td>	<b>struct</b> <a class="type" href="#csrow_info" title='csrow_info' data-ref="csrow_info" data-ref-filename="csrow_info">csrow_info</a> *<dfn class="decl field" id="rank_info::csrow" title='rank_info::csrow' data-ref="rank_info::csrow" data-ref-filename="rank_info..csrow">csrow</dfn>;</td></tr>
<tr><th id="477">477</th><td>	<b>struct</b> <a class="type" href="#dimm_info" title='dimm_info' data-ref="dimm_info" data-ref-filename="dimm_info">dimm_info</a> *<dfn class="decl field" id="rank_info::dimm" title='rank_info::dimm' data-ref="rank_info::dimm" data-ref-filename="rank_info..dimm">dimm</dfn>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="rank_info::ce_count" title='rank_info::ce_count' data-ref="rank_info::ce_count" data-ref-filename="rank_info..ce_count">ce_count</dfn>;		<i>/* Correctable Errors for this csrow */</i></td></tr>
<tr><th id="480">480</th><td>};</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><b>struct</b> <dfn class="type def" id="csrow_info" title='csrow_info' data-ref="csrow_info" data-ref-filename="csrow_info">csrow_info</dfn> {</td></tr>
<tr><th id="483">483</th><td>	<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device" data-ref-filename="device">device</a> <dfn class="decl field" id="csrow_info::dev" title='csrow_info::dev' data-ref="csrow_info::dev" data-ref-filename="csrow_info..dev">dev</dfn>;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>	<i>/* Used only by edac_mc_find_csrow_by_page() */</i></td></tr>
<tr><th id="486">486</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="csrow_info::first_page" title='csrow_info::first_page' data-ref="csrow_info::first_page" data-ref-filename="csrow_info..first_page">first_page</dfn>;	<i>/* first page number in csrow */</i></td></tr>
<tr><th id="487">487</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="csrow_info::last_page" title='csrow_info::last_page' data-ref="csrow_info::last_page" data-ref-filename="csrow_info..last_page">last_page</dfn>;	<i>/* last page number in csrow */</i></td></tr>
<tr><th id="488">488</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="csrow_info::page_mask" title='csrow_info::page_mask' data-ref="csrow_info::page_mask" data-ref-filename="csrow_info..page_mask">page_mask</dfn>;	<i>/* used for interleaving -</i></td></tr>
<tr><th id="489">489</th><td><i>					 * 0UL for non intlv */</i></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>	<em>int</em> <dfn class="decl field" id="csrow_info::csrow_idx" title='csrow_info::csrow_idx' data-ref="csrow_info::csrow_idx" data-ref-filename="csrow_info..csrow_idx">csrow_idx</dfn>;			<i>/* the chip-select row */</i></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="csrow_info::ue_count" title='csrow_info::ue_count' data-ref="csrow_info::ue_count" data-ref-filename="csrow_info..ue_count">ue_count</dfn>;		<i>/* Uncorrectable Errors for this csrow */</i></td></tr>
<tr><th id="494">494</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="csrow_info::ce_count" title='csrow_info::ce_count' data-ref="csrow_info::ce_count" data-ref-filename="csrow_info..ce_count">ce_count</dfn>;		<i>/* Correctable Errors for this csrow */</i></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>	<b>struct</b> <a class="type" href="#mem_ctl_info" title='mem_ctl_info' data-ref="mem_ctl_info" data-ref-filename="mem_ctl_info">mem_ctl_info</a> *<dfn class="decl field" id="csrow_info::mci" title='csrow_info::mci' data-ref="csrow_info::mci" data-ref-filename="csrow_info..mci">mci</dfn>;	<i>/* the parent */</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>	<i>/* channel information for this csrow */</i></td></tr>
<tr><th id="499">499</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="csrow_info::nr_channels" title='csrow_info::nr_channels' data-ref="csrow_info::nr_channels" data-ref-filename="csrow_info..nr_channels">nr_channels</dfn>;</td></tr>
<tr><th id="500">500</th><td>	<b>struct</b> <a class="type" href="#rank_info" title='rank_info' data-ref="rank_info" data-ref-filename="rank_info">rank_info</a> **<dfn class="decl field" id="csrow_info::channels" title='csrow_info::channels' data-ref="csrow_info::channels" data-ref-filename="csrow_info..channels">channels</dfn>;</td></tr>
<tr><th id="501">501</th><td>};</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><i>/*</i></td></tr>
<tr><th id="504">504</th><td><i> * struct errcount_attribute - used to store the several error counts</i></td></tr>
<tr><th id="505">505</th><td><i> */</i></td></tr>
<tr><th id="506">506</th><td><b>struct</b> <dfn class="type def" id="errcount_attribute_data" title='errcount_attribute_data' data-ref="errcount_attribute_data" data-ref-filename="errcount_attribute_data">errcount_attribute_data</dfn> {</td></tr>
<tr><th id="507">507</th><td>	<em>int</em> <dfn class="decl field" id="errcount_attribute_data::n_layers" title='errcount_attribute_data::n_layers' data-ref="errcount_attribute_data::n_layers" data-ref-filename="errcount_attribute_data..n_layers">n_layers</dfn>;</td></tr>
<tr><th id="508">508</th><td>	<em>int</em> <dfn class="decl field" id="errcount_attribute_data::pos" title='errcount_attribute_data::pos' data-ref="errcount_attribute_data::pos" data-ref-filename="errcount_attribute_data..pos">pos</dfn>[<a class="macro" href="#363" title="3" data-ref="_M/EDAC_MAX_LAYERS">EDAC_MAX_LAYERS</a>];</td></tr>
<tr><th id="509">509</th><td>	<em>int</em> <dfn class="decl field" id="errcount_attribute_data::layer0" title='errcount_attribute_data::layer0' data-ref="errcount_attribute_data::layer0" data-ref-filename="errcount_attribute_data..layer0">layer0</dfn>, <dfn class="decl field" id="errcount_attribute_data::layer1" title='errcount_attribute_data::layer1' data-ref="errcount_attribute_data::layer1" data-ref-filename="errcount_attribute_data..layer1">layer1</dfn>, <dfn class="decl field" id="errcount_attribute_data::layer2" title='errcount_attribute_data::layer2' data-ref="errcount_attribute_data::layer2" data-ref-filename="errcount_attribute_data..layer2">layer2</dfn>;</td></tr>
<tr><th id="510">510</th><td>};</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><i class="doc">/**</i></td></tr>
<tr><th id="513">513</th><td><i class="doc"> * struct edac_raw_error_desc - Raw error report structure</i></td></tr>
<tr><th id="514">514</th><td><i class="doc"> *<span class="command"> @grain</span>:			minimum granularity for an error report, in bytes</i></td></tr>
<tr><th id="515">515</th><td><i class="doc"> *<span class="command"> @error</span>_count:		number of errors of the same type</i></td></tr>
<tr><th id="516">516</th><td><i class="doc"> *<span class="command"> @top</span>_layer:			top layer of the error (layer[0])</i></td></tr>
<tr><th id="517">517</th><td><i class="doc"> *<span class="command"> @mid</span>_layer:			middle layer of the error (layer[1])</i></td></tr>
<tr><th id="518">518</th><td><i class="doc"> *<span class="command"> @low</span>_layer:			low layer of the error (layer[2])</i></td></tr>
<tr><th id="519">519</th><td><i class="doc"> *<span class="command"> @page</span>_frame_number:		page where the error happened</i></td></tr>
<tr><th id="520">520</th><td><i class="doc"> *<span class="command"> @offset</span>_in_page:		page offset</i></td></tr>
<tr><th id="521">521</th><td><i class="doc"> *<span class="command"> @syndrome</span>:			syndrome of the error (or 0 if unknown or if</i></td></tr>
<tr><th id="522">522</th><td><i class="doc"> * 				the syndrome is not applicable)</i></td></tr>
<tr><th id="523">523</th><td><i class="doc"> * <span class="command">@msg</span><span class="verb">:			error message</span></i></td></tr>
<tr><th id="524">524</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @location:			location of the error</span></i></td></tr>
<tr><th id="525">525</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @label:			label of the affected DIMM(s)</span></i></td></tr>
<tr><th id="526">526</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @other_detail:		other driver-specific detail about the error</span></i></td></tr>
<tr><th id="527">527</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @enable_per_layer_report:	if false, the error affects all layers</span></i></td></tr>
<tr><th id="528">528</th><td><i class="doc"><span class="verb"></span> *<span class="verb">				(typically, a memory controller error)</span></i></td></tr>
<tr><th id="529">529</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="530">530</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="edac_raw_error_desc" title='edac_raw_error_desc' data-ref="edac_raw_error_desc" data-ref-filename="edac_raw_error_desc">edac_raw_error_desc</dfn> {</td></tr>
<tr><th id="531">531</th><td>	<i>/*</i></td></tr>
<tr><th id="532">532</th><td><i>	 * NOTE: everything before grain won't be cleaned by</i></td></tr>
<tr><th id="533">533</th><td><i>	 * edac_raw_error_desc_clean()</i></td></tr>
<tr><th id="534">534</th><td><i>	 */</i></td></tr>
<tr><th id="535">535</th><td>	<em>char</em> <dfn class="decl field" id="edac_raw_error_desc::location" title='edac_raw_error_desc::location' data-ref="edac_raw_error_desc::location" data-ref-filename="edac_raw_error_desc..location">location</dfn>[<a class="macro" href="#59" title="256" data-ref="_M/LOCATION_SIZE">LOCATION_SIZE</a>];</td></tr>
<tr><th id="536">536</th><td>	<em>char</em> <dfn class="decl field" id="edac_raw_error_desc::label" title='edac_raw_error_desc::label' data-ref="edac_raw_error_desc::label" data-ref-filename="edac_raw_error_desc..label">label</dfn>[(<a class="macro" href="#56" title="31" data-ref="_M/EDAC_MC_LABEL_LEN">EDAC_MC_LABEL_LEN</a> + <var>1</var> + <b>sizeof</b>(<a class="macro" href="#65" title="&quot; or &quot;" data-ref="_M/OTHER_LABEL">OTHER_LABEL</a>)) * <a class="macro" href="#62" title="8" data-ref="_M/EDAC_MAX_LABELS">EDAC_MAX_LABELS</a>];</td></tr>
<tr><th id="537">537</th><td>	<em>long</em> <dfn class="decl field" id="edac_raw_error_desc::grain" title='edac_raw_error_desc::grain' data-ref="edac_raw_error_desc::grain" data-ref-filename="edac_raw_error_desc..grain">grain</dfn>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>	<i>/* the vars below and grain will be cleaned on every new error report */</i></td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="decl field" id="edac_raw_error_desc::error_count" title='edac_raw_error_desc::error_count' data-ref="edac_raw_error_desc::error_count" data-ref-filename="edac_raw_error_desc..error_count">error_count</dfn>;</td></tr>
<tr><th id="541">541</th><td>	<em>int</em> <dfn class="decl field" id="edac_raw_error_desc::top_layer" title='edac_raw_error_desc::top_layer' data-ref="edac_raw_error_desc::top_layer" data-ref-filename="edac_raw_error_desc..top_layer">top_layer</dfn>;</td></tr>
<tr><th id="542">542</th><td>	<em>int</em> <dfn class="decl field" id="edac_raw_error_desc::mid_layer" title='edac_raw_error_desc::mid_layer' data-ref="edac_raw_error_desc::mid_layer" data-ref-filename="edac_raw_error_desc..mid_layer">mid_layer</dfn>;</td></tr>
<tr><th id="543">543</th><td>	<em>int</em> <dfn class="decl field" id="edac_raw_error_desc::low_layer" title='edac_raw_error_desc::low_layer' data-ref="edac_raw_error_desc::low_layer" data-ref-filename="edac_raw_error_desc..low_layer">low_layer</dfn>;</td></tr>
<tr><th id="544">544</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="edac_raw_error_desc::page_frame_number" title='edac_raw_error_desc::page_frame_number' data-ref="edac_raw_error_desc::page_frame_number" data-ref-filename="edac_raw_error_desc..page_frame_number">page_frame_number</dfn>;</td></tr>
<tr><th id="545">545</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="edac_raw_error_desc::offset_in_page" title='edac_raw_error_desc::offset_in_page' data-ref="edac_raw_error_desc::offset_in_page" data-ref-filename="edac_raw_error_desc..offset_in_page">offset_in_page</dfn>;</td></tr>
<tr><th id="546">546</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="edac_raw_error_desc::syndrome" title='edac_raw_error_desc::syndrome' data-ref="edac_raw_error_desc::syndrome" data-ref-filename="edac_raw_error_desc..syndrome">syndrome</dfn>;</td></tr>
<tr><th id="547">547</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="edac_raw_error_desc::msg" title='edac_raw_error_desc::msg' data-ref="edac_raw_error_desc::msg" data-ref-filename="edac_raw_error_desc..msg">msg</dfn>;</td></tr>
<tr><th id="548">548</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="edac_raw_error_desc::other_detail" title='edac_raw_error_desc::other_detail' data-ref="edac_raw_error_desc::other_detail" data-ref-filename="edac_raw_error_desc..other_detail">other_detail</dfn>;</td></tr>
<tr><th id="549">549</th><td>	<a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="edac_raw_error_desc::enable_per_layer_report" title='edac_raw_error_desc::enable_per_layer_report' data-ref="edac_raw_error_desc::enable_per_layer_report" data-ref-filename="edac_raw_error_desc..enable_per_layer_report">enable_per_layer_report</dfn>;</td></tr>
<tr><th id="550">550</th><td>};</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><i>/* MEMORY controller information structure</i></td></tr>
<tr><th id="553">553</th><td><i> */</i></td></tr>
<tr><th id="554">554</th><td><b>struct</b> <dfn class="type def" id="mem_ctl_info" title='mem_ctl_info' data-ref="mem_ctl_info" data-ref-filename="mem_ctl_info">mem_ctl_info</dfn> {</td></tr>
<tr><th id="555">555</th><td>	<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device" data-ref-filename="device">device</a>			<dfn class="decl field" id="mem_ctl_info::dev" title='mem_ctl_info::dev' data-ref="mem_ctl_info::dev" data-ref-filename="mem_ctl_info..dev">dev</dfn>;</td></tr>
<tr><th id="556">556</th><td>	<b>struct</b> <a class="type" href="device.h.html#bus_type" title='bus_type' data-ref="bus_type" data-ref-filename="bus_type">bus_type</a>			*<dfn class="decl field" id="mem_ctl_info::bus" title='mem_ctl_info::bus' data-ref="mem_ctl_info::bus" data-ref-filename="mem_ctl_info..bus">bus</dfn>;</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>	<b>struct</b> <a class="type" href="types.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="mem_ctl_info::link" title='mem_ctl_info::link' data-ref="mem_ctl_info::link" data-ref-filename="mem_ctl_info..link">link</dfn>;	<i>/* for global list of mem_ctl_info structs */</i></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>	<b>struct</b> <a class="type" href="module.h.html#module" title='module' data-ref="module" data-ref-filename="module">module</a> *<dfn class="decl field" id="mem_ctl_info::owner" title='mem_ctl_info::owner' data-ref="mem_ctl_info::owner" data-ref-filename="mem_ctl_info..owner">owner</dfn>;	<i>/* Module owner of this control struct */</i></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="mem_ctl_info::mtype_cap" title='mem_ctl_info::mtype_cap' data-ref="mem_ctl_info::mtype_cap" data-ref-filename="mem_ctl_info..mtype_cap">mtype_cap</dfn>;	<i>/* memory types supported by mc */</i></td></tr>
<tr><th id="563">563</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="mem_ctl_info::edac_ctl_cap" title='mem_ctl_info::edac_ctl_cap' data-ref="mem_ctl_info::edac_ctl_cap" data-ref-filename="mem_ctl_info..edac_ctl_cap">edac_ctl_cap</dfn>;	<i>/* Mem controller EDAC capabilities */</i></td></tr>
<tr><th id="564">564</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="mem_ctl_info::edac_cap" title='mem_ctl_info::edac_cap' data-ref="mem_ctl_info::edac_cap" data-ref-filename="mem_ctl_info..edac_cap">edac_cap</dfn>;	<i>/* configuration capabilities - this is</i></td></tr>
<tr><th id="565">565</th><td><i>				 * closely related to edac_ctl_cap.  The</i></td></tr>
<tr><th id="566">566</th><td><i>				 * difference is that the controller may be</i></td></tr>
<tr><th id="567">567</th><td><i>				 * capable of s4ecd4ed which would be listed</i></td></tr>
<tr><th id="568">568</th><td><i>				 * in edac_ctl_cap, but if channels aren't</i></td></tr>
<tr><th id="569">569</th><td><i>				 * capable of s4ecd4ed then the edac_cap would</i></td></tr>
<tr><th id="570">570</th><td><i>				 * not have that capability.</i></td></tr>
<tr><th id="571">571</th><td><i>				 */</i></td></tr>
<tr><th id="572">572</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="mem_ctl_info::scrub_cap" title='mem_ctl_info::scrub_cap' data-ref="mem_ctl_info::scrub_cap" data-ref-filename="mem_ctl_info..scrub_cap">scrub_cap</dfn>;	<i>/* chipset scrub capabilities */</i></td></tr>
<tr><th id="573">573</th><td>	<b>enum</b> <a class="type" href="#scrub_type" title='scrub_type' data-ref="scrub_type" data-ref-filename="scrub_type">scrub_type</a> <dfn class="decl field" id="mem_ctl_info::scrub_mode" title='mem_ctl_info::scrub_mode' data-ref="mem_ctl_info::scrub_mode" data-ref-filename="mem_ctl_info..scrub_mode">scrub_mode</dfn>;	<i>/* current scrub mode */</i></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>	<i>/* Translates sdram memory scrub rate given in bytes/sec to the</i></td></tr>
<tr><th id="576">576</th><td><i>	   internal representation and configures whatever else needs</i></td></tr>
<tr><th id="577">577</th><td><i>	   to be configured.</i></td></tr>
<tr><th id="578">578</th><td><i>	 */</i></td></tr>
<tr><th id="579">579</th><td>	<em>int</em> (*<dfn class="decl field" id="mem_ctl_info::set_sdram_scrub_rate" title='mem_ctl_info::set_sdram_scrub_rate' data-ref="mem_ctl_info::set_sdram_scrub_rate" data-ref-filename="mem_ctl_info..set_sdram_scrub_rate">set_sdram_scrub_rate</dfn>) (<b>struct</b> <a class="type" href="#mem_ctl_info" title='mem_ctl_info' data-ref="mem_ctl_info" data-ref-filename="mem_ctl_info">mem_ctl_info</a> * <dfn class="local col3 decl" id="3mci" title='mci' data-type='struct mem_ctl_info *' data-ref="3mci" data-ref-filename="3mci">mci</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="4bw" title='bw' data-type='u32' data-ref="4bw" data-ref-filename="4bw">bw</dfn>);</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>	<i>/* Get the current sdram memory scrub rate from the internal</i></td></tr>
<tr><th id="582">582</th><td><i>	   representation and converts it to the closest matching</i></td></tr>
<tr><th id="583">583</th><td><i>	   bandwidth in bytes/sec.</i></td></tr>
<tr><th id="584">584</th><td><i>	 */</i></td></tr>
<tr><th id="585">585</th><td>	<em>int</em> (*<dfn class="decl field" id="mem_ctl_info::get_sdram_scrub_rate" title='mem_ctl_info::get_sdram_scrub_rate' data-ref="mem_ctl_info::get_sdram_scrub_rate" data-ref-filename="mem_ctl_info..get_sdram_scrub_rate">get_sdram_scrub_rate</dfn>) (<b>struct</b> <a class="type" href="#mem_ctl_info" title='mem_ctl_info' data-ref="mem_ctl_info" data-ref-filename="mem_ctl_info">mem_ctl_info</a> * <dfn class="local col5 decl" id="5mci" title='mci' data-type='struct mem_ctl_info *' data-ref="5mci" data-ref-filename="5mci">mci</dfn>);</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>	<i>/* pointer to edac checking routine */</i></td></tr>
<tr><th id="589">589</th><td>	<em>void</em> (*<dfn class="decl field" id="mem_ctl_info::edac_check" title='mem_ctl_info::edac_check' data-ref="mem_ctl_info::edac_check" data-ref-filename="mem_ctl_info..edac_check">edac_check</dfn>) (<b>struct</b> <a class="type" href="#mem_ctl_info" title='mem_ctl_info' data-ref="mem_ctl_info" data-ref-filename="mem_ctl_info">mem_ctl_info</a> * <dfn class="local col6 decl" id="6mci" title='mci' data-type='struct mem_ctl_info *' data-ref="6mci" data-ref-filename="6mci">mci</dfn>);</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>	<i>/*</i></td></tr>
<tr><th id="592">592</th><td><i>	 * Remaps memory pages: controller pages to physical pages.</i></td></tr>
<tr><th id="593">593</th><td><i>	 * For most MC's, this will be NULL.</i></td></tr>
<tr><th id="594">594</th><td><i>	 */</i></td></tr>
<tr><th id="595">595</th><td>	<i>/* FIXME - why not send the phys page to begin with? */</i></td></tr>
<tr><th id="596">596</th><td>	<em>unsigned</em> <em>long</em> (*<dfn class="decl field" id="mem_ctl_info::ctl_page_to_phys" title='mem_ctl_info::ctl_page_to_phys' data-ref="mem_ctl_info::ctl_page_to_phys" data-ref-filename="mem_ctl_info..ctl_page_to_phys">ctl_page_to_phys</dfn>) (<b>struct</b> <a class="type" href="#mem_ctl_info" title='mem_ctl_info' data-ref="mem_ctl_info" data-ref-filename="mem_ctl_info">mem_ctl_info</a> * <dfn class="local col7 decl" id="7mci" title='mci' data-type='struct mem_ctl_info *' data-ref="7mci" data-ref-filename="7mci">mci</dfn>,</td></tr>
<tr><th id="597">597</th><td>					   <em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="8page" title='page' data-type='unsigned long' data-ref="8page" data-ref-filename="8page">page</dfn>);</td></tr>
<tr><th id="598">598</th><td>	<em>int</em> <dfn class="decl field" id="mem_ctl_info::mc_idx" title='mem_ctl_info::mc_idx' data-ref="mem_ctl_info::mc_idx" data-ref-filename="mem_ctl_info..mc_idx">mc_idx</dfn>;</td></tr>
<tr><th id="599">599</th><td>	<b>struct</b> <a class="type" href="#csrow_info" title='csrow_info' data-ref="csrow_info" data-ref-filename="csrow_info">csrow_info</a> **<dfn class="decl field" id="mem_ctl_info::csrows" title='mem_ctl_info::csrows' data-ref="mem_ctl_info::csrows" data-ref-filename="mem_ctl_info..csrows">csrows</dfn>;</td></tr>
<tr><th id="600">600</th><td>	<em>unsigned</em> <dfn class="decl field" id="mem_ctl_info::nr_csrows" title='mem_ctl_info::nr_csrows' data-ref="mem_ctl_info::nr_csrows" data-ref-filename="mem_ctl_info..nr_csrows">nr_csrows</dfn>, <dfn class="decl field" id="mem_ctl_info::num_cschannel" title='mem_ctl_info::num_cschannel' data-ref="mem_ctl_info::num_cschannel" data-ref-filename="mem_ctl_info..num_cschannel">num_cschannel</dfn>;</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>	<i>/*</i></td></tr>
<tr><th id="603">603</th><td><i>	 * Memory Controller hierarchy</i></td></tr>
<tr><th id="604">604</th><td><i>	 *</i></td></tr>
<tr><th id="605">605</th><td><i>	 * There are basically two types of memory controller: the ones that</i></td></tr>
<tr><th id="606">606</th><td><i>	 * sees memory sticks ("dimms"), and the ones that sees memory ranks.</i></td></tr>
<tr><th id="607">607</th><td><i>	 * All old memory controllers enumerate memories per rank, but most</i></td></tr>
<tr><th id="608">608</th><td><i>	 * of the recent drivers enumerate memories per DIMM, instead.</i></td></tr>
<tr><th id="609">609</th><td><i>	 * When the memory controller is per rank, csbased is true.</i></td></tr>
<tr><th id="610">610</th><td><i>	 */</i></td></tr>
<tr><th id="611">611</th><td>	<em>unsigned</em> <dfn class="decl field" id="mem_ctl_info::n_layers" title='mem_ctl_info::n_layers' data-ref="mem_ctl_info::n_layers" data-ref-filename="mem_ctl_info..n_layers">n_layers</dfn>;</td></tr>
<tr><th id="612">612</th><td>	<b>struct</b> <a class="type" href="#edac_mc_layer" title='edac_mc_layer' data-ref="edac_mc_layer" data-ref-filename="edac_mc_layer">edac_mc_layer</a> *<dfn class="decl field" id="mem_ctl_info::layers" title='mem_ctl_info::layers' data-ref="mem_ctl_info::layers" data-ref-filename="mem_ctl_info..layers">layers</dfn>;</td></tr>
<tr><th id="613">613</th><td>	<a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="mem_ctl_info::csbased" title='mem_ctl_info::csbased' data-ref="mem_ctl_info::csbased" data-ref-filename="mem_ctl_info..csbased">csbased</dfn>;</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>	<i>/*</i></td></tr>
<tr><th id="616">616</th><td><i>	 * DIMM info. Will eventually remove the entire csrows_info some day</i></td></tr>
<tr><th id="617">617</th><td><i>	 */</i></td></tr>
<tr><th id="618">618</th><td>	<em>unsigned</em> <dfn class="decl field" id="mem_ctl_info::tot_dimms" title='mem_ctl_info::tot_dimms' data-ref="mem_ctl_info::tot_dimms" data-ref-filename="mem_ctl_info..tot_dimms">tot_dimms</dfn>;</td></tr>
<tr><th id="619">619</th><td>	<b>struct</b> <a class="type" href="#dimm_info" title='dimm_info' data-ref="dimm_info" data-ref-filename="dimm_info">dimm_info</a> **<dfn class="decl field" id="mem_ctl_info::dimms" title='mem_ctl_info::dimms' data-ref="mem_ctl_info::dimms" data-ref-filename="mem_ctl_info..dimms">dimms</dfn>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>	<i>/*</i></td></tr>
<tr><th id="622">622</th><td><i>	 * FIXME - what about controllers on other busses? - IDs must be</i></td></tr>
<tr><th id="623">623</th><td><i>	 * unique.  dev pointer should be sufficiently unique, but</i></td></tr>
<tr><th id="624">624</th><td><i>	 * BUS:SLOT.FUNC numbers may not be unique.</i></td></tr>
<tr><th id="625">625</th><td><i>	 */</i></td></tr>
<tr><th id="626">626</th><td>	<b>struct</b> <a class="type" href="device.h.html#device" title='device' data-ref="device" data-ref-filename="device">device</a> *<dfn class="decl field" id="mem_ctl_info::pdev" title='mem_ctl_info::pdev' data-ref="mem_ctl_info::pdev" data-ref-filename="mem_ctl_info..pdev">pdev</dfn>;</td></tr>
<tr><th id="627">627</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="mem_ctl_info::mod_name" title='mem_ctl_info::mod_name' data-ref="mem_ctl_info::mod_name" data-ref-filename="mem_ctl_info..mod_name">mod_name</dfn>;</td></tr>
<tr><th id="628">628</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="mem_ctl_info::ctl_name" title='mem_ctl_info::ctl_name' data-ref="mem_ctl_info::ctl_name" data-ref-filename="mem_ctl_info..ctl_name">ctl_name</dfn>;</td></tr>
<tr><th id="629">629</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="mem_ctl_info::dev_name" title='mem_ctl_info::dev_name' data-ref="mem_ctl_info::dev_name" data-ref-filename="mem_ctl_info..dev_name">dev_name</dfn>;</td></tr>
<tr><th id="630">630</th><td>	<em>void</em> *<dfn class="decl field" id="mem_ctl_info::pvt_info" title='mem_ctl_info::pvt_info' data-ref="mem_ctl_info::pvt_info" data-ref-filename="mem_ctl_info..pvt_info">pvt_info</dfn>;</td></tr>
<tr><th id="631">631</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="mem_ctl_info::start_time" title='mem_ctl_info::start_time' data-ref="mem_ctl_info::start_time" data-ref-filename="mem_ctl_info..start_time">start_time</dfn>;	<i>/* mci load start time (in jiffies) */</i></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>	<i>/*</i></td></tr>
<tr><th id="634">634</th><td><i>	 * drivers shouldn't access those fields directly, as the core</i></td></tr>
<tr><th id="635">635</th><td><i>	 * already handles that.</i></td></tr>
<tr><th id="636">636</th><td><i>	 */</i></td></tr>
<tr><th id="637">637</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="mem_ctl_info::ce_noinfo_count" title='mem_ctl_info::ce_noinfo_count' data-ref="mem_ctl_info::ce_noinfo_count" data-ref-filename="mem_ctl_info..ce_noinfo_count">ce_noinfo_count</dfn>, <dfn class="decl field" id="mem_ctl_info::ue_noinfo_count" title='mem_ctl_info::ue_noinfo_count' data-ref="mem_ctl_info::ue_noinfo_count" data-ref-filename="mem_ctl_info..ue_noinfo_count">ue_noinfo_count</dfn>;</td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="mem_ctl_info::ue_mc" title='mem_ctl_info::ue_mc' data-ref="mem_ctl_info::ue_mc" data-ref-filename="mem_ctl_info..ue_mc">ue_mc</dfn>, <dfn class="decl field" id="mem_ctl_info::ce_mc" title='mem_ctl_info::ce_mc' data-ref="mem_ctl_info::ce_mc" data-ref-filename="mem_ctl_info..ce_mc">ce_mc</dfn>;</td></tr>
<tr><th id="639">639</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="decl field" id="mem_ctl_info::ce_per_layer" title='mem_ctl_info::ce_per_layer' data-ref="mem_ctl_info::ce_per_layer" data-ref-filename="mem_ctl_info..ce_per_layer">ce_per_layer</dfn>[<a class="macro" href="#363" title="3" data-ref="_M/EDAC_MAX_LAYERS">EDAC_MAX_LAYERS</a>], *<dfn class="decl field" id="mem_ctl_info::ue_per_layer" title='mem_ctl_info::ue_per_layer' data-ref="mem_ctl_info::ue_per_layer" data-ref-filename="mem_ctl_info..ue_per_layer">ue_per_layer</dfn>[<a class="macro" href="#363" title="3" data-ref="_M/EDAC_MAX_LAYERS">EDAC_MAX_LAYERS</a>];</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>	<b>struct</b> <a class="type" href="completion.h.html#completion" title='completion' data-ref="completion" data-ref-filename="completion">completion</a> <dfn class="decl field" id="mem_ctl_info::complete" title='mem_ctl_info::complete' data-ref="mem_ctl_info::complete" data-ref-filename="mem_ctl_info..complete">complete</dfn>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>	<i>/* Additional top controller level attributes, but specified</i></td></tr>
<tr><th id="644">644</th><td><i>	 * by the low level driver.</i></td></tr>
<tr><th id="645">645</th><td><i>	 *</i></td></tr>
<tr><th id="646">646</th><td><i>	 * Set by the low level driver to provide attributes at the</i></td></tr>
<tr><th id="647">647</th><td><i>	 * controller level.</i></td></tr>
<tr><th id="648">648</th><td><i>	 * An array of structures, NULL terminated</i></td></tr>
<tr><th id="649">649</th><td><i>	 *</i></td></tr>
<tr><th id="650">650</th><td><i>	 * If attributes are desired, then set to array of attributes</i></td></tr>
<tr><th id="651">651</th><td><i>	 * If no attributes are desired, leave NULL</i></td></tr>
<tr><th id="652">652</th><td><i>	 */</i></td></tr>
<tr><th id="653">653</th><td>	<em>const</em> <b>struct</b> <dfn class="type" id="mcidev_sysfs_attribute" title='mcidev_sysfs_attribute' data-ref="mcidev_sysfs_attribute" data-ref-filename="mcidev_sysfs_attribute"><a class="type" href="#mcidev_sysfs_attribute" title='mcidev_sysfs_attribute' data-ref="mcidev_sysfs_attribute" data-ref-filename="mcidev_sysfs_attribute">mcidev_sysfs_attribute</a></dfn> *<dfn class="decl field" id="mem_ctl_info::mc_driver_sysfs_attributes" title='mem_ctl_info::mc_driver_sysfs_attributes' data-ref="mem_ctl_info::mc_driver_sysfs_attributes" data-ref-filename="mem_ctl_info..mc_driver_sysfs_attributes">mc_driver_sysfs_attributes</dfn>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>	<i>/* work struct for this MC */</i></td></tr>
<tr><th id="656">656</th><td>	<b>struct</b> <a class="type" href="workqueue.h.html#delayed_work" title='delayed_work' data-ref="delayed_work" data-ref-filename="delayed_work">delayed_work</a> <dfn class="decl field" id="mem_ctl_info::work" title='mem_ctl_info::work' data-ref="mem_ctl_info::work" data-ref-filename="mem_ctl_info..work">work</dfn>;</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>	<i>/*</i></td></tr>
<tr><th id="659">659</th><td><i>	 * Used to report an error - by being at the global struct</i></td></tr>
<tr><th id="660">660</th><td><i>	 * makes the memory allocated by the EDAC core</i></td></tr>
<tr><th id="661">661</th><td><i>	 */</i></td></tr>
<tr><th id="662">662</th><td>	<b>struct</b> <a class="type" href="#edac_raw_error_desc" title='edac_raw_error_desc' data-ref="edac_raw_error_desc" data-ref-filename="edac_raw_error_desc">edac_raw_error_desc</a> <dfn class="decl field" id="mem_ctl_info::error_desc" title='mem_ctl_info::error_desc' data-ref="mem_ctl_info::error_desc" data-ref-filename="mem_ctl_info..error_desc">error_desc</dfn>;</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>	<i>/* the internal state of this controller instance */</i></td></tr>
<tr><th id="665">665</th><td>	<em>int</em> <dfn class="decl field" id="mem_ctl_info::op_state" title='mem_ctl_info::op_state' data-ref="mem_ctl_info::op_state" data-ref-filename="mem_ctl_info..op_state">op_state</dfn>;</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>	<b>struct</b> <a class="type" href="dcache.h.html#dentry" title='dentry' data-ref="dentry" data-ref-filename="dentry">dentry</a> *<dfn class="decl field" id="mem_ctl_info::debugfs" title='mem_ctl_info::debugfs' data-ref="mem_ctl_info::debugfs" data-ref-filename="mem_ctl_info..debugfs">debugfs</dfn>;</td></tr>
<tr><th id="668">668</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="mem_ctl_info::fake_inject_layer" title='mem_ctl_info::fake_inject_layer' data-ref="mem_ctl_info::fake_inject_layer" data-ref-filename="mem_ctl_info..fake_inject_layer">fake_inject_layer</dfn>[<a class="macro" href="#363" title="3" data-ref="_M/EDAC_MAX_LAYERS">EDAC_MAX_LAYERS</a>];</td></tr>
<tr><th id="669">669</th><td>	<a class="typedef" href="types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="mem_ctl_info::fake_inject_ue" title='mem_ctl_info::fake_inject_ue' data-ref="mem_ctl_info::fake_inject_ue" data-ref-filename="mem_ctl_info..fake_inject_ue">fake_inject_ue</dfn>;</td></tr>
<tr><th id="670">670</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="decl field" id="mem_ctl_info::fake_inject_count" title='mem_ctl_info::fake_inject_count' data-ref="mem_ctl_info::fake_inject_count" data-ref-filename="mem_ctl_info..fake_inject_count">fake_inject_count</dfn>;</td></tr>
<tr><th id="671">671</th><td>};</td></tr>
<tr><th id="672">672</th><td><u>#<span data-ppcond="12">endif</span></u></td></tr>
<tr><th id="673">673</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/kernel/nmi.c.html'>linux-5.3.1/arch/x86/kernel/nmi.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
