/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 416 160)
	(text "memory_core" (rect 5 0 64 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "save_enable_rsc_mgc_in_wire_d" (rect 0 0 136 12)(font "Arial" ))
		(text "save_enable_rsc_mgc_in_wire_d" (rect 21 59 157 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "bit_in_rsc_mgc_in_wire_d" (rect 0 0 106 12)(font "Arial" ))
		(text "bit_in_rsc_mgc_in_wire_d" (rect 21 75 127 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "mem_ref_rsc_singleport_data_out" (rect 0 0 140 12)(font "Arial" ))
		(text "mem_ref_rsc_singleport_data_out" (rect 21 91 161 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 400 32)
		(output)
		(text "vout_ref_rsc_mgc_out_stdreg_d[29..0]" (rect 0 0 161 12)(font "Arial" ))
		(text "vout_ref_rsc_mgc_out_stdreg_d[29..0]" (rect 218 27 379 39)(font "Arial" ))
		(line (pt 400 32)(pt 384 32)(line_width 3))
	)
	(port
		(pt 400 48)
		(output)
		(text "mem_ref_rsc_singleport_data_in" (rect 0 0 134 12)(font "Arial" ))
		(text "mem_ref_rsc_singleport_data_in" (rect 245 43 379 55)(font "Arial" ))
		(line (pt 400 48)(pt 384 48)(line_width 1))
	)
	(port
		(pt 400 64)
		(output)
		(text "mem_ref_rsc_singleport_addr[12..0]" (rect 0 0 147 12)(font "Arial" ))
		(text "mem_ref_rsc_singleport_addr[12..0]" (rect 232 59 379 71)(font "Arial" ))
		(line (pt 400 64)(pt 384 64)(line_width 3))
	)
	(port
		(pt 400 80)
		(output)
		(text "mem_ref_rsc_singleport_re" (rect 0 0 114 12)(font "Arial" ))
		(text "mem_ref_rsc_singleport_re" (rect 265 75 379 87)(font "Arial" ))
		(line (pt 400 80)(pt 384 80)(line_width 1))
	)
	(port
		(pt 400 96)
		(output)
		(text "mem_ref_rsc_singleport_we" (rect 0 0 116 12)(font "Arial" ))
		(text "mem_ref_rsc_singleport_we" (rect 263 91 379 103)(font "Arial" ))
		(line (pt 400 96)(pt 384 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 384 128)(line_width 1))
	)
)
