# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TEST.srcs/sim_1/imports/testbench" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/matbi_axis_adder.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/matbi_dma_ip_control_s_axi.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/matbi_dma_ip_top.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/matbi_dma_wrapper.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/RDMA/matbi_hls_rdma.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/RDMA/matbi_hls_rdma_flow_control_loop_pipe_sequential_init.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/RDMA/matbi_hls_rdma_gmem_m_axi.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/RDMA/matbi_hls_rdma_matbi_hls_rdma_Pipeline_VITIS_LOOP_11_1.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/WDMA/matbi_hls_wdma.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/WDMA/matbi_hls_wdma_flow_control_loop_pipe_sequential_init.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/WDMA/matbi_hls_wdma_gmem_m_axi.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_dma_ip/WDMA/matbi_hls_wdma_matbi_hls_wdma_Pipeline_VITIS_LOOP_11_1.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_peri_ip/matbi_skid_buffer.v" \
"../../../../TEST.srcs/sources_1/imports/chapter_10/matbi_peri_ip/matbi_sync_fifo.v" \

sv xil_defaultlib  --include "../../../../TEST.srcs/sim_1/imports/testbench" \
"../../../../TEST.srcs/sim_1/imports/testbench/axi_vip_axi4pc.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/xil_common_vip_pkg.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/axi_vip_pkg.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/axi_vip_if.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/axi_vip_v1_1/hdl/axi_vip_v1_1_vl_rfs.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/control_matbi_dma_ip_vip.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/control_matbi_dma_ip_vip_pkg.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/slv_m00_axi_vip_pkg.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/slv_m00_axi_vip.sv" \
"../../../../TEST.srcs/sim_1/imports/testbench/matbi_dma_ip_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
