m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/simulation/modelsim
Esumador_4bits
Z1 w1692864283
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z6 8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits.vhd
Z7 FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits.vhd
l0
L6 1
VE@9IZhHJhbSBj@;I9HTiP0
!s100 zEH?nSkn0R9BjmhZKFHgz1
Z8 OV;C;2020.1;71
31
Z9 !s110 1692864307
!i10b 1
Z10 !s108 1692864307.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits.vhd|
Z12 !s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 13 sumador_4bits 0 22 E@9IZhHJhbSBj@;I9HTiP0
!i122 0
l29
L13 55
VNAK35@e127B79Yz<bFHYd2
!s100 ?JgSm7UIgKJUdVIX;F=C11
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Esumador_4bits_tb
Z15 w1692862092
R4
R5
!i122 1
R0
Z16 8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits_tb.vhd
Z17 FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits_tb.vhd
l0
L4 1
VF[^>:iAzo9U^khVgf4e6T0
!s100 H`IIJHKCIS7^f;Mzfm6FM1
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits_tb.vhd|
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits_tb.vhd|
!i113 1
R13
R14
Abehavioral
R4
R5
DEx4 work 16 sumador_4bits_tb 0 22 F[^>:iAzo9U^khVgf4e6T0
!i122 1
l16
L7 43
VVLhDXa2K@4eGPn]J:Y@UL0
!s100 D1oIHUQV7THXYIVP<NHFg0
R8
31
R9
!i10b 1
R10
R18
Z19 !s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp1/sumador_4bits_tb.vhd|
!i113 1
R13
R14
