// Seed: 1355986001
module module_0 #(
    parameter id_1 = 32'd5
) (
    output tri1 id_0,
    input  tri1 _id_1
);
  logic [7:0][id_1 : id_1] id_3 = id_1;
  assign id_3[1] = id_1;
  assign module_1.id_10 = 0;
  wand id_4 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd3,
    parameter id_3  = 32'd16
) (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 _id_3,
    input wor id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10,
    output wire id_11
);
  integer id_13;
  localparam id_14 = 1;
  module_0 modCall_1 (
      id_11,
      id_14
  );
  wire [1  -  -1  |  id_14 : id_3] id_15;
  assign id_13 = id_1;
  assign id_11 = 1;
endmodule
