digraph "CFG for '_Z7operatePcS_ii' function" {
	label="CFG for '_Z7operatePcS_ii' function";

	Node0x4a91140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 2, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %21 = add i32 %19, %20\l  %22 = mul nsw i32 %13, %2\l  %23 = add nsw i32 %22, %21\l  %24 = add nsw i32 %21, -1\l  %25 = icmp ult i32 %20, 34\l  br i1 %25, label %26, label %61\l|{<s0>T|<s1>F}}"];
	Node0x4a91140:s0 -> Node0x4a94c80;
	Node0x4a91140:s1 -> Node0x4a94d10;
	Node0x4a94c80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%26:\l26:                                               \l  %27 = add nsw i32 %13, -1\l  %28 = icmp ult i32 %12, 34\l  br label %29\l}"];
	Node0x4a94c80 -> Node0x4a94f70;
	Node0x4a94f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%29:\l29:                                               \l  %30 = phi i32 [ %20, %26 ], [ %59, %56 ]\l  %31 = phi i32 [ %24, %26 ], [ %57, %56 ]\l  br i1 %28, label %32, label %56\l|{<s0>T|<s1>F}}"];
	Node0x4a94f70:s0 -> Node0x4a952c0;
	Node0x4a94f70:s1 -> Node0x4a95060;
	Node0x4a952c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%32:\l32:                                               \l  %33 = icmp sgt i32 %31, -1\l  %34 = icmp slt i32 %31, %2\l  br label %35\l}"];
	Node0x4a952c0 -> Node0x4a93340;
	Node0x4a93340 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  %36 = phi i32 [ %12, %32 ], [ %54, %49 ]\l  %37 = phi i32 [ %27, %32 ], [ %52, %49 ]\l  %38 = icmp sgt i32 %37, -1\l  br i1 %38, label %39, label %49\l|{<s0>T|<s1>F}}"];
	Node0x4a93340:s0 -> Node0x4a95a00;
	Node0x4a93340:s1 -> Node0x4a95710;
	Node0x4a95a00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#ca3b3770",label="{%39:\l39:                                               \l  %40 = icmp slt i32 %37, %3\l  %41 = select i1 %40, i1 %33, i1 false\l  %42 = select i1 %41, i1 %34, i1 false\l  br i1 %42, label %43, label %49\l|{<s0>T|<s1>F}}"];
	Node0x4a95a00:s0 -> Node0x4a95d60;
	Node0x4a95a00:s1 -> Node0x4a95710;
	Node0x4a95d60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%43:\l43:                                               \l  %44 = mul nsw i32 %37, %2\l  %45 = add nsw i32 %44, %31\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %46\l  %48 = load i8, i8 addrspace(1)* %47, align 1, !tbaa !7, !amdgpu.noclobber !5\l  br label %49\l}"];
	Node0x4a95d60 -> Node0x4a95710;
	Node0x4a95710 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  %50 = phi i8 [ %48, %43 ], [ 48, %39 ], [ 48, %35 ]\l  %51 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %36, i32 %30\l  store i8 %50, i8 addrspace(3)* %51, align 1, !tbaa !7\l  %52 = add nsw i32 %37, 32\l  %53 = sub nsw i32 %52, %27\l  %54 = add nuw nsw i32 %53, %12\l  %55 = icmp ult i32 %54, 34\l  br i1 %55, label %35, label %56, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4a95710:s0 -> Node0x4a93340;
	Node0x4a95710:s1 -> Node0x4a95060;
	Node0x4a95060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%56:\l56:                                               \l  %57 = add nsw i32 %31, 32\l  %58 = sub nsw i32 %57, %24\l  %59 = add nuw nsw i32 %58, %20\l  %60 = icmp ult i32 %59, 34\l  br i1 %60, label %29, label %61, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x4a95060:s0 -> Node0x4a94f70;
	Node0x4a95060:s1 -> Node0x4a94d10;
	Node0x4a94d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%61:\l61:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %62 = icmp slt i32 %13, %3\l  %63 = icmp slt i32 %21, %2\l  %64 = select i1 %62, i1 %63, i1 false\l  br i1 %64, label %65, label %174\l|{<s0>T|<s1>F}}"];
	Node0x4a94d10:s0 -> Node0x4a95400;
	Node0x4a94d10:s1 -> Node0x4a95490;
	Node0x4a95400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%65:\l65:                                               \l  %66 = icmp ult i32 %12, 34\l  br i1 %66, label %67, label %93\l|{<s0>T|<s1>F}}"];
	Node0x4a95400:s0 -> Node0x4a97b40;
	Node0x4a95400:s1 -> Node0x4a97b90;
	Node0x4a97b40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%67:\l67:                                               \l  br i1 %25, label %68, label %73\l|{<s0>T|<s1>F}}"];
	Node0x4a97b40:s0 -> Node0x4a97c90;
	Node0x4a97b40:s1 -> Node0x4a97ce0;
	Node0x4a97c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%68:\l68:                                               \l  %69 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %12, i32 %20\l  %70 = load i8, i8 addrspace(3)* %69, align 1, !tbaa !7\l  %71 = icmp eq i8 %70, 49\l  %72 = zext i1 %71 to i32\l  br label %73\l}"];
	Node0x4a97c90 -> Node0x4a97ce0;
	Node0x4a97ce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%73:\l73:                                               \l  %74 = phi i32 [ 0, %67 ], [ %72, %68 ]\l  %75 = icmp ult i32 %20, 33\l  br i1 %75, label %76, label %83\l|{<s0>T|<s1>F}}"];
	Node0x4a97ce0:s0 -> Node0x4a98260;
	Node0x4a97ce0:s1 -> Node0x4a982b0;
	Node0x4a98260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%76:\l76:                                               \l  %77 = add nuw nsw i32 %20, 1\l  %78 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %12, i32 %77\l  %79 = load i8, i8 addrspace(3)* %78, align 1, !tbaa !7\l  %80 = icmp eq i8 %79, 49\l  %81 = zext i1 %80 to i32\l  %82 = add nuw nsw i32 %74, %81\l  br label %83\l}"];
	Node0x4a98260 -> Node0x4a982b0;
	Node0x4a982b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%83:\l83:                                               \l  %84 = phi i32 [ %74, %73 ], [ %82, %76 ]\l  %85 = icmp ult i32 %20, 32\l  br i1 %85, label %86, label %93\l|{<s0>T|<s1>F}}"];
	Node0x4a982b0:s0 -> Node0x4a98930;
	Node0x4a982b0:s1 -> Node0x4a97b90;
	Node0x4a98930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%86:\l86:                                               \l  %87 = add nuw nsw i32 %20, 2\l  %88 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %12, i32 %87\l  %89 = load i8, i8 addrspace(3)* %88, align 1, !tbaa !7\l  %90 = icmp eq i8 %89, 49\l  %91 = zext i1 %90 to i32\l  %92 = add nuw nsw i32 %84, %91\l  br label %93\l}"];
	Node0x4a98930 -> Node0x4a97b90;
	Node0x4a97b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%93:\l93:                                               \l  %94 = phi i32 [ 0, %65 ], [ %84, %83 ], [ %92, %86 ]\l  %95 = add nuw nsw i32 %12, 1\l  %96 = icmp ult i32 %12, 33\l  br i1 %96, label %97, label %124\l|{<s0>T|<s1>F}}"];
	Node0x4a97b90:s0 -> Node0x4a99030;
	Node0x4a97b90:s1 -> Node0x4a99080;
	Node0x4a99030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%97:\l97:                                               \l  br i1 %25, label %98, label %104\l|{<s0>T|<s1>F}}"];
	Node0x4a99030:s0 -> Node0x4a99180;
	Node0x4a99030:s1 -> Node0x4a991d0;
	Node0x4a99180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%98:\l98:                                               \l  %99 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %95, i32 %20\l  %100 = load i8, i8 addrspace(3)* %99, align 1, !tbaa !7\l  %101 = icmp eq i8 %100, 49\l  %102 = zext i1 %101 to i32\l  %103 = add nuw nsw i32 %94, %102\l  br label %104\l}"];
	Node0x4a99180 -> Node0x4a991d0;
	Node0x4a991d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%104:\l104:                                              \l  %105 = phi i32 [ %94, %97 ], [ %103, %98 ]\l  %106 = icmp ult i32 %20, 33\l  br i1 %106, label %107, label %114\l|{<s0>T|<s1>F}}"];
	Node0x4a991d0:s0 -> Node0x4a99760;
	Node0x4a991d0:s1 -> Node0x4a997b0;
	Node0x4a99760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%107:\l107:                                              \l  %108 = add nuw nsw i32 %20, 1\l  %109 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %95, i32 %108\l  %110 = load i8, i8 addrspace(3)* %109, align 1, !tbaa !7\l  %111 = icmp eq i8 %110, 49\l  %112 = zext i1 %111 to i32\l  %113 = add nuw nsw i32 %105, %112\l  br label %114\l}"];
	Node0x4a99760 -> Node0x4a997b0;
	Node0x4a997b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%114:\l114:                                              \l  %115 = phi i32 [ %105, %104 ], [ %113, %107 ]\l  %116 = icmp ult i32 %20, 32\l  br i1 %116, label %117, label %124\l|{<s0>T|<s1>F}}"];
	Node0x4a997b0:s0 -> Node0x4a99dd0;
	Node0x4a997b0:s1 -> Node0x4a99080;
	Node0x4a99dd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%117:\l117:                                              \l  %118 = add nuw nsw i32 %20, 2\l  %119 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %95, i32 %118\l  %120 = load i8, i8 addrspace(3)* %119, align 1, !tbaa !7\l  %121 = icmp eq i8 %120, 49\l  %122 = zext i1 %121 to i32\l  %123 = add nuw nsw i32 %115, %122\l  br label %124\l}"];
	Node0x4a99dd0 -> Node0x4a99080;
	Node0x4a99080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%124:\l124:                                              \l  %125 = phi i32 [ %94, %93 ], [ %115, %114 ], [ %123, %117 ]\l  %126 = add nuw nsw i32 %12, 2\l  %127 = icmp ult i32 %12, 32\l  br i1 %127, label %128, label %155\l|{<s0>T|<s1>F}}"];
	Node0x4a99080:s0 -> Node0x4a9a4a0;
	Node0x4a99080:s1 -> Node0x4a9a4f0;
	Node0x4a9a4a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%128:\l128:                                              \l  br i1 %25, label %129, label %135\l|{<s0>T|<s1>F}}"];
	Node0x4a9a4a0:s0 -> Node0x4a976a0;
	Node0x4a9a4a0:s1 -> Node0x4a976f0;
	Node0x4a976a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%129:\l129:                                              \l  %130 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %126, i32 %20\l  %131 = load i8, i8 addrspace(3)* %130, align 1, !tbaa !7\l  %132 = icmp eq i8 %131, 49\l  %133 = zext i1 %132 to i32\l  %134 = add nuw nsw i32 %125, %133\l  br label %135\l}"];
	Node0x4a976a0 -> Node0x4a976f0;
	Node0x4a976f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%135:\l135:                                              \l  %136 = phi i32 [ %125, %128 ], [ %134, %129 ]\l  %137 = icmp ult i32 %20, 33\l  br i1 %137, label %138, label %145\l|{<s0>T|<s1>F}}"];
	Node0x4a976f0:s0 -> Node0x4a9afd0;
	Node0x4a976f0:s1 -> Node0x4a9b020;
	Node0x4a9afd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%138:\l138:                                              \l  %139 = add nuw nsw i32 %20, 1\l  %140 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %126, i32 %139\l  %141 = load i8, i8 addrspace(3)* %140, align 1, !tbaa !7\l  %142 = icmp eq i8 %141, 49\l  %143 = zext i1 %142 to i32\l  %144 = add nuw nsw i32 %136, %143\l  br label %145\l}"];
	Node0x4a9afd0 -> Node0x4a9b020;
	Node0x4a9b020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%145:\l145:                                              \l  %146 = phi i32 [ %136, %135 ], [ %144, %138 ]\l  %147 = icmp ult i32 %20, 32\l  br i1 %147, label %148, label %155\l|{<s0>T|<s1>F}}"];
	Node0x4a9b020:s0 -> Node0x4a9b640;
	Node0x4a9b020:s1 -> Node0x4a9a4f0;
	Node0x4a9b640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%148:\l148:                                              \l  %149 = add nuw nsw i32 %20, 2\l  %150 = getelementptr inbounds [34 x [34 x i8]], [34 x [34 x i8]]\l... addrspace(3)* @_ZZ7operatePcS_iiE5local, i32 0, i32 %126, i32 %149\l  %151 = load i8, i8 addrspace(3)* %150, align 1, !tbaa !7\l  %152 = icmp eq i8 %151, 49\l  %153 = zext i1 %152 to i32\l  %154 = add nuw nsw i32 %146, %153\l  br label %155\l}"];
	Node0x4a9b640 -> Node0x4a9a4f0;
	Node0x4a9a4f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%155:\l155:                                              \l  %156 = phi i32 [ %125, %124 ], [ %146, %145 ], [ %154, %148 ]\l  %157 = sext i32 %23 to i64\l  %158 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %157\l  %159 = load i8, i8 addrspace(1)* %158, align 1, !tbaa !7, !amdgpu.noclobber\l... !5\l  %160 = icmp eq i8 %159, 49\l  %161 = sext i1 %160 to i32\l  %162 = add nsw i32 %156, %161\l  br i1 %160, label %163, label %169\l|{<s0>T|<s1>F}}"];
	Node0x4a9a4f0:s0 -> Node0x4a9bf00;
	Node0x4a9a4f0:s1 -> Node0x4a9bf50;
	Node0x4a9bf00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%163:\l163:                                              \l  %164 = add nsw i32 %162, -4\l  %165 = icmp ult i32 %164, -2\l  %166 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %157\l  br i1 %165, label %167, label %168\l|{<s0>T|<s1>F}}"];
	Node0x4a9bf00:s0 -> Node0x4a9c240;
	Node0x4a9bf00:s1 -> Node0x4a9c290;
	Node0x4a9c240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%167:\l167:                                              \l  store i8 48, i8 addrspace(1)* %166, align 1, !tbaa !7\l  br label %174\l}"];
	Node0x4a9c240 -> Node0x4a95490;
	Node0x4a9c290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%168:\l168:                                              \l  store i8 49, i8 addrspace(1)* %166, align 1, !tbaa !7\l  br label %174\l}"];
	Node0x4a9c290 -> Node0x4a95490;
	Node0x4a9bf50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%169:\l169:                                              \l  %170 = icmp eq i32 %162, 3\l  %171 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %157\l  br i1 %170, label %172, label %173\l|{<s0>T|<s1>F}}"];
	Node0x4a9bf50:s0 -> Node0x4a9c730;
	Node0x4a9bf50:s1 -> Node0x4a9c780;
	Node0x4a9c730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%172:\l172:                                              \l  store i8 49, i8 addrspace(1)* %171, align 1, !tbaa !7\l  br label %174\l}"];
	Node0x4a9c730 -> Node0x4a95490;
	Node0x4a9c780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%173:\l173:                                              \l  store i8 48, i8 addrspace(1)* %171, align 1, !tbaa !7\l  br label %174\l}"];
	Node0x4a9c780 -> Node0x4a95490;
	Node0x4a95490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%174:\l174:                                              \l  ret void\l}"];
}
