#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000173a8f4ac60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000173a903c270 .scope module, "tb" "tb" 3 91;
 .timescale -12 -12;
L_00000173a8f4c250 .functor NOT 1, L_00000173a8f7c600, C4<0>, C4<0>, C4<0>;
L_00000173a8f4bed0 .functor XOR 1, L_00000173a8f7cc40, L_00000173a8f7b0c0, C4<0>, C4<0>;
L_00000173a8f4bae0 .functor XOR 1, L_00000173a8f4bed0, L_00000173a8f7bc00, C4<0>, C4<0>;
v00000173a8f7cb00_0 .net *"_ivl_10", 0 0, L_00000173a8f7bc00;  1 drivers
v00000173a8f7b2a0_0 .net *"_ivl_12", 0 0, L_00000173a8f4bae0;  1 drivers
v00000173a8f7ce20_0 .net *"_ivl_2", 0 0, L_00000173a8f7bb60;  1 drivers
v00000173a8f7c880_0 .net *"_ivl_4", 0 0, L_00000173a8f7cc40;  1 drivers
v00000173a8f7b340_0 .net *"_ivl_6", 0 0, L_00000173a8f7b0c0;  1 drivers
v00000173a8f7b700_0 .net *"_ivl_8", 0 0, L_00000173a8f4bed0;  1 drivers
v00000173a8f7b480_0 .net "aresetn", 0 0, L_00000173a8f4bc30;  1 drivers
v00000173a8f7b980_0 .var "clk", 0 0;
v00000173a8f7b520_0 .var/2u "stats1", 159 0;
v00000173a8f7b5c0_0 .var/2u "strobe", 0 0;
v00000173a8f7c6a0_0 .net "tb_match", 0 0, L_00000173a8f7c600;  1 drivers
v00000173a8f7bde0_0 .net "tb_mismatch", 0 0, L_00000173a8f4c250;  1 drivers
v00000173a8f7bac0_0 .net "wavedrom_enable", 0 0, v00000173a8f7b160_0;  1 drivers
v00000173a8f7c4c0_0 .net "wavedrom_title", 511 0, v00000173a8f7bca0_0;  1 drivers
v00000173a8f7c920_0 .net "x", 0 0, v00000173a8f7c240_0;  1 drivers
v00000173a8f7b840_0 .net "z_dut", 0 0, v00000173a8f7ba20_0;  1 drivers
v00000173a8f7c560_0 .net "z_ref", 0 0, v00000173a8f7b3e0_0;  1 drivers
L_00000173a8f7bb60 .concat [ 1 0 0 0], v00000173a8f7b3e0_0;
L_00000173a8f7cc40 .concat [ 1 0 0 0], v00000173a8f7b3e0_0;
L_00000173a8f7b0c0 .concat [ 1 0 0 0], v00000173a8f7ba20_0;
L_00000173a8f7bc00 .concat [ 1 0 0 0], v00000173a8f7b3e0_0;
L_00000173a8f7c600 .cmp/eeq 1, L_00000173a8f7bb60, L_00000173a8f4bae0;
S_00000173a8f86d20 .scope module, "good1" "RefModule" 3 132, 4 2 0, S_00000173a903c270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_00000173a8f80bc0 .param/l "S" 0 4 9, +C4<00000000000000000000000000000000>;
P_00000173a8f80bf8 .param/l "S1" 0 4 9, +C4<00000000000000000000000000000001>;
P_00000173a8f80c30 .param/l "S10" 0 4 9, +C4<00000000000000000000000000000010>;
v00000173a8f7b7a0_0 .net "aresetn", 0 0, L_00000173a8f4bc30;  alias, 1 drivers
v00000173a8f7cec0_0 .net "clk", 0 0, v00000173a8f7b980_0;  1 drivers
v00000173a8f7cce0_0 .var "next", 1 0;
v00000173a8f7c380_0 .var "state", 1 0;
v00000173a8f7bfc0_0 .net "x", 0 0, v00000173a8f7c240_0;  alias, 1 drivers
v00000173a8f7b3e0_0 .var "z", 0 0;
E_00000173a8f83580 .event edge, v00000173a8f7c380_0, v00000173a8f7bfc0_0;
E_00000173a8f83500/0 .event negedge, v00000173a8f7b7a0_0;
E_00000173a8f83500/1 .event posedge, v00000173a8f7cec0_0;
E_00000173a8f83500 .event/or E_00000173a8f83500/0, E_00000173a8f83500/1;
S_00000173a8f81eb0 .scope module, "stim1" "stimulus_gen" 3 127, 3 6 0, S_00000173a903c270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "aresetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_00000173a8f4bc30 .functor NOT 1, v00000173a8f7c1a0_0, C4<0>, C4<0>, C4<0>;
v00000173a8f7c9c0_0 .net "aresetn", 0 0, L_00000173a8f4bc30;  alias, 1 drivers
v00000173a8f7b020_0 .net "clk", 0 0, v00000173a8f7b980_0;  alias, 1 drivers
v00000173a8f7c1a0_0 .var "reset", 0 0;
v00000173a8f7ca60_0 .net "tb_match", 0 0, L_00000173a8f7c600;  alias, 1 drivers
v00000173a8f7b160_0 .var "wavedrom_enable", 0 0;
v00000173a8f7bca0_0 .var "wavedrom_title", 511 0;
v00000173a8f7c240_0 .var "x", 0 0;
E_00000173a8f83c80/0 .event negedge, v00000173a8f7cec0_0;
E_00000173a8f83c80/1 .event posedge, v00000173a8f7cec0_0;
E_00000173a8f83c80 .event/or E_00000173a8f83c80/0, E_00000173a8f83c80/1;
S_00000173a8f82040 .scope task, "reset_test" "reset_test" 3 30, 3 30 0, S_00000173a8f81eb0;
 .timescale -12 -12;
v00000173a8f7bf20_0 .var/2u "arfail", 0 0;
v00000173a8f7cba0_0 .var "async", 0 0;
v00000173a8f7be80_0 .var/2u "datafail", 0 0;
v00000173a8f7c060_0 .var/2u "srfail", 0 0;
E_00000173a8f83900 .event posedge, v00000173a8f7cec0_0;
E_00000173a8f83240 .event negedge, v00000173a8f7cec0_0;
TD_tb.stim1.reset_test ;
    %wait E_00000173a8f83900;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c1a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000173a8f83900;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_00000173a8f83240;
    %load/vec4 v00000173a8f7ca60_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000173a8f7be80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c1a0_0, 0;
    %wait E_00000173a8f83900;
    %load/vec4 v00000173a8f7ca60_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000173a8f7bf20_0, 0, 1;
    %wait E_00000173a8f83900;
    %load/vec4 v00000173a8f7ca60_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000173a8f7c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c1a0_0, 0;
    %load/vec4 v00000173a8f7c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 44 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000173a8f7bf20_0;
    %load/vec4 v00000173a8f7cba0_0;
    %load/vec4 v00000173a8f7be80_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000173a8f7cba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 46 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_00000173a8f54670 .scope task, "wavedrom_start" "wavedrom_start" 3 22, 3 22 0, S_00000173a8f81eb0;
 .timescale -12 -12;
v00000173a8f7c100_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000173a8f54800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 25, 3 25 0, S_00000173a8f81eb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000173a8f58af0 .scope module, "top_module1" "TopModule" 3 138, 5 3 0, S_00000173a903c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
v00000173a8f7cd80_0 .net "aresetn", 0 0, L_00000173a8f4bc30;  alias, 1 drivers
v00000173a8f7b200_0 .net "clk", 0 0, v00000173a8f7b980_0;  alias, 1 drivers
v00000173a8f7c2e0_0 .var "current_state", 1 0;
v00000173a8f7c420_0 .var "next_state", 1 0;
v00000173a8f7b660_0 .net "x", 0 0, v00000173a8f7c240_0;  alias, 1 drivers
v00000173a8f7ba20_0 .var "z", 0 0;
E_00000173a8f83100 .event edge, v00000173a8f7c2e0_0, v00000173a8f7bfc0_0;
S_00000173a8f58c80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_00000173a903c270;
 .timescale -12 -12;
E_00000173a8f83180 .event edge, v00000173a8f7b5c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000173a8f7b5c0_0;
    %nor/r;
    %assign/vec4 v00000173a8f7b5c0_0, 0;
    %wait E_00000173a8f83180;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_00000173a8f81eb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000173a8f83900;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_00000173a8f83900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %end;
    .thread T_4;
    .scope S_00000173a8f81eb0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c1a0_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173a8f7cba0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_00000173a8f82040;
    %join;
    %wait E_00000173a8f83240;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %wait E_00000173a8f83240;
    %fork TD_tb.stim1.wavedrom_stop, S_00000173a8f54800;
    %join;
    %pushi/vec4 400, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000173a8f83c80;
    %vpi_func 3 82 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000173a8f7c240_0, 0;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000173a8f7c1a0_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000173a8f86d20;
T_6 ;
    %wait E_00000173a8f83500;
    %load/vec4 v00000173a8f7b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a8f7c380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000173a8f7cce0_0;
    %assign/vec4 v00000173a8f7c380_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000173a8f86d20;
T_7 ;
Ewait_0 .event/or E_00000173a8f83580, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000173a8f7c380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000173a8f7cce0_0, 0, 2;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000173a8f7bfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %pad/s 2;
    %store/vec4 v00000173a8f7cce0_0, 0, 2;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000173a8f7bfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %pad/s 2;
    %store/vec4 v00000173a8f7cce0_0, 0, 2;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000173a8f7bfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %pad/s 2;
    %store/vec4 v00000173a8f7cce0_0, 0, 2;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000173a8f86d20;
T_8 ;
Ewait_1 .event/or E_00000173a8f83580, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000173a8f7c380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000173a8f7b3e0_0, 0, 1;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a8f7b3e0_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a8f7b3e0_0, 0, 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000173a8f7bfc0_0;
    %store/vec4 v00000173a8f7b3e0_0, 0, 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000173a8f58af0;
T_9 ;
    %wait E_00000173a8f83500;
    %load/vec4 v00000173a8f7cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a8f7c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a8f7ba20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000173a8f7c420_0;
    %assign/vec4 v00000173a8f7c2e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000173a8f58af0;
T_10 ;
    %wait E_00000173a8f83100;
    %load/vec4 v00000173a8f7c2e0_0;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
    %load/vec4 v00000173a8f7c2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v00000173a8f7b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
T_10.6 ;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v00000173a8f7b660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
T_10.8 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v00000173a8f7b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000173a8f7c420_0, 0, 2;
T_10.10 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v00000173a8f7c2e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000173a8f7b660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173a8f7ba20_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a8f7ba20_0, 0, 1;
T_10.12 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000173a903c270;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a8f7b980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a8f7b5c0_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_00000173a903c270;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v00000173a8f7b980_0;
    %inv;
    %store/vec4 v00000173a8f7b980_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_00000173a903c270;
T_13 ;
    %vpi_call/w 3 119 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 120 "$dumpvars", 32'sb00000000000000000000000000000001, v00000173a8f7b020_0, v00000173a8f7bde0_0, v00000173a8f7b980_0, v00000173a8f7b480_0, v00000173a8f7c920_0, v00000173a8f7c560_0, v00000173a8f7b840_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000173a903c270;
T_14 ;
    %load/vec4 v00000173a8f7b520_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v00000173a8f7b520_0, 64, 32>, &PV<v00000173a8f7b520_0, 32, 32> {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_14.1 ;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000173a8f7b520_0, 128, 32>, &PV<v00000173a8f7b520_0, 0, 32> {0 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", &PV<v00000173a8f7b520_0, 128, 32>, &PV<v00000173a8f7b520_0, 0, 32> {0 0 0};
    %end;
    .thread T_14, $final;
    .scope S_00000173a903c270;
T_15 ;
    %wait E_00000173a8f83c80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000173a8f7b520_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000173a8f7b520_0, 4, 32;
    %load/vec4 v00000173a8f7c6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000173a8f7b520_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000173a8f7b520_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000173a8f7b520_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000173a8f7b520_0, 4, 32;
T_15.0 ;
    %load/vec4 v00000173a8f7c560_0;
    %load/vec4 v00000173a8f7c560_0;
    %load/vec4 v00000173a8f7b840_0;
    %xor;
    %load/vec4 v00000173a8f7c560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v00000173a8f7b520_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000173a8f7b520_0, 4, 32;
T_15.6 ;
    %load/vec4 v00000173a8f7b520_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000173a8f7b520_0, 4, 32;
T_15.4 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000173a903c270;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 183 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 184 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob129_ece241_2013_q8_test.sv";
    "dataset_code-complete-iccad2023/Prob129_ece241_2013_q8_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob129_ece241_2013_q8/Prob129_ece241_2013_q8_sample01.sv";
