/*
 * DaVinci interrupt controller definitions
 *
 *  Copyright (C) 2006 Texas Instruments.
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  You should have received a copy of the  GNU General Public License along
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */
#ifndef __ASM_ARCH_IRQS_H
#define __ASM_ARCH_IRQS_H

/* Base address */
#define DAVINCI_ARM_INTC_BASE 0x01C48000

#define DAVINCI_INTC_TYPE_AINTC		0
#define DAVINCI_INTC_TYPE_CP_INTC	1
#define DAVINCI_INTC_TYPE_OMAP_AINTC	2

/* Interrupt lines */
#define IRQ_VDINT0       0
#define IRQ_VDINT1       1
#define IRQ_VDINT2       2
#define IRQ_HISTINT      3
#define IRQ_H3AINT       4
#define IRQ_PRVUINT      5
#define IRQ_RSZINT       6
#define IRQ_VFOCINT      7
#define IRQ_VENCINT      8
#define IRQ_ASQINT       9
#define IRQ_IMXINT       10
#define IRQ_VLCDINT      11
#define IRQ_USBINT       12
#define IRQ_EMACINT      13

#define IRQ_CCINT0       16
#define IRQ_CCERRINT     17
#define IRQ_TCERRINT0    18
#define IRQ_TCERRINT     19
#define IRQ_PSCIN        20

#define IRQ_IDE          22
#define IRQ_HPIINT       23
#define IRQ_MBXINT       24
#define IRQ_MBRINT       25
#define IRQ_MMCINT       26
#define IRQ_SDIOINT      27
#define IRQ_MSINT        28
#define IRQ_DDRINT       29
#define IRQ_AEMIFINT     30
#define IRQ_VLQINT       31
#define IRQ_TINT0_TINT12 32
#define IRQ_TINT0_TINT34 33
#define IRQ_TINT1_TINT12 34
#define IRQ_TINT1_TINT34 35
#define IRQ_PWMINT0      36
#define IRQ_PWMINT1      37
#define IRQ_PWMINT2      38
#define IRQ_I2C          39
#define IRQ_UARTINT0     40
#define IRQ_UARTINT1     41
#define IRQ_UARTINT2     42
#define IRQ_SPINT0       43
#define IRQ_SPINT1       44

#define IRQ_DSP2ARM0     46
#define IRQ_DSP2ARM1     47
#define IRQ_GPIO0        48
#define IRQ_GPIO1        49
#define IRQ_GPIO2        50
#define IRQ_GPIO3        51
#define IRQ_GPIO4        52
#define IRQ_GPIO5        53
#define IRQ_GPIO6        54
#define IRQ_GPIO7        55
#define IRQ_GPIOBNK0     56
#define IRQ_GPIOBNK1     57
#define IRQ_GPIOBNK2     58
#define IRQ_GPIOBNK3     59
#define IRQ_GPIOBNK4     60
#define IRQ_COMMTX       61
#define IRQ_COMMRX       62
#define IRQ_EMUINT       63

#define DAVINCI_N_AINTC_IRQ	64

#define ARCH_TIMER_IRQ IRQ_TINT1_TINT34

/* DaVinci DM6467-specific Interrupts */
#define IRQ_DM646X_VP_VERTINT0  0
#define IRQ_DM646X_VP_VERTINT1  1
#define IRQ_DM646X_VP_VERTINT2  2
#define IRQ_DM646X_VP_VERTINT3  3
#define IRQ_DM646X_VP_ERRINT    4
#define IRQ_DM646X_RESERVED_1   5
#define IRQ_DM646X_RESERVED_2   6
#define IRQ_DM646X_WDINT        7
#define IRQ_DM646X_CRGENINT0    8
#define IRQ_DM646X_CRGENINT1    9
#define IRQ_DM646X_TSIFINT0     10
#define IRQ_DM646X_TSIFINT1     11
#define IRQ_DM646X_VDCEINT      12
#define IRQ_DM646X_USBINT       13
#define IRQ_DM646X_USBDMAINT    14
#define IRQ_DM646X_PCIINT       15
#define IRQ_DM646X_TCERRINT2    20
#define IRQ_DM646X_TCERRINT3    21
#define IRQ_DM646X_IDE          22
#define IRQ_DM646X_HPIINT       23
#define IRQ_DM646X_EMACRXTHINT  24
#define IRQ_DM646X_EMACRXINT    25
#define IRQ_DM646X_EMACTXINT    26
#define IRQ_DM646X_EMACMISCINT  27
#define IRQ_DM646X_MCASP0TXINT  28
#define IRQ_DM646X_MCASP0RXINT  29
#define IRQ_DM646X_RESERVED_3   31
#define IRQ_DM646X_MCASP1TXINT  32
#define IRQ_DM646X_VLQINT       38
#define IRQ_DM646X_UARTINT2     42
#define IRQ_DM646X_SPINT0       43
#define IRQ_DM646X_SPINT1       44
#define IRQ_DM646X_DSP2ARMINT   45
#define IRQ_DM646X_RESERVED_4   46
#define IRQ_DM646X_PSCINT       47
#define IRQ_DM646X_GPIO0        48
#define IRQ_DM646X_GPIO1        49
#define IRQ_DM646X_GPIO2        50
#define IRQ_DM646X_GPIO3        51
#define IRQ_DM646X_GPIO4        52
#define IRQ_DM646X_GPIO5        53
#define IRQ_DM646X_GPIO6        54
#define IRQ_DM646X_GPIO7        55
#define IRQ_DM646X_GPIOBNK0     56
#define IRQ_DM646X_GPIOBNK1     57
#define IRQ_DM646X_GPIOBNK2     58
#define IRQ_DM646X_DDRINT       59
#define IRQ_DM646X_AEMIFINT     60

/* DaVinci DM355-specific Interrupts */
#define IRQ_DM355_CCDC_VDINT0	0
#define IRQ_DM355_CCDC_VDINT1	1
#define IRQ_DM355_CCDC_VDINT2	2
#define IRQ_DM355_IPIPE_HST	3
#define IRQ_DM355_H3AINT	4
#define IRQ_DM355_IPIPE_SDR	5
#define IRQ_DM355_IPIPEIFINT	6
#define IRQ_DM355_OSDINT	7
#define IRQ_DM355_VENCINT	8
#define IRQ_DM355_IMCOPINT	11
#define IRQ_DM355_RTOINT	13
#define IRQ_DM355_TINT4		13
#define IRQ_DM355_TINT2_TINT12	13
#define IRQ_DM355_UARTINT2	14
#define IRQ_DM355_TINT5		14
#define IRQ_DM355_TINT2_TINT34	14
#define IRQ_DM355_TINT6		15
#define IRQ_DM355_TINT3_TINT12	15
#define IRQ_DM355_SPINT1_0	17
#define IRQ_DM355_SPINT1_1	18
#define IRQ_DM355_SPINT2_0	19
#define IRQ_DM355_SPINT2_1	21
#define IRQ_DM355_TINT7		22
#define IRQ_DM355_TINT3_TINT34	22
#define IRQ_DM355_SDIOINT0	23
#define IRQ_DM355_MMCINT0	26
#define IRQ_DM355_MSINT		26
#define IRQ_DM355_MMCINT1	27
#define IRQ_DM355_PWMINT3	28
#define IRQ_DM355_SDIOINT1	31
#define IRQ_DM355_SPINT0_0	42
#define IRQ_DM355_SPINT0_1	43
#define IRQ_DM355_GPIO0		44
#define IRQ_DM355_GPIO1		45
#define IRQ_DM355_GPIO2		46
#define IRQ_DM355_GPIO3		47
#define IRQ_DM355_GPIO4		48
#define IRQ_DM355_GPIO5		49
#define IRQ_DM355_GPIO6		50
#define IRQ_DM355_GPIO7		51
#define IRQ_DM355_GPIO8		52
#define IRQ_DM355_GPIO9		53
#define IRQ_DM355_GPIOBNK0	54
#define IRQ_DM355_GPIOBNK1	55
#define IRQ_DM355_GPIOBNK2	56
#define IRQ_DM355_GPIOBNK3	57
#define IRQ_DM355_GPIOBNK4	58
#define IRQ_DM355_GPIOBNK5	59
#define IRQ_DM355_GPIOBNK6	60

/* DaVinci DM365-specific Interrupts */
#define IRQ_DM365_INSFINT	7
#define IRQ_DM365_IMXINT1	8
#define IRQ_DM365_IMXINT0	10
#define IRQ_DM365_KLD_ARMINT	10
#define IRQ_DM365_IMCOPINT	11
#define IRQ_DM365_RTOINT	13
#define IRQ_DM365_TINT5		14
#define IRQ_DM365_TINT6		15
#define IRQ_DM365_SPINT2_1	21
#define IRQ_DM365_TINT7		22
#define IRQ_DM365_SDIOINT0	23
#define IRQ_DM365_MMCINT1	27
#define IRQ_DM365_PWMINT3	28
#define IRQ_DM365_RTCINT	29
#define IRQ_DM365_SDIOINT1	31
#define IRQ_DM365_SPIINT0_0	42
#define IRQ_DM365_SPIINT3_0	43
#define IRQ_DM365_GPIO0		44
#define IRQ_DM365_GPIO1		45
#define IRQ_DM365_GPIO2		46
#define IRQ_DM365_GPIO3		47
#define IRQ_DM365_GPIO4		48
#define IRQ_DM365_GPIO5		49
#define IRQ_DM365_GPIO6		50
#define IRQ_DM365_GPIO7		51
#define IRQ_DM365_EMAC_RXTHRESH	52
#define IRQ_DM365_EMAC_RXPULSE	53
#define IRQ_DM365_EMAC_TXPULSE	54
#define IRQ_DM365_EMAC_MISCPULSE 55
#define IRQ_DM365_GPIO12	56
#define IRQ_DM365_GPIO13	57
#define IRQ_DM365_GPIO14	58
#define IRQ_DM365_GPIO15	59
#define IRQ_DM365_ADCINT	59
#define IRQ_DM365_KEYINT	60
#define IRQ_DM365_TCERRINT2	61
#define IRQ_DM365_TCERRINT3	62
#define IRQ_DM365_EMUINT	63

/* DA8XX interrupts */
#define IRQ_DA8XX_COMMTX		0
#define IRQ_DA8XX_COMMRX		1
#define IRQ_DA8XX_NINT			2
#define IRQ_DA8XX_EVTOUT0		3
#define IRQ_DA8XX_EVTOUT1		4
#define IRQ_DA8XX_EVTOUT2		5
#define IRQ_DA8XX_EVTOUT3		6
#define IRQ_DA8XX_EVTOUT4		7
#define IRQ_DA8XX_EVTOUT5		8
#define IRQ_DA8XX_EVTOUT6		9
#define IRQ_DA8XX_EVTOUT7		10
#define IRQ_DA8XX_CCINT0		11
#define IRQ_DA8XX_CCERRINT		12
#define IRQ_DA8XX_TCERRINT0		13
#define IRQ_DA8XX_AEMIFINT		14
#define IRQ_DA8XX_I2CINT0		15
#define IRQ_DA8XX_MMCSDINT0		16
#define IRQ_DA8XX_MMCSDINT1		17
#define IRQ_DA8XX_ALLINT0		18
#define IRQ_DA8XX_RTC			19
#define IRQ_DA8XX_SPINT0		20
#define IRQ_DA8XX_TINT12_0		21
#define IRQ_DA8XX_TINT34_0		22
#define IRQ_DA8XX_TINT12_1		23
#define IRQ_DA8XX_TINT34_1		24
#define IRQ_DA8XX_UARTINT0		25
#define IRQ_DA8XX_KEYMGRINT		26
#define IRQ_DA8XX_SECINT		26
#define IRQ_DA8XX_SECKEYERR		26
#define IRQ_DA8XX_CHIPINT0		28
#define IRQ_DA8XX_CHIPINT1		29
#define IRQ_DA8XX_CHIPINT2		30
#define IRQ_DA8XX_CHIPINT3		31
#define IRQ_DA8XX_TCERRINT1		32
#define IRQ_DA8XX_C0_RX_THRESH_PULSE	33
#define IRQ_DA8XX_C0_RX_PULSE		34
#define IRQ_DA8XX_C0_TX_PULSE		35
#define IRQ_DA8XX_C0_MISC_PULSE		36
#define IRQ_DA8XX_C1_RX_THRESH_PULSE	37
#define IRQ_DA8XX_C1_RX_PULSE		38
#define IRQ_DA8XX_C1_TX_PULSE		39
#define IRQ_DA8XX_C1_MISC_PULSE		40
#define IRQ_DA8XX_MEMERR		41
#define IRQ_DA8XX_GPIO0			42
#define IRQ_DA8XX_GPIO1			43
#define IRQ_DA8XX_GPIO2			44
#define IRQ_DA8XX_GPIO3			45
#define IRQ_DA8XX_GPIO4			46
#define IRQ_DA8XX_GPIO5			47
#define IRQ_DA8XX_GPIO6			48
#define IRQ_DA8XX_GPIO7			49
#define IRQ_DA8XX_GPIO8			50
#define IRQ_DA8XX_I2CINT1		51
#define IRQ_DA8XX_LCDINT		52
#define IRQ_DA8XX_UARTINT1		53
#define IRQ_DA8XX_MCASPINT		54
#define IRQ_DA8XX_ALLINT1		55
#define IRQ_DA8XX_SPINT1		56
#define IRQ_DA8XX_UHPI_INT1		57
#define IRQ_DA8XX_USB_INT		58
#define IRQ_DA8XX_IRQN			59
#define IRQ_DA8XX_RWAKEUP		60
#define IRQ_DA8XX_UARTINT2		61
#define IRQ_DA8XX_DFTSSINT		62
#define IRQ_DA8XX_EHRPWM0		63
#define IRQ_DA8XX_EHRPWM0TZ		64
#define IRQ_DA8XX_EHRPWM1		65
#define IRQ_DA8XX_EHRPWM1TZ		66
#define IRQ_DA8XX_ECAP0			69
#define IRQ_DA8XX_ECAP1			70
#define IRQ_DA8XX_ECAP2			71
#define IRQ_DA8XX_ARMCLKSTOPREQ		90

/* DA830 specific interrupts */
#define IRQ_DA830_MPUERR		27
#define IRQ_DA830_IOPUERR		27
#define IRQ_DA830_BOOTCFGERR		27
#define IRQ_DA830_EHRPWM2		67
#define IRQ_DA830_EHRPWM2TZ		68
#define IRQ_DA830_EQEP0			72
#define IRQ_DA830_EQEP1			73
#define IRQ_DA830_T12CMPINT0_0		74
#define IRQ_DA830_T12CMPINT1_0		75
#define IRQ_DA830_T12CMPINT2_0		76
#define IRQ_DA830_T12CMPINT3_0		77
#define IRQ_DA830_T12CMPINT4_0		78
#define IRQ_DA830_T12CMPINT5_0		79
#define IRQ_DA830_T12CMPINT6_0		80
#define IRQ_DA830_T12CMPINT7_0		81
#define IRQ_DA830_T12CMPINT0_1		82
#define IRQ_DA830_T12CMPINT1_1		83
#define IRQ_DA830_T12CMPINT2_1		84
#define IRQ_DA830_T12CMPINT3_1		85
#define IRQ_DA830_T12CMPINT4_1		86
#define IRQ_DA830_T12CMPINT5_1		87
#define IRQ_DA830_T12CMPINT6_1		88
#define IRQ_DA830_T12CMPINT7_1		89

#define DA830_N_CP_INTC_IRQ		96

/* DA850 speicific interrupts */
#define IRQ_DA850_MPUADDRERR0		27
#define IRQ_DA850_MPUPROTERR0		27
#define IRQ_DA850_IOPUADDRERR0		27
#define IRQ_DA850_IOPUPROTERR0		27
#define IRQ_DA850_IOPUADDRERR1		27
#define IRQ_DA850_IOPUPROTERR1		27
#define IRQ_DA850_IOPUADDRERR2		27
#define IRQ_DA850_IOPUPROTERR2		27
#define IRQ_DA850_BOOTCFG_ADDR_ERR	27
#define IRQ_DA850_BOOTCFG_PROT_ERR	27
#define IRQ_DA850_MPUADDRERR1		27
#define IRQ_DA850_MPUPROTERR1		27
#define IRQ_DA850_IOPUADDRERR3		27
#define IRQ_DA850_IOPUPROTERR3		27
#define IRQ_DA850_IOPUADDRERR4		27
#define IRQ_DA850_IOPUPROTERR4		27
#define IRQ_DA850_IOPUADDRERR5		27
#define IRQ_DA850_IOPUPROTERR5		27
#define IRQ_DA850_MIOPU_BOOTCFG_ERR	27
#define IRQ_DA850_SATAINT		67
#define IRQ_DA850_TINT12_2		68
#define IRQ_DA850_TINT34_2		68
#define IRQ_DA850_TINTALL_2		68
#define IRQ_DA850_MMCSDINT0_1		72
#define IRQ_DA850_MMCSDINT1_1		73
#define IRQ_DA850_T12CMPINT0_2		74
#define IRQ_DA850_T12CMPINT1_2		75
#define IRQ_DA850_T12CMPINT2_2		76
#define IRQ_DA850_T12CMPINT3_2		77
#define IRQ_DA850_T12CMPINT4_2		78
#define IRQ_DA850_T12CMPINT5_2		79
#define IRQ_DA850_T12CMPINT6_2		80
#define IRQ_DA850_T12CMPINT7_2		81
#define IRQ_DA850_T12CMPINT0_3		82
#define IRQ_DA850_T12CMPINT1_3		83
#define IRQ_DA850_T12CMPINT2_3		84
#define IRQ_DA850_T12CMPINT3_3		85
#define IRQ_DA850_T12CMPINT4_3		86
#define IRQ_DA850_T12CMPINT5_3		87
#define IRQ_DA850_T12CMPINT6_3		88
#define IRQ_DA850_T12CMPINT7_3		89
#define IRQ_DA850_RPIINT		91
#define IRQ_DA850_VPIFINT		92
#define IRQ_DA850_CCINT1		93
#define IRQ_DA850_CCERRINT1		94
#define IRQ_DA850_TCERRINT2		95
#define IRQ_DA850_TINT12_3		96
#define IRQ_DA850_TINT34_3		96
#define IRQ_DA850_TINTALL_3		96
#define IRQ_DA850_MCBSP0RINT		97
#define IRQ_DA850_MCBSP0XINT		98
#define IRQ_DA850_MCBSP1RINT		99
#define IRQ_DA850_MCBSP1XINT		100

#define DA850_N_CP_INTC_IRQ		101


/* TNETV107X specific interrupts */
#define IRQ_TNETV107X_TDM1_TXDMA		0
#define IRQ_TNETV107X_EXT_INT_0			1
#define IRQ_TNETV107X_EXT_INT_1			2
#define IRQ_TNETV107X_GPIO_INT12		3
#define IRQ_TNETV107X_GPIO_INT13		4
#define IRQ_TNETV107X_TIMER_0_TINT12		5
#define IRQ_TNETV107X_TIMER_1_TINT12		6
#define IRQ_TNETV107X_UART0			7
#define IRQ_TNETV107X_TDM1_RXDMA		8
#define IRQ_TNETV107X_MCDMA_INT0		9
#define IRQ_TNETV107X_MCDMA_INT1		10
#define IRQ_TNETV107X_TPCC			11
#define IRQ_TNETV107X_TPCC_INT0			12
#define IRQ_TNETV107X_TPCC_INT1			13
#define IRQ_TNETV107X_TPCC_INT2			14
#define IRQ_TNETV107X_TPCC_INT3			15
#define IRQ_TNETV107X_TPTC0			16
#define IRQ_TNETV107X_TPTC1			17
#define IRQ_TNETV107X_TIMER_0_TINT34		18
#define IRQ_TNETV107X_ETHSS			19
#define IRQ_TNETV107X_TIMER_1_TINT34		20
#define IRQ_TNETV107X_DSP2ARM_INT0		21
#define IRQ_TNETV107X_DSP2ARM_INT1		22
#define IRQ_TNETV107X_ARM_NPMUIRQ		23
#define IRQ_TNETV107X_USB1			24
#define IRQ_TNETV107X_VLYNQ			25
#define IRQ_TNETV107X_UART0_DMATX		26
#define IRQ_TNETV107X_UART0_DMARX		27
#define IRQ_TNETV107X_TDM1_TXMCSP		28
#define IRQ_TNETV107X_SSP			29
#define IRQ_TNETV107X_MCDMA_INT2		30
#define IRQ_TNETV107X_MCDMA_INT3		31
#define IRQ_TNETV107X_TDM_CODECIF_EOT		32
#define IRQ_TNETV107X_IMCOP_SQR_ARM		33
#define IRQ_TNETV107X_USB0			34
#define IRQ_TNETV107X_USB_CDMA			35
#define IRQ_TNETV107X_LCD			36
#define IRQ_TNETV107X_KEYPAD			37
#define IRQ_TNETV107X_KEYPAD_FREE		38
#define IRQ_TNETV107X_RNG			39
#define IRQ_TNETV107X_PKA			40
#define IRQ_TNETV107X_TDM0_TXDMA		41
#define IRQ_TNETV107X_TDM0_RXDMA		42
#define IRQ_TNETV107X_TDM0_TXMCSP		43
#define IRQ_TNETV107X_TDM0_RXMCSP		44
#define IRQ_TNETV107X_TDM1_RXMCSP		45
#define IRQ_TNETV107X_SDIO1			46
#define IRQ_TNETV107X_SDIO0			47
#define IRQ_TNETV107X_TSC			48
#define IRQ_TNETV107X_TS			49
#define IRQ_TNETV107X_UART1			50
#define IRQ_TNETV107X_MBX_LITE			51
#define IRQ_TNETV107X_GPIO_INT00		52
#define IRQ_TNETV107X_GPIO_INT01		53
#define IRQ_TNETV107X_GPIO_INT02		54
#define IRQ_TNETV107X_GPIO_INT03		55
#define IRQ_TNETV107X_UART2			56
#define IRQ_TNETV107X_UART2_DMATX		57
#define IRQ_TNETV107X_UART2_DMARX		58
#define IRQ_TNETV107X_IMCOP_IMX			59
#define IRQ_TNETV107X_IMCOP_VLCD		60
#define IRQ_TNETV107X_AES			61
#define IRQ_TNETV107X_DES			62
#define IRQ_TNETV107X_SHAMD5			63
#define IRQ_TNETV107X_TPCC_ERR			68
#define IRQ_TNETV107X_TPCC_PROT			69
#define IRQ_TNETV107X_TPTC0_ERR			70
#define IRQ_TNETV107X_TPTC1_ERR			71
#define IRQ_TNETV107X_UART0_ERR			72
#define IRQ_TNETV107X_UART1_ERR			73
#define IRQ_TNETV107X_AEMIF_ERR			74
#define IRQ_TNETV107X_DDR_ERR			75
#define IRQ_TNETV107X_WDTARM_INT0		76
#define IRQ_TNETV107X_MCDMA_ERR			77
#define IRQ_TNETV107X_GPIO_ERR			78
#define IRQ_TNETV107X_MPU_ADDR			79
#define IRQ_TNETV107X_MPU_PROT			80
#define IRQ_TNETV107X_IOPU_ADDR			81
#define IRQ_TNETV107X_IOPU_PROT			82
#define IRQ_TNETV107X_KEYPAD_ADDR_ERR		83
#define IRQ_TNETV107X_WDT0_ADDR_ERR		84
#define IRQ_TNETV107X_WDT1_ADDR_ERR		85
#define IRQ_TNETV107X_CLKCTL_ADDR_ERR		86
#define IRQ_TNETV107X_PLL_UNLOCK		87
#define IRQ_TNETV107X_WDTDSP_INT0		88
#define IRQ_TNETV107X_SEC_CTRL_VIOLATION	89
#define IRQ_TNETV107X_KEY_MNG_VIOLATION		90
#define IRQ_TNETV107X_PBIST_CPU			91
#define IRQ_TNETV107X_WDTARM			92
#define IRQ_TNETV107X_PSC			93
#define IRQ_TNETV107X_MMC0			94
#define IRQ_TNETV107X_MMC1			95

#define TNETV107X_N_CP_INTC_IRQ			96

#define TCI6614_AINTC_IRQ_BASE			0
#define TCI6614_N_AINTC_IRQ			128
#define TCI6614_AINTC_IRQ(x)			(TCI6614_AINTC_IRQ_BASE + (x))

#define TCI6614_INTD_IRQ_BASE			128
#define TCI6614_N_INTD_IRQ			128
#define TCI6614_INTD_IRQ(x)			(TCI6614_INTD_IRQ_BASE + (x))

#define TCI6614_CPINTC_IRQ_BASE			256
#define TCI6614_N_CPINTC_IRQ			256
#define TCI6614_CPINTC_IRQ(x)			(TCI6614_CPINTC_IRQ_BASE + (x))

#define TCI6614_IPC_IRQ_BASE			512
#define TCI6614_N_IPC_IRQ			32
#define TCI6614_IPC_IRQ(x)			(TCI6614_IPC_IRQ_BASE + (x))

#define TCI6614_N_IRQ				(TCI6614_N_AINTC_IRQ	+ \
						 TCI6614_N_INTD_IRQ	+ \
						 TCI6614_N_CPINTC_IRQ	+ \
						 TCI6614_N_IPC_IRQ)

/* TCI6614 specific interrupts */
#define IRQ_TCI6614_EMUINT		TCI6614_AINTC_IRQ(0)
#define IRQ_TCI6614_EVT1COMMTX		TCI6614_AINTC_IRQ(1)
#define IRQ_TCI6614_COMMRX		TCI6614_AINTC_IRQ(2)
#define IRQ_TCI6614_BENCH		TCI6614_AINTC_IRQ(3)
#define IRQ_TCI6614_INTERNAL		TCI6614_AINTC_IRQ(4)
#define IRQ_TCI6614_SSM_WFI_IRQ		TCI6614_AINTC_IRQ(5)
#define IRQ_TCI6614_SSM_IRQ		TCI6614_AINTC_IRQ(6)
#define IRQ_TCI6614_QM_INT_HIGH_1	TCI6614_INTD_IRQ(3)
#define IRQ_TCI6614_IPC_H		TCI6614_INTD_IRQ(1)
#define IRQ_TCI6614_QM_INT_HIGH_0	TCI6614_INTD_IRQ(2)
#define IRQ_TCI6614_INTERCONNECT_ERROR	TCI6614_AINTC_IRQ(10)
#define IRQ_TCI6614_QM_INT_HIGH_2	TCI6614_INTD_IRQ(4)
#define IRQ_TCI6614_QM_INT_HIGH_3	TCI6614_INTD_IRQ(5)
#define IRQ_TCI6614_QM_INT_HIGH_4	TCI6614_INTD_IRQ(6)
#define IRQ_TCI6614_QM_INT_HIGH_5	TCI6614_INTD_IRQ(7)
#define IRQ_TCI6614_QM_INT_HIGH_6	TCI6614_INTD_IRQ(8)
#define IRQ_TCI6614_QM_INT_HIGH_7	TCI6614_INTD_IRQ(9)
#define IRQ_TCI6614_QM_INT_HIGH_8	TCI6614_INTD_IRQ(10)
#define IRQ_TCI6614_QM_INT_HIGH_9	TCI6614_INTD_IRQ(11)
#define IRQ_TCI6614_QM_INT_HIGH_10	TCI6614_INTD_IRQ(12)
#define IRQ_TCI6614_QM_INT_HIGH_11	TCI6614_INTD_IRQ(13)
#define IRQ_TCI6614_QM_INT_HIGH_12	TCI6614_INTD_IRQ(14)
#define IRQ_TCI6614_QM_INT_HIGH_13	TCI6614_INTD_IRQ(15)
#define IRQ_TCI6614_QM_INT_HIGH_14	TCI6614_INTD_IRQ(16)
#define IRQ_TCI6614_QM_INT_HIGH_15	TCI6614_INTD_IRQ(17)
#define IRQ_TCI6614_QM_INT_HIGH_16	TCI6614_INTD_IRQ(18)
#define IRQ_TCI6614_QM_INT_HIGH_17	TCI6614_INTD_IRQ(19)
#define IRQ_TCI6614_QM_INT_HIGH_18	TCI6614_INTD_IRQ(20)
#define IRQ_TCI6614_QM_INT_HIGH_19	TCI6614_INTD_IRQ(21)
#define IRQ_TCI6614_QM_INT_HIGH_20	TCI6614_INTD_IRQ(22)
#define IRQ_TCI6614_QM_INT_HIGH_21	TCI6614_INTD_IRQ(23)
#define IRQ_TCI6614_QM_INT_HIGH_22	TCI6614_INTD_IRQ(24)
#define IRQ_TCI6614_QM_INT_HIGH_23	TCI6614_INTD_IRQ(25)
#define IRQ_TCI6614_QM_INT_HIGH_24	TCI6614_INTD_IRQ(26)
#define IRQ_TCI6614_QM_INT_HIGH_25	TCI6614_INTD_IRQ(27)
#define IRQ_TCI6614_QM_INT_HIGH_26	TCI6614_INTD_IRQ(28)
#define IRQ_TCI6614_QM_INT_HIGH_27	TCI6614_INTD_IRQ(29)
#define IRQ_TCI6614_QM_INT_HIGH_28	TCI6614_INTD_IRQ(30)
#define IRQ_TCI6614_QM_INT_HIGH_29	TCI6614_INTD_IRQ(31)
#define IRQ_TCI6614_QM_INT_HIGH_30	TCI6614_INTD_IRQ(32)
#define IRQ_TCI6614_QM_INT_HIGH_31	TCI6614_INTD_IRQ(33)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_650	TCI6614_AINTC_IRQ(41)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_651	TCI6614_AINTC_IRQ(42)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_652	TCI6614_AINTC_IRQ(43)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_653	TCI6614_AINTC_IRQ(44)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_654	TCI6614_AINTC_IRQ(45)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_655	TCI6614_AINTC_IRQ(46)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_656	TCI6614_AINTC_IRQ(47)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_657	TCI6614_AINTC_IRQ(48)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_670	TCI6614_AINTC_IRQ(49)
#define IRQ_TCI6614_QM_INT_TXQ_PEND_671	TCI6614_AINTC_IRQ(50)
#define IRQ_TCI6614_VUSR_INT		TCI6614_INTD_IRQ(44)
#define IRQ_TCI6614_SEMERR7		TCI6614_INTD_IRQ(45)
#define IRQ_TCI6614_SEMINT7		TCI6614_INTD_IRQ(46)
#define IRQ_TCI6614_SRIO_INTDST20	TCI6614_INTD_IRQ(47)
#define IRQ_TCI6614_SRIO_INTDST21	TCI6614_INTD_IRQ(48)
#define IRQ_TCI6614_SRIO_INTDST22	TCI6614_INTD_IRQ(49)
#define IRQ_TCI6614_SRIO_INTDST23	TCI6614_INTD_IRQ(50)
#define IRQ_TCI6614_TINT4L		TCI6614_INTD_IRQ(51)
#define IRQ_TCI6614_TINT4H		TCI6614_INTD_IRQ(52)
#define IRQ_TCI6614_TINT5L		TCI6614_INTD_IRQ(53)
#define IRQ_TCI6614_TINT5H		TCI6614_INTD_IRQ(54)
#define IRQ_TCI6614_TINT6L		TCI6614_INTD_IRQ(55)
#define IRQ_TCI6614_TINT6H		TCI6614_INTD_IRQ(56)
#define IRQ_TCI6614_TINT7L		TCI6614_INTD_IRQ(57)
#define IRQ_TCI6614_TINT7H		TCI6614_INTD_IRQ(58)
#define IRQ_TCI6614_PCIE_ERR_INT	TCI6614_INTD_IRQ(59)
#define IRQ_TCI6614_PCIE_PM_INT		TCI6614_INTD_IRQ(60)
#define IRQ_TCI6614_PCIE_LEGACY_INTA	TCI6614_INTD_IRQ(61)
#define IRQ_TCI6614_PCIE_LEGACY_INTB	TCI6614_INTD_IRQ(62)
#define IRQ_TCI6614_PCIE_LEGACY_INTC	TCI6614_INTD_IRQ(63)
#define IRQ_TCI6614_PCIE_LEGACY_INTD	TCI6614_INTD_IRQ(64)
#define IRQ_TCI6614_PCIE_MSI_INT4	TCI6614_INTD_IRQ(65)
#define IRQ_TCI6614_PCIE_MSI_INT5	TCI6614_INTD_IRQ(66)
#define IRQ_TCI6614_PCIE_MSI_INT6	TCI6614_INTD_IRQ(67)
#define IRQ_TCI6614_PCIE_MSI_INT7	TCI6614_INTD_IRQ(68)
#define IRQ_TCI6614_TINT8L		TCI6614_INTD_IRQ(69)
#define IRQ_TCI6614_TINT8H		TCI6614_INTD_IRQ(70)
#define IRQ_TCI6614_TINT9L		TCI6614_INTD_IRQ(71)
#define IRQ_TCI6614_TINT9H		TCI6614_INTD_IRQ(72)
#define IRQ_TCI6614_TINT10L		TCI6614_INTD_IRQ(73)
#define IRQ_TCI6614_TINT10H		TCI6614_INTD_IRQ(74)
#define IRQ_TCI6614_TINT11L		TCI6614_INTD_IRQ(75)
#define IRQ_TCI6614_TINT11H		TCI6614_INTD_IRQ(76)
#define IRQ_TCI6614_TCP3D_A_REVT0	TCI6614_INTD_IRQ(77)
#define IRQ_TCI6614_TCP3D_A_REVT1	TCI6614_INTD_IRQ(78)
#define IRQ_TCI6614_TCP3D_B_REVT0	TCI6614_INTD_IRQ(79)
#define IRQ_TCI6614_TCP3D_B_REVT1	TCI6614_INTD_IRQ(80)
#define IRQ_TCI6614_CPU_3_1_TPCC_INT2	TCI6614_INTD_IRQ(81)
#define IRQ_TCI6614_CPU_3_1_TPCC_INT6	TCI6614_INTD_IRQ(82)
#define IRQ_TCI6614_CPU_3_2_TPCC_INT2	TCI6614_INTD_IRQ(83)
#define IRQ_TCI6614_CPU_3_2_TPCC_INT6	TCI6614_INTD_IRQ(84)
#define IRQ_TCI6614_CPU_2_TPCC_INT2	TCI6614_INTD_IRQ(85)
#define IRQ_TCI6614_CPU_2_TPCC_INT6	TCI6614_INTD_IRQ(86)
#define IRQ_TCI6614_WATCH_DOG_NMI	TCI6614_INTD_IRQ(87)
#define IRQ_TCI6614_INTC3_OUT0		TCI6614_AINTC_IRQ(94)
#define IRQ_TCI6614_INTC3_OUT1		TCI6614_AINTC_IRQ(95)
#define IRQ_TCI6614_INTC3_OUT2		TCI6614_AINTC_IRQ(96)
#define IRQ_TCI6614_INTC3_OUT3		TCI6614_AINTC_IRQ(97)
#define IRQ_TCI6614_INTC3_OUT4		TCI6614_AINTC_IRQ(98)
#define IRQ_TCI6614_INTC3_OUT5		TCI6614_AINTC_IRQ(99)
#define IRQ_TCI6614_INTC3_OUT6		TCI6614_AINTC_IRQ(100)
#define IRQ_TCI6614_INTC3_OUT7		TCI6614_AINTC_IRQ(101)
#define IRQ_TCI6614_INTC3_OUT8		TCI6614_AINTC_IRQ(102)
#define IRQ_TCI6614_INTC3_OUT9		TCI6614_AINTC_IRQ(103)
#define IRQ_TCI6614_INTC3_OUT10		TCI6614_AINTC_IRQ(104)
#define IRQ_TCI6614_INTC3_OUT11		TCI6614_AINTC_IRQ(105)
#define IRQ_TCI6614_INTC3_OUT12		TCI6614_AINTC_IRQ(106)
#define IRQ_TCI6614_INTC3_OUT13		TCI6614_AINTC_IRQ(107)
#define IRQ_TCI6614_INTC3_OUT14		TCI6614_AINTC_IRQ(108)
#define IRQ_TCI6614_INTC3_OUT15		TCI6614_AINTC_IRQ(109)
#define IRQ_TCI6614_INTC3_OUT16		TCI6614_AINTC_IRQ(110)
#define IRQ_TCI6614_INTC3_OUT17		TCI6614_AINTC_IRQ(111)
#define IRQ_TCI6614_INTC3_OUT18		TCI6614_AINTC_IRQ(112)
#define IRQ_TCI6614_INTC3_OUT19		TCI6614_AINTC_IRQ(113)
#define IRQ_TCI6614_INTC3_OUT20		TCI6614_AINTC_IRQ(114)
#define IRQ_TCI6614_INTC3_OUT21		TCI6614_AINTC_IRQ(115)
#define IRQ_TCI6614_INTC3_OUT22		TCI6614_AINTC_IRQ(116)
#define IRQ_TCI6614_INTC3_OUT23		TCI6614_AINTC_IRQ(117)
#define IRQ_TCI6614_INTC3_OUT24		TCI6614_AINTC_IRQ(118)
#define IRQ_TCI6614_INTC3_OUT25		TCI6614_AINTC_IRQ(119)
#define IRQ_TCI6614_INTC3_OUT26		TCI6614_AINTC_IRQ(120)
#define IRQ_TCI6614_INTC3_OUT27		TCI6614_AINTC_IRQ(121)
#define IRQ_TCI6614_INTC3_OUT28		TCI6614_AINTC_IRQ(122)
#define IRQ_TCI6614_INTC3_OUT29		TCI6614_AINTC_IRQ(123)
#define IRQ_TCI6614_INTC3_OUT30		TCI6614_AINTC_IRQ(124)
#define IRQ_TCI6614_INTC3_OUT31		TCI6614_AINTC_IRQ(125)
#define IRQ_TCI6614_INTC3_OUT32		TCI6614_AINTC_IRQ(126)
#define IRQ_TCI6614_SEMERR4		TCI6614_CPINTC_IRQ(0)
#define IRQ_TCI6614_SEMERR5		TCI6614_CPINTC_IRQ(1)
#define IRQ_TCI6614_SEMERR6		TCI6614_CPINTC_IRQ(2)
#define IRQ_TCI6614_SEMINT4		TCI6614_CPINTC_IRQ(3)
#define IRQ_TCI6614_SEMINT5		TCI6614_CPINTC_IRQ(4)
#define IRQ_TCI6614_SEMINT6		TCI6614_CPINTC_IRQ(5)
#define IRQ_TCI6614_CPU_3_1_TPCC_ERR	TCI6614_CPINTC_IRQ(8)
#define IRQ_TCI6614_CPU_3_1_TPCC_MPINT	TCI6614_CPINTC_IRQ(9)
#define IRQ_TCI6614_CPU_3_1_TPTC_ERR0	TCI6614_CPINTC_IRQ(10)
#define IRQ_TCI6614_CPU_3_1_TPTC_ERR1	TCI6614_CPINTC_IRQ(11)
#define IRQ_TCI6614_CPU_3_1_TPTC_ERR2	TCI6614_CPINTC_IRQ(12)
#define IRQ_TCI6614_CPU_3_1_TPTC_ERR3	TCI6614_CPINTC_IRQ(13)
#define IRQ_TCI6614_CPU_3_1_TPCC_GINT	TCI6614_CPINTC_IRQ(14)
#define IRQ_TCI6614_CPU_3_1_TPCCINT3	TCI6614_CPINTC_IRQ(15)
#define IRQ_TCI6614_CPU_3_1_TPCCINT7	TCI6614_CPINTC_IRQ(16)
#define IRQ_TCI6614_CPU_3_2_TPCC_ERR	TCI6614_CPINTC_IRQ(17)
#define IRQ_TCI6614_CPU_3_2_TPCC_MPINT	TCI6614_CPINTC_IRQ(18)
#define IRQ_TCI6614_CPU_3_2_TPTC_ERR0	TCI6614_CPINTC_IRQ(19)
#define IRQ_TCI6614_CPU_3_2_TPTC_ERR1	TCI6614_CPINTC_IRQ(20)
#define IRQ_TCI6614_CPU_3_2_TPTC_ERR2	TCI6614_CPINTC_IRQ(21)
#define IRQ_TCI6614_CPU_3_2_TPTC_ERR3	TCI6614_CPINTC_IRQ(22)
#define IRQ_TCI6614_CPU_3_2_TPCC_GINT	TCI6614_CPINTC_IRQ(23)
#define IRQ_TCI6614_CPU_3_2_TPCCINT3	TCI6614_CPINTC_IRQ(24)
#define IRQ_TCI6614_CPU_3_2_TPCCINT7	TCI6614_CPINTC_IRQ(25)
#define IRQ_TCI6614_CPU_2_TPCC_ERR	TCI6614_CPINTC_IRQ(26)
#define IRQ_TCI6614_CPU_2_TPCC_MPINT	TCI6614_CPINTC_IRQ(27)
#define IRQ_TCI6614_CPU_2_TPTC_ERR0	TCI6614_CPINTC_IRQ(28)
#define IRQ_TCI6614_CPU_2_TPTC_ERR1	TCI6614_CPINTC_IRQ(29)
#define IRQ_TCI6614_CPU_2_TPCC_GINT	TCI6614_CPINTC_IRQ(30)
#define IRQ_TCI6614_CPU_2_TPCCINT3	TCI6614_CPINTC_IRQ(31)
#define IRQ_TCI6614_CPU_2_TPCCINT7	TCI6614_CPINTC_IRQ(32)
#define IRQ_TCI6614_GPINT0		TCI6614_CPINTC_IRQ(33)
#define IRQ_TCI6614_GPINT1		TCI6614_CPINTC_IRQ(34)
#define IRQ_TCI6614_GPINT2		TCI6614_CPINTC_IRQ(35)
#define IRQ_TCI6614_GPINT3		TCI6614_CPINTC_IRQ(36)
#define IRQ_TCI6614_GPINT4		TCI6614_CPINTC_IRQ(37)
#define IRQ_TCI6614_GPINT5		TCI6614_CPINTC_IRQ(38)
#define IRQ_TCI6614_GPINT6		TCI6614_CPINTC_IRQ(39)
#define IRQ_TCI6614_GPINT7		TCI6614_CPINTC_IRQ(40)
#define IRQ_TCI6614_GPINT8		TCI6614_CPINTC_IRQ(41)
#define IRQ_TCI6614_GPINT9		TCI6614_CPINTC_IRQ(42)
#define IRQ_TCI6614_GPINT10		TCI6614_CPINTC_IRQ(43)
#define IRQ_TCI6614_GPINT11		TCI6614_CPINTC_IRQ(44)
#define IRQ_TCI6614_GPINT12		TCI6614_CPINTC_IRQ(45)
#define IRQ_TCI6614_GPINT13		TCI6614_CPINTC_IRQ(46)
#define IRQ_TCI6614_GPINT14		TCI6614_CPINTC_IRQ(47)
#define IRQ_TCI6614_GPINT15		TCI6614_CPINTC_IRQ(48)
#define IRQ_TCI6614_GPINT16		TCI6614_CPINTC_IRQ(49)
#define IRQ_TCI6614_GPINT17		TCI6614_CPINTC_IRQ(50)
#define IRQ_TCI6614_GPINT18		TCI6614_CPINTC_IRQ(51)
#define IRQ_TCI6614_GPINT19		TCI6614_CPINTC_IRQ(52)
#define IRQ_TCI6614_GPINT20		TCI6614_CPINTC_IRQ(53)
#define IRQ_TCI6614_GPINT21		TCI6614_CPINTC_IRQ(54)
#define IRQ_TCI6614_GPINT22		TCI6614_CPINTC_IRQ(55)
#define IRQ_TCI6614_GPINT23		TCI6614_CPINTC_IRQ(56)
#define IRQ_TCI6614_GPINT24		TCI6614_CPINTC_IRQ(57)
#define IRQ_TCI6614_GPINT25		TCI6614_CPINTC_IRQ(58)
#define IRQ_TCI6614_GPINT26		TCI6614_CPINTC_IRQ(59)
#define IRQ_TCI6614_GPINT27		TCI6614_CPINTC_IRQ(60)
#define IRQ_TCI6614_GPINT28		TCI6614_CPINTC_IRQ(61)
#define IRQ_TCI6614_GPINT29		TCI6614_CPINTC_IRQ(62)
#define IRQ_TCI6614_GPINT30		TCI6614_CPINTC_IRQ(63)
#define IRQ_TCI6614_GPINT31		TCI6614_CPINTC_IRQ(64)
#define IRQ_TCI6614_TETBHFULLINT2	TCI6614_CPINTC_IRQ(65)
#define IRQ_TCI6614_TETBFULLINT2	TCI6614_CPINTC_IRQ(66)
#define IRQ_TCI6614_TETBACQINT2		TCI6614_CPINTC_IRQ(67)
#define IRQ_TCI6614_TETBOVFLINT2	TCI6614_CPINTC_IRQ(68)
#define IRQ_TCI6614_TETBUNFLINT2	TCI6614_CPINTC_IRQ(69)
#define IRQ_TCI6614_TETBHFULLINT3	TCI6614_CPINTC_IRQ(70)
#define IRQ_TCI6614_TETBFULLINT3	TCI6614_CPINTC_IRQ(71)
#define IRQ_TCI6614_TETBACQINT3		TCI6614_CPINTC_IRQ(72)
#define IRQ_TCI6614_TETBOVFLINT3	TCI6614_CPINTC_IRQ(73)
#define IRQ_TCI6614_TETBUNFLINT3	TCI6614_CPINTC_IRQ(74)
#define IRQ_TCI6614_INTDST0		TCI6614_CPINTC_IRQ(75)
#define IRQ_TCI6614_INTDST1		TCI6614_CPINTC_IRQ(76)
#define IRQ_TCI6614_INTDST2		TCI6614_CPINTC_IRQ(77)
#define IRQ_TCI6614_INTDST3		TCI6614_CPINTC_IRQ(78)
#define IRQ_TCI6614_INTDST4		TCI6614_CPINTC_IRQ(79)
#define IRQ_TCI6614_INTDST5		TCI6614_CPINTC_IRQ(80)
#define IRQ_TCI6614_INTDST6		TCI6614_CPINTC_IRQ(81)
#define IRQ_TCI6614_SPIINT0		TCI6614_CPINTC_IRQ(82)
#define IRQ_TCI6614_SPIINT1		TCI6614_CPINTC_IRQ(83)
#define IRQ_TCI6614_SPIXEVT		TCI6614_CPINTC_IRQ(84)
#define IRQ_TCI6614_SPIREVT		TCI6614_CPINTC_IRQ(85)
#define IRQ_TCI6614_I2CINT		TCI6614_CPINTC_IRQ(86)
#define IRQ_TCI6614_I2CREVT		TCI6614_CPINTC_IRQ(87)
#define IRQ_TCI6614_I2CXEVT		TCI6614_CPINTC_IRQ(88)
#define IRQ_TCI6614_KEYMGR		TCI6614_CPINTC_IRQ(89)
#define IRQ_TCI6614_SECCTL		TCI6614_CPINTC_IRQ(90)
#define IRQ_TCI6614_TETBHFULLINT	TCI6614_CPINTC_IRQ(91)
#define IRQ_TCI6614_TETBFULLINT		TCI6614_CPINTC_IRQ(92)
#define IRQ_TCI6614_TETBACQINT		TCI6614_CPINTC_IRQ(93)
#define IRQ_TCI6614_TETBOVFLINT		TCI6614_CPINTC_IRQ(94)
#define IRQ_TCI6614_TETBUNFLINT		TCI6614_CPINTC_IRQ(95)
#define IRQ_TCI6614_TETBHFULLINT0	TCI6614_CPINTC_IRQ(96)
#define IRQ_TCI6614_TETBFULLINT0	TCI6614_CPINTC_IRQ(97)
#define IRQ_TCI6614_TETBACQINT0		TCI6614_CPINTC_IRQ(98)
#define IRQ_TCI6614_TETBOVFLINT0	TCI6614_CPINTC_IRQ(99)
#define IRQ_TCI6614_TETBUNFLINT0	TCI6614_CPINTC_IRQ(100)
#define IRQ_TCI6614_TETBHFULLINT1	TCI6614_CPINTC_IRQ(101)
#define IRQ_TCI6614_TETBFULLINT1	TCI6614_CPINTC_IRQ(102)
#define IRQ_TCI6614_TETBACQINT1		TCI6614_CPINTC_IRQ(103)
#define IRQ_TCI6614_TETBOVFLINT1	TCI6614_CPINTC_IRQ(104)
#define IRQ_TCI6614_TETBUNFLINT1	TCI6614_CPINTC_IRQ(105)
#define IRQ_TCI6614_DFT_PBIST_CPU_INT	TCI6614_CPINTC_IRQ(106)
#define IRQ_TCI6614_QM_INT_LOW_0	TCI6614_CPINTC_IRQ(107)
#define IRQ_TCI6614_QM_INT_LOW_1	TCI6614_CPINTC_IRQ(108)
#define IRQ_TCI6614_QM_INT_LOW_2	TCI6614_CPINTC_IRQ(109)
#define IRQ_TCI6614_QM_INT_LOW_3	TCI6614_CPINTC_IRQ(110)
#define IRQ_TCI6614_QM_INT_LOW_4	TCI6614_CPINTC_IRQ(111)
#define IRQ_TCI6614_QM_INT_LOW_5	TCI6614_CPINTC_IRQ(112)
#define IRQ_TCI6614_QM_INT_LOW_6	TCI6614_CPINTC_IRQ(113)
#define IRQ_TCI6614_QM_INT_LOW_7	TCI6614_CPINTC_IRQ(114)
#define IRQ_TCI6614_QM_INT_LOW_8	TCI6614_CPINTC_IRQ(115)
#define IRQ_TCI6614_QM_INT_LOW_9	TCI6614_CPINTC_IRQ(116)
#define IRQ_TCI6614_QM_INT_LOW_10	TCI6614_CPINTC_IRQ(117)
#define IRQ_TCI6614_QM_INT_LOW_11	TCI6614_CPINTC_IRQ(118)
#define IRQ_TCI6614_QM_INT_LOW_12	TCI6614_CPINTC_IRQ(119)
#define IRQ_TCI6614_QM_INT_LOW_13	TCI6614_CPINTC_IRQ(120)
#define IRQ_TCI6614_QM_INT_LOW_14	TCI6614_CPINTC_IRQ(121)
#define IRQ_TCI6614_QM_INT_LOW_15	TCI6614_CPINTC_IRQ(122)
#define IRQ_TCI6614_QM_INT_CDMA_0	TCI6614_CPINTC_IRQ(123)
#define IRQ_TCI6614_QM_INT_CDMA_1	TCI6614_CPINTC_IRQ(124)
#define IRQ_TCI6614_MDIO_LINK_INTR0	TCI6614_CPINTC_IRQ(125)
#define IRQ_TCI6614_MDIO_LINK_INTR1	TCI6614_CPINTC_IRQ(126)
#define IRQ_TCI6614_MDIO_USER_INTR0	TCI6614_CPINTC_IRQ(127)
#define IRQ_TCI6614_MDIO_USER_INTR1	TCI6614_CPINTC_IRQ(128)
#define IRQ_TCI6614_PASS_MISC		TCI6614_CPINTC_IRQ(129)
#define IRQ_TCI6614_PASS_INT_CDMA_0	TCI6614_CPINTC_IRQ(130)
#define IRQ_TCI6614_CP_TRACER_CORE_0	TCI6614_CPINTC_IRQ(131)
#define IRQ_TCI6614_CP_TRACER_CORE_1	TCI6614_CPINTC_IRQ(132)
#define IRQ_TCI6614_CP_TRACER_DDR	TCI6614_CPINTC_IRQ(133)
#define IRQ_TCI6614_CP_TRACER_MSMC_0	TCI6614_CPINTC_IRQ(134)
#define IRQ_TCI6614_CP_TRACER_MSMC_1	TCI6614_CPINTC_IRQ(135)
#define IRQ_TCI6614_CP_TRACER_MSMC_2	TCI6614_CPINTC_IRQ(136)
#define IRQ_TCI6614_CP_TRACER_MSMC_3	TCI6614_CPINTC_IRQ(137)
#define IRQ_TCI6614_CP_TRACER_CFG	TCI6614_CPINTC_IRQ(138)
#define IRQ_TCI6614_CP_TRACER_QM_SS_CFG	TCI6614_CPINTC_IRQ(139)
#define IRQ_TCI6614_CP_TRACER_QM_SS_DMA	TCI6614_CPINTC_IRQ(140)
#define IRQ_TCI6614_CP_TRACER_SEM	TCI6614_CPINTC_IRQ(141)
#define IRQ_TCI6614_CP_TRACER_DDR_2_APP	TCI6614_CPINTC_IRQ(142)
#define IRQ_TCI6614_CP_TRACER_RAC	TCI6614_CPINTC_IRQ(143)
#define IRQ_TCI6614_CP_TRACER_RAC_FE	TCI6614_CPINTC_IRQ(144)
#define IRQ_TCI6614_CP_TRACER_TAC	TCI6614_CPINTC_IRQ(145)
#define IRQ_TCI6614_PSC_ALLINT		TCI6614_CPINTC_IRQ(146)
#define IRQ_TCI6614_BOOTCFG_ERR		TCI6614_CPINTC_IRQ(147)
#define IRQ_TCI6614_BOOTCFG_PROT	TCI6614_CPINTC_IRQ(148)
#define IRQ_TCI6614_MPU7_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(149)
#define IRQ_TCI6614_MPU7_PROT_ERR_INT	TCI6614_CPINTC_IRQ(150)
#define IRQ_TCI6614_MPU0_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(151)
#define IRQ_TCI6614_MPU0_PROT_ERR_INT	TCI6614_CPINTC_IRQ(152)
#define IRQ_TCI6614_MPU1_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(153)
#define IRQ_TCI6614_MPU1_PROT_ERR_INT	TCI6614_CPINTC_IRQ(154)
#define IRQ_TCI6614_MPU2_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(155)
#define IRQ_TCI6614_MPU2_PROT_ERR_INT	TCI6614_CPINTC_IRQ(156)
#define IRQ_TCI6614_MPU3_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(157)
#define IRQ_TCI6614_MPU3_PROT_ERR_INT	TCI6614_CPINTC_IRQ(158)
#define IRQ_TCI6614_MPU4_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(159)
#define IRQ_TCI6614_MPU4_PROT_ERR_INT	TCI6614_CPINTC_IRQ(160)
#define IRQ_TCI6614_MPU5_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(161)
#define IRQ_TCI6614_MPU5_PROT_ERR_INT	TCI6614_CPINTC_IRQ(162)
#define IRQ_TCI6614_MPU6_ADDR_ERR_INT	TCI6614_CPINTC_IRQ(163)
#define IRQ_TCI6614_MPU6_PROT_ERR_INT	TCI6614_CPINTC_IRQ(164)
#define IRQ_TCI6614_MSMC_DEDC_CERROR	TCI6614_CPINTC_IRQ(165)
#define IRQ_TCI6614_MSMC_DEDC_NC_ERROR	TCI6614_CPINTC_IRQ(166)
#define IRQ_TCI6614_MSMC_SCRUB_NC_ERROR	TCI6614_CPINTC_IRQ(167)
#define IRQ_TCI6614_MSMC_SCRUB_CERROR	TCI6614_CPINTC_IRQ(168)
#define IRQ_TCI6614_MSMC_MPF_ERROR0	TCI6614_CPINTC_IRQ(169)
#define IRQ_TCI6614_MSMC_MPF_ERROR1	TCI6614_CPINTC_IRQ(170)
#define IRQ_TCI6614_MSMC_MPF_ERROR2	TCI6614_CPINTC_IRQ(171)
#define IRQ_TCI6614_MSMC_MPF_ERROR3	TCI6614_CPINTC_IRQ(172)
#define IRQ_TCI6614_MSMC_MPF_ERROR4	TCI6614_CPINTC_IRQ(173)
#define IRQ_TCI6614_MSMC_MPF_ERROR5	TCI6614_CPINTC_IRQ(174)
#define IRQ_TCI6614_MSMC_MPF_ERROR6	TCI6614_CPINTC_IRQ(175)
#define IRQ_TCI6614_MSMC_MPF_ERROR7	TCI6614_CPINTC_IRQ(176)
#define IRQ_TCI6614_MSMC_MPF_ERROR8	TCI6614_CPINTC_IRQ(177)
#define IRQ_TCI6614_MSMC_MPF_ERROR9	TCI6614_CPINTC_IRQ(178)
#define IRQ_TCI6614_MSMC_MPF_ERROR10	TCI6614_CPINTC_IRQ(179)
#define IRQ_TCI6614_MSMC_MPF_ERROR11	TCI6614_CPINTC_IRQ(180)
#define IRQ_TCI6614_MSMC_MPF_ERROR12	TCI6614_CPINTC_IRQ(181)
#define IRQ_TCI6614_MSMC_MPF_ERROR13	TCI6614_CPINTC_IRQ(182)
#define IRQ_TCI6614_MSMC_MPF_ERROR14	TCI6614_CPINTC_IRQ(183)
#define IRQ_TCI6614_MSMC_MPF_ERROR15	TCI6614_CPINTC_IRQ(184)
#define IRQ_TCI6614_DDR3_ERR		TCI6614_CPINTC_IRQ(185)
#define IRQ_TCI6614_EASYNCERR		TCI6614_CPINTC_IRQ(186)
#define IRQ_TCI6614_TCP3D_A_INTD	TCI6614_CPINTC_IRQ(189)
#define IRQ_TCI6614_CP_TRACER_CORE_2	TCI6614_CPINTC_IRQ(191)
#define IRQ_TCI6614_UARTINT0		TCI6614_CPINTC_IRQ(192)
#define IRQ_TCI6614_URXEVT0		TCI6614_CPINTC_IRQ(193)
#define IRQ_TCI6614_UTXEVT0		TCI6614_CPINTC_IRQ(194)
#define IRQ_TCI6614_UARTINT1		TCI6614_CPINTC_IRQ(195)
#define IRQ_TCI6614_URXEVT1		TCI6614_CPINTC_IRQ(196)
#define IRQ_TCI6614_UTXEVT1		TCI6614_CPINTC_IRQ(197)
#define IRQ_TCI6614_SR_INTRREQ0		TCI6614_CPINTC_IRQ(198)
#define IRQ_TCI6614_SR_INTRREQ		TCI6614_CPINTC_IRQ(199)
#define IRQ_TCI6614_SR_INTRREQ2		TCI6614_CPINTC_IRQ(200)
#define IRQ_TCI6614_SR_INTRREQ3		TCI6614_CPINTC_IRQ(201)
#define IRQ_TCI6614_VPNOSMPSACK		TCI6614_CPINTC_IRQ(202)
#define IRQ_TCI6614_VPEQVALUE		TCI6614_CPINTC_IRQ(203)
#define IRQ_TCI6614_VPMAXVDD		TCI6614_CPINTC_IRQ(204)
#define IRQ_TCI6614_VPMINVDD		TCI6614_CPINTC_IRQ(205)
#define IRQ_TCI6614_VPINIDLE		TCI6614_CPINTC_IRQ(206)
#define IRQ_TCI6614_VPOPPCHANGEDONE	TCI6614_CPINTC_IRQ(207)
#define IRQ_TCI6614_PO_VCON_SMPSERR	TCI6614_CPINTC_IRQ(208)
#define IRQ_TCI6614_PO_VP_SMPSACK	TCI6614_CPINTC_IRQ(209)
#define IRQ_TCI6614_FFTC_A_INTD0	TCI6614_CPINTC_IRQ(210)
#define IRQ_TCI6614_FFTC_A_INTD1	TCI6614_CPINTC_IRQ(211)
#define IRQ_TCI6614_FFTC_A_INTD2	TCI6614_CPINTC_IRQ(212)
#define IRQ_TCI6614_FFTC_A_INTD3	TCI6614_CPINTC_IRQ(213)
#define IRQ_TCI6614_INTDST7		TCI6614_CPINTC_IRQ(216)
#define IRQ_TCI6614_INTDST8		TCI6614_CPINTC_IRQ(217)
#define IRQ_TCI6614_INTDST9		TCI6614_CPINTC_IRQ(218)
#define IRQ_TCI6614_INTDST10		TCI6614_CPINTC_IRQ(219)
#define IRQ_TCI6614_INTDST11		TCI6614_CPINTC_IRQ(220)
#define IRQ_TCI6614_INTDST12		TCI6614_CPINTC_IRQ(221)
#define IRQ_TCI6614_INTDST13		TCI6614_CPINTC_IRQ(222)
#define IRQ_TCI6614_INTDST14		TCI6614_CPINTC_IRQ(223)
#define IRQ_TCI6614_AIF_INTD		TCI6614_CPINTC_IRQ(224)
#define IRQ_TCI6614_AIF_SEVT0		TCI6614_CPINTC_IRQ(227)
#define IRQ_TCI6614_AIF_SEVT1		TCI6614_CPINTC_IRQ(228)
#define IRQ_TCI6614_AIF_SEVT2		TCI6614_CPINTC_IRQ(229)
#define IRQ_TCI6614_AIF_SEVT3		TCI6614_CPINTC_IRQ(230)
#define IRQ_TCI6614_AIF_SEVT4		TCI6614_CPINTC_IRQ(231)
#define IRQ_TCI6614_AIF_SEVT5		TCI6614_CPINTC_IRQ(232)
#define IRQ_TCI6614_AIF_SEVT6		TCI6614_CPINTC_IRQ(233)
#define IRQ_TCI6614_AIF_SEVT7		TCI6614_CPINTC_IRQ(234)
#define IRQ_TCI6614_CP_TRACER_CORE_3	TCI6614_CPINTC_IRQ(235)
#define IRQ_TCI6614_PONIRQ		TCI6614_CPINTC_IRQ(236)
#define IRQ_TCI6614_INTDST15		TCI6614_CPINTC_IRQ(237)
#define IRQ_TCI6614_ARM_ETBFULLINT	TCI6614_CPINTC_IRQ(239)
#define IRQ_TCI6614_ARM_ETBACQINT	TCI6614_CPINTC_IRQ(240)
#define IRQ_TCI6614_KEYMGRINT_B		TCI6614_CPINTC_IRQ(241)
#define IRQ_TCI6614_BCP_ERROR0		TCI6614_CPINTC_IRQ(242)
#define IRQ_TCI6614_BCP_ERROR1		TCI6614_CPINTC_IRQ(243)
#define IRQ_TCI6614_BCP_ERROR2		TCI6614_CPINTC_IRQ(244)
#define IRQ_TCI6614_BCP_ERROR3		TCI6614_CPINTC_IRQ(245)
#define IRQ_TCI6614_RAPID_INT_CDMA_0	TCI6614_CPINTC_IRQ(246)
#define IRQ_TCI6614_CP_TRACER_SCR_6P_A	TCI6614_CPINTC_IRQ(247)
#define IRQ_TCI6614_FFTC_B_INTD0	TCI6614_CPINTC_IRQ(248)
#define IRQ_TCI6614_FFTC_B_INTD1	TCI6614_CPINTC_IRQ(249)
#define IRQ_TCI6614_FFTC_B_INTD2	TCI6614_CPINTC_IRQ(250)
#define IRQ_TCI6614_FFTC_B_INTD3	TCI6614_CPINTC_IRQ(251)
#define IRQ_TCI6614_POSDMARREQ_INTD	TCI6614_CPINTC_IRQ(252)
#define IRQ_TCI6614_POSDMAWREQ_INTD	TCI6614_CPINTC_IRQ(253)
#define IRQ_TCI6614_TCP3D_B_INTD	TCI6614_CPINTC_IRQ(254)

/* da850 currently has the most gpio pins (144) */
#define DAVINCI_N_GPIO			144

/* TCI6614 currently has the most IRQs */
#define NR_IRQS				TCI6614_N_IRQ

#endif /* __ASM_ARCH_IRQS_H */
