vlib work
vlib riviera

vlib riviera/xbip_utils_v3_0_10
vlib riviera/xbip_pipe_v3_0_6
vlib riviera/xbip_bram18k_v3_0_6
vlib riviera/mult_gen_v12_0_16
vlib riviera/xil_defaultlib

vmap xbip_utils_v3_0_10 riviera/xbip_utils_v3_0_10
vmap xbip_pipe_v3_0_6 riviera/xbip_pipe_v3_0_6
vmap xbip_bram18k_v3_0_6 riviera/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_16 riviera/mult_gen_v12_0_16
vmap xil_defaultlib riviera/xil_defaultlib

vcom -work xbip_utils_v3_0_10 -93 \
"d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/base_sequence/base_sequence.srcs/sources_1/ip/modulo_30_1/modulo_n.srcs/sources_1/ip/mult_gen_1/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6 -93 \
"d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/base_sequence/base_sequence.srcs/sources_1/ip/modulo_30_1/modulo_n.srcs/sources_1/ip/mult_gen_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6 -93 \
"d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/base_sequence/base_sequence.srcs/sources_1/ip/modulo_30_1/modulo_n.srcs/sources_1/ip/mult_gen_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_16 -93 \
"d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/base_sequence/base_sequence.srcs/sources_1/ip/modulo_30_1/modulo_n.srcs/sources_1/ip/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../../base_sequence.srcs/sources_1/ip/modulo_30_1/modulo_n.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" \
"../../../../base_sequence.srcs/sources_1/ip/modulo_30_1/modulo_n.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

vlog -work xil_defaultlib  -v2k5 \
"../../../../base_sequence.srcs/sources_1/ip/modulo_30_1/modulo_n.srcs/sources_1/new/modulo_n.v" \
"../../../../base_sequence.srcs/sources_1/ip/modulo_30_1/sim/modulo_30_1.v" \

vlog -work xil_defaultlib \
"glbl.v"

