// Seed: 732051373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_4 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd58
) (
    output tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    output wor id_6,
    input tri id_7,
    output wire id_8,
    input uwire id_9
    , id_34,
    input wand id_10,
    input tri0 id_11
    , id_35,
    input tri0 id_12,
    output tri0 id_13,
    input supply0 _id_14,
    input tri0 id_15,
    input wand id_16,
    input tri id_17,
    output wire id_18,
    output uwire id_19,
    input wor id_20,
    input uwire id_21,
    input tri0 id_22,
    input tri id_23,
    output wor id_24,
    input supply1 id_25,
    output uwire id_26,
    output tri1 id_27,
    input wire id_28,
    input supply1 id_29,
    input wor id_30,
    output wor id_31,
    input supply1 id_32
);
  assign id_6 = -1;
  wire [(  -1  ) : id_14] id_36;
  module_0 modCall_1 (
      id_35,
      id_35,
      id_34,
      id_34,
      id_34,
      id_34
  );
  parameter id_37 = 1;
  assign id_8  = id_4;
  assign id_19 = ~id_4;
endmodule
