#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2009.vpi";
S_000001e455182910 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e45513aa80 .scope module, "tb_shift_add_multiplier" "tb_shift_add_multiplier" 3 1;
 .timescale 0 0;
v000001e4551efd20_0 .var "b", 7 0;
v000001e4551efe60_0 .var "clk", 0 0;
v000001e4551ef8c0_0 .net "d_end", 0 0, v000001e4551eeba0_0;  1 drivers
v000001e4551ef960_0 .var "q", 7 0;
v000001e4551ef820_0 .net "result", 15 0, L_000001e4551eea60;  1 drivers
v000001e4551ef140_0 .var "rst", 0 0;
S_000001e45513ac10 .scope task, "run_test" "run_test" 3 30, 3 30 0, S_000001e45513aa80;
 .timescale 0 0;
v000001e45517b840_0 .var "esperado", 15 0;
v000001e45517be80_0 .var "multiplicador", 7 0;
v000001e45517b0c0_0 .var "multiplicando", 7 0;
E_000001e45517d610 .event posedge, v000001e45517ba20_0;
E_000001e45517de90 .event anyedge, v000001e4551eeba0_0;
TD_tb_shift_add_multiplier.run_test ;
    %load/vec4 v000001e45517be80_0;
    %store/vec4 v000001e4551ef960_0, 0, 8;
    %load/vec4 v000001e45517b0c0_0;
    %store/vec4 v000001e4551efd20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4551ef140_0, 0, 1;
    %wait E_000001e45517d610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4551ef140_0, 0, 1;
    %wait E_000001e45517d610;
T_0.0 ;
    %load/vec4 v000001e4551ef8c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001e45517de90;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001e4551ef820_0;
    %load/vec4 v000001e45517b840_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 42 "$display", "TESTE: %0d x %0d = %0d CORRETO", v000001e4551efd20_0, v000001e4551ef960_0, v000001e4551ef820_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 44 "$display", "TESTE: %0d x %0d = %0d ERRO! Esperado: %0d", v000001e4551efd20_0, v000001e4551ef960_0, v000001e4551ef820_0, v000001e45517b840_0 {0 0 0};
T_0.3 ;
    %wait E_000001e45517d610;
    %end;
S_000001e455140610 .scope module, "uut" "shift_add_multiplier" 3 7, 4 1 0, S_000001e45513aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 8 "q";
    .port_info 4 /OUTPUT 16 "result";
    .port_info 5 /OUTPUT 1 "d_end";
enum000001e455149dc0 .enum2/s (32)
   "idle" 0,
   "ready" 1,
   "verify" 2,
   "add" 3,
   "shift" 4,
   "done" 5
 ;
L_000001e4551f0158 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e4551ecff0_0 .net *"_ivl_14", 3 0, L_000001e4551f0158;  1 drivers
L_000001e4551f01a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e4551ec230_0 .net *"_ivl_21", 3 0, L_000001e4551f01a0;  1 drivers
L_000001e4551f00c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e4551ec2d0_0 .net *"_ivl_5", 3 0, L_000001e4551f00c8;  1 drivers
v000001e4551edbd0_0 .net "a", 7 0, L_000001e4551efb40;  1 drivers
v000001e4551ec4b0_0 .var "a_ctrl", 1 0;
v000001e4551ec5f0_0 .net "a_eq_b", 0 0, v000001e4551ec870_0;  1 drivers
v000001e4551ec690_0 .var "a_ser_in", 0 0;
v000001e4551eca50_0 .net "a_ser_out", 0 0, v000001e45517bc00_0;  1 drivers
v000001e4551ecf50_0 .net "b", 7 0, v000001e4551efd20_0;  1 drivers
v000001e4551ecaf0_0 .net "b_out", 7 0, L_000001e4551eef60;  1 drivers
v000001e4551ecb90_0 .var "b_ser_in", 0 0;
v000001e4551eccd0_0 .net "b_ser_out", 0 0, v000001e45517a120_0;  1 drivers
v000001e4551ecd70_0 .net "c_end", 0 0, L_000001e4551ef320;  1 drivers
v000001e4551eceb0_0 .net "c_out", 0 0, v000001e4551ed9f0_0;  1 drivers
v000001e4551ed090_0 .net "c_ripple", 0 0, v000001e4551ec730_0;  1 drivers
v000001e4551eeb00_0 .net "clk", 0 0, v000001e4551efe60_0;  1 drivers
v000001e4551eeba0_0 .var "d_end", 0 0;
v000001e4551eee20_0 .net "data_out", 3 0, L_000001e455140d80;  1 drivers
v000001e4551efa00_0 .var "en_counter", 0 0;
v000001e4551ee880_0 .net "f", 7 0, L_000001e4551efc80;  1 drivers
v000001e4551efdc0_0 .var "load_counter", 0 0;
v000001e4551ef000_0 .net "q", 7 0, v000001e4551ef960_0;  1 drivers
v000001e4551efaa0_0 .var "q_ctrl", 1 0;
v000001e4551eeec0_0 .net "q_out", 7 0, L_000001e4551ef1e0;  1 drivers
v000001e4551ee920_0 .net "q_ser_out", 0 0, v000001e45517a1c0_0;  1 drivers
v000001e4551eece0_0 .net "result", 15 0, L_000001e4551eea60;  alias, 1 drivers
v000001e4551ee6a0_0 .net "rst", 0 0, v000001e4551ef140_0;  1 drivers
v000001e4551ef0a0_0 .var/2s "state_next", 31 0;
v000001e4551ef460_0 .var/2s "state_reg", 31 0;
E_000001e45517d690 .event anyedge, v000001e4551ef460_0, v000001e45517a440_0, v000001e4551eeec0_0;
L_000001e4551effa0 .part L_000001e4551efc80, 0, 4;
L_000001e4551efb40 .concat [ 4 4 0 0], v000001e45517aa80_0, L_000001e4551f00c8;
L_000001e4551ef280 .part v000001e4551efd20_0, 0, 4;
L_000001e4551eef60 .concat [ 4 4 0 0], v000001e45517b3e0_0, L_000001e4551f0158;
L_000001e4551efbe0 .part v000001e4551ef960_0, 0, 4;
L_000001e4551ef1e0 .concat [ 4 4 0 0], v000001e45517ada0_0, L_000001e4551f01a0;
L_000001e4551eea60 .concat [ 8 8 0 0], L_000001e4551ef1e0, L_000001e4551efb40;
S_000001e4551407a0 .scope module, "A" "shift_register" 4 29, 5 1 0, S_000001e455140610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 4 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 4 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000001e45517db50 .param/l "N" 0 5 1, +C4<00000000000000000000000000000100>;
v000001e45517ba20_0 .net "clk", 0 0, v000001e4551efe60_0;  alias, 1 drivers
v000001e45517aee0_0 .net "ctrl", 1 0, v000001e4551ec4b0_0;  1 drivers
v000001e45517a4e0_0 .net "parallel_in", 3 0, L_000001e4551effa0;  1 drivers
v000001e45517b520_0 .net "parallel_out", 3 0, v000001e45517aa80_0;  1 drivers
v000001e45517bfc0_0 .var "r_next", 3 0;
v000001e45517aa80_0 .var "r_reg", 3 0;
v000001e45517b5c0_0 .net "rst", 0 0, v000001e4551ef140_0;  alias, 1 drivers
v000001e45517ad00_0 .net "ser_in", 0 0, v000001e4551ec690_0;  1 drivers
v000001e45517bc00_0 .var "ser_out", 0 0;
v000001e45517a800_0 .var "ser_value", 0 0;
E_000001e45517d850/0 .event anyedge, v000001e45517aee0_0, v000001e45517a4e0_0, v000001e45517aa80_0, v000001e45517aa80_0;
E_000001e45517d850/1 .event anyedge, v000001e45517ad00_0, v000001e45517aa80_0, v000001e45517aa80_0, v000001e45517aa80_0;
E_000001e45517d850 .event/or E_000001e45517d850/0, E_000001e45517d850/1;
E_000001e45517e550 .event posedge, v000001e45517b5c0_0, v000001e45517ba20_0;
S_000001e455120450 .scope module, "B" "shift_register" 4 39, 5 1 0, S_000001e455140610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 4 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 4 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000001e45517d810 .param/l "N" 0 5 1, +C4<00000000000000000000000000000100>;
v000001e45517bac0_0 .net "clk", 0 0, v000001e4551efe60_0;  alias, 1 drivers
L_000001e4551f0110 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001e45517ab20_0 .net "ctrl", 1 0, L_000001e4551f0110;  1 drivers
v000001e45517bf20_0 .net "parallel_in", 3 0, L_000001e4551ef280;  1 drivers
v000001e45517b7a0_0 .net "parallel_out", 3 0, v000001e45517b3e0_0;  1 drivers
v000001e45517b8e0_0 .var "r_next", 3 0;
v000001e45517b3e0_0 .var "r_reg", 3 0;
v000001e45517af80_0 .net "rst", 0 0, v000001e4551ef140_0;  alias, 1 drivers
v000001e45517b660_0 .net "ser_in", 0 0, v000001e4551ecb90_0;  1 drivers
v000001e45517a120_0 .var "ser_out", 0 0;
v000001e45517a940_0 .var "ser_value", 0 0;
E_000001e45517f010/0 .event anyedge, v000001e45517ab20_0, v000001e45517bf20_0, v000001e45517b3e0_0, v000001e45517b3e0_0;
E_000001e45517f010/1 .event anyedge, v000001e45517b660_0, v000001e45517b3e0_0, v000001e45517b3e0_0, v000001e45517b3e0_0;
E_000001e45517f010 .event/or E_000001e45517f010/0, E_000001e45517f010/1;
S_000001e4551205e0 .scope module, "Q" "shift_register" 4 49, 5 1 0, S_000001e455140610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 4 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 4 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000001e45517e810 .param/l "N" 0 5 1, +C4<00000000000000000000000000000100>;
v000001e45517b020_0 .net "clk", 0 0, v000001e4551efe60_0;  alias, 1 drivers
v000001e45517a620_0 .net "ctrl", 1 0, v000001e4551efaa0_0;  1 drivers
v000001e45517abc0_0 .net "parallel_in", 3 0, L_000001e4551efbe0;  1 drivers
v000001e45517b980_0 .net "parallel_out", 3 0, v000001e45517ada0_0;  1 drivers
v000001e45517bca0_0 .var "r_next", 3 0;
v000001e45517ada0_0 .var "r_reg", 3 0;
v000001e45517ae40_0 .net "rst", 0 0, v000001e4551ef140_0;  alias, 1 drivers
v000001e45517bb60_0 .net "ser_in", 0 0, v000001e45517bc00_0;  alias, 1 drivers
v000001e45517a1c0_0 .var "ser_out", 0 0;
v000001e45517bd40_0 .var "ser_value", 0 0;
E_000001e45517f0d0/0 .event anyedge, v000001e45517a620_0, v000001e45517abc0_0, v000001e45517ada0_0, v000001e45517ada0_0;
E_000001e45517f0d0/1 .event anyedge, v000001e45517bc00_0, v000001e45517ada0_0, v000001e45517ada0_0, v000001e45517ada0_0;
E_000001e45517f0d0 .event/or E_000001e45517f0d0/0, E_000001e45517f0d0/1;
S_000001e455127c10 .scope module, "count" "counter" 4 59, 6 1 0, S_000001e455140610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "up_down";
    .port_info 5 /INPUT 4 "data_in";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "c_end";
P_000001e45517e5d0 .param/l "N" 0 6 1, +C4<00000000000000000000000000000100>;
L_000001e455140d80 .functor BUFZ 4, v000001e45517b340_0, C4<0000>, C4<0000>, C4<0000>;
v000001e45517a760_0 .net *"_ivl_0", 31 0, L_000001e4551ee240;  1 drivers
L_000001e4551f01e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45517a260_0 .net *"_ivl_3", 27 0, L_000001e4551f01e8;  1 drivers
L_000001e4551f0230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45517a300_0 .net/2u *"_ivl_4", 31 0, L_000001e4551f0230;  1 drivers
v000001e45517a440_0 .net "c_end", 0 0, L_000001e4551ef320;  alias, 1 drivers
v000001e45517b160_0 .net "clk", 0 0, v000001e4551efe60_0;  alias, 1 drivers
L_000001e4551f02c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001e45517a580_0 .net "data_in", 3 0, L_000001e4551f02c0;  1 drivers
v000001e45517b200_0 .net "data_out", 3 0, L_000001e455140d80;  alias, 1 drivers
v000001e45517b2a0_0 .net "en", 0 0, v000001e4551efa00_0;  1 drivers
v000001e45517a6c0_0 .net "load", 0 0, v000001e4551efdc0_0;  1 drivers
v000001e45517a9e0_0 .var "r_next", 3 0;
v000001e45517b340_0 .var "r_reg", 3 0;
v000001e45517ac60_0 .net "rst", 0 0, v000001e4551ef140_0;  alias, 1 drivers
L_000001e4551f0278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e45515dde0_0 .net "up_down", 0 0, L_000001e4551f0278;  1 drivers
E_000001e45517ef90/0 .event anyedge, v000001e45517b340_0, v000001e45517a6c0_0, v000001e45517a580_0, v000001e45517b2a0_0;
E_000001e45517ef90/1 .event anyedge, v000001e45515dde0_0;
E_000001e45517ef90 .event/or E_000001e45517ef90/0, E_000001e45517ef90/1;
L_000001e4551ee240 .concat [ 4 28 0 0], v000001e45517b340_0, L_000001e4551f01e8;
L_000001e4551ef320 .cmp/eq 32, L_000001e4551ee240, L_000001e4551f0230;
S_000001e455127da0 .scope module, "operation" "ula_8_bits" 4 70, 7 1 0, S_000001e455140610;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "b";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 8 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
    .port_info 8 /OUTPUT 1 "c_ripple";
v000001e4551ed130_0 .net "a", 7 0, L_000001e4551efb40;  alias, 1 drivers
v000001e4551ec870_0 .var "a_eq_b", 0 0;
v000001e4551ec910_0 .net "b", 7 0, v000001e4551efd20_0;  alias, 1 drivers
L_000001e4551f04b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4551ece10_0 .net "c_in", 0 0, L_000001e4551f04b8;  1 drivers
v000001e4551ecc30_0 .net "c_out", 0 0, v000001e4551ed9f0_0;  alias, 1 drivers
v000001e4551ed1d0_0 .net "c_ripple", 0 0, v000001e4551ec730_0;  alias, 1 drivers
v000001e4551eddb0_0 .net "f", 7 0, L_000001e4551efc80;  alias, 1 drivers
v000001e4551ed590_0 .net "lsb_a_eq_b", 0 0, L_000001e4551ee9c0;  1 drivers
v000001e4551ec9b0_0 .net "lsb_f", 3 0, v000001e4551ec550_0;  1 drivers
L_000001e4551f0470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4551ed950_0 .net "m", 0 0, L_000001e4551f0470;  1 drivers
v000001e4551edef0_0 .net "msb_a_eq_b", 0 0, L_000001e4551ee1a0;  1 drivers
v000001e4551ed630_0 .net "msb_f", 3 0, v000001e4551ec7d0_0;  1 drivers
L_000001e4551f0428 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001e4551edb30_0 .net "s", 3 0, L_000001e4551f0428;  1 drivers
L_000001e4551efc80 .concat [ 4 4 0 0], v000001e4551ec550_0, v000001e4551ec7d0_0;
L_000001e4551eff00 .part v000001e4551efd20_0, 0, 4;
L_000001e4551ee100 .part L_000001e4551efb40, 0, 4;
L_000001e4551eec40 .part v000001e4551efd20_0, 4, 4;
L_000001e4551ef3c0 .part L_000001e4551efb40, 4, 4;
S_000001e4551d63a0 .scope module, "lsb" "ula_74181" 7 18, 8 1 0, S_000001e455127da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "b";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v000001e45515df20_0 .net *"_ivl_0", 0 0, L_000001e4551ef500;  1 drivers
L_000001e4551f0308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e45515e060_0 .net/2u *"_ivl_2", 0 0, L_000001e4551f0308;  1 drivers
L_000001e4551f0350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4551edf90_0 .net/2u *"_ivl_4", 0 0, L_000001e4551f0350;  1 drivers
v000001e4551ec370_0 .net "a", 3 0, L_000001e4551ee100;  1 drivers
v000001e4551ed6d0_0 .net "a_eq_b", 0 0, L_000001e4551ee9c0;  alias, 1 drivers
v000001e4551ed4f0_0 .net "b", 3 0, L_000001e4551eff00;  1 drivers
v000001e4551ed270_0 .net "c_in", 0 0, L_000001e4551f04b8;  alias, 1 drivers
v000001e4551ec730_0 .var "c_out", 0 0;
v000001e4551ec550_0 .var "f", 3 0;
v000001e4551eda90_0 .net "m", 0 0, L_000001e4551f0470;  alias, 1 drivers
v000001e4551ec0f0_0 .var "result", 4 0;
v000001e4551ed450_0 .net "s", 3 0, L_000001e4551f0428;  alias, 1 drivers
E_000001e45517e4d0/0 .event anyedge, v000001e4551eda90_0, v000001e4551ed450_0, v000001e4551ec370_0, v000001e4551ed4f0_0;
E_000001e45517e4d0/1 .event anyedge, v000001e4551ed270_0, v000001e4551ec0f0_0, v000001e4551ec0f0_0;
E_000001e45517e4d0 .event/or E_000001e45517e4d0/0, E_000001e45517e4d0/1;
L_000001e4551ef500 .cmp/eq 4, L_000001e4551ee100, L_000001e4551eff00;
L_000001e4551ee9c0 .functor MUXZ 1, L_000001e4551f0350, L_000001e4551f0308, L_000001e4551ef500, C4<>;
S_000001e4551d6530 .scope module, "msb" "ula_74181" 7 29, 8 1 0, S_000001e455127da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "b";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v000001e4551ed3b0_0 .net *"_ivl_0", 0 0, L_000001e4551ef6e0;  1 drivers
L_000001e4551f0398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e4551ed770_0 .net/2u *"_ivl_2", 0 0, L_000001e4551f0398;  1 drivers
L_000001e4551f03e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4551ed8b0_0 .net/2u *"_ivl_4", 0 0, L_000001e4551f03e0;  1 drivers
v000001e4551edc70_0 .net "a", 3 0, L_000001e4551ef3c0;  1 drivers
v000001e4551ed310_0 .net "a_eq_b", 0 0, L_000001e4551ee1a0;  alias, 1 drivers
v000001e4551ec190_0 .net "b", 3 0, L_000001e4551eec40;  1 drivers
v000001e4551edd10_0 .net "c_in", 0 0, v000001e4551ec730_0;  alias, 1 drivers
v000001e4551ed9f0_0 .var "c_out", 0 0;
v000001e4551ec7d0_0 .var "f", 3 0;
v000001e4551ec410_0 .net "m", 0 0, L_000001e4551f0470;  alias, 1 drivers
v000001e4551ede50_0 .var "result", 4 0;
v000001e4551ed810_0 .net "s", 3 0, L_000001e4551f0428;  alias, 1 drivers
E_000001e45517ee90/0 .event anyedge, v000001e4551eda90_0, v000001e4551ed450_0, v000001e4551edc70_0, v000001e4551ec190_0;
E_000001e45517ee90/1 .event anyedge, v000001e4551ec730_0, v000001e4551ede50_0, v000001e4551ede50_0;
E_000001e45517ee90 .event/or E_000001e45517ee90/0, E_000001e45517ee90/1;
L_000001e4551ef6e0 .cmp/eq 4, L_000001e4551ef3c0, L_000001e4551eec40;
L_000001e4551ee1a0 .functor MUXZ 1, L_000001e4551f03e0, L_000001e4551f0398, L_000001e4551ef6e0, C4<>;
    .scope S_000001e4551407a0;
T_1 ;
    %wait E_000001e45517e550;
    %load/vec4 v000001e45517b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e45517aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e45517bc00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e45517a800_0;
    %assign/vec4 v000001e45517bc00_0, 0;
    %load/vec4 v000001e45517bfc0_0;
    %assign/vec4 v000001e45517aa80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e4551407a0;
T_2 ;
Ewait_0 .event/or E_000001e45517d850, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e45517a800_0, 0, 1;
    %load/vec4 v000001e45517aee0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v000001e45517aa80_0;
    %store/vec4 v000001e45517bfc0_0, 0, 4;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000001e45517a4e0_0;
    %store/vec4 v000001e45517bfc0_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000001e45517aa80_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001e45517a800_0, 0, 1;
    %load/vec4 v000001e45517aa80_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001e45517ad00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e45517bfc0_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001e45517aa80_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001e45517a800_0, 0, 1;
    %load/vec4 v000001e45517ad00_0;
    %load/vec4 v000001e45517aa80_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e45517bfc0_0, 0, 4;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001e45517aa80_0;
    %store/vec4 v000001e45517bfc0_0, 0, 4;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e455120450;
T_3 ;
    %wait E_000001e45517e550;
    %load/vec4 v000001e45517af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e45517b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e45517a120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e45517a940_0;
    %assign/vec4 v000001e45517a120_0, 0;
    %load/vec4 v000001e45517b8e0_0;
    %assign/vec4 v000001e45517b3e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e455120450;
T_4 ;
Ewait_1 .event/or E_000001e45517f010, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e45517a940_0, 0, 1;
    %load/vec4 v000001e45517ab20_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v000001e45517b3e0_0;
    %store/vec4 v000001e45517b8e0_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001e45517bf20_0;
    %store/vec4 v000001e45517b8e0_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001e45517b3e0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001e45517a940_0, 0, 1;
    %load/vec4 v000001e45517b3e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001e45517b660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e45517b8e0_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001e45517b3e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001e45517a940_0, 0, 1;
    %load/vec4 v000001e45517b660_0;
    %load/vec4 v000001e45517b3e0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e45517b8e0_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001e45517b3e0_0;
    %store/vec4 v000001e45517b8e0_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e4551205e0;
T_5 ;
    %wait E_000001e45517e550;
    %load/vec4 v000001e45517ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e45517ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e45517a1c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e45517bd40_0;
    %assign/vec4 v000001e45517a1c0_0, 0;
    %load/vec4 v000001e45517bca0_0;
    %assign/vec4 v000001e45517ada0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e4551205e0;
T_6 ;
Ewait_2 .event/or E_000001e45517f0d0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e45517bd40_0, 0, 1;
    %load/vec4 v000001e45517a620_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v000001e45517ada0_0;
    %store/vec4 v000001e45517bca0_0, 0, 4;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000001e45517abc0_0;
    %store/vec4 v000001e45517bca0_0, 0, 4;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000001e45517ada0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001e45517bd40_0, 0, 1;
    %load/vec4 v000001e45517ada0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001e45517bb60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e45517bca0_0, 0, 4;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000001e45517ada0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001e45517bd40_0, 0, 1;
    %load/vec4 v000001e45517bb60_0;
    %load/vec4 v000001e45517ada0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e45517bca0_0, 0, 4;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000001e45517ada0_0;
    %store/vec4 v000001e45517bca0_0, 0, 4;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e455127c10;
T_7 ;
    %wait E_000001e45517e550;
    %load/vec4 v000001e45517ac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e45517b340_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e45517a9e0_0;
    %assign/vec4 v000001e45517b340_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e455127c10;
T_8 ;
Ewait_3 .event/or E_000001e45517ef90, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001e45517b340_0;
    %store/vec4 v000001e45517a9e0_0, 0, 4;
    %load/vec4 v000001e45517a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001e45517a580_0;
    %store/vec4 v000001e45517a9e0_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e45517b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001e45515dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001e45517b340_0;
    %addi 1, 0, 4;
    %store/vec4 v000001e45517a9e0_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001e45517b340_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v000001e45517b340_0;
    %subi 1, 0, 4;
    %store/vec4 v000001e45517a9e0_0, 0, 4;
T_8.6 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e4551d63a0;
T_9 ;
Ewait_4 .event/or E_000001e45517e4d0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001e4551eda90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v000001e4551ed450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %jmp T_9.19;
T_9.3 ;
    %load/vec4 v000001e4551ec370_0;
    %inv;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.4 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %or;
    %inv;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.5 ;
    %load/vec4 v000001e4551ec370_0;
    %inv;
    %load/vec4 v000001e4551ed4f0_0;
    %and;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.7 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %and;
    %inv;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.8 ;
    %load/vec4 v000001e4551ed4f0_0;
    %inv;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.9 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %xor;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.10 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %inv;
    %and;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.11 ;
    %load/vec4 v000001e4551ec370_0;
    %inv;
    %load/vec4 v000001e4551ed4f0_0;
    %or;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.12 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %xor;
    %inv;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.13 ;
    %load/vec4 v000001e4551ed4f0_0;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.14 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %and;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %inv;
    %or;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.17 ;
    %load/vec4 v000001e4551ec370_0;
    %load/vec4 v000001e4551ed4f0_0;
    %or;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v000001e4551ec370_0;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v000001e4551ed450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %jmp T_9.36;
T_9.20 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.21 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.22 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %inv;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.23 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.24 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.25 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.26 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %sub;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.27 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %inv;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.28 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.29 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.30 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.31 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.32 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.33 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.34 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %load/vec4 v000001e4551ed4f0_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.35 ;
    %load/vec4 v000001e4551ec370_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.36;
T_9.36 ;
    %pop/vec4 1;
    %load/vec4 v000001e4551ed270_0;
    %inv;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %load/vec4 v000001e4551ec0f0_0;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.39;
T_9.37 ;
    %load/vec4 v000001e4551ec0f0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001e4551ec0f0_0, 0, 5;
    %jmp T_9.39;
T_9.39 ;
    %pop/vec4 1;
    %load/vec4 v000001e4551ec0f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001e4551ec550_0, 0, 4;
    %load/vec4 v000001e4551ec0f0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001e4551ec730_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e4551d6530;
T_10 ;
Ewait_5 .event/or E_000001e45517ee90, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001e4551ec410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v000001e4551ed810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %jmp T_10.19;
T_10.3 ;
    %load/vec4 v000001e4551edc70_0;
    %inv;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.4 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %or;
    %inv;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.5 ;
    %load/vec4 v000001e4551edc70_0;
    %inv;
    %load/vec4 v000001e4551ec190_0;
    %and;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.7 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %and;
    %inv;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.8 ;
    %load/vec4 v000001e4551ec190_0;
    %inv;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.9 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %xor;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.10 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %inv;
    %and;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.11 ;
    %load/vec4 v000001e4551edc70_0;
    %inv;
    %load/vec4 v000001e4551ec190_0;
    %or;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.12 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %xor;
    %inv;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.13 ;
    %load/vec4 v000001e4551ec190_0;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.14 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %and;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.16 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %inv;
    %or;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.17 ;
    %load/vec4 v000001e4551edc70_0;
    %load/vec4 v000001e4551ec190_0;
    %or;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v000001e4551edc70_0;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v000001e4551ed810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %jmp T_10.36;
T_10.20 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.21 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.22 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %inv;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.23 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.24 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.25 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.26 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %sub;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.27 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %inv;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.28 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.29 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.30 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.31 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.32 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.33 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.34 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %load/vec4 v000001e4551ec190_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.35 ;
    %load/vec4 v000001e4551edc70_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.36;
T_10.36 ;
    %pop/vec4 1;
    %load/vec4 v000001e4551edd10_0;
    %inv;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %load/vec4 v000001e4551ede50_0;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.39;
T_10.37 ;
    %load/vec4 v000001e4551ede50_0;
    %addi 1, 0, 5;
    %store/vec4 v000001e4551ede50_0, 0, 5;
    %jmp T_10.39;
T_10.39 ;
    %pop/vec4 1;
    %load/vec4 v000001e4551ede50_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001e4551ec7d0_0, 0, 4;
    %load/vec4 v000001e4551ede50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001e4551ed9f0_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e455140610;
T_11 ;
    %wait E_000001e45517e550;
    %load/vec4 v000001e4551ee6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e4551ef460_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e4551ef0a0_0;
    %assign/vec4 v000001e4551ef460_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e455140610;
T_12 ;
Ewait_6 .event/or E_000001e45517d690, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e4551ec4b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e4551efaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4551efdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4551efa00_0, 0, 1;
    %load/vec4 v000001e4551ef460_0;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4551eeba0_0, 0, 1;
    %load/vec4 v000001e4551ef460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e4551ec4b0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e4551efaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4551efdc0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v000001e4551ecd70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %load/vec4 v000001e4551eeec0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.9, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
T_12.10 ;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
T_12.8 ;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e4551ec4b0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e4551ec4b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e4551efaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4551efa00_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4551eeba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e4551ef0a0_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e45513aa80;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4551efe60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4551efe60_0, 0, 1;
    %delay 10, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e45513aa80;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4551ef140_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4551ef140_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000001e45513aa80;
T_15 ;
    %vpi_call/w 3 51 "$dumpfile", "shift_add_multiplier.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e45513aa80 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 201, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 25527, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 65025, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 28900, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e45517be80_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e45517b0c0_0, 0, 8;
    %pushi/vec4 65025, 0, 16;
    %store/vec4 v000001e45517b840_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.run_test, S_000001e45513ac10;
    %join;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb_shift_add_multiplier.sv";
    "shift_add_multiplier.sv";
    "shift_register.sv";
    "counter.sv";
    "ula_8_bits.sv";
    "ula_74181.sv";
