$date
	Sun Mar 17 13:45:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FA_tb $end
$var wire 4 ! Su [3:0] $end
$var wire 1 " Co $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Ci $end
$var integer 32 & i [31:0] $end
$scope module fa0 $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 % Ci $end
$var wire 4 ) Su [3:0] $end
$var wire 1 " Co $end
$upscope $end
$scope begin TEST_CASE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b110 !
b110 )
1%
b1 $
b1 (
b100 #
b100 '
b1 &
#20
1"
b1 !
b1 )
b1101 $
b1101 (
b11 #
b11 '
b10 &
#30
0"
b1000 !
b1000 )
b10 $
b10 (
b101 #
b101 '
b11 &
#40
b100 !
b100 )
1"
b110 $
b110 (
b1101 #
b1101 '
b100 &
#50
b1010 !
b1010 )
b1100 $
b1100 (
b101 &
#60
