# Emulation of L1 and L2 caches
