<?xml version="1.0" encoding="UTF-8"?>
<project name="top">
  <platform vendor="xilinx" boardid="u200" name="gen3x16_xdma_1" featureRomTime="0">
    <version major="202110" minor="1"/>
    <description/>
    <board name="xilinx.com:au200:1.3" vendor="xilinx.com" fpga="xcu200-fsgd2104-2-e">
      <interfaces/>
      <memories>
        <memory name="static_region_sim_ddr_0" type="ddr4" size="16GB"/>
        <memory name="pfm_dynamic_inst_memory_subsystem_memory_ddr4_mem00" type="ddr4" size="16GB"/>
        <memory name="pfm_dynamic_inst_memory_subsystem_memory_ddr4_mem01" type="ddr4" size="16GB"/>
        <memory name="pfm_dynamic_inst_memory_subsystem_memory_ddr4_mem02" type="ddr4" size="16GB"/>
        <memory name="static_region_sim_ddr_0" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="au200_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcu200:fsgd2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="top" language="c" vlnv="xilinx.com:hls:top:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="none" mailbox="none" swReset="false">
          <module name="top">
            <module name="top_Pipeline_Loop_children" instName="grp_top_Pipeline_Loop_children_fu_295" type="NonDataflowHS">
              <rtlPort name="root_numv_0_load_1" object="root_numv_0_load_1" protocol="ap_none"/>
              <rtlPort name="root_numv_1_load_1" object="root_numv_1_load_1" protocol="ap_none"/>
              <rtlPort name="root_numv_2_load_1" object="root_numv_2_load_1" protocol="ap_none"/>
            </module>
            <module name="top_Pipeline_VITIS_LOOP_154_1" instName="grp_top_Pipeline_VITIS_LOOP_154_1_fu_303" type="NonDataflowHS"/>
            <module name="subT1_pipl" instName="grp_subT1_pipl_fu_312" type="NonDataflowHS">
              <module name="subT1_lev_stage_4" instName="grp_subT1_lev_stage_4_fu_422" type="NonDataflowHS">
                <rtlPort name="memoiz_array_par_ind_d0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_d0" object="memoiz_array_child_ind" protocol="ap_memory"/>
              </module>
              <module name="subT1_lev_stage_3" instName="grp_subT1_lev_stage_3_fu_436" type="NonDataflowHS">
                <rtlPort name="memoiz_array_par_ind_d0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_d0" object="memoiz_array_child_ind" protocol="ap_memory"/>
              </module>
              <module name="subT1_lev_stage_2" instName="grp_subT1_lev_stage_2_fu_450" type="NonDataflowHS">
                <rtlPort name="memoiz_array_par_ind_d0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_par_ind_q0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_d0" object="memoiz_array_child_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_q0" object="memoiz_array_child_ind" protocol="ap_memory"/>
              </module>
              <module name="subT1_lev_stage_1" instName="grp_subT1_lev_stage_1_fu_468" type="NonDataflowHS">
                <rtlPort name="memoiz_array_par_ind_d0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_par_ind_q0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_d0" object="memoiz_array_child_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_q0" object="memoiz_array_child_ind" protocol="ap_memory"/>
              </module>
              <module name="subT1_lev_stage" instName="grp_subT1_lev_stage_fu_486" type="NonDataflowHS">
                <rtlPort name="memoiz_array_par_ind_d0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_par_ind_q0" object="memoiz_array_par_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_d0" object="memoiz_array_child_ind" protocol="ap_memory"/>
                <rtlPort name="memoiz_array_child_ind_q0" object="memoiz_array_child_ind" protocol="ap_memory"/>
              </module>
            </module>
            <module name="top_Pipeline_VITIS_LOOP_199_1" instName="grp_top_Pipeline_VITIS_LOOP_199_1_fu_351" type="NonDataflowHS"/>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="X" mode="read_only" range="" dataWidth="20" portType="stream" base=""/>
          <port name="IDS" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="OUT_R" mode="write_only" range="" dataWidth="128" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="X" addressQualifier="4" id="0" port="X" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;qdma_axis&lt;20, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="X" origUse="variable"/>
          <arg name="ids" addressQualifier="4" id="1" port="IDS" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;qdma_axis&lt;32, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="ids" origUse="variable"/>
          <arg name="out_r" addressQualifier="4" id="2" port="OUT_R" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="SelTupleOut*" origName="out" origUse="variable"/>
          <arg name="adj_list" addressQualifier="1" id="3" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="flushs" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="top_1"/>
          <FIFOInformation/>
        </kernel>
      </core>
    </device>
  </platform>
</project>
