// Seed: 1210930541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  assign module_1.id_10 = 0;
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = 1 == id_3 ? 1'h0 : -1;
  wire id_5;
  assign id_5 = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wor id_4,
    output tri id_5,
    output tri id_6,
    input uwire id_7,
    input wire id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11
    , id_17,
    input wand id_12,
    output wor id_13,
    input tri1 id_14,
    output tri1 id_15
);
  assign id_17 = id_11 - -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
