verilog work "../../libsrc/hdl/bsv/TriState.v"
verilog work "../../libsrc/hdl/bsv/MakeResetA.v"
verilog work "../../libsrc/hdl/bsv/SyncReset0.v"
verilog work "../../libsrc/hdl/bsv/SyncResetA.v"
verilog work "../../libsrc/hdl/bsv/ResetToBool.v"
verilog work "../../libsrc/hdl/bsv/ResetInverter.v"
verilog work "../../libsrc/hdl/bsv/SizedFIFO.v"
verilog work "../../libsrc/hdl/bsv/RevertReg.v"
verilog work "../../libsrc/hdl/bsv/FIFO20.v"
verilog work "../../libsrc/hdl/bsv/FIFO2.v"
verilog work "../../libsrc/hdl/bsv/FIFO1.v"
verilog work "../../libsrc/hdl/bsv/SyncFIFO.v"
verilog work "../../libsrc/hdl/bsv/SyncBit.v"
verilog work "../../libsrc/hdl/bsv/BypassWire.v"
verilog work "../../libsrc/hdl/bsv/BypassCrossingWire.v"
verilog work "../../libsrc/hdl/bsv/ClockDiv.v"
verilog work "../../libsrc/hdl/bsv/ClockInverter.v"
verilog work "../../libsrc/hdl/bsv/ResetEither.v"
verilog work "../../libsrc/hdl/bsv/SyncRegister.v"
verilog work "../../libsrc/hdl/bsv/SyncHandshake.v"
verilog work "../../libsrc/hdl/bsv/SyncPulse.v"
verilog work "../../libsrc/hdl/bsv/BRAM2.v"
verilog work "../../libsrc/hdl/bsv/BRAM1.v"
verilog work "../../libsrc/hdl/bsv/BRAM1BE.v"

