{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "copy": {
            "WCktd_d": {
                "mod": "copy",
                "bytes": 13343,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "WCktd_d.o"
            }
        },
        "Channel_0005": {
            "i5mzk_d": {
                "mod": "Channel_0005",
                "bytes": 71707,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "i5mzk_d.o"
            }
        },
        "priority_mux": {
            "jECFW_d": {
                "mod": "priority_mux",
                "bytes": 10794,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "jECFW_d.o"
            }
        },
        "data_bucket": {
            "p8BW1_d": {
                "mod": "data_bucket",
                "bytes": 9460,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "p8BW1_d.o"
            }
        },
        "Channel_0002": {
            "kBVPD_d": {
                "mod": "Channel_0002",
                "bytes": 71721,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "kBVPD_d.o"
            }
        },
        "PE_tb": {
            "cjQsN_d": {
                "mod": "PE_tb",
                "bytes": 101225,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "cjQsN_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 41662,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "data_generator": {
            "w8TC7_d": {
                "mod": "data_generator",
                "bytes": 16017,
                "out": "w8TC7_d.o",
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a"
            }
        },
        "Channel_0001": {
            "BMHPQ_d": {
                "mod": "Channel_0001",
                "bytes": 67963,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "BMHPQ_d.o"
            }
        },
        "Channel_0000": {
            "nYY4r_d": {
                "mod": "Channel_0000",
                "bytes": 71893,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "nYY4r_d.o"
            }
        },
        "Channel_0003": {
            "r58GN_d": {
                "mod": "Channel_0003",
                "bytes": 65976,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "r58GN_d.o"
            }
        },
        "Channel_0004": {
            "YYGAb_d": {
                "mod": "Channel_0004",
                "bytes": 71916,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_188838_archive_1.a",
                "out": "YYGAb_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7884,
                "checksum": 0,
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        },
        "SystemVerilogCSP": {
            "enAc4_d": {
                "mod": "SystemVerilogCSP",
                "bytes": 7667,
                "checksum": 0,
                "mode": 4,
                "archive": "archive.4/_prev_archive_1.a",
                "out": "enAc4_d.o"
            }
        }
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__1339387704",
        "_vcs_unit__1339387704",
        "std",
        "SystemVerilogCSP",
        "Channel_0000",
        "Channel_0000",
        "Channel_0001",
        "Channel_0001",
        "Channel_0002",
        "Channel_0002",
        "Channel_0003",
        "Channel_0003",
        "Channel_0004",
        "Channel_0004",
        "Channel_0005",
        "Channel_0005",
        "Channel_0006",
        "Channel_0006",
        "data_generator",
        "data_generator",
        "data_bucket",
        "data_bucket",
        "PE_tb",
        "PE_tb",
        "priority_mux",
        "priority_mux",
        "copy",
        "copy"
    ],
    "NameTable": {
        "_vcs_unit__1339387704": [
            "_vcs_unit__1339387704",
            "uTBsP",
            "module"
        ],
        "copy": [
            "copy",
            "WCktd",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "PE_tb": [
            "PE_tb",
            "cjQsN",
            "module"
        ],
        "data_bucket": [
            "data_bucket",
            "p8BW1",
            "module"
        ],
        "Channel_0002": [
            "Channel_0002",
            "kBVPD",
            "module"
        ],
        "SystemVerilogCSP": [
            "SystemVerilogCSP",
            "enAc4",
            "module"
        ],
        "Channel_0000": [
            "Channel_0000",
            "nYY4r",
            "module"
        ],
        "Channel_0004": [
            "Channel_0004",
            "YYGAb",
            "module"
        ],
        "Channel_0001": [
            "Channel_0001",
            "BMHPQ",
            "module"
        ],
        "data_generator": [
            "data_generator",
            "w8TC7",
            "module"
        ],
        "Channel_0003": [
            "Channel_0003",
            "r58GN",
            "module"
        ],
        "Channel_0005": [
            "Channel_0005",
            "i5mzk",
            "module"
        ],
        "priority_mux": [
            "priority_mux",
            "jECFW",
            "module"
        ],
        "Channel_0006": [
            "Channel_0006",
            "icPSP",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "quadSpeed": 56711.062038506665,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.22284000000000001,
            "ru_stime_sec": 0.080852999999999994,
            "ru_maxrss_kb": 66056,
            "ru_nvcsw": 282,
            "ru_majflt": 0,
            "ru_minflt": 16522,
            "ru_nivcsw": 252
        },
        "mop/quad": 2.5144195668045755,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0060369999999999998,
            "ru_stime_sec": 0.031329999999999997,
            "ru_maxrss_kb": 17780,
            "ru_nvcsw": 17,
            "ru_majflt": 0,
            "ru_minflt": 2173,
            "ru_nivcsw": 11
        },
        "nMops": 41327,
        "mopSpeed": 142595.40404388931,
        "nQuads": 16436,
        "ru_childs_end": {
            "ru_utime_sec": 0.0091389999999999996,
            "ru_stime_sec": 0.041667999999999997,
            "ru_maxrss_kb": 24232,
            "ru_nvcsw": 22,
            "ru_majflt": 0,
            "ru_minflt": 2767,
            "ru_nivcsw": 14
        },
        "totalObjSize": 771675,
        "ru_self_end": {
            "ru_utime_sec": 0.51266,
            "ru_stime_sec": 0.12220300000000001,
            "ru_maxrss_kb": 73600,
            "ru_nvcsw": 469,
            "ru_majflt": 0,
            "ru_minflt": 20601,
            "ru_nivcsw": 280
        },
        "CodeGen(%)": 56.532594702141765,
        "outputSizePerQuad": 46.0,
        "Frontend(%)": 43.467405297858235
    },
    "CurCompileUdps": {},
    "CompileStatus": "Successful",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 95205
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.188838.json"
    ],
    "Misc": {
        "cwd": "/home/viterbi/06/ychiu078/552/EE552_Final_Project/Baseline/PE/sim/PE",
        "daidir_abs": "/home/viterbi/06/ychiu078/552/EE552_Final_Project/Baseline/PE/sim/PE/simv.daidir",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/viterbi/06/ychiu078/552/EE552_Final_Project/Baseline/PE/sim/PE/csrc",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "archive_dir": "archive.4"
    }
}