.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Btn_1 */
.set Btn_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Btn_1__0__MASK, 0x08
.set Btn_1__0__PC, CYREG_PRT0_PC3
.set Btn_1__0__PORT, 0
.set Btn_1__0__SHIFT, 3
.set Btn_1__AG, CYREG_PRT0_AG
.set Btn_1__AMUX, CYREG_PRT0_AMUX
.set Btn_1__BIE, CYREG_PRT0_BIE
.set Btn_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Btn_1__BYP, CYREG_PRT0_BYP
.set Btn_1__CTL, CYREG_PRT0_CTL
.set Btn_1__DM0, CYREG_PRT0_DM0
.set Btn_1__DM1, CYREG_PRT0_DM1
.set Btn_1__DM2, CYREG_PRT0_DM2
.set Btn_1__DR, CYREG_PRT0_DR
.set Btn_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Btn_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Btn_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Btn_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Btn_1__MASK, 0x08
.set Btn_1__PORT, 0
.set Btn_1__PRT, CYREG_PRT0_PRT
.set Btn_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Btn_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Btn_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Btn_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Btn_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Btn_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Btn_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Btn_1__PS, CYREG_PRT0_PS
.set Btn_1__SHIFT, 3
.set Btn_1__SLW, CYREG_PRT0_SLW

/* Btn_2 */
.set Btn_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Btn_2__0__MASK, 0x10
.set Btn_2__0__PC, CYREG_PRT0_PC4
.set Btn_2__0__PORT, 0
.set Btn_2__0__SHIFT, 4
.set Btn_2__AG, CYREG_PRT0_AG
.set Btn_2__AMUX, CYREG_PRT0_AMUX
.set Btn_2__BIE, CYREG_PRT0_BIE
.set Btn_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Btn_2__BYP, CYREG_PRT0_BYP
.set Btn_2__CTL, CYREG_PRT0_CTL
.set Btn_2__DM0, CYREG_PRT0_DM0
.set Btn_2__DM1, CYREG_PRT0_DM1
.set Btn_2__DM2, CYREG_PRT0_DM2
.set Btn_2__DR, CYREG_PRT0_DR
.set Btn_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Btn_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Btn_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Btn_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Btn_2__MASK, 0x10
.set Btn_2__PORT, 0
.set Btn_2__PRT, CYREG_PRT0_PRT
.set Btn_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Btn_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Btn_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Btn_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Btn_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Btn_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Btn_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Btn_2__PS, CYREG_PRT0_PS
.set Btn_2__SHIFT, 4
.set Btn_2__SLW, CYREG_PRT0_SLW

/* Btn_3 */
.set Btn_3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Btn_3__0__MASK, 0x20
.set Btn_3__0__PC, CYREG_PRT0_PC5
.set Btn_3__0__PORT, 0
.set Btn_3__0__SHIFT, 5
.set Btn_3__AG, CYREG_PRT0_AG
.set Btn_3__AMUX, CYREG_PRT0_AMUX
.set Btn_3__BIE, CYREG_PRT0_BIE
.set Btn_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Btn_3__BYP, CYREG_PRT0_BYP
.set Btn_3__CTL, CYREG_PRT0_CTL
.set Btn_3__DM0, CYREG_PRT0_DM0
.set Btn_3__DM1, CYREG_PRT0_DM1
.set Btn_3__DM2, CYREG_PRT0_DM2
.set Btn_3__DR, CYREG_PRT0_DR
.set Btn_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Btn_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Btn_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Btn_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Btn_3__MASK, 0x20
.set Btn_3__PORT, 0
.set Btn_3__PRT, CYREG_PRT0_PRT
.set Btn_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Btn_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Btn_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Btn_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Btn_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Btn_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Btn_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Btn_3__PS, CYREG_PRT0_PS
.set Btn_3__SHIFT, 5
.set Btn_3__SLW, CYREG_PRT0_SLW

/* Btn_4 */
.set Btn_4__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Btn_4__0__MASK, 0x40
.set Btn_4__0__PC, CYREG_PRT0_PC6
.set Btn_4__0__PORT, 0
.set Btn_4__0__SHIFT, 6
.set Btn_4__AG, CYREG_PRT0_AG
.set Btn_4__AMUX, CYREG_PRT0_AMUX
.set Btn_4__BIE, CYREG_PRT0_BIE
.set Btn_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Btn_4__BYP, CYREG_PRT0_BYP
.set Btn_4__CTL, CYREG_PRT0_CTL
.set Btn_4__DM0, CYREG_PRT0_DM0
.set Btn_4__DM1, CYREG_PRT0_DM1
.set Btn_4__DM2, CYREG_PRT0_DM2
.set Btn_4__DR, CYREG_PRT0_DR
.set Btn_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Btn_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Btn_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Btn_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Btn_4__MASK, 0x40
.set Btn_4__PORT, 0
.set Btn_4__PRT, CYREG_PRT0_PRT
.set Btn_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Btn_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Btn_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Btn_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Btn_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Btn_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Btn_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Btn_4__PS, CYREG_PRT0_PS
.set Btn_4__SHIFT, 6
.set Btn_4__SLW, CYREG_PRT0_SLW

/* Btn_5 */
.set Btn_5__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Btn_5__0__MASK, 0x80
.set Btn_5__0__PC, CYREG_PRT0_PC7
.set Btn_5__0__PORT, 0
.set Btn_5__0__SHIFT, 7
.set Btn_5__AG, CYREG_PRT0_AG
.set Btn_5__AMUX, CYREG_PRT0_AMUX
.set Btn_5__BIE, CYREG_PRT0_BIE
.set Btn_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Btn_5__BYP, CYREG_PRT0_BYP
.set Btn_5__CTL, CYREG_PRT0_CTL
.set Btn_5__DM0, CYREG_PRT0_DM0
.set Btn_5__DM1, CYREG_PRT0_DM1
.set Btn_5__DM2, CYREG_PRT0_DM2
.set Btn_5__DR, CYREG_PRT0_DR
.set Btn_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Btn_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Btn_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Btn_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Btn_5__MASK, 0x80
.set Btn_5__PORT, 0
.set Btn_5__PRT, CYREG_PRT0_PRT
.set Btn_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Btn_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Btn_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Btn_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Btn_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Btn_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Btn_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Btn_5__PS, CYREG_PRT0_PS
.set Btn_5__SHIFT, 7
.set Btn_5__SLW, CYREG_PRT0_SLW

/* Strum */
.set Strum__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Strum__0__MASK, 0x01
.set Strum__0__PC, CYREG_PRT0_PC0
.set Strum__0__PORT, 0
.set Strum__0__SHIFT, 0
.set Strum__AG, CYREG_PRT0_AG
.set Strum__AMUX, CYREG_PRT0_AMUX
.set Strum__BIE, CYREG_PRT0_BIE
.set Strum__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Strum__BYP, CYREG_PRT0_BYP
.set Strum__CTL, CYREG_PRT0_CTL
.set Strum__DM0, CYREG_PRT0_DM0
.set Strum__DM1, CYREG_PRT0_DM1
.set Strum__DM2, CYREG_PRT0_DM2
.set Strum__DR, CYREG_PRT0_DR
.set Strum__INP_DIS, CYREG_PRT0_INP_DIS
.set Strum__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Strum__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Strum__LCD_EN, CYREG_PRT0_LCD_EN
.set Strum__MASK, 0x01
.set Strum__PORT, 0
.set Strum__PRT, CYREG_PRT0_PRT
.set Strum__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Strum__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Strum__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Strum__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Strum__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Strum__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Strum__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Strum__PS, CYREG_PRT0_PS
.set Strum__SHIFT, 0
.set Strum__SLW, CYREG_PRT0_SLW

/* Strum_isr */
.set Strum_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Strum_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Strum_isr__INTC_MASK, 0x01
.set Strum_isr__INTC_NUMBER, 0
.set Strum_isr__INTC_PRIOR_NUM, 7
.set Strum_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Strum_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Strum_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BLE_Tx */
.set BLE_Tx__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set BLE_Tx__0__MASK, 0x01
.set BLE_Tx__0__PC, CYREG_IO_PC_PRT15_PC0
.set BLE_Tx__0__PORT, 15
.set BLE_Tx__0__SHIFT, 0
.set BLE_Tx__AG, CYREG_PRT15_AG
.set BLE_Tx__AMUX, CYREG_PRT15_AMUX
.set BLE_Tx__BIE, CYREG_PRT15_BIE
.set BLE_Tx__BIT_MASK, CYREG_PRT15_BIT_MASK
.set BLE_Tx__BYP, CYREG_PRT15_BYP
.set BLE_Tx__CTL, CYREG_PRT15_CTL
.set BLE_Tx__DM0, CYREG_PRT15_DM0
.set BLE_Tx__DM1, CYREG_PRT15_DM1
.set BLE_Tx__DM2, CYREG_PRT15_DM2
.set BLE_Tx__DR, CYREG_PRT15_DR
.set BLE_Tx__INP_DIS, CYREG_PRT15_INP_DIS
.set BLE_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set BLE_Tx__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set BLE_Tx__LCD_EN, CYREG_PRT15_LCD_EN
.set BLE_Tx__MASK, 0x01
.set BLE_Tx__PORT, 15
.set BLE_Tx__PRT, CYREG_PRT15_PRT
.set BLE_Tx__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set BLE_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set BLE_Tx__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set BLE_Tx__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set BLE_Tx__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set BLE_Tx__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set BLE_Tx__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set BLE_Tx__PS, CYREG_PRT15_PS
.set BLE_Tx__SHIFT, 0
.set BLE_Tx__SLW, CYREG_PRT15_SLW

/* BLE_UART_BUART */
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set BLE_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set BLE_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set BLE_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set BLE_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set BLE_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set BLE_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set BLE_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set BLE_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set BLE_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set BLE_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set BLE_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set BLE_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set BLE_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set BLE_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set BLE_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set BLE_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set BLE_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set BLE_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set BLE_UART_BUART_sTX_TxSts__0__POS, 0
.set BLE_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set BLE_UART_BUART_sTX_TxSts__1__POS, 1
.set BLE_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set BLE_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set BLE_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set BLE_UART_BUART_sTX_TxSts__2__POS, 2
.set BLE_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set BLE_UART_BUART_sTX_TxSts__3__POS, 3
.set BLE_UART_BUART_sTX_TxSts__MASK, 0x0F
.set BLE_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set BLE_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set BLE_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* BLE_UART_IntClock */
.set BLE_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set BLE_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set BLE_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set BLE_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set BLE_UART_IntClock__INDEX, 0x00
.set BLE_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BLE_UART_IntClock__PM_ACT_MSK, 0x01
.set BLE_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BLE_UART_IntClock__PM_STBY_MSK, 0x01

/* Debouncer_Clock */
.set Debouncer_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Debouncer_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Debouncer_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Debouncer_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Debouncer_Clock__INDEX, 0x01
.set Debouncer_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Debouncer_Clock__PM_ACT_MSK, 0x02
.set Debouncer_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Debouncer_Clock__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
