 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : sub_8bit_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:42:09 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[7] (input port)
  Endpoint: overflow (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[7] (in)                                0.00      0.00       0.00 r
  a[7] (net)                     2                   0.00       0.00 r
  sub_8_U67/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_8_n27 (net)                1                   0.00       0.02 f
  sub_8_U96/ZN (NAND2_X1)                  0.01      0.03       0.05 r
  sub_8_n58 (net)                2                   0.00       0.05 r
  sub_8_U119/ZN (NAND3_X1)                 0.01      0.04       0.09 f
  sub_8_n54 (net)                2                   0.00       0.09 f
  sub_8_U18/Z (BUF_X1)                     0.01      0.04       0.13 f
  sub_8_n11 (net)                1                   0.00       0.13 f
  sub_8_U33/ZN (AOI211_X1)                 0.04      0.08       0.20 r
  sub_8_n47 (net)                1                   0.00       0.20 r
  sub_8_U113/ZN (NOR2_X1)                  0.01      0.03       0.23 f
  sub_8_n45 (net)                1                   0.00       0.23 f
  sub_8_U116/Z (MUX2_X1)                   0.01      0.06       0.29 f
  extended_diff_8_ (net)         1                   0.00       0.29 f
  U4/Z (XOR2_X1)                           0.01      0.06       0.36 f
  overflow (net)                 1                   0.00       0.36 f
  overflow (out)                           0.01      0.00       0.36 f
  data arrival time                                             0.36

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.36
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: a[0] (input port)
  Endpoint: diff[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[0] (in)                                0.00      0.00       0.00 f
  a[0] (net)                     3                   0.00       0.00 f
  sub_8_U49/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_8_n117 (net)               2                   0.00       0.03 r
  sub_8_U21/ZN (NAND2_X1)                  0.01      0.03       0.05 f
  sub_8_n104 (net)               1                   0.00       0.05 f
  sub_8_U79/ZN (AND2_X1)                   0.01      0.04       0.10 f
  sub_8_n102 (net)               2                   0.00       0.10 f
  sub_8_U31/ZN (NAND3_X1)                  0.01      0.03       0.13 r
  sub_8_n48 (net)                1                   0.00       0.13 r
  sub_8_U13/ZN (AND2_X1)                   0.01      0.05       0.17 r
  sub_8_n95 (net)                2                   0.00       0.17 r
  sub_8_U102/ZN (NAND2_X1)                 0.01      0.03       0.21 f
  sub_8_n87 (net)                2                   0.00       0.21 f
  sub_8_U101/ZN (AOI21_X1)                 0.03      0.04       0.25 r
  sub_8_n84 (net)                1                   0.00       0.25 r
  sub_8_U14/ZN (XNOR2_X1)                  0.01      0.05       0.30 r
  diff[6] (net)                  1                   0.00       0.30 r
  diff[6] (out)                            0.01      0.00       0.31 r
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.21


  Startpoint: a[0] (input port)
  Endpoint: diff[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[0] (in)                                0.00      0.00       0.00 f
  a[0] (net)                     3                   0.00       0.00 f
  sub_8_U49/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_8_n117 (net)               2                   0.00       0.03 r
  sub_8_U21/ZN (NAND2_X1)                  0.01      0.03       0.05 f
  sub_8_n104 (net)               1                   0.00       0.05 f
  sub_8_U79/ZN (AND2_X1)                   0.01      0.04       0.10 f
  sub_8_n102 (net)               2                   0.00       0.10 f
  sub_8_U31/ZN (NAND3_X1)                  0.01      0.03       0.13 r
  sub_8_n48 (net)                1                   0.00       0.13 r
  sub_8_U13/ZN (AND2_X1)                   0.01      0.05       0.17 r
  sub_8_n95 (net)                2                   0.00       0.17 r
  sub_8_U4/ZN (NAND2_X1)                   0.01      0.03       0.20 f
  sub_8_n1 (net)                 1                   0.00       0.20 f
  sub_8_U42/ZN (AOI21_X1)                  0.03      0.04       0.24 r
  sub_8_n88 (net)                1                   0.00       0.24 r
  sub_8_U41/ZN (XNOR2_X1)                  0.01      0.05       0.29 r
  diff[5] (net)                  1                   0.00       0.29 r
  diff[5] (out)                            0.01      0.00       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.20


  Startpoint: a[0] (input port)
  Endpoint: diff[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[0] (in)                                0.00      0.00       0.00 r
  a[0] (net)                     3                   0.00       0.00 r
  sub_8_U49/ZN (INV_X1)                    0.01      0.02       0.02 f
  sub_8_n117 (net)               2                   0.00       0.02 f
  sub_8_U12/ZN (NAND2_X1)                  0.01      0.03       0.05 r
  sub_8_n7 (net)                 2                   0.00       0.05 r
  sub_8_U44/ZN (INV_X1)                    0.01      0.02       0.08 f
  sub_8_n116 (net)               1                   0.00       0.08 f
  sub_8_U114/ZN (NAND2_X1)                 0.02      0.03       0.11 r
  sub_8_n114 (net)               2                   0.00       0.11 r
  sub_8_U45/ZN (NAND2_X1)                  0.01      0.03       0.14 f
  sub_8_n113 (net)               1                   0.00       0.14 f
  sub_8_U108/ZN (NAND2_X1)                 0.02      0.03       0.17 r
  sub_8_n111 (net)               2                   0.00       0.17 r
  sub_8_U129/ZN (INV_X1)                   0.01      0.02       0.19 f
  sub_8_n109 (net)               1                   0.00       0.19 f
  sub_8_U127/ZN (OAI21_X1)                 0.02      0.04       0.24 r
  sub_8_n106 (net)               1                   0.00       0.24 r
  sub_8_U126/ZN (XNOR2_X1)                 0.01      0.05       0.29 r
  diff[3] (net)                  1                   0.00       0.29 r
  diff[3] (out)                            0.01      0.00       0.29 r
  data arrival time                                             0.29

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.29
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.19


  Startpoint: a[1] (input port)
  Endpoint: diff[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[1] (in)                                0.00      0.00       0.00 r
  a[1] (net)                     6                   0.00       0.00 r
  sub_8_U64/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_8_n100 (net)               1                   0.00       0.02 f
  sub_8_U99/ZN (NAND2_X1)                  0.01      0.03       0.05 r
  sub_8_n81 (net)                2                   0.00       0.05 r
  sub_8_U79/ZN (AND2_X1)                   0.01      0.05       0.10 r
  sub_8_n102 (net)               2                   0.00       0.10 r
  sub_8_U17/ZN (NAND3_X1)                  0.01      0.04       0.14 f
  sub_8_n10 (net)                2                   0.00       0.14 f
  sub_8_U35/ZN (AND4_X1)                   0.01      0.04       0.18 f
  sub_8_n72 (net)                1                   0.00       0.18 f
  sub_8_U111/ZN (OAI21_X1)                 0.02      0.04       0.22 r
  sub_8_n69 (net)                1                   0.00       0.22 r
  sub_8_U120/ZN (XNOR2_X1)                 0.02      0.06       0.28 r
  diff[7] (net)                  2                   0.00       0.28 r
  diff[7] (out)                            0.02      0.00       0.28 r
  data arrival time                                             0.28

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.18


  Startpoint: a[0] (input port)
  Endpoint: diff[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[0] (in)                                0.00      0.00       0.00 f
  a[0] (net)                     3                   0.00       0.00 f
  sub_8_U49/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_8_n117 (net)               2                   0.00       0.03 r
  sub_8_U21/ZN (NAND2_X1)                  0.01      0.03       0.05 f
  sub_8_n104 (net)               1                   0.00       0.05 f
  sub_8_U79/ZN (AND2_X1)                   0.01      0.04       0.10 f
  sub_8_n102 (net)               2                   0.00       0.10 f
  sub_8_U31/ZN (NAND3_X1)                  0.01      0.03       0.13 r
  sub_8_n48 (net)                1                   0.00       0.13 r
  sub_8_U13/ZN (AND2_X1)                   0.01      0.05       0.17 r
  sub_8_n95 (net)                2                   0.00       0.17 r
  sub_8_U102/ZN (NAND2_X1)                 0.01      0.03       0.21 f
  sub_8_n87 (net)                2                   0.00       0.21 f
  sub_8_U36/Z (XOR2_X1)                    0.01      0.07       0.27 f
  diff[4] (net)                  1                   0.00       0.27 f
  diff[4] (out)                            0.01      0.00       0.27 f
  data arrival time                                             0.27

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.27
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.17


  Startpoint: a[0] (input port)
  Endpoint: diff[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[0] (in)                                0.00      0.00       0.00 f
  a[0] (net)                     3                   0.00       0.00 f
  sub_8_U49/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_8_n117 (net)               2                   0.00       0.03 r
  sub_8_U12/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_8_n7 (net)                 2                   0.00       0.06 f
  sub_8_U44/ZN (INV_X1)                    0.01      0.03       0.09 r
  sub_8_n116 (net)               1                   0.00       0.09 r
  sub_8_U114/ZN (NAND2_X1)                 0.01      0.03       0.12 f
  sub_8_n114 (net)               2                   0.00       0.12 f
  sub_8_U45/ZN (NAND2_X1)                  0.01      0.03       0.15 r
  sub_8_n113 (net)               1                   0.00       0.15 r
  sub_8_U108/ZN (NAND2_X1)                 0.01      0.03       0.18 f
  sub_8_n111 (net)               2                   0.00       0.18 f
  sub_8_U38/Z (XOR2_X1)                    0.01      0.07       0.25 f
  diff[2] (net)                  1                   0.00       0.25 f
  diff[2] (out)                            0.01      0.00       0.25 f
  data arrival time                                             0.25

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.15


  Startpoint: a[1] (input port)
  Endpoint: diff[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     6                   0.00       0.00 f
  sub_8_U29/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_8_n16 (net)                1                   0.00       0.03 r
  sub_8_U20/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_8_n105 (net)               3                   0.00       0.06 f
  sub_8_U19/Z (CLKBUF_X1)                  0.01      0.04       0.10 f
  sub_8_n12 (net)                2                   0.00       0.10 f
  sub_8_U48/ZN (AND2_X1)                   0.01      0.04       0.14 f
  sub_8_n22 (net)                1                   0.00       0.14 f
  sub_8_U47/Z (XOR2_X1)                    0.01      0.07       0.21 f
  diff[1] (net)                  1                   0.00       0.21 f
  diff[1] (out)                            0.01      0.00       0.21 f
  data arrival time                                             0.21

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.11


  Startpoint: a[0] (input port)
  Endpoint: diff[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[0] (in)                                0.00      0.00       0.00 f
  a[0] (net)                     3                   0.00       0.00 f
  sub_8_U49/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_8_n117 (net)               2                   0.00       0.03 r
  sub_8_U12/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_8_n7 (net)                 2                   0.00       0.06 f
  sub_8_U112/ZN (NAND2_X1)                 0.01      0.03       0.09 r
  diff[0] (net)                  1                   0.00       0.09 r
  diff[0] (out)                            0.01      0.00       0.09 r
  data arrival time                                             0.09

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.09
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


1
