{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09978,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000223852,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000461051,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.05089e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000461051,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 10.374,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 1.064,
	"finish__design__instance__count__class:multi_input_combinational_cell": 14,
	"finish__design__instance__area__class:multi_input_combinational_cell": 16.758,
	"finish__design__instance__count": 28,
	"finish__design__instance__area": 28.196,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.42255,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.774766,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.901672,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.27069e-06,
	"finish__power__switching__total": 6.34923e-06,
	"finish__power__leakage__total": 6.90358e-07,
	"finish__power__total": 1.33103e-05,
	"finish__design__io": 12,
	"finish__design__die__area": 2538.14,
	"finish__design__core__area": 2288.13,
	"finish__design__instance__count": 96,
	"finish__design__instance__area": 46.284,
	"finish__design__instance__count__stdcell": 96,
	"finish__design__instance__area__stdcell": 46.284,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0202279,
	"finish__design__instance__utilization__stdcell": 0.0202279,
	"finish__design__rows": 34,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 34,
	"finish__design__sites": 8602,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 8602,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}