<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>ASIC vs FPGA Design Flow - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">
  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '‚òÄÔ∏è';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: 'üåô';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p {
      line-height: 1.6;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
    }

    th, td {
      padding: 10px;
      border: 1px solid var(--text);
      text-align: left;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

  <main>
    <h1>ASIC vs FPGA Design Flow</h1>

    <h2>What Are They?</h2>
    <h3>ASIC (Application-Specific Integrated Circuit)</h3>
    <ul>
      <li>A chip designed for a specific application.</li>
      <li>Once fabricated, it's fixed‚Äîcannot be reprogrammed.</li>
      <li>Used in smartphones, GPUs, routers, etc.</li>
    </ul>

    <h3>FPGA (Field-Programmable Gate Array)</h3>
    <ul>
      <li>A chip that can be programmed and reprogrammed even after manufacturing.</li>
      <li>Great for prototyping and low-volume designs.</li>
      <li>Used in R&D labs, early chip development, and sometimes final products.</li>
    </ul>

    <h2>Design Flow Overview</h2>
    <table>
      <thead>
        <tr>
          <th>Step</th>
          <th>ASIC Flow</th>
          <th>FPGA Flow</th>
        </tr>
      </thead>
      <tbody>
        <tr><td>1. Specification</td><td>Define what the chip should do</td><td>Same</td></tr>
        <tr><td>2. RTL Design</td><td>Write Verilog/VHDL</td><td>Same</td></tr>
        <tr><td>3. Simulation</td><td>Run functional simulations</td><td>Same</td></tr>
        <tr><td>4. Synthesis</td><td>Convert RTL to gate-level netlist</td><td>Convert RTL to LUTs, flip-flops</td></tr>
        <tr><td>5. Place and Route</td><td>Place gates and wires physically on silicon</td><td>Map logic to FPGA fabric blocks</td></tr>
        <tr><td>6. Timing Analysis</td><td>Detailed STA with physical delays</td><td>Timing based on pre-characterized FPGA blocks</td></tr>
        <tr><td>7. Verification</td><td>Formal + functional + timing verification</td><td>Functional + timing simulation</td></tr>
        <tr><td>8. Fabrication</td><td>Send GDSII to foundry for chip manufacturing</td><td>No fab needed ‚Äî just generate a bitstream</td></tr>
        <tr><td>9. Testing</td><td>Silicon validation, ATE testing</td><td>Run testbenches on FPGA board</td></tr>
        <tr><td>10. Deployment</td><td>Mass production</td><td>Flash bitstream to FPGA</td></tr>
      </tbody>
    </table>

    <h2>Real-Life Analogy</h2>
    <p>
      <strong>ASIC</strong> is like printing a hardcover book ‚Äî takes time and money to produce, but once printed, it's permanent and efficient.
    </p>
    <p>
      <strong>FPGA</strong> is like a whiteboard ‚Äî you can write, erase, and change your content as many times as you want.
    </p>

    <h2>Key Differences Summary</h2>
    <table>
      <thead>
        <tr>
          <th>Aspect</th>
          <th>ASIC</th>
          <th>FPGA</th>
        </tr>
      </thead>
      <tbody>
        <tr><td>Flexibility</td><td>Not reprogrammable</td><td>Reprogrammable</td></tr>
        <tr><td>Performance</td><td>High (optimized hardware)</td><td>Moderate (uses programmable fabric)</td></tr>
        <tr><td>Cost</td><td>High upfront, cheap per chip (mass prod)</td><td>Low upfront, expensive per unit</td></tr>
        <tr><td>Time to Market</td><td>Long (design + fabrication)</td><td>Short (instant programming)</td></tr>
        <tr><td>Power Efficiency</td><td>Very efficient</td><td>Less efficient</td></tr>
        <tr><td>Use Cases</td><td>Final production, high-volume products</td><td>Prototyping, R&D, low-volume use</td></tr>
      </tbody>
    </table>

    <div class="nav-links">
      <a href="verilogvsVHDL.html">‚Üê Back to Verilog vs VHDL</a>
      &nbsp;&nbsp;|&nbsp;&nbsp;
      <a href="Abstractionlevels.html">Next: Abstraction Levels ‚Üí</a>
    </div>

    <div class="nav-links" style="margin-top: 1rem;">
      <a href="veriloghome.html">‚Ü© Return to Verilog Home</a>
    </div>
  </main>

  <script>
    window.addEventListener('DOMContentLoaded', () => {
      const savedTheme = localStorage.getItem('theme');
      if (savedTheme === 'dark') {
        document.body.classList.add('dark');
      }
    });

    function toggleTheme() {
      document.body.classList.toggle('dark');
      const isDark = document.body.classList.contains('dark');
      localStorage.setItem('theme', isDark ? 'dark' : 'light');
    }
  </script>
</body>
</html>
