5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd casex1.vcd -o casex1.cdd -v casex1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" casex1.v 1 30 1
2 1 5 a000a 5 1 c 0 0 a
2 2 5 a000a 0 2a 20000 0 0 1 2 2
2 3 5 a000a a 29 2100a 1 2 1 2 2
2 4 7 40007 1 0 20004 0 0 1 36 0
2 5 6 90009 5 1 e 0 0 a
2 6 7 0 4 2e 2014e 4 5 1 2 1102
2 7 8 40007 1 0 20008 0 0 1 36 1
2 8 8 0 1 2e 2020a 7 5 1 2 1002
2 9 9 40007 0 0 20010 0 0 1 36 2
2 10 9 0 0 2e 20022 9 5 1 2 2
2 11 10 40007 0 0 20010 0 0 1 36 3
2 12 10 0 0 2e 24022 11 5 1 2 2
2 13 10 100013 0 0 20010 0 0 1 36 0
2 14 10 c000c 0 1 400 0 0 b
2 15 10 c0013 0 37 6022 13 14
2 16 9 100013 0 0 20010 0 0 1 36 1
2 17 9 c000c 0 1 400 0 0 b
2 18 9 c0013 0 37 6022 16 17
2 19 8 100013 1 0 20004 0 0 1 36 0
2 20 8 c000c 0 1 400 0 0 b
2 21 8 c0013 1 37 6006 19 20
2 22 7 100013 1 0 20008 0 0 1 36 1
2 23 7 c000c 0 1 400 0 0 b
2 24 7 c0013 3 37 600a 22 23
1 a 3 30004 1 0 0 0 1 33 102
1 b 3 830007 1 0 0 0 1 33 1102
4 15 3 3
4 12 15 3
4 18 3 3
4 10 18 12
4 21 3 3
4 8 21 10
4 24 3 3
4 6 24 8
4 3 6 0
3 1 main.$u0 "main.$u0" casex1.v 0 28 1
