-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/scan_controller/scan_controller.v
-v $(USER_PROJECT_VERILOG)/rtl/scanchain/scanchain.v
-v $(USER_PROJECT_VERILOG)/rtl/cells.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_357464855584307201.v
-v $(USER_PROJECT_VERILOG)/rtl/001_weverest_top.sv
-v $(USER_PROJECT_VERILOG)/rtl/user_module_357752736742764545.v
-v $(USER_PROJECT_VERILOG)/rtl/003_meiniki_pi.v
-v $(USER_PROJECT_VERILOG)/rtl/004_wormy_top.v
