#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  9 00:46:35 2021
# Process ID: 15812
# Current directory: C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20360 C:\Users\MingCheng\Desktop\Project14\Project14-2-2\Project14-2-2\Project14-2-2.xpr
# Log file: C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/vivado.log
# Journal file: C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/MingCheng/Desktop/Project14-2-2/Project14-2-2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v w ]
add_files -fileset sim_1 C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_Asy_DoublePortRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_Asy_DoublePortRAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_DoublePortRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/display7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/transformer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transformer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Asy_DoublePortRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8209cc2cda20486f83f454f698778334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_Asy_DoublePortRAM_behav xil_defaultlib.top_Asy_DoublePortRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'target' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:43]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'din_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'din_b' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:52]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'dout_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:57]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'dout_b' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/top_Asy_DoublePortRAM.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.Asy_DoublePortRAM
Compiling module xil_defaultlib.transformer
Compiling module xil_defaultlib.display7seg
Compiling module xil_defaultlib.top_Asy_DoublePortRAM
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 731.867 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top DoublePortRAM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DoublePortRAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DoublePortRAM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoublePortRAM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8209cc2cda20486f83f454f698778334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DoublePortRAM_tb_behav xil_defaultlib.DoublePortRAM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:36]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'din_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'dout_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Asy_DoublePortRAM
Compiling module xil_defaultlib.DoublePortRAM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DoublePortRAM_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim/xsim.dir/DoublePortRAM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  9 00:48:36 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 731.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DoublePortRAM_tb_behav -key {Behavioral:sim_1:Functional:DoublePortRAM_tb} -tclbatch {DoublePortRAM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source DoublePortRAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DoublePortRAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 744.059 ; gain = 12.191
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 759.387 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DoublePortRAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DoublePortRAM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_DoublePortRAM
ERROR: [VRFC 10-1412] syntax error near ( [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:45]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:47]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:47]
ERROR: [VRFC 10-2865] module 'Asy_DoublePortRAM' ignored due to previous errors [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DoublePortRAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DoublePortRAM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_DoublePortRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoublePortRAM_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8209cc2cda20486f83f454f698778334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DoublePortRAM_tb_behav xil_defaultlib.DoublePortRAM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:36]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'din_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:37]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'dout_a' [C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Asy_DoublePortRAM
Compiling module xil_defaultlib.DoublePortRAM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DoublePortRAM_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 759.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MingCheng/Desktop/Project14/Project14-2-2/Project14-2-2/Project14-2-2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DoublePortRAM_tb_behav -key {Behavioral:sim_1:Functional:DoublePortRAM_tb} -tclbatch {DoublePortRAM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source DoublePortRAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DoublePortRAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 759.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  9 00:51:06 2021...
