; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_26(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 6, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 4, !dbg !12
  %13 = and i32 %12, 15, !dbg !12
  %14 = or disjoint i32 %13, 16, !dbg !12
  %15 = or disjoint i32 %13, 32, !dbg !12
  %16 = or disjoint i32 %13, 48, !dbg !12
  %17 = shl i32 %11, 2, !dbg !12
  %18 = and i32 %17, 60, !dbg !12
  %19 = or disjoint i32 %10, %13, !dbg !13
  %20 = or disjoint i32 %10, %14, !dbg !13
  %21 = or disjoint i32 %10, %15, !dbg !13
  %22 = or disjoint i32 %10, %16, !dbg !13
  %23 = icmp slt i32 %19, 64, !dbg !14
  %24 = icmp slt i32 %20, 64, !dbg !14
  %25 = icmp slt i32 %21, 64, !dbg !14
  %26 = icmp slt i32 %22, 64, !dbg !14
  %27 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %28 = shl i32 %27, 6, !dbg !16
  %29 = or disjoint i32 %28, %18, !dbg !17
  %30 = icmp slt i32 %29, 256, !dbg !18
  %31 = shl i32 %19, 8, !dbg !19
  %32 = shl i32 %20, 8, !dbg !19
  %33 = shl i32 %21, 8, !dbg !19
  %34 = shl i32 %22, 8, !dbg !19
  %35 = add i32 %29, %31, !dbg !20
  %36 = add i32 %29, %32, !dbg !20
  %37 = add i32 %29, %33, !dbg !20
  %38 = add i32 %29, %34, !dbg !20
  %39 = sext i32 %35 to i64, !dbg !21
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !21
  %41 = sext i32 %36 to i64, !dbg !21
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !21
  %43 = sext i32 %37 to i64, !dbg !21
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !21
  %45 = sext i32 %38 to i64, !dbg !21
  %46 = getelementptr float, ptr addrspace(1) %0, i64 %45, !dbg !21
  %47 = and i1 %23, %30, !dbg !22
  %48 = and i1 %24, %30, !dbg !22
  %49 = and i1 %25, %30, !dbg !22
  %50 = and i1 %26, %30, !dbg !22
  %51 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %40, i1 %47) #4, !dbg !23
  %52 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %42, i1 %48) #4, !dbg !23
  %53 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %44, i1 %49) #4, !dbg !23
  %54 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %46, i1 %50) #4, !dbg !23
  %55 = sext i32 %29 to i64, !dbg !24
  %56 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !24
  %57 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %56, i1 %30) #4, !dbg !25
  %58 = getelementptr float, ptr addrspace(1) %2, i64 %55, !dbg !26
  %59 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %58, i1 %30) #4, !dbg !27
  %60 = extractvalue { i32, i32, i32, i32 } %59, 0, !dbg !27
  %61 = extractvalue { i32, i32, i32, i32 } %59, 1, !dbg !27
  %62 = extractvalue { i32, i32, i32, i32 } %59, 2, !dbg !27
  %63 = extractvalue { i32, i32, i32, i32 } %59, 3, !dbg !27
  %64 = bitcast i32 %60 to float, !dbg !27
  %65 = bitcast i32 %61 to float, !dbg !27
  %66 = bitcast i32 %62 to float, !dbg !27
  %67 = bitcast i32 %63 to float, !dbg !27
  %68 = getelementptr float, ptr addrspace(1) %3, i64 %55, !dbg !28
  %69 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %68, i1 %30) #4, !dbg !29
  %70 = getelementptr float, ptr addrspace(1) %4, i64 %55, !dbg !30
  %71 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %70, i1 %30) #4, !dbg !31
  %72 = fadd float %64, 0x3EE4F8B580000000, !dbg !32
  %73 = fadd float %65, 0x3EE4F8B580000000, !dbg !32
  %74 = fadd float %66, 0x3EE4F8B580000000, !dbg !32
  %75 = fadd float %67, 0x3EE4F8B580000000, !dbg !32
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i = icmp eq i32 %76, 0, !dbg !33
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i = icmp eq i32 %77, 0, !dbg !33
  br i1 %.not.i, label %83, label %78, !dbg !33

78:                                               ; preds = %8
  br i1 %.not1.i, label %81, label %79, !dbg !33

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

83:                                               ; preds = %8
  br i1 %.not1.i, label %86, label %84, !dbg !33

84:                                               ; preds = %83
  %85 = tail call float @llvm.nvvm.sqrt.rn.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

86:                                               ; preds = %83
  %87 = tail call float @llvm.nvvm.sqrt.approx.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

__nv_sqrtf.exit:                                  ; preds = %79, %81, %84, %86
  %.0.i = phi float [ %80, %79 ], [ %82, %81 ], [ %85, %84 ], [ %87, %86 ], !dbg !33
  %88 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i31 = icmp eq i32 %88, 0, !dbg !33
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i34 = icmp eq i32 %89, 0, !dbg !33
  br i1 %.not.i31, label %95, label %90, !dbg !33

90:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i34, label %93, label %91, !dbg !33

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %73) #4, !dbg !33
  br label %__nv_sqrtf.exit35, !dbg !33

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %73) #4, !dbg !33
  br label %__nv_sqrtf.exit35, !dbg !33

95:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i34, label %98, label %96, !dbg !33

96:                                               ; preds = %95
  %97 = tail call float @llvm.nvvm.sqrt.rn.f(float %73) #4, !dbg !33
  br label %__nv_sqrtf.exit35, !dbg !33

98:                                               ; preds = %95
  %99 = tail call float @llvm.nvvm.sqrt.approx.f(float %73) #4, !dbg !33
  br label %__nv_sqrtf.exit35, !dbg !33

__nv_sqrtf.exit35:                                ; preds = %91, %93, %96, %98
  %.0.i33 = phi float [ %92, %91 ], [ %94, %93 ], [ %97, %96 ], [ %99, %98 ], !dbg !33
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i36 = icmp eq i32 %100, 0, !dbg !33
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i39 = icmp eq i32 %101, 0, !dbg !33
  br i1 %.not.i36, label %107, label %102, !dbg !33

102:                                              ; preds = %__nv_sqrtf.exit35
  br i1 %.not1.i39, label %105, label %103, !dbg !33

103:                                              ; preds = %102
  %104 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %74) #4, !dbg !33
  br label %__nv_sqrtf.exit40, !dbg !33

105:                                              ; preds = %102
  %106 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %74) #4, !dbg !33
  br label %__nv_sqrtf.exit40, !dbg !33

107:                                              ; preds = %__nv_sqrtf.exit35
  br i1 %.not1.i39, label %110, label %108, !dbg !33

108:                                              ; preds = %107
  %109 = tail call float @llvm.nvvm.sqrt.rn.f(float %74) #4, !dbg !33
  br label %__nv_sqrtf.exit40, !dbg !33

110:                                              ; preds = %107
  %111 = tail call float @llvm.nvvm.sqrt.approx.f(float %74) #4, !dbg !33
  br label %__nv_sqrtf.exit40, !dbg !33

__nv_sqrtf.exit40:                                ; preds = %103, %105, %108, %110
  %.0.i38 = phi float [ %104, %103 ], [ %106, %105 ], [ %109, %108 ], [ %111, %110 ], !dbg !33
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i41 = icmp eq i32 %112, 0, !dbg !33
  %113 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i44 = icmp eq i32 %113, 0, !dbg !33
  br i1 %.not.i41, label %119, label %114, !dbg !33

114:                                              ; preds = %__nv_sqrtf.exit40
  br i1 %.not1.i44, label %117, label %115, !dbg !33

115:                                              ; preds = %114
  %116 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %75) #4, !dbg !33
  br label %__nv_sqrtf.exit45, !dbg !33

117:                                              ; preds = %114
  %118 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %75) #4, !dbg !33
  br label %__nv_sqrtf.exit45, !dbg !33

119:                                              ; preds = %__nv_sqrtf.exit40
  br i1 %.not1.i44, label %122, label %120, !dbg !33

120:                                              ; preds = %119
  %121 = tail call float @llvm.nvvm.sqrt.rn.f(float %75) #4, !dbg !33
  br label %__nv_sqrtf.exit45, !dbg !33

122:                                              ; preds = %119
  %123 = tail call float @llvm.nvvm.sqrt.approx.f(float %75) #4, !dbg !33
  br label %__nv_sqrtf.exit45, !dbg !33

__nv_sqrtf.exit45:                                ; preds = %115, %117, %120, %122
  %.0.i43 = phi float [ %116, %115 ], [ %118, %117 ], [ %121, %120 ], [ %123, %122 ], !dbg !33
  %124 = extractvalue { i32, i32, i32, i32 } %54, 3, !dbg !23
  %125 = extractvalue { i32, i32, i32, i32 } %57, 3, !dbg !25
  %126 = extractvalue { i32, i32, i32, i32 } %54, 2, !dbg !23
  %127 = extractvalue { i32, i32, i32, i32 } %57, 2, !dbg !25
  %128 = extractvalue { i32, i32, i32, i32 } %54, 1, !dbg !23
  %129 = extractvalue { i32, i32, i32, i32 } %57, 1, !dbg !25
  %130 = extractvalue { i32, i32, i32, i32 } %54, 0, !dbg !23
  %131 = extractvalue { i32, i32, i32, i32 } %57, 0, !dbg !25
  %132 = extractvalue { i32, i32, i32, i32 } %53, 3, !dbg !23
  %133 = extractvalue { i32, i32, i32, i32 } %53, 2, !dbg !23
  %134 = extractvalue { i32, i32, i32, i32 } %53, 1, !dbg !23
  %135 = extractvalue { i32, i32, i32, i32 } %53, 0, !dbg !23
  %136 = extractvalue { i32, i32, i32, i32 } %52, 3, !dbg !23
  %137 = extractvalue { i32, i32, i32, i32 } %52, 2, !dbg !23
  %138 = extractvalue { i32, i32, i32, i32 } %52, 1, !dbg !23
  %139 = extractvalue { i32, i32, i32, i32 } %52, 0, !dbg !23
  %140 = extractvalue { i32, i32, i32, i32 } %51, 3, !dbg !23
  %141 = extractvalue { i32, i32, i32, i32 } %51, 2, !dbg !23
  %142 = extractvalue { i32, i32, i32, i32 } %51, 1, !dbg !23
  %143 = extractvalue { i32, i32, i32, i32 } %51, 0, !dbg !23
  %144 = extractvalue { i32, i32, i32, i32 } %71, 3, !dbg !31
  %145 = extractvalue { i32, i32, i32, i32 } %71, 2, !dbg !31
  %146 = extractvalue { i32, i32, i32, i32 } %71, 1, !dbg !31
  %147 = extractvalue { i32, i32, i32, i32 } %71, 0, !dbg !31
  %148 = extractvalue { i32, i32, i32, i32 } %69, 3, !dbg !29
  %149 = extractvalue { i32, i32, i32, i32 } %69, 2, !dbg !29
  %150 = extractvalue { i32, i32, i32, i32 } %69, 1, !dbg !29
  %151 = extractvalue { i32, i32, i32, i32 } %69, 0, !dbg !29
  %152 = or disjoint i32 %28, %16, !dbg !17
  %153 = icmp slt i32 %152, 256, !dbg !18
  %154 = or disjoint i32 %10, %18, !dbg !13
  %155 = icmp slt i32 %154, 64, !dbg !14
  %156 = and i1 %155, %153, !dbg !22
  %157 = or disjoint i32 %28, %15, !dbg !17
  %158 = icmp slt i32 %157, 256, !dbg !18
  %159 = and i1 %155, %158, !dbg !22
  %160 = or disjoint i32 %28, %14, !dbg !17
  %161 = icmp slt i32 %160, 256, !dbg !18
  %162 = and i1 %155, %161, !dbg !22
  %163 = or disjoint i32 %28, %13, !dbg !17
  %164 = icmp slt i32 %163, 256, !dbg !18
  %165 = and i1 %155, %164, !dbg !22
  %.frozen = freeze i32 %154, !dbg !34
  %166 = sdiv i32 %.frozen, 16, !dbg !34
  %167 = mul i32 %166, 16, !dbg !35
  %.decomposed = sub i32 %.frozen, %167, !dbg !35
  %168 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !36
  %169 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i33) #4, !dbg !36
  %170 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i38) #4, !dbg !36
  %171 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i43) #4, !dbg !36
  %172 = insertelement <4 x i32> poison, i32 %125, i64 0, !dbg !25
  %173 = insertelement <4 x i32> %172, i32 %127, i64 1, !dbg !25
  %174 = insertelement <4 x i32> %173, i32 %129, i64 2, !dbg !25
  %175 = insertelement <4 x i32> %174, i32 %131, i64 3, !dbg !25
  %176 = bitcast <4 x i32> %175 to <4 x float>, !dbg !25
  %177 = shufflevector <4 x float> %176, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !25
  %178 = insertelement <16 x i32> poison, i32 %124, i64 0, !dbg !23
  %179 = insertelement <16 x i32> %178, i32 %126, i64 1, !dbg !23
  %180 = insertelement <16 x i32> %179, i32 %128, i64 2, !dbg !23
  %181 = insertelement <16 x i32> %180, i32 %130, i64 3, !dbg !23
  %182 = insertelement <16 x i32> %181, i32 %132, i64 4, !dbg !23
  %183 = insertelement <16 x i32> %182, i32 %133, i64 5, !dbg !23
  %184 = insertelement <16 x i32> %183, i32 %134, i64 6, !dbg !23
  %185 = insertelement <16 x i32> %184, i32 %135, i64 7, !dbg !23
  %186 = insertelement <16 x i32> %185, i32 %136, i64 8, !dbg !23
  %187 = insertelement <16 x i32> %186, i32 %137, i64 9, !dbg !23
  %188 = insertelement <16 x i32> %187, i32 %138, i64 10, !dbg !23
  %189 = insertelement <16 x i32> %188, i32 %139, i64 11, !dbg !23
  %190 = insertelement <16 x i32> %189, i32 %140, i64 12, !dbg !23
  %191 = insertelement <16 x i32> %190, i32 %141, i64 13, !dbg !23
  %192 = insertelement <16 x i32> %191, i32 %142, i64 14, !dbg !23
  %193 = insertelement <16 x i32> %192, i32 %143, i64 15, !dbg !23
  %194 = bitcast <16 x i32> %193 to <16 x float>, !dbg !23
  %195 = fsub <16 x float> %194, %177, !dbg !37
  %196 = insertelement <4 x i32> poison, i32 %144, i64 0, !dbg !31
  %197 = insertelement <4 x i32> %196, i32 %145, i64 1, !dbg !31
  %198 = insertelement <4 x i32> %197, i32 %146, i64 2, !dbg !31
  %199 = insertelement <4 x i32> %198, i32 %147, i64 3, !dbg !31
  %200 = bitcast <4 x i32> %199 to <4 x float>, !dbg !31
  %201 = shufflevector <4 x float> %200, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !31
  %202 = insertelement <4 x i32> poison, i32 %148, i64 0, !dbg !29
  %203 = insertelement <4 x i32> %202, i32 %149, i64 1, !dbg !29
  %204 = insertelement <4 x i32> %203, i32 %150, i64 2, !dbg !29
  %205 = insertelement <4 x i32> %204, i32 %151, i64 3, !dbg !29
  %206 = bitcast <4 x i32> %205 to <4 x float>, !dbg !29
  %207 = shufflevector <4 x float> %206, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !29
  %208 = insertelement <16 x float> poison, float %171, i64 0, !dbg !38
  %209 = insertelement <16 x float> %208, float %170, i64 1, !dbg !38
  %210 = insertelement <16 x float> %209, float %169, i64 2, !dbg !38
  %211 = insertelement <16 x float> %210, float %168, i64 3, !dbg !38
  %212 = shufflevector <16 x float> %211, <16 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !38
  %213 = fmul <16 x float> %195, %212, !dbg !38
  %214 = fmul <16 x float> %213, %207, !dbg !39
  %215 = fadd <16 x float> %214, %201, !dbg !40
  %216 = fcmp ogt <16 x float> %215, zeroinitializer, !dbg !41
  %217 = extractelement <16 x float> %215, i64 15, !dbg !42
  %218 = fmul float %217, 0x3FB99999A0000000, !dbg !43
  %219 = extractelement <16 x float> %215, i64 14, !dbg !42
  %220 = fmul float %219, 0x3FB99999A0000000, !dbg !43
  %221 = extractelement <16 x float> %215, i64 13, !dbg !42
  %222 = fmul float %221, 0x3FB99999A0000000, !dbg !43
  %223 = extractelement <16 x float> %215, i64 12, !dbg !42
  %224 = fmul float %223, 0x3FB99999A0000000, !dbg !43
  %225 = extractelement <16 x float> %215, i64 11, !dbg !42
  %226 = fmul float %225, 0x3FB99999A0000000, !dbg !43
  %227 = extractelement <16 x float> %215, i64 10, !dbg !42
  %228 = fmul float %227, 0x3FB99999A0000000, !dbg !43
  %229 = extractelement <16 x float> %215, i64 9, !dbg !42
  %230 = fmul float %229, 0x3FB99999A0000000, !dbg !43
  %231 = extractelement <16 x float> %215, i64 8, !dbg !42
  %232 = fmul float %231, 0x3FB99999A0000000, !dbg !43
  %233 = extractelement <16 x float> %215, i64 7, !dbg !42
  %234 = fmul float %233, 0x3FB99999A0000000, !dbg !43
  %235 = extractelement <16 x float> %215, i64 6, !dbg !42
  %236 = fmul float %235, 0x3FB99999A0000000, !dbg !43
  %237 = extractelement <16 x float> %215, i64 5, !dbg !42
  %238 = fmul float %237, 0x3FB99999A0000000, !dbg !43
  %239 = extractelement <16 x float> %215, i64 4, !dbg !42
  %240 = fmul float %239, 0x3FB99999A0000000, !dbg !43
  %241 = extractelement <16 x float> %215, i64 3, !dbg !42
  %242 = fmul float %241, 0x3FB99999A0000000, !dbg !43
  %243 = extractelement <16 x float> %215, i64 2, !dbg !42
  %244 = fmul float %243, 0x3FB99999A0000000, !dbg !43
  %245 = extractelement <16 x float> %215, i64 1, !dbg !42
  %246 = fmul float %245, 0x3FB99999A0000000, !dbg !43
  %247 = extractelement <16 x float> %215, i64 0, !dbg !42
  %248 = fmul float %247, 0x3FB99999A0000000, !dbg !43
  %249 = extractelement <16 x i1> %216, i64 15, !dbg !42
  %250 = select i1 %249, float %217, float %218, !dbg !42
  %251 = extractelement <16 x i1> %216, i64 14, !dbg !42
  %252 = select i1 %251, float %219, float %220, !dbg !42
  %253 = extractelement <16 x i1> %216, i64 13, !dbg !42
  %254 = select i1 %253, float %221, float %222, !dbg !42
  %255 = extractelement <16 x i1> %216, i64 12, !dbg !42
  %256 = select i1 %255, float %223, float %224, !dbg !42
  %257 = extractelement <16 x i1> %216, i64 11, !dbg !42
  %258 = select i1 %257, float %225, float %226, !dbg !42
  %259 = extractelement <16 x i1> %216, i64 10, !dbg !42
  %260 = select i1 %259, float %227, float %228, !dbg !42
  %261 = extractelement <16 x i1> %216, i64 9, !dbg !42
  %262 = select i1 %261, float %229, float %230, !dbg !42
  %263 = extractelement <16 x i1> %216, i64 8, !dbg !42
  %264 = select i1 %263, float %231, float %232, !dbg !42
  %265 = extractelement <16 x i1> %216, i64 7, !dbg !42
  %266 = select i1 %265, float %233, float %234, !dbg !42
  %267 = extractelement <16 x i1> %216, i64 6, !dbg !42
  %268 = select i1 %267, float %235, float %236, !dbg !42
  %269 = extractelement <16 x i1> %216, i64 5, !dbg !42
  %270 = select i1 %269, float %237, float %238, !dbg !42
  %271 = extractelement <16 x i1> %216, i64 4, !dbg !42
  %272 = select i1 %271, float %239, float %240, !dbg !42
  %273 = extractelement <16 x i1> %216, i64 3, !dbg !42
  %274 = select i1 %273, float %241, float %242, !dbg !42
  %275 = extractelement <16 x i1> %216, i64 2, !dbg !42
  %276 = select i1 %275, float %243, float %244, !dbg !42
  %277 = extractelement <16 x i1> %216, i64 1, !dbg !42
  %278 = select i1 %277, float %245, float %246, !dbg !42
  %279 = extractelement <16 x i1> %216, i64 0, !dbg !42
  %280 = select i1 %279, float %247, float %248, !dbg !42
  %281 = shl i32 %163, 4, !dbg !44
  %282 = shl i32 %160, 4, !dbg !44
  %283 = shl i32 %157, 4, !dbg !44
  %284 = shl i32 %152, 4, !dbg !44
  %285 = shl i32 %166, 12, !dbg !45
  %286 = add i32 %285, %.decomposed, !dbg !46
  %287 = add i32 %286, %281, !dbg !47
  %288 = add i32 %286, %282, !dbg !47
  %289 = add i32 %286, %283, !dbg !47
  %290 = add i32 %286, %284, !dbg !47
  %291 = sext i32 %287 to i64, !dbg !48
  %292 = getelementptr float, ptr addrspace(1) %5, i64 %291, !dbg !48
  %293 = sext i32 %288 to i64, !dbg !48
  %294 = getelementptr float, ptr addrspace(1) %5, i64 %293, !dbg !48
  %295 = sext i32 %289 to i64, !dbg !48
  %296 = getelementptr float, ptr addrspace(1) %5, i64 %295, !dbg !48
  %297 = sext i32 %290 to i64, !dbg !48
  %298 = getelementptr float, ptr addrspace(1) %5, i64 %297, !dbg !48
  %299 = shl i32 %11, 8, !dbg !49
  %300 = and i32 %299, 3840, !dbg !49
  %301 = or disjoint i32 %300, %13, !dbg !49
  %302 = and i32 %17, 1020, !dbg !49
  %303 = lshr exact i32 %300, 2, !dbg !49
  %304 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %303, !dbg !49
  %305 = getelementptr float, ptr addrspace(3) %304, i32 %301, !dbg !49
  %306 = bitcast float %250 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %305, <1 x i32> %306, i1 true) #4, !dbg !49
  %307 = or disjoint i32 %301, 64, !dbg !49
  %308 = lshr i32 %307, 4, !dbg !49
  %309 = getelementptr float, ptr addrspace(3) @global_smem, i32 %308, !dbg !49
  %310 = getelementptr float, ptr addrspace(3) %309, i32 %307, !dbg !49
  %311 = bitcast float %252 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %310, <1 x i32> %311, i1 true) #4, !dbg !49
  %312 = or disjoint i32 %301, 128, !dbg !49
  %313 = lshr i32 %312, 4, !dbg !49
  %314 = getelementptr float, ptr addrspace(3) @global_smem, i32 %313, !dbg !49
  %315 = getelementptr float, ptr addrspace(3) %314, i32 %312, !dbg !49
  %316 = bitcast float %254 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %315, <1 x i32> %316, i1 true) #4, !dbg !49
  %317 = or disjoint i32 %301, 192, !dbg !49
  %318 = lshr i32 %317, 4, !dbg !49
  %319 = getelementptr float, ptr addrspace(3) @global_smem, i32 %318, !dbg !49
  %320 = getelementptr float, ptr addrspace(3) %319, i32 %317, !dbg !49
  %321 = bitcast float %256 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %320, <1 x i32> %321, i1 true) #4, !dbg !49
  %322 = or disjoint i32 %301, 16, !dbg !49
  %323 = getelementptr float, ptr addrspace(3) %304, i32 %322, !dbg !49
  %324 = bitcast float %258 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %323, <1 x i32> %324, i1 true) #4, !dbg !49
  %325 = or disjoint i32 %301, 80, !dbg !49
  %326 = lshr i32 %325, 4, !dbg !49
  %327 = and i32 %326, 244, !dbg !49
  %328 = getelementptr float, ptr addrspace(3) @global_smem, i32 %327, !dbg !49
  %329 = getelementptr float, ptr addrspace(3) %328, i32 %325, !dbg !49
  %330 = bitcast float %260 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %329, <1 x i32> %330, i1 true) #4, !dbg !49
  %331 = or disjoint i32 %301, 144, !dbg !49
  %332 = lshr i32 %331, 4, !dbg !49
  %333 = and i32 %332, 248, !dbg !49
  %334 = getelementptr float, ptr addrspace(3) @global_smem, i32 %333, !dbg !49
  %335 = getelementptr float, ptr addrspace(3) %334, i32 %331, !dbg !49
  %336 = bitcast float %262 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %335, <1 x i32> %336, i1 true) #4, !dbg !49
  %337 = or disjoint i32 %301, 208, !dbg !49
  %338 = lshr i32 %337, 4, !dbg !49
  %339 = and i32 %338, 252, !dbg !49
  %340 = getelementptr float, ptr addrspace(3) @global_smem, i32 %339, !dbg !49
  %341 = getelementptr float, ptr addrspace(3) %340, i32 %337, !dbg !49
  %342 = bitcast float %264 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %341, <1 x i32> %342, i1 true) #4, !dbg !49
  %343 = or disjoint i32 %301, 32, !dbg !49
  %344 = getelementptr float, ptr addrspace(3) %304, i32 %343, !dbg !49
  %345 = bitcast float %266 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %344, <1 x i32> %345, i1 true) #4, !dbg !49
  %346 = or disjoint i32 %301, 96, !dbg !49
  %347 = lshr i32 %346, 4, !dbg !49
  %348 = and i32 %347, 244, !dbg !49
  %349 = getelementptr float, ptr addrspace(3) @global_smem, i32 %348, !dbg !49
  %350 = getelementptr float, ptr addrspace(3) %349, i32 %346, !dbg !49
  %351 = bitcast float %268 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %350, <1 x i32> %351, i1 true) #4, !dbg !49
  %352 = or disjoint i32 %301, 160, !dbg !49
  %353 = lshr i32 %352, 4, !dbg !49
  %354 = and i32 %353, 248, !dbg !49
  %355 = getelementptr float, ptr addrspace(3) @global_smem, i32 %354, !dbg !49
  %356 = getelementptr float, ptr addrspace(3) %355, i32 %352, !dbg !49
  %357 = bitcast float %270 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %356, <1 x i32> %357, i1 true) #4, !dbg !49
  %358 = or disjoint i32 %301, 224, !dbg !49
  %359 = lshr i32 %358, 4, !dbg !49
  %360 = and i32 %359, 252, !dbg !49
  %361 = getelementptr float, ptr addrspace(3) @global_smem, i32 %360, !dbg !49
  %362 = getelementptr float, ptr addrspace(3) %361, i32 %358, !dbg !49
  %363 = bitcast float %272 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %362, <1 x i32> %363, i1 true) #4, !dbg !49
  %364 = or disjoint i32 %301, 48, !dbg !49
  %365 = getelementptr float, ptr addrspace(3) %304, i32 %364, !dbg !49
  %366 = bitcast float %274 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %365, <1 x i32> %366, i1 true) #4, !dbg !49
  %367 = or disjoint i32 %301, 112, !dbg !49
  %368 = lshr i32 %367, 4, !dbg !49
  %369 = and i32 %368, 244, !dbg !49
  %370 = getelementptr float, ptr addrspace(3) @global_smem, i32 %369, !dbg !49
  %371 = getelementptr float, ptr addrspace(3) %370, i32 %367, !dbg !49
  %372 = bitcast float %276 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %371, <1 x i32> %372, i1 true) #4, !dbg !49
  %373 = or disjoint i32 %301, 176, !dbg !49
  %374 = lshr i32 %373, 4, !dbg !49
  %375 = and i32 %374, 248, !dbg !49
  %376 = getelementptr float, ptr addrspace(3) @global_smem, i32 %375, !dbg !49
  %377 = getelementptr float, ptr addrspace(3) %376, i32 %373, !dbg !49
  %378 = bitcast float %278 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %377, <1 x i32> %378, i1 true) #4, !dbg !49
  %379 = or disjoint i32 %301, 240, !dbg !49
  %380 = lshr i32 %379, 4, !dbg !49
  %381 = and i32 %380, 252, !dbg !49
  %382 = getelementptr float, ptr addrspace(3) @global_smem, i32 %381, !dbg !49
  %383 = getelementptr float, ptr addrspace(3) %382, i32 %379, !dbg !49
  %384 = bitcast float %280 to <1 x i32>, !dbg !49
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %383, <1 x i32> %384, i1 true) #4, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !49
  %385 = lshr i32 %17, 4, !dbg !49
  %386 = and i32 %385, 60, !dbg !49
  %387 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %386, !dbg !49
  %388 = getelementptr inbounds float, ptr addrspace(3) %387, i32 %302, !dbg !49
  %389 = or disjoint i32 %302, 1024, !dbg !49
  %390 = lshr i32 %389, 4, !dbg !49
  %391 = and i32 %390, 124, !dbg !49
  %392 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %391, !dbg !49
  %393 = getelementptr inbounds float, ptr addrspace(3) %392, i32 %389, !dbg !49
  %394 = load <4 x i32>, ptr addrspace(3) %393, align 16, !dbg !49
  %395 = or disjoint i32 %302, 2048, !dbg !49
  %396 = lshr i32 %395, 4, !dbg !49
  %397 = and i32 %396, 188, !dbg !49
  %398 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %397, !dbg !49
  %399 = getelementptr inbounds float, ptr addrspace(3) %398, i32 %395, !dbg !49
  %400 = load <4 x i32>, ptr addrspace(3) %399, align 16, !dbg !49
  %401 = or disjoint i32 %302, 3072, !dbg !49
  %402 = lshr i32 %401, 4, !dbg !49
  %403 = and i32 %402, 252, !dbg !49
  %404 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %403, !dbg !49
  %405 = getelementptr inbounds float, ptr addrspace(3) %404, i32 %401, !dbg !49
  %406 = load <4 x i32>, ptr addrspace(3) %405, align 16, !dbg !49
  %.extract = load i32, ptr addrspace(3) %388, align 16, !dbg !49
  %407 = getelementptr inbounds i8, ptr addrspace(3) %388, i32 4, !dbg !49
  %.extract16 = load i32, ptr addrspace(3) %407, align 4, !dbg !49
  %408 = getelementptr inbounds i8, ptr addrspace(3) %388, i32 8, !dbg !49
  %.extract17 = load i32, ptr addrspace(3) %408, align 8, !dbg !49
  %409 = getelementptr inbounds i8, ptr addrspace(3) %388, i32 12, !dbg !49
  %.extract18 = load i32, ptr addrspace(3) %409, align 4, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract16, i32 %.extract17, i32 %.extract18, ptr addrspace(1) %292, i1 %165) #4, !dbg !49
  %.extract19 = extractelement <4 x i32> %394, i64 0, !dbg !49
  %.extract20 = extractelement <4 x i32> %394, i64 1, !dbg !49
  %.extract21 = extractelement <4 x i32> %394, i64 2, !dbg !49
  %.extract22 = extractelement <4 x i32> %394, i64 3, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract19, i32 %.extract20, i32 %.extract21, i32 %.extract22, ptr addrspace(1) %294, i1 %162) #4, !dbg !49
  %.extract23 = extractelement <4 x i32> %400, i64 0, !dbg !49
  %.extract24 = extractelement <4 x i32> %400, i64 1, !dbg !49
  %.extract25 = extractelement <4 x i32> %400, i64 2, !dbg !49
  %.extract26 = extractelement <4 x i32> %400, i64 3, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract23, i32 %.extract24, i32 %.extract25, i32 %.extract26, ptr addrspace(1) %296, i1 %159) #4, !dbg !49
  %.extract27 = extractelement <4 x i32> %406, i64 0, !dbg !49
  %.extract28 = extractelement <4 x i32> %406, i64 1, !dbg !49
  %.extract29 = extractelement <4 x i32> %406, i64 2, !dbg !49
  %.extract30 = extractelement <4 x i32> %406, i64 3, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract27, i32 %.extract28, i32 %.extract29, i32 %.extract30, ptr addrspace(1) %298, i1 %156) #4, !dbg !49
  ret void, !dbg !50
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c5bay4wwt24jkxqgidtmqzsh6sguskjfx6ztiuvsa4c6dqm7swmf.py", directory: "inductor_cache/5b")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_26, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_26, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_26", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_26", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 39, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 52, scope: !7)
!23 = !DILocation(line: 32, column: 44, scope: !7)
!24 = !DILocation(line: 33, column: 30, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 30, scope: !7)
!27 = !DILocation(line: 34, column: 35, scope: !7)
!28 = !DILocation(line: 35, column: 31, scope: !7)
!29 = !DILocation(line: 35, column: 36, scope: !7)
!30 = !DILocation(line: 36, column: 31, scope: !7)
!31 = !DILocation(line: 36, column: 36, scope: !7)
!32 = !DILocation(line: 39, column: 18, scope: !7)
!33 = !DILocation(line: 40, column: 26, scope: !7)
!34 = !DILocation(line: 31, column: 19, scope: !7)
!35 = !DILocation(line: 30, column: 19, scope: !7)
!36 = !DILocation(line: 42, column: 18, scope: !7)
!37 = !DILocation(line: 37, column: 18, scope: !7)
!38 = !DILocation(line: 45, column: 19, scope: !7)
!39 = !DILocation(line: 46, column: 20, scope: !7)
!40 = !DILocation(line: 47, column: 20, scope: !7)
!41 = !DILocation(line: 49, column: 20, scope: !7)
!42 = !DILocation(line: 52, column: 35, scope: !7)
!43 = !DILocation(line: 51, column: 20, scope: !7)
!44 = !DILocation(line: 53, column: 33, scope: !7)
!45 = !DILocation(line: 53, column: 43, scope: !7)
!46 = !DILocation(line: 53, column: 30, scope: !7)
!47 = !DILocation(line: 53, column: 38, scope: !7)
!48 = !DILocation(line: 53, column: 25, scope: !7)
!49 = !DILocation(line: 53, column: 55, scope: !7)
!50 = !DILocation(line: 53, column: 4, scope: !7)
