$comment
	File created using the following command:
		vcd file rom_128x8_sync.msim.vcd -direction
$end
$date
	Thu May 12 10:55:06 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rom_128x8_sync_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var wire 1 # data_out [7] $end
$var wire 1 $ data_out [6] $end
$var wire 1 % data_out [5] $end
$var wire 1 & data_out [4] $end
$var wire 1 ' data_out [3] $end
$var wire 1 ( data_out [2] $end
$var wire 1 ) data_out [1] $end
$var wire 1 * data_out [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 address[7]~input_o $end
$var wire 1 3 data_out[0]~output_o $end
$var wire 1 4 data_out[1]~output_o $end
$var wire 1 5 data_out[2]~output_o $end
$var wire 1 6 data_out[3]~output_o $end
$var wire 1 7 data_out[4]~output_o $end
$var wire 1 8 data_out[5]~output_o $end
$var wire 1 9 data_out[6]~output_o $end
$var wire 1 : data_out[7]~output_o $end
$var wire 1 ; clock~input_o $end
$var wire 1 < clock~inputclkctrl_outclk $end
$var wire 1 = address[5]~input_o $end
$var wire 1 > address[6]~input_o $end
$var wire 1 ? address[4]~input_o $end
$var wire 1 @ address[3]~input_o $end
$var wire 1 A address[2]~input_o $end
$var wire 1 B address[0]~input_o $end
$var wire 1 C address[1]~input_o $end
$var wire 1 D Mux6~2_combout $end
$var wire 1 E Mux6~3_combout $end
$var wire 1 F data_out[1]~reg0_q $end
$var wire 1 G Mux2~2_combout $end
$var wire 1 H Mux5~0_combout $end
$var wire 1 I data_out[2]~reg0_q $end
$var wire 1 J Mux5~1_combout $end
$var wire 1 K Mux4~0_combout $end
$var wire 1 L data_out[3]~reg0_q $end
$var wire 1 M Mux3~0_combout $end
$var wire 1 N data_out[4]~reg0_q $end
$var wire 1 O Mux2~3_combout $end
$var wire 1 P Mux2~4_combout $end
$var wire 1 Q data_out[5]~reg0_q $end
$var wire 1 R Mux1~0_combout $end
$var wire 1 S data_out[6]~reg0_q $end
$var wire 1 T data_out[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
0"
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
1C
1D
0E
0F
1G
0H
0I
1J
0K
0L
0M
0N
1O
1P
0Q
1R
0S
0T
$end
#50000
1"
1;
1<
0+
1T
1S
1Q
1:
19
18
1#
1$
1%
#100000
0"
0;
0<
1+
#150000
1"
1;
1<
0+
#200000
0"
0;
0<
1+
#250000
1"
1;
1<
0+
#300000
0"
0;
0<
1+
#350000
1"
1;
1<
0+
#400000
0"
0;
0<
1+
#450000
1"
1;
1<
0+
#500000
0"
0;
0<
1+
#550000
1"
1;
1<
0+
#600000
0"
0;
0<
1+
#650000
1"
1;
1<
0+
#700000
0"
0;
0<
1+
#750000
1"
1;
1<
0+
#800000
0"
0;
0<
1+
#850000
1"
1;
1<
0+
#900000
0"
0;
0<
1+
#950000
1"
1;
1<
0+
#1000000
