<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3991" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3991{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3991{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3991{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3991{left:70px;bottom:743px;letter-spacing:-0.09px;}
#t5_3991{left:156px;bottom:743px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t6_3991{left:70px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3991{left:70px;bottom:702px;letter-spacing:-0.16px;}
#t8_3991{left:70px;bottom:676px;}
#t9_3991{left:96px;bottom:679px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ta_3991{left:96px;bottom:662px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_3991{left:70px;bottom:636px;}
#tc_3991{left:96px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#td_3991{left:96px;bottom:622px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#te_3991{left:70px;bottom:596px;}
#tf_3991{left:96px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3991{left:96px;bottom:583px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#th_3991{left:96px;bottom:566px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_3991{left:702px;bottom:573px;}
#tj_3991{left:717px;bottom:566px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tk_3991{left:96px;bottom:549px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tl_3991{left:96px;bottom:526px;letter-spacing:-0.15px;word-spacing:2.21px;}
#tm_3991{left:96px;bottom:509px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tn_3991{left:70px;bottom:485px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#to_3991{left:70px;bottom:468px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3991{left:70px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tq_3991{left:70px;bottom:435px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tr_3991{left:70px;bottom:410px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#ts_3991{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tt_3991{left:70px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#tu_3991{left:70px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3991{left:70px;bottom:301px;letter-spacing:0.13px;}
#tw_3991{left:152px;bottom:301px;letter-spacing:0.15px;word-spacing:0.01px;}
#tx_3991{left:70px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_3991{left:70px;bottom:262px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_3991{left:70px;bottom:245px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t10_3991{left:70px;bottom:221px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t11_3991{left:70px;bottom:204px;letter-spacing:-0.11px;word-spacing:-1.16px;}
#t12_3991{left:101px;bottom:204px;letter-spacing:-0.18px;word-spacing:-1.11px;}
#t13_3991{left:197px;bottom:204px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#t14_3991{left:583px;bottom:204px;letter-spacing:-0.17px;word-spacing:-1.11px;}
#t15_3991{left:670px;bottom:204px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t16_3991{left:70px;bottom:187px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t17_3991{left:70px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t18_3991{left:564px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t19_3991{left:795px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t1a_3991{left:70px;bottom:146px;letter-spacing:-0.17px;word-spacing:-1.12px;}
#t1b_3991{left:70px;bottom:129px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1c_3991{left:224px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1d_3991{left:310px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1e_3991{left:80px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1f_3991{left:248px;bottom:1054px;letter-spacing:-0.14px;}
#t1g_3991{left:80px;bottom:1025px;}
#t1h_3991{left:248px;bottom:1025px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3991{left:248px;bottom:1008px;letter-spacing:-0.11px;}
#t1j_3991{left:80px;bottom:979px;}
#t1k_3991{left:248px;bottom:979px;letter-spacing:-0.14px;}
#t1l_3991{left:80px;bottom:950px;}
#t1m_3991{left:248px;bottom:950px;letter-spacing:-0.12px;}
#t1n_3991{left:248px;bottom:933px;letter-spacing:-0.11px;}
#t1o_3991{left:80px;bottom:904px;letter-spacing:-0.13px;}
#t1p_3991{left:248px;bottom:904px;letter-spacing:-0.12px;}
#t1q_3991{left:248px;bottom:888px;letter-spacing:-0.11px;}
#t1r_3991{left:80px;bottom:859px;letter-spacing:-0.17px;}
#t1s_3991{left:248px;bottom:859px;letter-spacing:-0.12px;}
#t1t_3991{left:665px;bottom:859px;letter-spacing:-0.16px;}
#t1u_3991{left:724px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_3991{left:248px;bottom:842px;letter-spacing:-0.11px;}
#t1w_3991{left:80px;bottom:813px;letter-spacing:-0.14px;}
#t1x_3991{left:248px;bottom:813px;letter-spacing:-0.11px;}
#t1y_3991{left:248px;bottom:796px;letter-spacing:-0.12px;}

.s1_3991{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3991{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3991{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3991{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3991{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3991{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3991{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3991{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_3991{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3991{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_3991{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3991" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3991Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3991" style="-webkit-user-select: none;"><object width="935" height="1210" data="3991/3991.svg" type="image/svg+xml" id="pdf3991" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3991" class="t s1_3991">Vol. 3C </span><span id="t2_3991" class="t s1_3991">26-21 </span>
<span id="t3_3991" class="t s2_3991">VMX NON-ROOT OPERATION </span>
<span id="t4_3991" class="t s3_3991">26.5.7.3 </span><span id="t5_3991" class="t s3_3991">Delivery of Virtualization Exceptions </span>
<span id="t6_3991" class="t s4_3991">After saving virtualization-exception information, the processor treats a virtualization exception as it does other </span>
<span id="t7_3991" class="t s4_3991">exceptions: </span>
<span id="t8_3991" class="t s5_3991">• </span><span id="t9_3991" class="t s4_3991">If bit 20 (#VE) is 1 in the exception bitmap in the VMCS, a virtualization exception causes a VM exit (see </span>
<span id="ta_3991" class="t s4_3991">below). If the bit is 0, the virtualization exception is delivered using gate descriptor 20 in the IDT. </span>
<span id="tb_3991" class="t s5_3991">• </span><span id="tc_3991" class="t s4_3991">Virtualization exceptions produce no error code. Delivery of a virtualization exception pushes no error code on </span>
<span id="td_3991" class="t s4_3991">the stack. </span>
<span id="te_3991" class="t s5_3991">• </span><span id="tf_3991" class="t s4_3991">With respect to double faults, virtualization exceptions have the same severity as page faults. If delivery of a </span>
<span id="tg_3991" class="t s4_3991">virtualization exception encounters a nested fault that is either contributory or a page fault, a double fault </span>
<span id="th_3991" class="t s4_3991">(#DF) is generated. See Chapter 6, “Interrupt 8—Double Fault Exception (#DF)” in Intel </span>
<span id="ti_3991" class="t s6_3991">® </span>
<span id="tj_3991" class="t s4_3991">64 and IA-32 Archi- </span>
<span id="tk_3991" class="t s4_3991">tectures Software Developer’s Manual, Volume 3A. </span>
<span id="tl_3991" class="t s4_3991">It is not possible for a virtualization exception to be encountered while delivering another exception (see </span>
<span id="tm_3991" class="t s4_3991">Section 26.5.7.1). </span>
<span id="tn_3991" class="t s4_3991">If a virtualization exception causes a VM exit directly (because bit 20 is 1 in the exception bitmap), information </span>
<span id="to_3991" class="t s4_3991">about the exception is saved normally in the VM-exit interruption information field in the VMCS (see Section </span>
<span id="tp_3991" class="t s4_3991">28.2.2). Specifically, the event is reported as a hardware exception with vector 20 and no error code. Bit 12 of the </span>
<span id="tq_3991" class="t s4_3991">field (NMI unblocking due to IRET) is set normally. </span>
<span id="tr_3991" class="t s4_3991">If a virtualization exception causes a VM exit indirectly (because bit 20 is 0 in the exception bitmap and delivery of </span>
<span id="ts_3991" class="t s4_3991">the exception generates an event that causes a VM exit), information about the exception is saved normally in the </span>
<span id="tt_3991" class="t s4_3991">IDT-vectoring information field in the VMCS (see Section 28.2.4). Specifically, the event is reported as a hardware </span>
<span id="tu_3991" class="t s4_3991">exception with vector 20 and no error code. </span>
<span id="tv_3991" class="t s7_3991">26.5.8 </span><span id="tw_3991" class="t s7_3991">PASID Translation </span>
<span id="tx_3991" class="t s4_3991">The ENQCMD and ENQCMDS instructions each performs a 64-byte enqueue store that includes a 20-bit PASID </span>
<span id="ty_3991" class="t s4_3991">value in bits 19:0. For ENQCMD, the PASID is normally the value of IA32_PASID[19:0], while for ENQCMDS, the </span>
<span id="tz_3991" class="t s4_3991">PASID is normally read from memory. </span>
<span id="t10_3991" class="t s4_3991">If the “PASID translation” VM-execution control is 1, the PASID value identified in the previous paragraph is treated </span>
<span id="t11_3991" class="t s4_3991">as a </span><span id="t12_3991" class="t s8_3991">guest PASID</span><span id="t13_3991" class="t s4_3991">. PASID translation converts this guest PASID to a 20-bit </span><span id="t14_3991" class="t s8_3991">host PASID</span><span id="t15_3991" class="t s4_3991">. After this translation, the </span>
<span id="t16_3991" class="t s4_3991">enqueue store is performed, using the host PASID in place of the guest PASID. </span>
<span id="t17_3991" class="t s4_3991">PASID translation is implemented by two hierarchies of data structures (</span><span id="t18_3991" class="t s8_3991">PASID-translation hierarchies</span><span id="t19_3991" class="t s4_3991">) config- </span>
<span id="t1a_3991" class="t s4_3991">ured by a VMM. Guest PASIDs 00000H to 7FFFFH are translated through the low PASID-translation hierarchy, while </span>
<span id="t1b_3991" class="t s4_3991">guest PASIDs 80000 to FFFFFH are translated through the high PASID-translation hierarchy. </span>
<span id="t1c_3991" class="t s9_3991">Table 26-1. </span><span id="t1d_3991" class="t s9_3991">Format of the Virtualization-Exception Information Area </span>
<span id="t1e_3991" class="t sa_3991">Byte Offset </span><span id="t1f_3991" class="t sa_3991">Contents </span>
<span id="t1g_3991" class="t sb_3991">0 </span><span id="t1h_3991" class="t sb_3991">The 32-bit value that would have been saved into the VMCS as an exit reason had a VM exit occurred </span>
<span id="t1i_3991" class="t sb_3991">instead of the virtualization exception. For EPT violations, this value is 48 (00000030H) </span>
<span id="t1j_3991" class="t sb_3991">4 </span><span id="t1k_3991" class="t sb_3991">FFFFFFFFH </span>
<span id="t1l_3991" class="t sb_3991">8 </span><span id="t1m_3991" class="t sb_3991">The 64-bit value that would have been saved into the VMCS as an exit qualification had a VM exit </span>
<span id="t1n_3991" class="t sb_3991">occurred instead of the virtualization exception </span>
<span id="t1o_3991" class="t sb_3991">16 </span><span id="t1p_3991" class="t sb_3991">The 64-bit value that would have been saved into the VMCS as a guest-linear address had a VM exit </span>
<span id="t1q_3991" class="t sb_3991">occurred instead of the virtualization exception </span>
<span id="t1r_3991" class="t sb_3991">24 </span><span id="t1s_3991" class="t sb_3991">The 64-bit value that would have been saved into the VMCS as a guest-</span><span id="t1t_3991" class="t s4_3991">physical </span><span id="t1u_3991" class="t sb_3991">address had a VM </span>
<span id="t1v_3991" class="t sb_3991">exit occurred instead of the virtualization exception </span>
<span id="t1w_3991" class="t sb_3991">32 </span><span id="t1x_3991" class="t sb_3991">The current 16-bit value of the EPTP index VM-execution control (see Section 25.6.20 and Section </span>
<span id="t1y_3991" class="t sb_3991">26.5.6.3) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
