// SPDX-License-Identifier: GPL-2.0

/dts-v1/;
/ {
	model = "loongson,LS2k1000-EVP";
	compatible = "loongson,ls2k";
	#address-cells = <2>;
	#size-cells = <2>;

	// Since 2K1000 support > 4GiB DIMM, use 2 cell for and address size
	memory {
		name = "memory";
		device_type = "memory";
		reg =  <0 0x00200000 0 0x0ee00000	// 200MiB at 2MiB
			    1 0x10000000 1 0xb0000000>;
	};

	soc {
		compatible = "ls,nbus", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x10000000 0 0x10000000 0x10000000
				0x40000000 0 0x40000000 0x40000000
				0x20000000 0 0x20000000 0x20000000
				0x0d000000 0 0x0d000000 0x02000000>;

		dma-coherent;
		nr_cpus_loongson = <2>;
		cores_per_package = <2>;

		/*mips core intc*/
		cpuintc: interrupt-controller {
			#address-cells = <0>;
			#interrupt-cells = <1>;
			interrupt-controller;
			compatible = "mti,cpu-interrupt-controller";
		};

		icu: interrupt-controller@1fe11000 {
			compatible = "loongson,liointc-1.0";
			interrupt-controller;
			#interrupt-cells = <1>;
			reg = <0x1fe11000 0x40>;

			/*bounce mode*/
			dispatch-mode = <1>;

			interrupt-parent = <&cpuintc>;
			interrupts = <4>;
			interrupt-names = "int0";

			/*The simplest support, have not use this*/
			loongson,parent_int_map = <0xf0ffffff>;
		};

		serial@0x1fe00000{
			device_type = "serial";
			compatible = "ns16550";
			reg = <0x1fe00000 0x100>;
			clock-frequency = <125000000>;
			interrupt-parent = <&icu>;
			interrupts = <0>;
		};
	};
};
