

================================================================
== Vivado HLS Report for 'subconv_1x1_16p16'
================================================================
* Date:           Mon Dec 10 14:57:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6612577|  6612577|  6612577|  6612577|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  6612576|  6612576|    137762|          -|          -|    48|    no    |
        | + Loop 1.1          |   137760|   137760|      8610|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     8608|     8608|       538|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      528|      528|        11|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     350|    215|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     316|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1080|   1338|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U59  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U61  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U60  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |ci_5_fu_276_p2       |     +    |      0|  23|  11|           6|           1|
    |co_11_fu_170_p2      |     +    |      0|  23|  11|           6|           1|
    |h_11_fu_221_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_126_fu_231_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_127_fu_260_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_128_fu_286_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_130_fu_308_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_131_fu_321_p2    |     +    |      0|  50|  20|          15|          15|
    |w_11_fu_250_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_125_fu_209_p2    |     -    |      0|  44|  18|          13|          13|
    |tmp_25_fu_366_p2     |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_244_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond2_fu_215_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond3_fu_164_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_270_p2   |   icmp   |      0|   0|   3|           6|           6|
    |notlhs_fu_348_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_354_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_23_fu_360_p2     |    or    |      0|   0|   2|           1|           1|
    |output_r_d0          |  select  |      0|   0|  32|           1|          32|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 350| 215|         156|         143|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_139     |    9|          2|    6|         12|
    |co_reg_94      |    9|          2|    6|         12|
    |grp_fu_150_p1  |   15|          3|   32|         96|
    |h_reg_105      |    9|          2|    5|         10|
    |sum_reg_127    |    9|          2|   32|         64|
    |w_reg_116      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   87|        228|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  23|   0|   23|          0|
    |bias_addr_reg_397               |   6|   0|    6|          0|
    |bias_load_reg_476               |  32|   0|   32|          0|
    |ci_5_reg_441                    |   6|   0|    6|          0|
    |ci_reg_139                      |   6|   0|    6|          0|
    |co_11_reg_382                   |   6|   0|    6|          0|
    |co_reg_94                       |   6|   0|    6|          0|
    |h_11_reg_405                    |   5|   0|    5|          0|
    |h_reg_105                       |   5|   0|    5|          0|
    |output_addr_reg_433             |  14|   0|   14|          0|
    |p_shl1_cast2_reg_387            |   6|   0|   11|          5|
    |result_reg_481                  |  32|   0|   32|          0|
    |shuffleunit0_2_outpu_1_reg_461  |  32|   0|   32|          0|
    |sum_reg_127                     |  32|   0|   32|          0|
    |tmp_125_reg_392                 |   9|   0|   13|          4|
    |tmp_193_cast_reg_415            |  11|   0|   15|          4|
    |tmp_24_reg_488                  |   1|   0|    1|          0|
    |tmp_91_cast_reg_428             |   5|   0|   15|         10|
    |tmp_93_reg_466                  |  32|   0|   32|          0|
    |tmp_cast_reg_410                |   5|   0|   11|          6|
    |w_11_reg_423                    |   5|   0|    5|          0|
    |w_reg_116                       |   5|   0|    5|          0|
    |weight_load_reg_456             |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 316|   0|  345|         29|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |   subconv_1x1_16p16  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |   subconv_1x1_16p16  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |   subconv_1x1_16p16  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |   subconv_1x1_16p16  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |   subconv_1x1_16p16  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |   subconv_1x1_16p16  | return value |
|weight_address0                | out |   12|  ap_memory |        weight        |     array    |
|weight_ce0                     | out |    1|  ap_memory |        weight        |     array    |
|weight_q0                      |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0                  | out |    6|  ap_memory |         bias         |     array    |
|bias_ce0                       | out |    1|  ap_memory |         bias         |     array    |
|bias_q0                        |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0              | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0                   | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0                   | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0                    | out |   32|  ap_memory |       output_r       |     array    |
|shuffleunit0_2_outpu_address0  | out |   14|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_ce0       | out |    1|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_q0        |  in |   32|  ap_memory | shuffleunit0_2_outpu |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

