{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666189077085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666189077085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:17:56 2022 " "Processing started: Wed Oct 19 22:17:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666189077085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666189077085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666189077085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666189077485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666189077528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666189077528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_code " "Found entity 1: RX_code" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "aes_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_sbox.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_key_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_key_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_mem " "Found entity 1: aes_key_mem" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_sbox " "Found entity 1: aes_inv_sbox" {  } { { "aes_inv_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_inv_sbox.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encipher_block " "Found entity 1: aes_encipher_block" {  } { { "aes_encipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_encipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_decipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_decipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_decipher_block " "Found entity 1: aes_decipher_block" {  } { { "aes_decipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_data_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_data_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_data_tb " "Found entity 1: aes_data_tb" {  } { { "aes_data_tb.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_data_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_core.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_core " "Found entity 1: aes_core" {  } { { "aes_core.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189077551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189077551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666189077601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:f_rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:f_rs232\"" {  } { { "mcu.v" "f_rs232" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189077603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_code rs232:f_rs232\|RX_code:rx " "Elaborating entity \"RX_code\" for hierarchy \"rs232:f_rs232\|RX_code:rx\"" {  } { { "rs232.v" "rx" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189077604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RX_code.v(58) " "Verilog HDL assignment warning at RX_code.v(58): truncated value with size 32 to match size of target (12)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077608 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RX_code.v(78) " "Verilog HDL assignment warning at RX_code.v(78): truncated value with size 32 to match size of target (12)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077609 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 RX_code.v(96) " "Verilog HDL assignment warning at RX_code.v(96): truncated value with size 32 to match size of target (21)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077609 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(106) " "Verilog HDL assignment warning at RX_code.v(106): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077609 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(116) " "Verilog HDL assignment warning at RX_code.v(116): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077610 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(328) " "Verilog HDL assignment warning at RX_code.v(328): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077647 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(329) " "Verilog HDL assignment warning at RX_code.v(329): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077648 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(333) " "Verilog HDL assignment warning at RX_code.v(333): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077648 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(334) " "Verilog HDL assignment warning at RX_code.v(334): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077648 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(338) " "Verilog HDL assignment warning at RX_code.v(338): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077648 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(339) " "Verilog HDL assignment warning at RX_code.v(339): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077648 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(343) " "Verilog HDL assignment warning at RX_code.v(343): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077648 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(344) " "Verilog HDL assignment warning at RX_code.v(344): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077648 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(369) " "Verilog HDL assignment warning at RX_code.v(369): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(370) " "Verilog HDL assignment warning at RX_code.v(370): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(374) " "Verilog HDL assignment warning at RX_code.v(374): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(375) " "Verilog HDL assignment warning at RX_code.v(375): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(379) " "Verilog HDL assignment warning at RX_code.v(379): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(380) " "Verilog HDL assignment warning at RX_code.v(380): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(384) " "Verilog HDL assignment warning at RX_code.v(384): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RX_code.v(385) " "Verilog HDL assignment warning at RX_code.v(385): truncated value with size 32 to match size of target (1)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189077649 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AES_ACTION RX_code.v(299) " "Verilog HDL Always Construct warning at RX_code.v(299): inferring latch(es) for variable \"AES_ACTION\", which holds its previous value in one or more paths through the always construct" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 299 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666189077650 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KEY_TYPE RX_code.v(299) " "Verilog HDL Always Construct warning at RX_code.v(299): inferring latch(es) for variable \"KEY_TYPE\", which holds its previous value in one or more paths through the always construct" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 299 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666189077651 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEY_TYPE RX_code.v(299) " "Inferred latch for \"KEY_TYPE\" at RX_code.v(299)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077719 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AES_ACTION RX_code.v(299) " "Inferred latch for \"AES_ACTION\" at RX_code.v(299)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077719 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[0\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[0\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077791 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[1\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[1\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077791 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[2\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[2\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077791 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[3\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[3\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[4\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[4\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[5\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[5\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[6\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[6\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[7\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[7\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[8\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[8\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[9\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[9\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[10\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[10\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[11\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[11\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077792 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[12\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[12\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077793 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[13\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[13\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077793 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[14\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[14\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077793 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[15\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[15\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077793 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[16\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[16\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077793 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[17\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[17\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077793 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[18\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[18\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077793 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[19\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[19\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[20\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[20\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[21\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[21\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[22\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[22\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[23\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[23\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[24\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[24\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[25\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[25\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[26\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[26\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[27\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[27\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077794 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[28\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[28\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[29\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[29\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[30\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[30\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[31\] RX_code.v(190) " "Inferred latch for \"ram_data_in\[31\]\" at RX_code.v(190)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] RX_code.v(189) " "Inferred latch for \"addr\[0\]\" at RX_code.v(189)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] RX_code.v(189) " "Inferred latch for \"addr\[1\]\" at RX_code.v(189)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] RX_code.v(189) " "Inferred latch for \"addr\[2\]\" at RX_code.v(189)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] RX_code.v(189) " "Inferred latch for \"addr\[3\]\" at RX_code.v(189)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] RX_code.v(189) " "Inferred latch for \"addr\[4\]\" at RX_code.v(189)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] RX_code.v(189) " "Inferred latch for \"addr\[5\]\" at RX_code.v(189)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077795 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] RX_code.v(189) " "Inferred latch for \"addr\[6\]\" at RX_code.v(189)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666189077796 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_core rs232:f_rs232\|RX_code:rx\|aes_core:aes " "Elaborating entity \"aes_core\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\"" {  } { { "RX_code.v" "aes" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189078221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_encipher_block rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_encipher_block:enc_block " "Elaborating entity \"aes_encipher_block\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_encipher_block:enc_block\"" {  } { { "aes_core.v" "enc_block" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189078226 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_encipher_block.v(282) " "Verilog HDL Case Statement information at aes_encipher_block.v(282): all case item expressions in this case statement are onehot" {  } { { "aes_encipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_encipher_block.v" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666189078231 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_encipher_block:enc_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_decipher_block rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block " "Elaborating entity \"aes_decipher_block\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\"" {  } { { "aes_core.v" "dec_block" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189078232 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_decipher_block.v(320) " "Verilog HDL Case Statement information at aes_decipher_block.v(320): all case item expressions in this case statement are onehot" {  } { { "aes_decipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 320 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666189078238 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_decipher_block:dec_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_inv_sbox rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst " "Elaborating entity \"aes_inv_sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst\"" {  } { { "aes_decipher_block.v" "inv_sbox_inst" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189078239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_mem rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_key_mem:keymem " "Elaborating entity \"aes_key_mem\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_key_mem:keymem\"" {  } { { "aes_core.v" "keymem" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189078242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(382) " "Verilog HDL assignment warning at aes_key_mem.v(382): truncated value with size 32 to match size of target (4)" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189078267 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_key_mem:keymem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(384) " "Verilog HDL assignment warning at aes_key_mem.v(384): truncated value with size 32 to match size of target (4)" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189078267 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_key_mem:keymem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_sbox:sbox_inst " "Elaborating entity \"aes_sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_sbox:sbox_inst\"" {  } { { "aes_core.v" "sbox_inst" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189078269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_code rs232:f_rs232\|TX_code:tx " "Elaborating entity \"TX_code\" for hierarchy \"rs232:f_rs232\|TX_code:tx\"" {  } { { "rs232.v" "tx" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666189078273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 TX_code.v(43) " "Verilog HDL assignment warning at TX_code.v(43): truncated value with size 32 to match size of target (12)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189078274 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX_code.v(56) " "Verilog HDL assignment warning at TX_code.v(56): truncated value with size 32 to match size of target (4)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189078274 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TX_code.v(66) " "Verilog HDL assignment warning at TX_code.v(66): truncated value with size 32 to match size of target (3)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666189078274 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|AES_ACTION " "Latch rs232:f_rs232\|RX_code:rx\|AES_ACTION has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|addr\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|addr\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666189090427 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666189090427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|KEY_TYPE " "Latch rs232:f_rs232\|RX_code:rx\|KEY_TYPE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|addr\[4\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|addr\[4\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666189090427 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666189090427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666189096306 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666189119529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666189119819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666189120355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666189120355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666189121596 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666189121596 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666189121596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11527 " "Implemented 11527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666189121597 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666189121597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11521 " "Implemented 11521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666189121597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666189121597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666189121645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:18:41 2022 " "Processing ended: Wed Oct 19 22:18:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666189121645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666189121645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666189121645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666189121645 ""}
