# Fullsend - A RISC-V Core


- [x] Minimal RV32I (minus branches)
- [x] Pipeline Staling
- [x] Pipeline forwarding
- [x] Control Unit Cleanup
- [x] Separation of memory from core (precursor to caches)
- [ ] Caches
- [ ] Test w/ RISC-V Formal Interface
- [ ] ASIC start
- [ ] vector with RV OVI

