
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003570                       # Number of seconds simulated
sim_ticks                                  3569615076                       # Number of ticks simulated
final_tick                               533133995013                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159649                       # Simulator instruction rate (inst/s)
host_op_rate                                   202166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281437                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895104                       # Number of bytes of host memory used
host_seconds                                 12683.54                       # Real time elapsed on the host
sim_insts                                  2024909176                       # Number of instructions simulated
sim_ops                                    2564179824                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       164224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       201344                       # Number of bytes read from this memory
system.physmem.bytes_read::total               368512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       114816                       # Number of bytes written to this memory
system.physmem.bytes_written::total            114816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1283                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1573                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2879                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             897                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  897                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       358582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46006081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       466157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56404961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103235781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       358582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       466157                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             824739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32164813                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32164813                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32164813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       358582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46006081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       466157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56404961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135400594                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8560229                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3105139                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548619                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202142                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268912                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1206233                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315233                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8813                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3199141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17016117                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3105139                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1521466                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3655778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1080668                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        697458                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564999                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8427828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.482517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4772050     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          363795      4.32%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318593      3.78%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342350      4.06%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          303271      3.60%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155939      1.85%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101634      1.21%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269958      3.20%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1800238     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8427828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362740                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.987811                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3368339                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       653635                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3474887                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56348                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        874610                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507235                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          875                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20186368                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        874610                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3534750                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         301023                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76483                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3360964                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279990                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19502735                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          593                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176548                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27066139                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90921019                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90921019                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10259152                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3329                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1732                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           738344                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25599                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       304600                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18393325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14764214                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28953                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6116012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18693180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8427828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751841                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3012784     35.75%     35.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1788302     21.22%     56.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1186753     14.08%     71.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763006      9.05%     80.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756120      8.97%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442823      5.25%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336989      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75549      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65502      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8427828                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108175     68.74%     68.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22199     14.11%     82.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26979     17.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12134770     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200442      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577114     10.68%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850291      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14764214                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724745                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157357                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010658                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38142564                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24512792                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14349520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14921571                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26530                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708788                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228340                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        874610                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         225466                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16324                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18396651                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937991                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008240                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          745                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236730                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14506123                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484841                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258089                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310657                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056717                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825816                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.694595                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14363973                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14349520                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9356559                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26114777                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676301                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358286                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6157665                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204286                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7553218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620412                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3028600     40.10%     40.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041696     27.03%     67.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836367     11.07%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428126      5.67%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366722      4.86%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178981      2.37%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201078      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100926      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370722      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7553218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370722                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25579488                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37669555                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 132401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856023                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856023                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.168193                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.168193                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65504954                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19667783                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18940629                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8560229                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3069491                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2494470                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211070                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1272549                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1193062                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322336                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9043                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3077375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17017238                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3069491                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1515398                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3739249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1128085                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        669832                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1506506                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8398843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.502987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4659594     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          328583      3.91%     59.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265575      3.16%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          642469      7.65%     70.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174102      2.07%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          224478      2.67%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162675      1.94%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90728      1.08%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1850639     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8398843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358576                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987942                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3220099                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       652166                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3594302                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24624                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        907643                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       524191                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4782                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20332666                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11413                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        907643                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3457479                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         140037                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       163524                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3375972                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       354180                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19610635                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2656                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146274                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           39                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27446425                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91534476                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91534476                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16790326                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10656006                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4104                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2358                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           976700                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1829709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       932642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14648                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       339030                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18535371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14701961                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29778                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6425293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19657999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          711                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8398843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750475                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884280                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2947535     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1789998     21.31%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1192667     14.20%     70.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       871033     10.37%     80.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       743307      8.85%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389350      4.64%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       331522      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63028      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70403      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8398843                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86486     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17583     14.49%     85.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17310     14.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12251264     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208675      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1626      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1459919      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       780477      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14701961                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.717473                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121380                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008256                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37953922                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24964701                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14325068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14823341                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55242                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       724732                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241563                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        907643                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62161                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8243                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18539336                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41274                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1829709                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       932642                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2337                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244093                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14467007                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1369912                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234953                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2130482                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2041397                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            760570                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.690026                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14334832                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14325068                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9330129                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26346106                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673444                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354137                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9836036                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12079719                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6459645                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210950                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7491200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612521                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2941265     39.26%     39.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2063304     27.54%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837138     11.17%     77.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473020      6.31%     84.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386060      5.15%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158269      2.11%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188074      2.51%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93510      1.25%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350560      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7491200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9836036                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12079719                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1796050                       # Number of memory references committed
system.switch_cpus1.commit.loads              1104971                       # Number of loads committed
system.switch_cpus1.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1735516                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10884381                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245939                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350560                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25680004                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37987011                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 161386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9836036                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12079719                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9836036                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870293                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870293                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.149039                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.149039                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65075739                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19801192                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18767223                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3252                       # number of misc regfile writes
system.l20.replacements                          1293                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          694173                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17677                       # Sample count of references to valid blocks.
system.l20.avg_refs                         39.269842                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          407.678469                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975546                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   673.287908                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15292.058076                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024883                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000609                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.041094                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.933353                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8571                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8571                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2201                       # number of Writeback hits
system.l20.Writeback_hits::total                 2201                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8571                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8571                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8571                       # number of overall hits
system.l20.overall_hits::total                   8571                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1283                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1293                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1283                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1293                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1283                       # number of overall misses
system.l20.overall_misses::total                 1293                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    118006527                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      118772492                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    118006527                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       118772492                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    118006527                       # number of overall miss cycles
system.l20.overall_miss_latency::total      118772492                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9854                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9864                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2201                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2201                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9854                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9864                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9854                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9864                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130201                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.131083                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130201                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.131083                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130201                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.131083                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91977.028059                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91858.075793                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91977.028059                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91858.075793                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91977.028059                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91858.075793                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 446                       # number of writebacks
system.l20.writebacks::total                      446                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1283                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1293                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1283                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1293                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1283                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1293                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    108470887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    109162645                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    108470887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    109162645                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    108470887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    109162645                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130201                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.131083                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130201                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.131083                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130201                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.131083                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84544.728761                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84425.866203                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84544.728761                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84425.866203                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84544.728761                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84425.866203                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1586                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          747934                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17970                       # Sample count of references to valid blocks.
system.l21.avg_refs                         41.621258                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          996.052408                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.967523                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   814.770862                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14559.209207                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.060794                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.049730                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000061                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.888624                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5635                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5635                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2144                       # number of Writeback hits
system.l21.Writeback_hits::total                 2144                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5635                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5635                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5635                       # number of overall hits
system.l21.overall_hits::total                   5635                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1586                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1573                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1586                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1573                       # number of overall misses
system.l21.overall_misses::total                 1586                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1045371                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    136009502                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      137054873                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1045371                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    136009502                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       137054873                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1045371                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    136009502                       # number of overall miss cycles
system.l21.overall_miss_latency::total      137054873                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7208                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7221                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2144                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2144                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7208                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7221                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7208                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7221                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.218230                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.219637                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.218230                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.219637                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.218230                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.219637                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 80413.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86465.036236                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86415.430643                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 80413.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86465.036236                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 86415.430643                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 80413.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86465.036236                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 86415.430643                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 451                       # number of writebacks
system.l21.writebacks::total                      451                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1573                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1586                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1573                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1586                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1573                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1586                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       945562                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    123777184                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    124722746                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       945562                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    123777184                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    124722746                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       945562                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    123777184                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    124722746                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.218230                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.219637                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.218230                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.219637                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.218230                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.219637                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72735.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78688.610299                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78639.814628                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 72735.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78688.610299                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78639.814628                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 72735.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78688.610299                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78639.814628                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975526                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572649                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821041.180000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975526                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564988                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564988                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564988                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564988                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564988                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564999                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564999                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564999                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564999                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9854                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468517                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10110                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17257.024431                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.889795                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.110205                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166769                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166769                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1651                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1651                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943446                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37880                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37895                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37895                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37895                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37895                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1205814566                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1205814566                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1286593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1286593                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1207101159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1207101159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1207101159                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1207101159                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981341                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981341                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981341                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981341                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031445                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019126                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019126                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019126                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019126                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31832.485903                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31832.485903                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85772.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85772.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31853.837155                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31853.837155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31853.837155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31853.837155                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2201                       # number of writebacks
system.cpu0.dcache.writebacks::total             2201                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28026                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28026                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28041                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28041                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9854                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9854                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    197008711                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    197008711                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    197008711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    197008711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    197008711                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    197008711                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008180                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008180                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19992.765476                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19992.765476                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19992.765476                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19992.765476                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19992.765476                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19992.765476                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967495                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006587244                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029409.766129                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967495                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1506489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1506489                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1506489                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1506489                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1506489                       # number of overall hits
system.cpu1.icache.overall_hits::total        1506489                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1339973                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1339973                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1339973                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1339973                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1339973                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1339973                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1506506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1506506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1506506                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1506506                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1506506                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1506506                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 78821.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78821.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 78821.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78821.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 78821.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78821.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1058371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1058371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1058371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1058371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1058371                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1058371                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81413.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81413.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81413.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7208                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165465575                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7464                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22168.485397                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.943941                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.056059                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878687                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121313                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1040365                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1040365                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       687826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        687826                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2198                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1626                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1626                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1728191                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1728191                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1728191                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1728191                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15687                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15687                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15687                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15687                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15687                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    632741160                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    632741160                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    632741160                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    632741160                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    632741160                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    632741160                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1056052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1056052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       687826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       687826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1743878                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1743878                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1743878                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1743878                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014854                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008995                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008995                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008995                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008995                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40335.383439                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40335.383439                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40335.383439                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40335.383439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40335.383439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40335.383439                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2144                       # number of writebacks
system.cpu1.dcache.writebacks::total             2144                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8479                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8479                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8479                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7208                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7208                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7208                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7208                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    181223403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    181223403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    181223403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    181223403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    181223403                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    181223403                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006825                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004133                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004133                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004133                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004133                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25141.981548                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25141.981548                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25141.981548                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25141.981548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25141.981548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25141.981548                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
