v 4
file . "DigitalClk.vhdl" "bf44c11ef5838cc8224f19081e62db0a50540015" "20200610170923.802":
  entity digitalclk at 1( 0) + 0 on 71;
  architecture behavioural of digitalclk at 12( 252) + 0 on 72;
file . "DigitalClk_tb.vhdl" "8cc269a3aac03a977f987e726555ef11d008fa47" "20200610170929.756":
  entity digitalclk_tb at 1( 0) + 0 on 73;
  architecture behavioural of digitalclk_tb at 8( 121) + 0 on 74;
