#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jan  5 11:04:58 2022
# Process ID: 2824
# Current directory: C:/Users/user/Desktop/final_project_1/final_project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/user/Desktop/final_project_1/final_project_1.runs/synth_1/top.vds
# Journal file: C:/Users/user/Desktop/final_project_1/final_project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 360.469 ; gain = 100.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'UltrasonicDriver' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/UltrasonicDriver.v:4]
INFO: [Synth 8-6155] done synthesizing module 'UltrasonicDriver' (1#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/UltrasonicDriver.v:4]
INFO: [Synth 8-6157] synthesizing module 'SevSeg_4digit' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/SevSeg_4Digit.v:3]
	Parameter N bound to: 18 - type: integer 
WARNING: [Synth 8-567] referenced signal 'distance' should be on the sensitivity list [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/SevSeg_4Digit.v:20]
INFO: [Synth 8-6155] done synthesizing module 'SevSeg_4digit' (2#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/SevSeg_4Digit.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/VGA_Ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/VGA_sync.v:2]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/VGA_sync.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (4#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/VGA_Ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'Servo_interface' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/servo.v:3]
INFO: [Synth 8-6157] synthesizing module 'angle' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/angel.v:3]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/angel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'angle' (5#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/angel.v:3]
INFO: [Synth 8-6157] synthesizing module 'angle_decoder' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/angel_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'angle_decoder' (6#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/angel_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/comparator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (7#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/comparator.v:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Servo_interface' (9#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/servo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design angle has unconnected port clk
WARNING: [Synth 8-3331] design SevSeg_4digit has unconnected port distance[15]
WARNING: [Synth 8-3331] design SevSeg_4digit has unconnected port distance[14]
WARNING: [Synth 8-3331] design SevSeg_4digit has unconnected port distance[13]
WARNING: [Synth 8-3331] design UltrasonicDriver has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 415.492 ; gain = 155.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 415.492 ; gain = 155.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 415.492 ; gain = 155.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/constrs_1/new/constarint.xdc]
WARNING: [Vivado 12-584] No ports matched 'sig'. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/constrs_1/new/constarint.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/constrs_1/new/constarint.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sig'. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/constrs_1/new/constarint.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/constrs_1/new/constarint.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/constrs_1/new/constarint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/constrs_1/new/constarint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 748.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 748.168 ; gain = 488.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 748.168 ; gain = 488.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 748.168 ; gain = 488.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "angle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 748.168 ; gain = 488.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UltrasonicDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module SevSeg_4digit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module angle 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "servo_cntrl/converter/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "servo_cntrl/converter/angle" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP servo_cntrl/decode/value0, operation Mode is: (C:0xea60)+(A:0x3b0)*B.
DSP Report: operator servo_cntrl/decode/value0 is absorbed into DSP servo_cntrl/decode/value0.
DSP Report: operator servo_cntrl/decode/value1 is absorbed into DSP servo_cntrl/decode/value0.
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[0]' (FDC) to 'vga/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[1]' (FDC) to 'vga/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[2]' (FDC) to 'vga/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[3]' (FDC) to 'vga/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[4]' (FDC) to 'vga/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[5]' (FDC) to 'vga/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[7]' (FDC) to 'vga/rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[8]' (FDC) to 'vga/rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga/rgb_reg_reg[10]' (FDC) to 'vga/rgb_reg_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 748.168 ; gain = 488.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|angle_decoder | (C:0xea60)+(A:0x3b0)*B | 9      | 10     | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 785.719 ; gain = 525.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_2/i_15' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_2/i_47' with timing assertions on output pin 'O'
INFO: [Synth 8-139] cannot merge instances i_2/i_47 and i_2/i_22 because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 857.211 ; gain = 597.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/I1 (LUT2)
     2: i_41/O (LUT2)
     3: i_41/I1 (LUT2)
     4: i_35/O (LUT5)
     5: i_35/I4 (LUT5)
     6: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_39"
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_41/O (LUT2)
     1: i_41/I1 (LUT2)
     2: i_35/O (LUT5)
     3: i_35/I4 (LUT5)
     4: i_39/O (LUT2)
     5: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_41"
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_40/O (LUT2)
     1: i_40/I1 (LUT2)
     2: i_36/O (LUT6)
     3: i_36/I5 (LUT6)
     4: i_44/O (LUT2)
     5: i_44/I1 (LUT2)
     6: i_43/O (LUT2)
     7: i_43/I1 (LUT2)
     8: i_41/O (LUT2)
     9: i_41/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_40"
Found timing loop:
     0: i_42/O (LUT2)
     1: i_42/I0 (LUT2)
     2: i_40/O (LUT2)
     3: i_40/I0 (LUT2)
     4: i_43/O (LUT2)
     5: i_43/I1 (LUT2)
     6: i_41/O (LUT2)
     7: i_41/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_42"
Found timing loop:
     0: i_38/O (LUT2)
     1: i_38/I1 (LUT2)
     2: i_37/O (LUT5)
     3: i_37/I4 (LUT5)
     4: i_40/O (LUT2)
     5: i_40/I0 (LUT2)
     6: i_43/O (LUT2)
     7: i_43/I1 (LUT2)
     8: i_41/O (LUT2)
     9: i_41/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_38"
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_715/O (LUT4)
     1: i_715/I3 (LUT4)
     2: i_39/O (LUT2)
     3: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_715"
Found timing loop:
     0: i_43/O (LUT2)
     1: i_43/I1 (LUT2)
     2: i_41/O (LUT2)
     3: i_41/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_43"
Found timing loop:
     0: i_42/O (LUT2)
     1: i_42/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_42/O (LUT2)
     1: i_42/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_40/O (LUT2)
     1: i_40/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_44/O (LUT2)
     1: i_44/I0 (LUT2)
     2: i_714/O (LUT6)
     3: i_714/I5 (LUT6)
     4: i_42/O (LUT2)
     5: i_42/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_44"
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_42/O (LUT2)
     1: i_42/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_40/O (LUT2)
     1: i_40/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_41/O (LUT2)
     1: i_41/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/I0 (LUT2)
     2: i_45/O (LUT3)
     3: i_45/I1 (LUT3)
     4: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_39"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: value0_i_3/O (LUT3)
     1: value0_i_3/I2 (LUT3)
     2: value0_i_9/O (LUT4)
     3: value0_i_9/I3 (LUT4)
     4: value0_i_3/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I2 -to O value0_i_3"
Found timing loop:
     0: value0_i_3/O (LUT3)
     1: value0_i_3/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: value0_i_10/O (LUT5)
     1: value0_i_10/I4 (LUT5)
     2: value0_i_3/O (LUT3)
     3: value0_i_3/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I4 -to O value0_i_10"
Found timing loop:
     0: value0_i_9/O (LUT4)
     1: value0_i_9/I3 (LUT4)
     2: value0_i_3/O (LUT3)
     3: value0_i_3/I1 (LUT3)
     4: value0_i_8/O (LUT6)
     5: value0_i_8/I4 (LUT6)
     6: value0_i_9/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I3 -to O value0_i_9"
Found timing loop:
     0: value0_i_6/O (LUT3)
     1: value0_i_6/I2 (LUT3)
     2: value0_i_12/O (LUT5)
     3: value0_i_12/I4 (LUT5)
     4: value0_i_4/O (LUT3)
     5: value0_i_4/I2 (LUT3)
     6: value0_i_10/O (LUT5)
     7: value0_i_10/I3 (LUT5)
     8: value0_i_11/O (LUT4)
     9: value0_i_11/I3 (LUT4)
    10: value0_i_11/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I2 -to O value0_i_6"
Found timing loop:
     0: value0_i_8/O (LUT6)
     1: value0_i_8/I4 (LUT6)
     2: value0_i_9/O (LUT4)
     3: value0_i_9/I2 (LUT4)
     4: value0_i_11/O (LUT4)
     5: value0_i_11/I3 (LUT4)
     6: value0_i_11/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I4 -to O value0_i_8"
Found timing loop:
     0: value0_i_3/O (LUT3)
     1: value0_i_3/I1 (LUT3)
     2: value0_i_8/O (LUT6)
     3: value0_i_8/I3 (LUT6)
     4: value0_i_8/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I1 -to O value0_i_3"
Found timing loop:
     0: value0_i_11/O (LUT4)
     1: value0_i_11/I3 (LUT4)
     2: value0_i_11/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I3 -to O value0_i_11"
Found timing loop:
     0: value0_i_11/O (LUT4)
     1: value0_i_11/I2 (LUT4)
     2: value0_i_3/O (LUT3)
     3: value0_i_3/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Inferred a: "set_disable_timing -from I2 -to O value0_i_11"
Found timing loop:
     0: value0_i_3/O (LUT3)
     1: value0_i_3/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
Found timing loop:
     0: value0_i_6/O (LUT3)
     1: value0_i_6/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/user/Desktop/final_project_1/final_project_1.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   111|
|3     |DSP48E1 |     1|
|4     |LUT1    |    37|
|5     |LUT2    |   144|
|6     |LUT3    |   203|
|7     |LUT4    |   115|
|8     |LUT5    |   102|
|9     |LUT6    |   170|
|10    |FDCE    |    27|
|11    |FDRE    |   128|
|12    |IBUF    |     3|
|13    |OBUF    |    28|
+------+--------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 |  1070|
|2     |  servo_cntrl     |Servo_interface  |    66|
|3     |    compare       |comparator       |     3|
|4     |    count         |counter          |    42|
|5     |    decode        |angle_decoder    |    21|
|6     |  svg             |SevSeg_4digit    |    28|
|7     |  usd             |UltrasonicDriver |   875|
|8     |  vga             |vga_ctrl         |    66|
|9     |    vga_sync_unit |vga_sync         |    63|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 858.688 ; gain = 598.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 858.688 ; gain = 266.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 858.688 ; gain = 598.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 10 Warnings, 35 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 858.688 ; gain = 611.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/final_project_1/final_project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 858.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  5 11:06:04 2022...
