#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan  4 12:24:35 2020
# Process ID: 19788
# Current directory: C:/Users/Henry/Desktop/fp0103
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15156 C:\Users\Henry\Desktop\fp0103\lab10.xpr
# Log file: C:/Users/Henry/Desktop/fp0103/vivado.log
# Journal file: C:/Users/Henry/Desktop/fp0103\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Henry/Desktop/fp0103/lab10.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/CHEN/Downloads/fp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 682.941 ; gain = 77.156
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  4 12:32:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/synth_1/runme.log
[Sat Jan  4 12:32:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 1312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 1695.582 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 1695.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1695.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 972 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 36 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 900 instances
  RAM32X1S => RAM32X1S (RAMS32): 24 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1833.703 ; gain = 970.773
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  4 12:40:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/synth_1/runme.log
[Sat Jan  4 12:40:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1311 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1978.664 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1978.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1978.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 972 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 36 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 900 instances
  RAM32X1S => RAM32X1S (RAMS32): 24 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.664 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  4 12:45:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/synth_1/runme.log
[Sat Jan  4 12:45:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  4 14:25:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/synth_1/runme.log
[Sat Jan  4 14:25:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  4 14:26:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/synth_1/runme.log
[Sat Jan  4 14:26:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  4 14:30:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/synth_1/runme.log
[Sat Jan  4 14:30:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/Henry/Desktop/fp0103/lab10.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: lab10
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab10' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/lab10.v:23]
	Parameter SCORE_W bound to: 30 - type: integer 
	Parameter SCORE_H bound to: 30 - type: integer 
	Parameter SCORE_VPOS bound to: 20 - type: integer 
	Parameter SCORE1_HPOS bound to: 100 - type: integer 
	Parameter SCORE2_HPOS bound to: 600 - type: integer 
	Parameter VBUF_W bound to: 320 - type: integer 
	Parameter VBUF_H bound to: 240 - type: integer 
	Parameter CLOUD_VPOS bound to: 20 - type: integer 
	Parameter CLOUD_W bound to: 32 - type: integer 
	Parameter CLOUD_H bound to: 16 - type: integer 
	Parameter CLOUD2_VPOS bound to: 40 - type: integer 
	Parameter CLOUD2_W bound to: 32 - type: integer 
	Parameter CLOUD2_H bound to: 16 - type: integer 
	Parameter PIKA1_W bound to: 47 - type: integer 
	Parameter PIKA1_H bound to: 50 - type: integer 
	Parameter pika2y bound to: 167 - type: integer 
	Parameter BALL_W bound to: 20 - type: integer 
	Parameter BALL_H bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/debounce.v:21]
	Parameter DEBOUNCE_PERIOD bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (2#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/LCD_module.v:13]
INFO: [Synth 8-6157] synthesizing module 'BCD_counter' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/BCD_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/BCD_counter.v:57]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (3#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/BCD_counter.v:57]
INFO: [Synth 8-6155] done synthesizing module 'BCD_counter' (4#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/BCD_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/vga_sync.v:19]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (5#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/vga_sync.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/clk_divider.v:21]
	Parameter divider bound to: 2 - type: integer 
	Parameter half_divider bound to: 1 - type: integer 
	Parameter divider_minus_one bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (6#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/clk_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'sram' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_ball.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 76800 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_ball.v:16]
INFO: [Synth 8-3876] $readmem data file 'background.mem' is read successfully [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_ball.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram' (7#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_ball.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_ball' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram.v:16]
INFO: [Synth 8-3876] $readmem data file 'ball20x20.mem' is read successfully [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram_ball' (8#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram_cloud' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_cloud.v:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_cloud.v:31]
INFO: [Synth 8-3876] $readmem data file 'cloud.mem' is read successfully [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_cloud.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sram_cloud' (9#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_cloud.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_pika1' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_pika1.v:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 18800 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_pika1.v:31]
INFO: [Synth 8-3876] $readmem data file 'pika1.mem' is read successfully [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_pika1.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sram_pika1' (10#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sram_pika1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sramscore' [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sramscore.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 9000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sramscore.v:16]
INFO: [Synth 8-3876] $readmem data file 'score.mem' is read successfully [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sramscore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sramscore' (11#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/sramscore.v:8]
WARNING: [Synth 8-6014] Unused sequential element pika2_stop_pos_reg was removed.  [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/lab10.v:525]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/lab10.v:589]
WARNING: [Synth 8-3848] Net b in module/entity lab10 does not have driver. [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/lab10.v:267]
INFO: [Synth 8-6155] done synthesizing module 'lab10' (12#1) [C:/Users/Henry/Desktop/fp0103/lab10.srcs/sources_1/lab10.v:23]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[17]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[16]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[15]
WARNING: [Synth 8-3331] design sramscore has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram_pika1 has unconnected port addr[17]
WARNING: [Synth 8-3331] design sram_pika1 has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram_pika1 has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[17]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[13]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[12]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[11]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[10]
WARNING: [Synth 8-3331] design sram_cloud has unconnected port addr[9]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[17]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[13]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[12]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[11]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[10]
WARNING: [Synth 8-3331] design sram_ball has unconnected port addr[9]
WARNING: [Synth 8-3331] design sram has unconnected port addr[17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Henry/Desktop/fp0103/lab10.srcs/constrs_1/lab10.xdc]
Finished Parsing XDC File [C:/Users/Henry/Desktop/fp0103/lab10.srcs/constrs_1/lab10.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2193.223 ; gain = 0.000
37 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2193.223 ; gain = 0.000
close_project
open_project D:/Dlab/lab9/lab9.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: lab9
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9' [D:/Dlab/lab9/lab9.srcs/sources_1/new/lab9.v:23]
	Parameter S_MAIN_IDLE bound to: 3'b001 
	Parameter S_MAIN_CRACK bound to: 3'b010 
	Parameter S_MAIN_REST bound to: 3'b011 
	Parameter S_MAIN_DISP bound to: 3'b100 
	Parameter S_MAIN_PREPARE bound to: 3'b101 
	Parameter PARALLEL_NUM bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [D:/Dlab/lab9/lab9.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (1#1) [D:/Dlab/lab9/lab9.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-6157] synthesizing module 'BCD_counter' [D:/Dlab/lab9/lab9.srcs/sources_1/new/BCD_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [D:/Dlab/lab9/lab9.srcs/sources_1/new/BCD_counter.v:61]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (2#1) [D:/Dlab/lab9/lab9.srcs/sources_1/new/BCD_counter.v:61]
INFO: [Synth 8-6155] done synthesizing module 'BCD_counter' (3#1) [D:/Dlab/lab9/lab9.srcs/sources_1/new/BCD_counter.v:23]
WARNING: [Synth 8-689] width (56) of port connection 'result' does not match port width (64) of module 'BCD_counter' [D:/Dlab/lab9/lab9.srcs/sources_1/new/lab9.v:82]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Dlab/lab9/lab9.srcs/sources_1/imports/debounce.v:21]
	Parameter DEBOUNCE_PERIOD bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [D:/Dlab/lab9/lab9.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'md5' [D:/Dlab/lab9/lab9.srcs/sources_1/new/md5.v:23]
	Parameter S_MAIN_IDLE bound to: 2'b00 
	Parameter S_MAIN_PREPROCESS bound to: 2'b01 
	Parameter S_MAIN_CALCULATE bound to: 2'b10 
	Parameter S_MAIN_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Dlab/lab9/lab9.srcs/sources_1/new/md5.v:55]
INFO: [Synth 8-6155] done synthesizing module 'md5' (5#1) [D:/Dlab/lab9/lab9.srcs/sources_1/new/md5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab9' (6#1) [D:/Dlab/lab9/lab9.srcs/sources_1/new/lab9.v:23]
WARNING: [Synth 8-3331] design lab9 has unconnected port usr_btn[2]
WARNING: [Synth 8-3331] design lab9 has unconnected port usr_btn[1]
WARNING: [Synth 8-3331] design lab9 has unconnected port usr_btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dlab/lab8/lab8.srcs/constrs_1/new/lab8.xdc]
Finished Parsing XDC File [D:/Dlab/lab8/lab8.srcs/constrs_1/new/lab8.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2193.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2193.223 ; gain = 0.000
16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2193.223 ; gain = 0.000
close_project
open_project D:/Dlab/lab_7/lab_7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: lab7
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab7' [D:/Dlab/lab_7/lab_7.srcs/sources_1/lab7.v:24]
	Parameter S_MAIN_INIT bound to: 3'b100 
	Parameter S_MAIN_READ bound to: 3'b001 
	Parameter S_MAIN_CALCULATE bound to: 3'b010 
	Parameter S_MAIN_REPLY bound to: 3'b011 
	Parameter S_UART_IDLE bound to: 2'b00 
	Parameter S_UART_WAIT bound to: 2'b01 
	Parameter S_UART_SEND bound to: 2'b10 
	Parameter S_UART_INCR bound to: 2'b11 
	Parameter REPLY_LEN bound to: 169 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Dlab/lab_7/lab_7.srcs/sources_1/debounce.v:21]
	Parameter DEBOUNCE_PERIOD bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [D:/Dlab/lab_7/lab_7.srcs/sources_1/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Dlab/lab6/lab6.srcs/sources_1/new/uart.v:31]
	Parameter CLOCK_DIVIDE bound to: 651 - type: integer 
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_CHECK_START bound to: 1 - type: integer 
	Parameter RX_READ_BITS bound to: 2 - type: integer 
	Parameter RX_CHECK_STOP bound to: 3 - type: integer 
	Parameter RX_DELAY_RESTART bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_RECEIVED bound to: 6 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_SENDING bound to: 1 - type: integer 
	Parameter TX_DELAY_RESTART bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart' (2#1) [D:/Dlab/lab6/lab6.srcs/sources_1/new/uart.v:31]
INFO: [Synth 8-6157] synthesizing module 'sram' [D:/Dlab/lab_7/lab_7.srcs/sources_1/sram.v:30]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter RAM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'matrices.mem' is read successfully [D:/Dlab/lab_7/lab_7.srcs/sources_1/sram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'sram' (3#1) [D:/Dlab/lab_7/lab_7.srcs/sources_1/sram.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lab7' (4#1) [D:/Dlab/lab_7/lab_7.srcs/sources_1/lab7.v:24]
WARNING: [Synth 8-3917] design lab7 has port usr_led[3] driven by constant 0
WARNING: [Synth 8-3331] design sram has unconnected port addr[10]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dlab/lab_7/lab_7.srcs/constrs_1/lab7.xdc]
Finished Parsing XDC File [D:/Dlab/lab_7/lab_7.srcs/constrs_1/lab7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2193.223 ; gain = 0.000
13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2193.223 ; gain = 0.000
close_project
open_project D:/Dlab/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: lab6
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab6' [D:/Dlab/lab6/lab6.srcs/sources_1/new/lab6.v:24]
	Parameter S_MAIN_INIT bound to: 3'b000 
	Parameter S_MAIN_PROMPT1 bound to: 3'b001 
	Parameter S_MAIN_READ_NUM1 bound to: 3'b010 
	Parameter S_MAIN_PROMPT2 bound to: 3'b011 
	Parameter S_MAIN_READ_NUM2 bound to: 3'b100 
	Parameter S_MAIN_CALCULATE bound to: 3'b101 
	Parameter S_MAIN_REPLY bound to: 3'b110 
	Parameter S_UART_IDLE bound to: 2'b00 
	Parameter S_UART_WAIT bound to: 2'b01 
	Parameter S_UART_SEND bound to: 2'b10 
	Parameter S_UART_INCR bound to: 2'b11 
	Parameter INIT_DELAY bound to: 100000 - type: integer 
	Parameter PROMPT_STR1 bound to: 0 - type: integer 
	Parameter PROMPT_LEN1 bound to: 35 - type: integer 
	Parameter PROMPT_STR2 bound to: 35 - type: integer 
	Parameter PROMPT_LEN2 bound to: 36 - type: integer 
	Parameter REPLY_STR bound to: 71 - type: integer 
	Parameter REPLY_LEN bound to: 37 - type: integer 
	Parameter MEM_SIZE bound to: 108 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Dlab/lab6/lab6.srcs/sources_1/new/uart.v:31]
	Parameter CLOCK_DIVIDE bound to: 651 - type: integer 
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_CHECK_START bound to: 1 - type: integer 
	Parameter RX_READ_BITS bound to: 2 - type: integer 
	Parameter RX_CHECK_STOP bound to: 3 - type: integer 
	Parameter RX_DELAY_RESTART bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_RECEIVED bound to: 6 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_SENDING bound to: 1 - type: integer 
	Parameter TX_DELAY_RESTART bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart' (1#1) [D:/Dlab/lab6/lab6.srcs/sources_1/new/uart.v:31]
INFO: [Synth 8-6155] done synthesizing module 'lab6' (2#1) [D:/Dlab/lab6/lab6.srcs/sources_1/new/lab6.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dlab/lab6/lab6.srcs/constrs_1/new/lab6.xdc]
Finished Parsing XDC File [D:/Dlab/lab6/lab6.srcs/constrs_1/new/lab6.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2197.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.055 ; gain = 3.832
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.055 ; gain = 3.832
close_project
open_project D:/Dlab/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Dlab/lab2/lab2.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-226] default block is never used [D:/Dlab/lab2/lab2.srcs/sources_1/new/ALU.v:19]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Dlab/lab2/lab2.srcs/sources_1/new/ALU.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2197.055 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2197.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2197.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2197.055 ; gain = 0.000
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2197.055 ; gain = 0.000
close_project
open_project C:/Users/Henry/Desktop/fp0103/lab10.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 14:50:43 2020...
