// Seed: 1838082597
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wor id_9
);
  assign id_9 = 1'b0;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_13 = 1 !=? id_18;
  wire id_22;
  assign id_12 = 1;
  wire id_23;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1
    , id_5,
    input tri0 id_2,
    input supply0 id_3
);
  always @(negedge 1) id_5 = id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_0
  );
endmodule
