<dec f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='91' type='llvm::SpillPlacement::BorderConstraint'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1199' u='w' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1215' u='w' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1218' u='w' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1225' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1226' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1291' u='w' c='_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1293' u='w' c='_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1623' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb'/>
<offset>32</offset>
<doc f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='91'>///&lt; Constraint on block entry.</doc>
<use f='llvm/llvm/lib/CodeGen/SpillPlacement.cpp' l='269' u='r' c='_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE'/>
<use f='llvm/llvm/lib/CodeGen/SpillPlacement.cpp' l='272' u='r' c='_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE'/>
