{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530218475748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530218475755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 17:41:15 2018 " "Processing started: Thu Jun 28 17:41:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530218475755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530218475755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bancoROM -c bancoROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off bancoROM -c bancoROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530218475755 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530218476033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoROM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bancoROM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bancoROM " "Found entity 1: bancoROM" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530218476123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530218476123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bancoROM " "Elaborating entity \"bancoROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530218476197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaROM.bdf 1 1 " "Using design file memoriaROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530218476214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530218476214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:inst2 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:inst2\"" {  } { { "bancoROM.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 200 832 1016 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530218476216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst259 " "Primitive \"VCC\" of instance \"inst259\" not used" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 16 424 456 32 "inst259" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530218476219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderROM.bdf 1 1 " "Using design file decoderROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderROM " "Found entity 1: decoderROM" {  } { { "decoderROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/decoderROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530218476233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530218476233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderROM memoriaROM:inst2\|decoderROM:inst257 " "Elaborating entity \"decoderROM\" for hierarchy \"memoriaROM:inst2\|decoderROM:inst257\"" {  } { { "memoriaROM.bdf" "inst257" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 160 208 344 256 "inst257" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530218476235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador2.bdf 1 1 " "Using design file decodificador2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador2 " "Found entity 1: decodificador2" {  } { { "decodificador2.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/decodificador2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530218476280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530218476280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador2 decodificador2:inst " "Elaborating entity \"decodificador2\" for hierarchy \"decodificador2:inst\"" {  } { { "bancoROM.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 208 1192 1312 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530218476282 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst inst15\[7\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst\" to the node \"inst15\[7\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 528 576 232 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst inst8\[7\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst\" to the node \"inst8\[7\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 528 576 232 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst inst14\[7\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst\" to the node \"inst14\[7\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 528 576 232 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst1 inst15\[6\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst1\" to the node \"inst15\[6\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 640 688 232 "inst1" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst1 inst8\[6\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst1\" to the node \"inst8\[6\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 640 688 232 "inst1" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst1 inst14\[6\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst1\" to the node \"inst14\[6\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 640 688 232 "inst1" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst2 inst15\[5\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst2\" to the node \"inst15\[5\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 752 800 232 "inst2" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst2 inst8\[5\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst2\" to the node \"inst8\[5\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 752 800 232 "inst2" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst2 inst14\[5\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst2\" to the node \"inst14\[5\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 752 800 232 "inst2" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst6 inst15\[4\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst6\" to the node \"inst15\[4\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 864 912 232 "inst6" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst6 inst8\[4\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst6\" to the node \"inst8\[4\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 864 912 232 "inst6" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst6 inst14\[4\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst6\" to the node \"inst14\[4\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 864 912 232 "inst6" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst7 inst15\[3\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst7\" to the node \"inst15\[3\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 976 1024 232 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst7 inst8\[3\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst7\" to the node \"inst8\[3\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 976 1024 232 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst7 inst14\[3\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst7\" to the node \"inst14\[3\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 976 1024 232 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst8 inst15\[2\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst8\" to the node \"inst15\[2\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1088 1136 232 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst8 inst8\[2\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst8\" to the node \"inst8\[2\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1088 1136 232 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst8 inst14\[2\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst8\" to the node \"inst14\[2\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1088 1136 232 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst9 inst15\[1\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst9\" to the node \"inst15\[1\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1200 1248 232 "inst9" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst9 inst8\[1\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst9\" to the node \"inst8\[1\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1200 1248 232 "inst9" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst9 inst14\[1\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst9\" to the node \"inst14\[1\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1200 1248 232 "inst9" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst2\|inst3 inst15\[0\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst2\|inst3\" to the node \"inst15\[0\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1312 1360 232 "inst3" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst3 inst8\[0\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst3\" to the node \"inst8\[0\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1312 1360 232 "inst3" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst3 inst14\[0\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst3\" to the node \"inst14\[0\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1312 1360 232 "inst3" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530218476800 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1530218476800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530218477145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530218477145 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cont\[4\] " "No output dependent on input pin \"cont\[4\]\"" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530218477270 "|bancoROM|cont[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cont\[0\] " "No output dependent on input pin \"cont\[0\]\"" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530218477270 "|bancoROM|cont[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cont\[1\] " "No output dependent on input pin \"cont\[1\]\"" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530218477270 "|bancoROM|cont[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cont\[2\] " "No output dependent on input pin \"cont\[2\]\"" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530218477270 "|bancoROM|cont[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cont\[3\] " "No output dependent on input pin \"cont\[3\]\"" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530218477270 "|bancoROM|cont[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530218477270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530218477271 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530218477271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530218477271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530218477271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530218477323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 17:41:17 2018 " "Processing ended: Thu Jun 28 17:41:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530218477323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530218477323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530218477323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530218477323 ""}
