 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 16 03:23:20 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][4]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][4]/Q (DFFRHQX8M)               0.68       0.68 f
  U0_RegFile/REG0[4] (RegFile)                            0.00       0.68 f
  U0_ALU/A[4] (ALU)                                       0.00       0.68 f
  U0_ALU/U110/Y (AOI222X2M)                               0.64       1.33 r
  U0_ALU/U107/Y (AOI31X2M)                                0.41       1.74 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       1.74 f
  data arrival time                                                  1.74

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: U0_RegFile/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][4]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][4]/Q (DFFRHQX8M)               0.68       0.68 f
  U0_RegFile/REG0[4] (RegFile)                            0.00       0.68 f
  U0_ALU/A[4] (ALU)                                       0.00       0.68 f
  U0_ALU/U104/Y (AOI221X2M)                               0.71       1.39 r
  U0_ALU/U102/Y (AOI31X2M)                                0.39       1.78 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       1.78 f
  data arrival time                                                  1.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX2M)               0.36       0.36 f
  U0_RegFile/U3/Y (BUFX14M)                               0.29       0.65 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.65 f
  U0_ALU/B[7] (ALU)                                       0.00       0.65 f
  U0_ALU/add_47/B[7] (ALU_DW01_add_0)                     0.00       0.65 f
  U0_ALU/add_47/U1_7/CO (ADDFX2M)                         0.49       1.14 f
  U0_ALU/add_47/SUM[8] (ALU_DW01_add_0)                   0.00       1.14 f
  U0_ALU/U125/Y (AOI21X2M)                                0.50       1.64 r
  U0_ALU/U124/Y (AOI21X2M)                                0.31       1.94 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       1.94 f
  data arrival time                                                  1.94

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.75       0.75 f
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.75 f
  U0_ALU/A[0] (ALU)                                       0.00       0.75 f
  U0_ALU/U35/Y (BUFX6M)                                   0.57       1.33 f
  U0_ALU/U17/Y (AOI222X4M)                                0.49       1.82 r
  U0_ALU/U33/Y (AOI31X4M)                                 0.26       2.08 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       2.08 f
  data arrival time                                                  2.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX4M)               0.55       0.55 f
  U0_RegFile/REG0[7] (RegFile)                            0.00       0.55 f
  U0_ALU/A[7] (ALU)                                       0.00       0.55 f
  U0_ALU/div_56/a[7] (ALU_DW_div_uns_0)                   0.00       0.55 f
  U0_ALU/div_56/U32/Y (OR2X2M)                            0.38       0.93 f
  U0_ALU/div_56/U21/Y (AND4X8M)                           0.25       1.18 f
  U0_ALU/div_56/quotient[7] (ALU_DW_div_uns_0)            0.00       1.18 f
  U0_ALU/U122/Y (AOI22X1M)                                0.47       1.65 r
  U0_ALU/U119/Y (AOI31X2M)                                0.41       2.07 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       2.07 f
  data arrival time                                                  2.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX8M)               0.58       0.58 f
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.58 f
  U0_ALU/B[1] (ALU)                                       0.00       0.58 f
  U0_ALU/U164/Y (OAI2B2X1M)                               0.51       1.10 f
  U0_ALU/U94/Y (AOI211X2M)                                0.65       1.75 r
  U0_ALU/U7/Y (AOI31X2M)                                  0.41       2.16 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       2.16 f
  data arrival time                                                  2.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRHQX8M)               0.56       0.56 f
  U0_RegFile/REG1[2] (RegFile)                            0.00       0.56 f
  U0_ALU/B[2] (ALU)                                       0.00       0.56 f
  U0_ALU/add_47/B[2] (ALU_DW01_add_0)                     0.00       0.56 f
  U0_ALU/add_47/U1_2/S (ADDFX2M)                          0.68       1.24 f
  U0_ALU/add_47/SUM[2] (ALU_DW01_add_0)                   0.00       1.24 f
  U0_ALU/U96/Y (AOI22X1M)                                 0.56       1.80 r
  U0_ALU/U95/Y (AOI31X2M)                                 0.43       2.23 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


  Startpoint: U0_RegFile/regArr_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][6]/CK (DFFRHQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][6]/Q (DFFRHQX4M)               0.60       0.60 f
  U0_RegFile/REG0[6] (RegFile)                            0.00       0.60 f
  U0_ALU/A[6] (ALU)                                       0.00       0.60 f
  U0_ALU/add_47/A[6] (ALU_DW01_add_0)                     0.00       0.60 f
  U0_ALU/add_47/U1_6/S (ADDFX2M)                          0.66       1.26 f
  U0_ALU/add_47/SUM[6] (ALU_DW01_add_0)                   0.00       1.26 f
  U0_ALU/U67/Y (AOI22X1M)                                 0.56       1.82 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.43       2.25 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       2.25 f
  data arrival time                                                  2.25

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.22


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRQX2M)                0.63       0.63 r
  U0_RegFile/U4/Y (BUFX32M)                               0.28       0.92 r
  U0_RegFile/REG1[5] (RegFile)                            0.00       0.92 r
  U0_ALU/B[5] (ALU)                                       0.00       0.92 r
  U0_ALU/U155/Y (OAI222X1M)                               0.43       1.35 f
  U0_ALU/U117/Y (AOI221X2M)                               0.57       1.92 r
  U0_ALU/U115/Y (AOI31X2M)                                0.39       2.31 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       2.31 f
  data arrival time                                                  2.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)           0.93       0.93 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           0.91       1.85 r
  U0_SYS_CTRL/U18/Y (CLKINVX4M)                           0.91       2.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       2.76 f
  U0_ALU/EN (ALU)                                         0.00       2.76 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       2.76 f
  data arrival time                                                  2.76

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.80


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX2M)               0.36       0.36 f
  U0_RegFile/U3/Y (BUFX14M)                               0.29       0.65 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.65 f
  U0_ALU/B[7] (ALU)                                       0.00       0.65 f
  U0_ALU/mult_53/B[7] (ALU_DW02_mult_0)                   0.00       0.65 f
  U0_ALU/mult_53/U35/Y (CLKINVX4M)                        0.76       1.41 r
  U0_ALU/mult_53/U26/Y (NOR2X2M)                          0.48       1.90 f
  U0_ALU/mult_53/U9/Y (AND2X2M)                           0.39       2.28 f
  U0_ALU/mult_53/FS_1/B[13] (ALU_DW01_add_1)              0.00       2.28 f
  U0_ALU/mult_53/FS_1/U8/Y (CLKXOR2X2M)                   0.38       2.66 f
  U0_ALU/mult_53/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       2.66 f
  U0_ALU/mult_53/PRODUCT[15] (ALU_DW02_mult_0)            0.00       2.66 f
  U0_ALU/U47/Y (OAI2BB1X2M)                               0.40       3.06 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       3.06 f
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX2M)               0.36       0.36 f
  U0_RegFile/U3/Y (BUFX14M)                               0.29       0.65 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.65 f
  U0_ALU/B[7] (ALU)                                       0.00       0.65 f
  U0_ALU/mult_53/B[7] (ALU_DW02_mult_0)                   0.00       0.65 f
  U0_ALU/mult_53/U35/Y (CLKINVX4M)                        0.76       1.41 r
  U0_ALU/mult_53/U26/Y (NOR2X2M)                          0.48       1.90 f
  U0_ALU/mult_53/U50/Y (CLKXOR2X2M)                       0.85       2.75 r
  U0_ALU/mult_53/FS_1/A[12] (ALU_DW01_add_1)              0.00       2.75 r
  U0_ALU/mult_53/FS_1/U17/Y (XOR3XLM)                     0.76       3.51 f
  U0_ALU/mult_53/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       3.51 f
  U0_ALU/mult_53/PRODUCT[14] (ALU_DW02_mult_0)            0.00       3.51 f
  U0_ALU/U48/Y (OAI2BB1X2M)                               0.44       3.95 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       3.95 f
  data arrival time                                                  3.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                        3.91


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX8M)               0.58       0.58 f
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.58 f
  U0_ALU/B[1] (ALU)                                       0.00       0.58 f
  U0_ALU/mult_53/B[1] (ALU_DW02_mult_0)                   0.00       0.58 f
  U0_ALU/mult_53/U36/Y (CLKINVX4M)                        0.82       1.40 r
  U0_ALU/mult_53/U67/Y (NOR2X1M)                          0.47       1.87 f
  U0_ALU/mult_53/S4_1/S (ADDFX2M)                         0.76       2.64 f
  U0_ALU/mult_53/U41/Y (AND2X2M)                          0.44       3.08 f
  U0_ALU/mult_53/FS_1/B[7] (ALU_DW01_add_1)               0.00       3.08 f
  U0_ALU/mult_53/FS_1/U10/Y (CLKXOR2X2M)                  0.47       3.56 f
  U0_ALU/mult_53/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       3.56 f
  U0_ALU/mult_53/PRODUCT[9] (ALU_DW02_mult_0)             0.00       3.56 f
  U0_ALU/U53/Y (OAI2BB1X2M)                               0.40       3.95 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       3.95 f
  data arrival time                                                  3.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                        3.91


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)           0.93       0.93 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           0.91       1.85 r
  U0_SYS_CTRL/U18/Y (CLKINVX4M)                           0.91       2.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       2.76 f
  U0_ALU/EN (ALU)                                         0.00       2.76 f
  U0_ALU/U73/Y (NAND2X4M)                                 0.93       3.69 r
  U0_ALU/U49/Y (OAI2BB1X2M)                               0.36       4.04 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       4.04 f
  data arrival time                                                  4.04

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)           0.93       0.93 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           0.91       1.85 r
  U0_SYS_CTRL/U18/Y (CLKINVX4M)                           0.91       2.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       2.76 f
  U0_ALU/EN (ALU)                                         0.00       2.76 f
  U0_ALU/U73/Y (NAND2X4M)                                 0.93       3.69 r
  U0_ALU/U50/Y (OAI2BB1X2M)                               0.36       4.04 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       4.04 f
  data arrival time                                                  4.04

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)           0.93       0.93 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           0.91       1.85 r
  U0_SYS_CTRL/U18/Y (CLKINVX4M)                           0.91       2.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       2.76 f
  U0_ALU/EN (ALU)                                         0.00       2.76 f
  U0_ALU/U73/Y (NAND2X4M)                                 0.93       3.69 r
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.36       4.04 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       4.04 f
  data arrival time                                                  4.04

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)           0.93       0.93 r
  U0_SYS_CTRL/U76/Y (NAND3BX4M)                           0.91       1.85 r
  U0_SYS_CTRL/U18/Y (CLKINVX4M)                           0.91       2.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       2.76 f
  U0_ALU/EN (ALU)                                         0.00       2.76 f
  U0_ALU/U73/Y (NAND2X4M)                                 0.93       3.69 r
  U0_ALU/U51/Y (OAI2BB1X2M)                               0.36       4.04 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       4.04 f
  data arrival time                                                  4.04

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


  Startpoint: U1_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U1_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.57       0.57 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U0_ref_sync/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ref_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[1]/Q (DFFRQX2M)                0.67       0.67 f
  U0_ref_sync/enable_flop_reg/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX2M)        0.75       0.75 f
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.75 f
  data arrival time                                                  0.75

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]/CK (DFFRX4M)        0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]/QN (DFFRX4M)        0.58       0.58 r
  U0_UART_FIFO/u_fifo_wr/U21/Y (XNOR2X2M)                 0.29       0.88 f
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.88 f
  data arrival time                                                  0.88

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_RegFile/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_VLD_reg/Q (DFFRQX2M)                  0.67       0.67 f
  U0_RegFile/U275/Y (OAI2BB1X2M)                          0.39       1.06 f
  U0_RegFile/RdData_VLD_reg/D (DFFRQX2M)                  0.00       1.06 f
  data arrival time                                                  1.06

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX2M)        0.75       0.75 f
  U0_UART_FIFO/u_fifo_wr/U13/Y (XNOR2X2M)                 0.34       1.10 f
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/D (DFFRQX2M)        0.00       1.10 f
  data arrival time                                                  1.10

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_RegFile/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][3]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][3]/Q (DFFRHQX8M)               0.53       0.53 f
  U0_RegFile/U128/Y (OAI2BB2X1M)                          0.52       1.05 f
  U0_RegFile/regArr_reg[1][3]/D (DFFRHQX8M)               0.00       1.05 f
  data arrival time                                                  1.05

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][3]/CK (DFFRHQX8M)              0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRHQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRHQX4M)               0.52       0.52 f
  U0_RegFile/U203/Y (OAI2BB2X1M)                          0.53       1.05 f
  U0_RegFile/regArr_reg[1][6]/D (DFFRHQX4M)               0.00       1.05 f
  data arrival time                                                  1.05

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][6]/CK (DFFRHQX4M)              0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/CK (DFFRQX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/Q (DFFRQX4M)        0.81       0.81 f
  U0_UART_FIFO/u_fifo_wr/U11/Y (XNOR2X2M)                 0.35       1.16 f
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/D (DFFRQX4M)        0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/CK (DFFRQX4M)       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRHQX8M)               0.56       0.56 f
  U0_RegFile/U127/Y (OAI2BB2X1M)                          0.53       1.09 f
  U0_RegFile/regArr_reg[1][2]/D (DFFRHQX8M)               0.00       1.09 f
  data arrival time                                                  1.09

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][2]/CK (DFFRHQX8M)              0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (DFFSHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (DFFSHQX8M)               0.54       0.54 f
  U0_RegFile/U232/Y (OAI2BB2X1M)                          0.53       1.07 f
  U0_RegFile/regArr_reg[2][7]/D (DFFSHQX8M)               0.00       1.07 f
  data arrival time                                                  1.07

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][7]/CK (DFFSHQX8M)              0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX4M)               0.55       0.55 f
  U0_RegFile/U120/Y (OAI2BB2X1M)                          0.55       1.10 f
  U0_RegFile/regArr_reg[0][7]/D (DFFRHQX4M)               0.00       1.10 f
  data arrival time                                                  1.10

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX4M)              0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U91/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U90/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U89/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U88/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U87/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U86/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U85/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U84/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U59/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U58/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U57/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U56/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U55/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U54/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U53/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U52/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][7]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U194/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][7]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][6]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U228/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][6]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][5]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U227/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][5]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][4]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U193/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][4]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][3]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U192/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][3]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][2]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U191/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][2]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][1]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U190/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][1]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][0]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U113/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[14][0]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][7]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U174/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][7]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][6]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U220/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][6]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][5]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U219/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][5]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][4]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U173/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][4]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][3]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U172/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][3]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][2]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U171/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][2]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][1]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U170/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][1]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][0]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U109/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[10][0]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][7]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U154/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][7]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][6]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U212/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][6]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][5]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U211/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][5]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][4]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U153/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][4]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][3]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U152/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][3]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][2]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U151/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][2]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][1]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U150/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][1]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][0]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U124/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[6][0]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U83/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U82/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U81/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U80/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U79/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U78/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U77/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U76/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U51/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U50/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U49/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U48/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U47/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U46/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U45/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART_FIFO/u_fifo_mem/U44/Y (OAI2BB2X1M)              0.50       1.16 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][7]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U189/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][7]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][6]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U226/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][6]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][5]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U225/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][5]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][4]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][4]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U188/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][4]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][3]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U187/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][3]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][2]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U186/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][2]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][1]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U185/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][1]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[13][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][0]/Q (DFFRQX2M)               0.67       0.67 f
  U0_RegFile/U112/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[13][0]/D (DFFRQX2M)               0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[13][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][7]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U169/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][7]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][6]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U218/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][6]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][5]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U217/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][5]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][4]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U168/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][4]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][3]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U167/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][3]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][2]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U166/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][2]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][1]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U165/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][1]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][0]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U108/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[9][0]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][7]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U149/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][7]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][6]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U210/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][6]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][5]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U209/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][5]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][4]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U148/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][4]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][3]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U147/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][3]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][2]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U146/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][2]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][1]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U145/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][1]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][0]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U123/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[5][0]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][2]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U156/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[7][2]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][1]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U155/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[7][1]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_RegFile/regArr_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][0]/Q (DFFRQX2M)                0.67       0.67 f
  U0_RegFile/U125/Y (OAI2BB2X1M)                          0.50       1.16 f
  U0_RegFile/regArr_reg[7][0]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX4M)
                                                          0.58       0.58 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U43/Y (OAI32X2M)
                                                          0.23       0.81 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (DFFRX4M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)
                                                          0.48       1.28 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRX4M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI22X1M)     0.47       1.29 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (OAI22X1M)     0.47       1.29 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (OAI22X1M)     0.47       1.29 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI22X1M)     0.47       1.29 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI22X1M)     0.47       1.29 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (OAI22X1M)     0.47       1.29 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.98       0.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (OAI32X2M)
                                                          0.36       1.34 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)         0.54       1.33 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRQX4M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFRX4M)
                                                          0.85       0.85 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.85 f
  U0_UART/U0_UART_RX/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8)
                                                          0.00       0.85 f
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (OAI2BB2X1M)
                                                          0.50       1.35 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_data_sampling/U3/Y (OAI21X2M)     0.29       0.96 r
  U0_UART/U0_UART_RX/U0_data_sampling/U58/Y (AOI21BX1M)
                                                          0.43       1.39 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRX4M)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFRX4M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)          0.57       1.37 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX4M)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/QN (DFFRX4M)
                                                          0.70       0.70 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U64/Y (CLKNAND2X2M)      0.32       1.02 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U53/Y (OAI211X1M)        0.53       1.55 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX1M)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (INVX2M)
                                                          0.61       1.28 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.33       1.61 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00       1.61 f
  data arrival time                                                  1.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_data_sampling/U16/Y (NAND2XLM)
                                                          0.55       1.22 r
  U0_UART/U0_UART_RX/U0_data_sampling/U35/Y (MXI2X1M)     0.46       1.68 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRX4M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U52/Y (AOI31X1M)         0.45       1.26 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U51/Y (OAI21X1M)         0.45       1.71 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRX4M)
                                                          0.00       1.71 f
  data arrival time                                                  1.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRX4M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_data_sampling/U14/Y (NAND2XLM)
                                                          0.53       1.34 r
  U0_UART/U0_UART_RX/U0_data_sampling/U43/Y (MXI2X1M)     0.46       1.80 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX4M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (DFFRX4M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_data_sampling/U13/Y (NAND2XLM)
                                                          0.54       1.34 r
  U0_UART/U0_UART_RX/U0_data_sampling/U51/Y (MXI2X1M)     0.46       1.80 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX4M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (NAND3X1M)
                                                          0.70       1.55 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U39/Y (OAI22X1M)
                                                          0.48       2.02 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/Q (DFFRX4M)
                                                          0.89       0.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count[3] (edge_bit_counter)
                                                          0.00       0.89 f
  U0_UART/U0_UART_RX/U0_uart_fsm/bit_count[3] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.89 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U50/Y (NAND4X1M)         0.41       1.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U24/Y (NAND3BXLM)        0.78       2.08 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRQX1M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.47       1.13 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.83       1.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (NOR2X2M)
                                                          0.31       2.27 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX1M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.23


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_par_chk/U2/Y (INVXLM)             0.57       1.24 r
  U0_UART/U0_UART_RX/U0_par_chk/U3/Y (INVX4M)             0.50       1.74 f
  U0_UART/U0_UART_RX/U0_par_chk/U4/Y (OAI2BB2X1M)         0.54       2.29 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D (DFFRQX1M)
                                                          0.00       2.29 f
  data arrival time                                                  2.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.25


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y (INVXLM)
                                                          0.57       1.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX4M)
                                                          0.59       1.83 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (XNOR2X2M)
                                                          0.54       2.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U40/Y (NOR2X2M)
                                                          0.26       2.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX1M)
                                                          0.00       2.63 f
  data arrival time                                                  2.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.57


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U8/Y (INVXLM)
                                                          0.57       1.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U9/Y (INVX4M)
                                                          0.55       1.78 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U50/S (ADDHX1M)
                                                          0.54       2.32 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.34       2.66 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX1M)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        2.58


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y (INVXLM)
                                                          0.61       1.28 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVX6M)
                                                          0.58       1.86 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U47/S (ADDHX1M)
                                                          0.50       2.36 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U32/Y (NOR2BX2M)
                                                          0.34       2.71 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00       2.71 f
  data arrival time                                                  2.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (INVXLM)
                                                          0.57       1.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y (INVX4M)
                                                          0.59       1.83 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U49/S (ADDHX1M)
                                                          0.55       2.38 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.34       2.71 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX1M)
                                                          0.00       2.71 f
  data arrival time                                                  2.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y (INVXLM)
                                                          0.57       1.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (INVX4M)
                                                          0.59       1.83 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U48/S (ADDHX1M)
                                                          0.55       2.38 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.34       2.71 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00       2.71 f
  data arrival time                                                  2.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/QN (DFFRX4M)
                                                          0.70       0.70 r
  U0_UART/U0_UART_TX/U0_Serializer/U26/Y (OAI32X2M)       0.27       0.97 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRX4M)
                                                          0.00       0.97 f
  data arrival time                                                  0.97

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (DFFRX4M)
                                                          0.78       0.78 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X2M)              0.33       1.11 f
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/D (DFFRX4M)          0.00       1.11 f
  data arrival time                                                  1.11

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRX4M)         0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/QN (DFFRX1M)
                                                          0.84       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (NOR3X2M)               0.30       1.15 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX4M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)      0.43       1.25 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (DFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)      0.43       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (DFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (AO2B2X2M)       0.43       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (DFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/Q (DFFRX1M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)      0.43       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (DFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/Q (DFFRX1M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_TX/U0_parity_calc/U6/Y (AO2B2X2M)       0.43       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (DFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/Q (DFFRX1M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)       0.43       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (DFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/Q (DFFRX1M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)       0.43       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (DFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.42       1.25 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.42       1.25 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U17/Y (OAI2BB1X2M)     0.42       1.25 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U15/Y (OAI2BB1X2M)     0.42       1.25 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U13/Y (OAI2BB1X2M)     0.42       1.25 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/Q (DFFRX1M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_TX/U0_parity_calc/U13/Y (AO2B2X2M)      0.43       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D (DFFRX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U9/Y (OAI2BB1X2M)      0.45       1.28 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRX1M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (OAI2BB1X2M)     0.45       1.28 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRX1M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/QN (DFFRX1M)
                                                          0.71       0.71 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (OAI21X2M)               0.38       1.09 r
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (AOI21X2M)               0.27       1.35 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRX4M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/Q (DFFRX4M)
                                                          0.70       0.70 f
  U0_UART/U0_UART_TX/U0_Serializer/U31/Y (XNOR2X2M)       0.40       1.10 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (NOR2X2M)        0.26       1.36 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D (DFFRX4M)
                                                          0.00       1.36 f
  data arrival time                                                  1.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_parity_calc/U15/Y (OAI2BB2X1M)
                                                          0.56       1.39 f
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D (DFFRX1M)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (AO22X1M)        0.59       1.41 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRX1M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX4M)
                                                          1.10       1.10 r
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (AOI21X2M)              0.33       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (DFFRX1M)
                                                          0.00       1.43 f
  data arrival time                                                  1.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/Q (DFFRX1M)
                                                          0.99       0.99 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X2M)        0.43       1.42 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRX1M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/Q (DFFRX1M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_out (Serializer_WIDTH8)
                                                          0.00       0.82 f
  U0_UART/U0_UART_TX/U0_mux/IN_1 (mux)                    0.00       0.82 f
  U0_UART/U0_UART_TX/U0_mux/U5/Y (AOI22X1M)               0.62       1.45 r
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.46       1.90 f
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (DFFRX4M)           0.00       1.90 f
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX4M)          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (DFFRQX1M)
                                                          0.66       0.66 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (DFFRQX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (DFFRQX1M)
                                                          0.66       0.66 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (DFFRQX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (DFFRQX1M)
                                                          0.66       0.66 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (DFFRQX1M)
                                                          0.66       0.66 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (DFFRQX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRX4M)         0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (DFFRX4M)          0.81       0.81 f
  U0_UART/U0_UART_TX/U0_fsm/busy (uart_tx_fsm)            0.00       0.81 f
  U0_UART/U0_UART_TX/busy (UART_TX_DATA_WIDTH8)           0.00       0.81 f
  U0_UART/TX_OUT_V (UART)                                 0.00       0.81 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.81 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                  0.82       0.82 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                  0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)       0.84       0.84 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX1M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/QN (DFFRX4M)       0.70       0.70 f
  U0_UART_FIFO/u_fifo_rd/U20/Y (XNOR2X2M)                 0.34       1.04 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/D (DFFRQX1M)
                                                          0.00       1.04 f
  data arrival time                                                  1.04

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX4M)       0.76       0.76 f
  U0_UART_FIFO/u_fifo_rd/U23/Y (XNOR2X2M)                 0.33       1.09 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX1M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.67       0.67 f
  U0_ClkDiv/U32/Y (CLKXOR2X2M)             0.41       1.09 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       1.09 f
  data arrival time                                   1.09

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.67       0.67 f
  U1_ClkDiv/U33/Y (CLKXOR2X2M)             0.41       1.09 f
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       1.09 f
  data arrival time                                   1.09

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/QN (DFFRX4M)       0.79       0.79 r
  U0_UART_FIFO/u_fifo_rd/U24/Y (OAI21X2M)                 0.33       1.12 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX1M)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.76       0.76 f
  U0_UART_FIFO/u_fifo_rd/U22/Y (XNOR2X2M)                 0.35       1.11 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/D (DFFRQX2M)       0.00       1.11 f
  data arrival time                                                  1.11

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX4M)       0.76       0.76 f
  U0_UART_FIFO/u_fifo_rd/U19/Y (CLKXOR2X2M)               0.43       1.19 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/D (DFFRQX4M)       0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.66       0.66 f
  U0_ClkDiv/U35/Y (XNOR2X1M)                              0.43       1.09 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.09 f
  data arrival time                                                  1.09

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.66       0.66 f
  U1_ClkDiv/U36/Y (XNOR2X1M)                              0.43       1.09 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.09 f
  data arrival time                                                  1.09

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX4M)                     0.76       0.76 f
  U0_ClkDiv/U30/Y (AO22X1M)                               0.54       1.30 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       1.30 f
  data arrival time                                                  1.30

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (DFFRQX4M)                     0.76       0.76 f
  U1_ClkDiv/U31/Y (AO22X1M)                               0.54       1.30 f
  U1_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       1.30 f
  data arrival time                                                  1.30

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.83       0.83 f
  U0_ClkDiv/U7/Y (AO22XLM)                                0.65       1.48 f
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.83       0.83 f
  U1_ClkDiv/U11/Y (AO22XLM)                               0.65       1.48 f
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.84       0.84 f
  U0_ClkDiv/U12/Y (AO22XLM)                               0.65       1.48 f
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.84       0.84 f
  U0_ClkDiv/U11/Y (AO22XLM)                               0.65       1.48 f
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.84       0.84 f
  U0_ClkDiv/U10/Y (AO22XLM)                               0.65       1.48 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.84       0.84 f
  U1_ClkDiv/U16/Y (AO22XLM)                               0.65       1.48 f
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.84       0.84 f
  U1_ClkDiv/U15/Y (AO22XLM)                               0.65       1.48 f
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.84       0.84 f
  U1_ClkDiv/U14/Y (AO22XLM)                               0.65       1.48 f
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.84       0.84 f
  U0_ClkDiv/U9/Y (AO22XLM)                                0.65       1.48 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.84       0.84 f
  U0_ClkDiv/U8/Y (AO22XLM)                                0.65       1.48 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.84       0.84 f
  U1_ClkDiv/U13/Y (AO22XLM)                               0.65       1.48 f
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.84       0.84 f
  U1_ClkDiv/U12/Y (AO22XLM)                               0.65       1.48 f
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/QN (DFFRX4M)       0.70       0.70 f
  U0_UART_FIFO/u_fifo_rd/U25/Y (NAND2X2M)                 0.51       1.22 r
  U0_UART_FIFO/u_fifo_rd/U13/Y (OAI211X2M)                0.34       1.56 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/D (DFFRQX2M)       0.00       1.56 f
  data arrival time                                                  1.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX4M)       0.76       0.76 f
  U0_UART_FIFO/u_fifo_rd/U17/Y (NAND2X2M)                 0.50       1.26 r
  U0_UART_FIFO/u_fifo_rd/U21/Y (XNOR2X2M)                 0.35       1.61 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/D (DFFRX4M)        0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)         0.00       0.80 f
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       0.80 f
  U0_UART/framing_error (UART)                            0.00       0.80 f
  framing_error (out)                                     0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                       54.96


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX4M)          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRX4M)           0.85       0.85 f
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       0.85 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)         0.00       0.85 f
  U0_UART/TX_OUT_S (UART)                                 0.00       0.85 f
  UART_TX_O (out)                                         0.00       0.85 f
  data arrival time                                                  0.85

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                       55.01


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX1M)
                                                          0.67       0.67 f
  U0_UART/U0_UART_RX/U0_par_chk/U2/Y (INVXLM)             0.57       1.24 r
  U0_UART/U0_UART_RX/U0_par_chk/U3/Y (INVX4M)             0.50       1.74 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00       1.74 f
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       1.74 f
  U0_UART/parity_error (UART)                             0.00       1.74 f
  parity_error (out)                                      0.00       1.74 f
  data arrival time                                                  1.74

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                       55.90


1
