m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.3 2021.07, Jul 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/simulation
Pcmd_table
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 3639
w1684174848
Z3 dC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/simulation
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
l0
L4 1
VCGJWVjW`WU5Qn^5=Znn:N0
!s100 d[JA;JnL7a_MFH9K7mj3?1
Z4 OW;C;2021.3;73
33
Z5 !s110 1684688606
!i10b 1
Z6 !s108 1684688606.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!i113 1
Z7 o-2008 -explicit -work presynth -O0
Z8 tCvgOpt 0
Pcmd_table_trigger
R1
R2
!i122 3675
w1680967794
R3
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
l0
L4 1
V@MP7K1>[NC:4@^:O486N;1
!s100 YMlW<QD9:FIZ`iGF]PjW01
R4
33
Z9 !s110 1684688610
!i10b 1
Z10 !s108 1684688610.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!i113 1
R7
R8
Ecommunication_builder
Z11 w1684688557
Z12 DPx4 work 9 cmd_table 0 22 CGJWVjW`WU5Qn^5=Znn:N0
Z13 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 3640
R3
Z14 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
Z15 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
l0
L8 1
VHIh1S8:4OI8=KPCVJ:U?@0
!s100 RE_7k@kF:@biS4nT9MSD@0
R4
33
R5
!i10b 1
R6
Z16 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
Z17 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
!i113 1
R7
R8
Artl
R12
R13
R1
R2
DEx4 work 21 communication_builder 0 22 HIh1S8:4OI8=KPCVJ:U?@0
!i122 3640
l145
L42 982
V4[fO?>^i1UUVmSP`g35c10
!s100 NMJXC2M`h9IGFe=WiCLc20
R4
33
R5
!i10b 1
R6
R16
R17
!i113 1
R7
R8
vCOREFIFO_C0
Z18 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z19 !s110 1675888287
!i10b 1
!s100 k:b2nj`n;E81CbXPjlTU;3
I@]@ZNDX;MKRziMo5o7aGW2
S1
R0
Z20 w1675878073
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
!i122 121
L0 49 129
Z21 VDg1SIo80bB@j0V0VzS_@n1
Z22 OW;L;2021.3;73
r1
!s85 0
31
Z23 !s108 1675888287.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s101 -O0
!i113 1
Z24 o-sv -work presynth -O0
R8
n@c@o@r@e@f@i@f@o_@c0
vCOREFIFO_C0_COREFIFO_C0_0_COREFIFO
R18
R19
!i10b 1
!s100 >T>Zz]IeA3KaVbNQzPa>V3
I_h@7gaMC?U<J7dJBW^ii:1
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
!i122 120
Z25 L0 29 1457
R21
R22
r1
!s85 0
31
R23
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_async
R18
R19
!i10b 1
!s100 dSlzkJD?n5SAOVg0iOmAe2
Iimi9in_H;G>Q`ok_A=LAL3
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
!i122 114
Z26 L0 28 1306
R21
R22
r1
!s85 0
31
R23
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_async
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
R18
R19
!i10b 1
!s100 n3BT:DC6a:j2giV==^Tab1
IIf^0TWjgW3XE=]86W;FRC3
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
!i122 116
Z27 L0 28 348
R21
R22
r1
!s85 0
31
R23
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_fwft
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
R18
R19
!i10b 1
!s100 3h]fiz91chdJSWFl[URTH3
I<ZM14Yke>1Gm:@C6H[@143
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 113
Z28 L0 29 51
R21
R22
r1
!s85 0
31
Z29 !s108 1675888286.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_gray@to@bin@conv
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
R18
!s110 1675888286
!i10b 1
!s100 8bKVcX4X>F`CMaL1hdUIT0
Ig^gh4Gcz0f?``;[=597Kk1
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 112
Z30 L0 29 69
R21
R22
r1
!s85 0
31
R29
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_@nstages@sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync
R18
R19
!i10b 1
!s100 iJaR4m8VZZ]dCWNR4FVO@3
IMI981D^0mI^7zZWhTaJei3
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
!i122 115
Z31 L0 28 837
R21
R22
r1
!s85 0
31
R23
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
R18
R19
!i10b 1
!s100 l^Jz]Jimj[:mTPJmT?jeO2
IO`:VPC<=M8XTj]gLFo44H0
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 117
Z32 L0 28 633
R21
R22
r1
!s85 0
31
R23
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync_scntr
vCOREFIFO_C0_COREFIFO_C0_0_LSRAM_top
R18
R19
!i10b 1
!s100 fYJ`VWEoeZ[PihLU0S[J91
IZ<iO=QmMY=lAZoGE>l<4g2
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
!i122 118
L0 5 83
R21
R22
r1
!s85 0
31
R23
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@l@s@r@a@m_top
vCOREFIFO_C0_COREFIFO_C0_0_ram_wrapper
R18
R19
!i10b 1
!s100 aSV6J_bYK7o4Y`6f>EI^:3
I0;Qz5WfzlN[Kjl7A?83Y`1
S1
R0
R20
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
!i122 119
Z33 L0 4 61
R21
R22
r1
!s85 0
31
R23
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_ram_wrapper
vCOREFIFO_C4
R18
Z34 !s110 1684688608
!i10b 1
!s100 6QBb9`;PY37BAcDf<H?8]0
I1:n50LQ=LVeKeQAbD;BH@0
S1
R3
Z35 w1684176151
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
!i122 3656
Z36 L0 49 135
R21
R22
r1
!s85 0
31
Z37 !s108 1684688608.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4
vCOREFIFO_C4_COREFIFO_C4_0_COREFIFO
R18
Z38 !s110 1684688607
!i10b 1
!s100 6Vk:nAT92NneC`Al^@Z6F2
IiHFM4iTCZT6AG[KK[LYLC0
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
!i122 3655
R25
R21
R22
r1
!s85 0
31
Z39 !s108 1684688607.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_async
R18
R38
!i10b 1
!s100 :9A7HZBM@?9>Pd4n_1EDF1
Ij<N[C[^hXE_QHFH7THBW[2
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
!i122 3649
R26
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_async
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
R18
R38
!i10b 1
!s100 ZOkY5R[8^_TH>NFUSa:O[1
If8N:<k?:h6^GjE^YNj;4z1
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
!i122 3651
R27
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_fwft
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
R18
R38
!i10b 1
!s100 A<z@;Y<CA0FVC2VnYScgK3
I;S[Hc8GhnP1T?H0jCK`hV3
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 3648
R28
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_gray@to@bin@conv
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
R18
R38
!i10b 1
!s100 FC?l0D8QZJjeSh`oHGRUD0
I:QS[nMhZH5=lT1IW`1Qf50
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 3647
R30
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_@nstages@sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync
R18
R38
!i10b 1
!s100 9ZKzZ<8DBkB0XXmDlng9R3
Ijj=k5eTk8Ab`:AX`eji_81
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
!i122 3650
R31
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
R18
R38
!i10b 1
!s100 V32Rz;zIhE1X]c_SZ@3a53
IOd8>hji0UaUciOe@f4^kH3
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 3652
R32
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync_scntr
vCOREFIFO_C4_COREFIFO_C4_0_LSRAM_top
R18
R38
!i10b 1
!s100 9gMCM>Pb]od3M83nAfAZa0
Ido2ZE1k@MHFdled249oO63
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
!i122 3653
L0 5 433
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@l@s@r@a@m_top
vCOREFIFO_C4_COREFIFO_C4_0_ram_wrapper
R18
R38
!i10b 1
!s100 _`D?RefX;`;A4df;>Oei53
ITKZlfCk3Ne82NSc>F__Kk2
S1
R3
R35
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
!i122 3654
R33
R21
R22
r1
!s85 0
31
R39
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_ram_wrapper
vCOREFIFO_C5
R18
R9
!i10b 1
!s100 7RPjWY3=kcK=5QW79D86^1
IQabkD<1fUm<^EQH<=4hlU0
S1
R3
Z40 w1684176205
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
!i122 3674
R36
R21
R22
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5
vCOREFIFO_C5_COREFIFO_C5_0_COREFIFO
R18
Z41 !s110 1684688609
!i10b 1
!s100 QUh`UXHk8A^MC@?B4e?KA1
Idi_X0C?Ibl2lPHVLc]8[83
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
!i122 3673
R25
R21
R22
r1
!s85 0
31
Z42 !s108 1684688609.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_async
R18
R41
!i10b 1
!s100 m?O>eVSa8c7HQ@dQ`c@AE3
I6]>9h>VRR]HCheG<P3cOn2
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
!i122 3667
R26
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_async
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
R18
R41
!i10b 1
!s100 ;Io15WNWYI:g9OQim=O@l2
I=L=Cz=iGeELOG96d@iVeV1
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
!i122 3669
R27
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_fwft
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
R18
R41
!i10b 1
!s100 93KPzYaf@iBM_bdLTb9BN2
I743A;kfV>W8:oOFmY:_1:1
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 3666
R28
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_gray@to@bin@conv
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
R18
R41
!i10b 1
!s100 B[cR0eR]hZg1EK<jzKO0A1
I=nTiJ>>jZgW`9lz==>YLJ0
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 3665
R30
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_@nstages@sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync
R18
R41
!i10b 1
!s100 15b?KbIHnT5aFjP1X3DPd0
I1I5V19RcRWQn;JA3@F?`K2
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
!i122 3668
R31
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
R18
R41
!i10b 1
!s100 Jg_]T4eBIkOSb>0[5_d2G0
I>PGMBhoedMb9Ka::Q4kc00
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 3670
R32
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync_scntr
vCOREFIFO_C5_COREFIFO_C5_0_LSRAM_top
R18
R41
!i10b 1
!s100 zf6Ea0F:cWf55<PNA]K<@3
Ig0F=d5K<QhP8VlCX>L`<=0
S1
R3
R40
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
!i122 3671
L0 5 485
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@l@s@r@a@m_top
vCOREFIFO_C5_COREFIFO_C5_0_ram_wrapper
R18
R41
!i10b 1
!s100 DjX_l:Ck<=z35OB[42Bi63
IR<jcSWi8?JKiX@68hI<R22
S1
R3
w1684176204
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
!i122 3672
R33
R21
R22
r1
!s85 0
31
R42
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s101 -O0
!i113 1
R24
R8
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_ram_wrapper
vData_Block
R18
R9
!i10b 1
!s100 L9BTBgN<YcO7OF;G;<^hd1
I=mD_JC2XZL;2AkV2LdI@h0
S1
R3
w1684581618
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
!i122 3679
L0 9 372
R21
R22
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s101 -O0
!i113 1
R24
R8
n@data_@block
vEvent_Info_RAM_Block
R18
R5
!i10b 1
!s100 1k]I>];jNRo6^W0Y6iQef3
IhRO6?cVZ?2g0:emciCk<S1
S1
R3
w1683628312
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
!i122 3645
L0 9 165
R21
R22
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s101 -O0
!i113 1
R24
R8
n@event_@info_@r@a@m_@block
Efifos_reader
Z43 w1684397237
R13
R1
R2
!i122 3646
R3
Z44 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
Z45 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
l0
L6 1
V>UdgQ25MIIPFizoRTO`cK3
!s100 mz>@Don7g7jNaYW_lkSKm2
R4
33
R5
!i10b 1
R6
Z46 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
Z47 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 12 fifos_reader 0 22 >UdgQ25MIIPFizoRTO`cK3
!i122 3646
l106
L54 511
V3BceB>ogzA0I8W]fX3RQB0
!s100 NzLUS6A0UcJL0Tc[TZi7T3
R4
33
R5
!i10b 1
R6
R46
R47
!i113 1
R7
R8
vInput_Data_Part
R18
R34
!i10b 1
!s100 FX]XS8k2DG9N80dRlj2L33
ICDUn55eFW>NR>kLEYIl]30
S1
R3
w1684176230
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
!i122 3658
L0 9 249
R21
R22
r1
!s85 0
31
R37
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s101 -O0
!i113 1
R24
R8
n@input_@data_@part
vPF_DPSRAM_C2
R18
Z48 !s110 1681818529
!i10b 1
!s100 N=bl@eb@XIUJaBA0@:`i;1
IcP;c`I`>3dCUVf?LnK?G>2
S1
Z49 dC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/simulation
Z50 w1681817382
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
!i122 385
Z51 L0 75 86
R21
R22
r1
!s85 0
31
Z52 !s108 1681818528.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c2
vPF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM
R18
!s110 1681818528
!i10b 1
!s100 >do=WLXllG3B3^diLETEz1
IU@=bA^2PV;G?O`ATKdHM?1
S1
R49
R50
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
!i122 384
L0 5 196
R21
R22
r1
!s85 0
31
R52
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c2_@p@f_@d@p@s@r@a@m_@c2_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C5
R18
R34
!i10b 1
!s100 QNl5AZU:XWG]KokEgD4J_0
I`P;AP6lJ97WmIXOYLXi]73
S1
R3
Z53 w1683632152
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
!i122 3660
R51
R21
R22
r1
!s85 0
31
R37
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c5
vPF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
R18
R34
!i10b 1
!s100 Q4eMGNV3W=_P^TQ<CEFCE0
Im1g>1]mF8U6`^R;jYRP;^3
S1
R3
R53
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
!i122 3659
L0 5 7622
R21
R22
r1
!s85 0
31
R37
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c5_@p@f_@d@p@s@r@a@m_@c5_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C7
R18
R5
!i10b 1
!s100 [4o_;_Sea<3G>?BD]<bJa0
ITa=a7NP`>ECTOTmET4J0C2
S1
R3
Z54 w1683628298
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
!i122 3642
Z55 L0 75 78
R21
R22
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c7
vPF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
R18
R5
!i10b 1
!s100 :Y]^NE^JLALGOVXW;:aG03
IKjJF[Pdg;OMLTY1EQ<h6K0
S1
R3
R54
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
!i122 3641
L0 5 65
R21
R22
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c7_@p@f_@d@p@s@r@a@m_@c7_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C8_Event_Status
R18
R5
!i10b 1
!s100 McchIzS@T8hC[zaS;@9ZS2
Ijc`9`_[EWTnIE6]aDcFP@1
S1
R3
Z56 w1683628097
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
!i122 3644
R55
R21
R22
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c8_@event_@status
vPF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
R18
R5
!i10b 1
!s100 5CLUV=Z8;SeTb0YjzfRCX3
I@K=JnMY=m;l;E00XY?RcA2
S1
R3
R56
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
!i122 3643
L0 5 61
R21
R22
r1
!s85 0
31
R6
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R24
R8
n@p@f_@d@p@s@r@a@m_@c8_@event_@status_@p@f_@d@p@s@r@a@m_@c8_@event_@status_0_@p@f_@d@p@s@r@a@m
vSample_RAM_Block
R18
R34
!i10b 1
!s100 PQ_W]>dD@I:ZzfU[Za2_[0
IUD;6VR5mkbM;m1nibP>RA1
S1
R3
w1684395600
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
!i122 3663
L0 9 231
R21
R22
r1
!s85 0
31
R37
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s101 -O0
!i113 1
R24
R8
n@sample_@r@a@m_@block
Esample_ram_block_decoder
Z57 w1683633429
R13
R1
R2
!i122 3661
R3
Z58 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
Z59 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
l0
L6 1
VC:VV1TbCV<a]1onBcNO;Z2
!s100 Rm]`Q>QN^[gM0La<g4ZTP3
R4
33
R34
!i10b 1
R37
Z60 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
Z61 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 24 sample_ram_block_decoder 0 22 C:VV1TbCV<a]1onBcNO;Z2
!i122 3661
l26
L17 68
V>5Xi[zm8HPNo2>H[8LLEj2
!s100 0E_OAF`bHJYfl]U=FGjza1
R4
33
R34
!i10b 1
R37
R60
R61
!i113 1
R7
R8
Esample_ram_block_mux
Z62 w1683635492
R13
R1
R2
!i122 3662
R3
Z63 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
Z64 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
l0
L6 1
V5C;M7FPN`jm<AJKIMY<5;2
!s100 g_eSY=]ozUCF8iODj_]J?0
R4
33
R34
!i10b 1
R37
Z65 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
Z66 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 20 sample_ram_block_mux 0 22 5C;M7FPN`jm<AJKIMY<5;2
!i122 3662
l43
L34 68
V0jCA[Y;C>KR1_PZ3e@oL22
!s100 cFeMB<4JKd9N4O<UH@:7>3
R4
33
R34
!i10b 1
R37
R65
R66
!i113 1
R7
R8
vSRAM
R18
R48
!i10b 1
!s100 Lc2hh=LM=2^?`2Yn^c_>H1
I[;6zhc[[Q:TVdkFfKn<zQ3
S1
R49
w1681817622
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
!i122 386
L0 9 78
R21
R22
r1
!s85 0
31
Z67 !s108 1681818529.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s101 -O0
!i113 1
R24
R8
n@s@r@a@m
Esram_test
Z68 w1681818502
R1
R2
!i122 389
R49
Z69 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
Z70 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
l0
Z71 L23 1
VojeC9C8;:KhY5cRkj6HlC0
!s100 `i[W4R>>a55^GFUGFH<mc2
R4
33
R48
!i10b 1
R67
Z72 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
Z73 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
!i113 1
R7
R8
Abehavioral
R1
R2
DEx4 work 9 sram_test 0 22 ojeC9C8;:KhY5cRkj6HlC0
!i122 389
l77
L26 159
Vz9I7<k9A<BDm39bk5mQC>2
!s100 OHQ1iGDX=H5a6@>59Sa_F1
R4
33
R48
!i10b 1
R67
R72
R73
!i113 1
R7
R8
Etb_data_block
Z74 w1684522467
Z75 DPx4 ieee 16 std_logic_textio 0 22 8]8<fKiYoHe;_IDO3kmNH2
R13
R1
R2
!i122 3680
R3
Z76 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
Z77 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
l0
L26 1
VIbUdBa>;oTnZ@fOLC8FT@1
!s100 o=o7?KAa[o1ZG_1:zdD`L1
R4
33
R9
!i10b 1
R10
Z78 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
Z79 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
!i113 1
R7
R8
Abehavioral
R75
R13
R1
R2
Z80 DEx4 work 13 tb_data_block 0 22 IbUdBa>;oTnZ@fOLC8FT@1
!i122 3680
l120
Z81 L29 316
Z82 VPa0IW`=M:2IHQ@7<iPbMG2
Z83 !s100 Hk883?0Q8H3S_Nb5VW=cg1
R4
33
R9
!i10b 1
R10
R78
R79
!i113 1
R7
R8
Etb_uart_protocol
Z84 w1675888168
R1
R2
!i122 125
R0
Z85 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
Z86 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
l0
R71
Vc2BVcVG:lz[`6>K_7b[U<1
!s100 cnJ9K?fe;?BJHIgmzGjZU2
R4
33
Z87 !s110 1675888288
!i10b 1
Z88 !s108 1675888288.000000
Z89 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
Z90 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
!i113 1
R7
R8
Abehavioral
R1
R2
DEx4 work 16 tb_uart_protocol 0 22 c2BVcVG:lz[`6>K_7b[U<1
!i122 125
l118
L26 171
V;LhM3igF:iUkTP1Dm4]zU0
!s100 4AK<0:155c;Qn^Boa3jRN2
R4
33
R87
!i10b 1
R88
R89
R90
!i113 1
R7
R8
Etest_generator
Z91 w1681221647
R13
R1
R2
!i122 3664
R3
Z92 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
Z93 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
l0
L6 1
VG40dTT5UPGdEk?SL7cAk>3
!s100 Cbk8hEFTLKi]59I6kdo0m1
R4
33
R41
!i10b 1
R37
Z94 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
Z95 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 14 test_generator 0 22 G40dTT5UPGdEk?SL7cAk>3
!i122 3664
l43
L31 70
VaXFl8=IA^lfcU:@1EYUMU3
!s100 >5?7Wn]Qe;aRPPNWLo0[N3
R4
33
R41
!i10b 1
R37
R94
R95
!i113 1
R7
R8
Etrigger_control
Z96 w1681052191
Z97 DPx4 work 17 cmd_table_trigger 0 22 @MP7K1>[NC:4@^:O486N;1
R13
R1
R2
!i122 3676
R3
Z98 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
Z99 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
l0
L9 1
VdlYgH]i<CRmzeC8mWR>hV0
!s100 CI?BG0Y4Z_hgR3>FW1@4B1
R4
33
R9
!i10b 1
R10
Z100 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
Z101 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
!i113 1
R7
R8
Artl
R97
R13
R1
R2
DEx4 work 15 trigger_control 0 22 dlYgH]i<CRmzeC8mWR>hV0
!i122 3676
l84
L40 395
VQ>b0W<U^jJidYo9gzkFW00
!s100 WOa9CMDjc1:_X4[`OWB5N0
R4
33
R9
!i10b 1
R10
R100
R101
!i113 1
R7
R8
Etrigger_main
Z102 w1680980688
R13
R1
R2
!i122 3677
R3
Z103 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
Z104 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
l0
L6 1
VMY4^JAc9DP32i]^Jdo3Om0
!s100 l=3T^lYH9H5=`YGOnH1Cf1
R4
33
R9
!i10b 1
R10
Z105 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
Z106 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 12 trigger_main 0 22 MY4^JAc9DP32i]^Jdo3Om0
!i122 3677
l65
L40 300
VX[80S0ZJ^1Z>RJ]9:NYnW3
!s100 UNgmm8l<<Fo<8:znY9IEn2
R4
33
R9
!i10b 1
R10
R105
R106
!i113 1
R7
R8
vTrigger_Top_Part
R18
R9
!i10b 1
!s100 iD6A1:3ol;RDe;X]4cFCM3
IE70L[CGa?PjUMEEa>WaZd3
S1
R3
w1684176221
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
!i122 3678
L0 9 172
R21
R22
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s101 -O0
!i113 1
R24
R8
n@trigger_@top_@part
Etrigger_unit
Z107 w1681221643
R13
R1
R2
!i122 3657
R3
Z108 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
Z109 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
l0
L6 1
VnNf4lKSb2TkP4UzRWf5eJ1
!s100 Q?hSTz4Rk4HYiQo5BZ^8=2
R4
33
R34
!i10b 1
R37
Z110 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
Z111 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 12 trigger_unit 0 22 nNf4lKSb2TkP4UzRWf5eJ1
!i122 3657
l59
L34 150
Vhb;WNLCg7HTaMz<JdR@;70
!s100 RT2c>8NeLj_[@4[?bfR]D2
R4
33
R34
!i10b 1
R37
R110
R111
!i113 1
R7
R8
vUART_Protocol
R18
R87
!i10b 1
!s100 g^BPhDA@Y:Z;KU1E`@KDW1
I0U`C>QD[NJHogmY1;8H9<2
S1
R0
w1675883786
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
!i122 124
L0 9 126
R21
R22
r1
!s85 0
31
R88
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s101 -O0
!i113 1
R24
R8
n@u@a@r@t_@protocol
Euart_rx_protocol
Z112 w1675886887
R13
R1
R2
!i122 122
R0
Z113 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
Z114 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
l0
L6 1
ViIZ]aUh9z=1H4a6NM8TKX1
!s100 9C024ThSM^H6C6g8<BQfa3
R4
33
R19
!i10b 1
R23
Z115 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
Z116 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 16 uart_rx_protocol 0 22 iIZ]aUh9z=1H4a6NM8TKX1
!i122 122
l51
L26 344
V975JUTnN=RaULE0PL4ziF0
!s100 A:^n87SYZDnG<K?;ka5lg1
R4
33
R19
!i10b 1
R23
R115
R116
!i113 1
R7
R8
Euart_tx_protocol
Z117 w1675886362
R13
R1
R2
!i122 123
R0
Z118 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
Z119 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
l0
L7 1
V[;6GzYA5^Bh?kk]7_CoR00
!s100 CY:2l1AeL4^b16DUllEYj0
R4
33
R87
!i10b 1
R23
Z120 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
Z121 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
!i113 1
R7
R8
Artl
R13
R1
R2
DEx4 work 16 uart_tx_protocol 0 22 [;6GzYA5^Bh?kk]7_CoR00
!i122 123
l43
L27 298
V0<XJ2RH;PK8Hg5h2KGSCT0
!s100 1<^7PCBU>f96I_l2:;HiA2
R4
33
R87
!i10b 1
R23
R120
R121
!i113 1
R7
R8
