#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f9f631d500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f9f631d690 .scope module, "regfile_tb" "regfile_tb" 3 3;
 .timescale -9 -12;
P_000001f9f62d70f0 .param/l "NUM_INPUTS" 0 3 7, +C4<00000000000000000000000000001000>;
P_000001f9f62d7128 .param/l "NUM_REGS" 0 3 6, +C4<00000000000000000000000000010000>;
P_000001f9f62d7160 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
v000001f9f63209e0_0 .array/port v000001f9f63209e0, 0;
L_000001f9f63172d0 .functor BUFZ 16, v000001f9f63209e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_1 .array/port v000001f9f63209e0, 1;
L_000001f9f6317180 .functor BUFZ 16, v000001f9f63209e0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_2 .array/port v000001f9f63209e0, 2;
L_000001f9f6317b20 .functor BUFZ 16, v000001f9f63209e0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_3 .array/port v000001f9f63209e0, 3;
L_000001f9f6317490 .functor BUFZ 16, v000001f9f63209e0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_4 .array/port v000001f9f63209e0, 4;
L_000001f9f6317570 .functor BUFZ 16, v000001f9f63209e0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_5 .array/port v000001f9f63209e0, 5;
L_000001f9f6317ea0 .functor BUFZ 16, v000001f9f63209e0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_6 .array/port v000001f9f63209e0, 6;
L_000001f9f63170a0 .functor BUFZ 16, v000001f9f63209e0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_7 .array/port v000001f9f63209e0, 7;
L_000001f9f6317110 .functor BUFZ 16, v000001f9f63209e0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f63209e0_8 .array/port v000001f9f63209e0, 8;
L_000001f9f6317500 .functor BUFZ 16, v000001f9f63209e0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_0 .array/port v000001f9f638d720, 0;
L_000001f9f6317340 .functor BUFZ 16, v000001f9f638d720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_1 .array/port v000001f9f638d720, 1;
L_000001f9f63173b0 .functor BUFZ 16, v000001f9f638d720_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_2 .array/port v000001f9f638d720, 2;
L_000001f9f6317960 .functor BUFZ 16, v000001f9f638d720_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_3 .array/port v000001f9f638d720, 3;
L_000001f9f6317420 .functor BUFZ 16, v000001f9f638d720_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_4 .array/port v000001f9f638d720, 4;
L_000001f9f6317810 .functor BUFZ 16, v000001f9f638d720_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_5 .array/port v000001f9f638d720, 5;
L_000001f9f6317a40 .functor BUFZ 16, v000001f9f638d720_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_6 .array/port v000001f9f638d720, 6;
L_000001f9f63175e0 .functor BUFZ 16, v000001f9f638d720_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_7 .array/port v000001f9f638d720, 7;
L_000001f9f6317650 .functor BUFZ 16, v000001f9f638d720_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d720_8 .array/port v000001f9f638d720, 8;
L_000001f9f63179d0 .functor BUFZ 16, v000001f9f638d720_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f9f638d270_0 .var "clk", 0 0;
v000001f9f638e260 .array "r_data", 0 8;
v000001f9f638e260_0 .net v000001f9f638e260 0, 15 0, L_000001f9f63172d0; 1 drivers
v000001f9f638e260_1 .net v000001f9f638e260 1, 15 0, L_000001f9f6317180; 1 drivers
v000001f9f638e260_2 .net v000001f9f638e260 2, 15 0, L_000001f9f6317b20; 1 drivers
v000001f9f638e260_3 .net v000001f9f638e260 3, 15 0, L_000001f9f6317490; 1 drivers
v000001f9f638e260_4 .net v000001f9f638e260 4, 15 0, L_000001f9f6317570; 1 drivers
v000001f9f638e260_5 .net v000001f9f638e260 5, 15 0, L_000001f9f6317ea0; 1 drivers
v000001f9f638e260_6 .net v000001f9f638e260 6, 15 0, L_000001f9f63170a0; 1 drivers
v000001f9f638e260_7 .net v000001f9f638e260 7, 15 0, L_000001f9f6317110; 1 drivers
v000001f9f638e260_8 .net v000001f9f638e260 8, 15 0, L_000001f9f6317500; 1 drivers
v000001f9f638dae0_0 .var "reset", 0 0;
v000001f9f638d400_0 .var "rev", 0 0;
v000001f9f638d720 .array "w_data", 0 8, 15 0;
v000001f9f638d360_0 .var "wen", 0 0;
v000001f9f638d7c0_0 .net "wr_ack", 0 0, v000001f9f638d1d0_0;  1 drivers
E_000001f9f631e670 .event anyedge, v000001f9f638d1d0_0;
S_000001f9f632c7e0 .scope module, "uut" "regfile" 3 21, 4 1 0, S_000001f9f631d690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rev";
    .port_info 3 /OUTPUT 144 "r_data";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 144 "w_data";
    .port_info 6 /OUTPUT 1 "wr_ack";
P_000001f9f632c970 .param/l "num_inputs" 0 4 4, +C4<00000000000000000000000000001000>;
P_000001f9f632c9a8 .param/l "num_regs" 0 4 3, +C4<00000000000000000000000000010000>;
P_000001f9f632c9e0 .param/l "width" 0 4 2, +C4<00000000000000000000000000010000>;
v000001f9f6320940_0 .net "clk", 0 0, v000001f9f638d270_0;  1 drivers
v000001f9f63209e0 .array "r_data", 0 8, 15 0;
v000001f9f6320a80 .array "registers", 15 0, 15 0;
v000001f9f6320b20_0 .net "reset", 0 0, v000001f9f638dae0_0;  1 drivers
v000001f9f6320bc0_0 .net "rev", 0 0, v000001f9f638d400_0;  1 drivers
v000001f9f638d090 .array "w_data", 0 8;
v000001f9f638d090_0 .net v000001f9f638d090 0, 15 0, L_000001f9f6317340; 1 drivers
v000001f9f638d090_1 .net v000001f9f638d090 1, 15 0, L_000001f9f63173b0; 1 drivers
v000001f9f638d090_2 .net v000001f9f638d090 2, 15 0, L_000001f9f6317960; 1 drivers
v000001f9f638d090_3 .net v000001f9f638d090 3, 15 0, L_000001f9f6317420; 1 drivers
v000001f9f638d090_4 .net v000001f9f638d090 4, 15 0, L_000001f9f6317810; 1 drivers
v000001f9f638d090_5 .net v000001f9f638d090 5, 15 0, L_000001f9f6317a40; 1 drivers
v000001f9f638d090_6 .net v000001f9f638d090 6, 15 0, L_000001f9f63175e0; 1 drivers
v000001f9f638d090_7 .net v000001f9f638d090 7, 15 0, L_000001f9f6317650; 1 drivers
v000001f9f638d090_8 .net v000001f9f638d090 8, 15 0, L_000001f9f63179d0; 1 drivers
v000001f9f638d130_0 .net "wen", 0 0, v000001f9f638d360_0;  1 drivers
v000001f9f638d1d0_0 .var "wr_ack", 0 0;
E_000001f9f631e2b0 .event posedge, v000001f9f6320940_0;
v000001f9f6320a80_0 .array/port v000001f9f6320a80, 0;
v000001f9f6320a80_1 .array/port v000001f9f6320a80, 1;
v000001f9f6320a80_2 .array/port v000001f9f6320a80, 2;
E_000001f9f631e370/0 .event anyedge, v000001f9f6320bc0_0, v000001f9f6320a80_0, v000001f9f6320a80_1, v000001f9f6320a80_2;
v000001f9f6320a80_3 .array/port v000001f9f6320a80, 3;
v000001f9f6320a80_4 .array/port v000001f9f6320a80, 4;
v000001f9f6320a80_5 .array/port v000001f9f6320a80, 5;
v000001f9f6320a80_6 .array/port v000001f9f6320a80, 6;
E_000001f9f631e370/1 .event anyedge, v000001f9f6320a80_3, v000001f9f6320a80_4, v000001f9f6320a80_5, v000001f9f6320a80_6;
v000001f9f6320a80_7 .array/port v000001f9f6320a80, 7;
v000001f9f6320a80_8 .array/port v000001f9f6320a80, 8;
v000001f9f6320a80_9 .array/port v000001f9f6320a80, 9;
v000001f9f6320a80_10 .array/port v000001f9f6320a80, 10;
E_000001f9f631e370/2 .event anyedge, v000001f9f6320a80_7, v000001f9f6320a80_8, v000001f9f6320a80_9, v000001f9f6320a80_10;
v000001f9f6320a80_11 .array/port v000001f9f6320a80, 11;
v000001f9f6320a80_12 .array/port v000001f9f6320a80, 12;
v000001f9f6320a80_13 .array/port v000001f9f6320a80, 13;
v000001f9f6320a80_14 .array/port v000001f9f6320a80, 14;
E_000001f9f631e370/3 .event anyedge, v000001f9f6320a80_11, v000001f9f6320a80_12, v000001f9f6320a80_13, v000001f9f6320a80_14;
v000001f9f6320a80_15 .array/port v000001f9f6320a80, 15;
E_000001f9f631e370/4 .event anyedge, v000001f9f6320a80_15;
E_000001f9f631e370 .event/or E_000001f9f631e370/0, E_000001f9f631e370/1, E_000001f9f631e370/2, E_000001f9f631e370/3, E_000001f9f631e370/4;
S_000001f9f632ca20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 27, 4 27 0, S_000001f9f632c7e0;
 .timescale -9 -12;
v000001f9f62d7280_0 .var/2s "i", 31 0;
S_000001f9f6320620 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 34, 4 34 0, S_000001f9f632c7e0;
 .timescale -9 -12;
v000001f9f632cbb0_0 .var/2s "i", 31 0;
S_000001f9f63207b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 45, 4 45 0, S_000001f9f632c7e0;
 .timescale -9 -12;
v000001f9f62d6f20_0 .var/2s "i", 31 0;
S_000001f9f63243d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 53, 4 53 0, S_000001f9f632c7e0;
 .timescale -9 -12;
v000001f9f631f070_0 .var/2s "i", 31 0;
    .scope S_000001f9f632c7e0;
T_0 ;
    %wait E_000001f9f631e370;
    %load/vec4 v000001f9f6320bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_000001f9f632ca20;
    %jmp t_0;
    .scope S_000001f9f632ca20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9f62d7280_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001f9f62d7280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v000001f9f62d7280_0;
    %load/vec4a v000001f9f6320a80, 4;
    %ix/getv/s 4, v000001f9f62d7280_0;
    %store/vec4a v000001f9f63209e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f9f62d7280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f9f62d7280_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_000001f9f632c7e0;
t_0 %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f9f6320a80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f63209e0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_000001f9f6320620;
    %jmp t_2;
    .scope S_000001f9f6320620;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9f632cbb0_0, 0, 32;
T_0.4 ;
    %load/vec4 v000001f9f632cbb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001f9f632cbb0_0;
    %store/vec4a v000001f9f63209e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f9f632cbb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f9f632cbb0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_000001f9f632c7e0;
t_2 %join;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f63209e0, 4, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f9f632c7e0;
T_1 ;
    %wait E_000001f9f631e2b0;
    %load/vec4 v000001f9f6320b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_000001f9f63207b0;
    %jmp t_4;
    .scope S_000001f9f63207b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9f62d6f20_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001f9f62d6f20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001f9f62d6f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9f6320a80, 0, 4;
    %load/vec4 v000001f9f62d6f20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001f9f62d6f20_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000001f9f632c7e0;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9f638d1d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f9f638d130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001f9f6320bc0_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %fork t_7, S_000001f9f63243d0;
    %jmp t_6;
    .scope S_000001f9f63243d0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9f631f070_0, 0, 32;
T_1.7 ;
    %load/vec4 v000001f9f631f070_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.8, 5;
    %ix/getv/s 4, v000001f9f631f070_0;
    %load/vec4a v000001f9f638d090, 4;
    %ix/getv/s 3, v000001f9f631f070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9f6320a80, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f9f631f070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f9f631f070_0, 0, 32;
    %jmp T_1.7;
T_1.8 ;
    %end;
    .scope S_000001f9f632c7e0;
t_6 %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f9f638d090, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9f6320a80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9f638d1d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9f638d1d0_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9f631d690;
T_2 ;
    %wait E_000001f9f631e670;
    %vpi_call/w 3 31 "$display", "Write ack just changed, wr_ack=%b", v000001f9f638d7c0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f9f631d690;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d360_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638dae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638d360_0, 0, 1;
    %pushi/vec4 4369, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 8738, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 13107, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 17476, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 21845, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 26214, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 30583, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 34952, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 39321, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %vpi_call/w 3 55 "$display", "Just wrote some vals,wr_ack=%b", v000001f9f638d7c0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638d400_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 64 "$display", "Read with rev=1: r_data[8]=%h", v000001f9f638e260_8 {0 0 0};
    %vpi_call/w 3 65 "$display", "wr_ack=%b", v000001f9f638d7c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d400_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 70 "$display", "Read with rev=0: r_data[8]=%h", v000001f9f638e260_8 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638d360_0, 0, 1;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 48059, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638d400_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 84 "$display", "Read after partial write: r_data[8]=%h", v000001f9f638e260_8 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638d360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638d400_0, 0, 1;
    %pushi/vec4 56797, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f9f638d720, 4, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9f638d360_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9f638d400_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 96 "$display", "Read after rev==1 and wen==1 write attempt: r_data=%h", v000001f9f638e260_0 {0 0 0};
    %vpi_call/w 3 97 "$display", "wr_ack=%b", v000001f9f638d7c0_0 {0 0 0};
    %vpi_call/w 3 99 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f9f631d690;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001f9f638d270_0;
    %inv;
    %store/vec4 v000001f9f638d270_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regfile_tb.sv";
    "../../src/config_mem/regfile.sv";
