input mem_enable;
input mem_mode;
input addr_bus_15;
input async_write;

intermediate rom_ce;
intermediate ram_ce;
intermediate oe;
intermediate we;

output rom_ce_n;
output ram_ce_n;
output oe_n;
output we_n;

rom_ce = mem_enable & (addr_bus_15 == 1'h0);
ram_ce = mem_enable & (addr_bus_15 == 1'h1);
oe = mem_mode == 1'h0;
we = (mem_mode == 1'h1) & async_write;

rom_ce_n = ~rom_ce;
ram_ce_n = ~ram_ce;
oe_n = ~oe;
we_n = ~we;
