{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 09:46:57 2013 " "Info: Processing started: Wed Apr 24 09:46:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercicio_1_Estrutural -c Exercicio_1_Estrutural " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exercicio_1_Estrutural -c Exercicio_1_Estrutural" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../And_2_Porta.vhd " "Warning: Can't analyze file -- file ../../../And_2_Porta.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiago/desktop/work/and_3_porta.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/thiago/desktop/work/and_3_porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3_Porta-Teste_2 " "Info: Found design unit 1: and_3_Porta-Teste_2" {  } { { "../../../And_3_Porta.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/And_3_Porta.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 And_3_Porta " "Info: Found entity 1: And_3_Porta" {  } { { "../../../And_3_Porta.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/And_3_Porta.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Not_1.vhd " "Warning: Can't analyze file -- file ../../../Not_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio_1_estrutural.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exercicio_1_estrutural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exercicio_1_Estrutural-Estrutural " "Info: Found design unit 1: Exercicio_1_Estrutural-Estrutural" {  } { { "Exercicio_1_Estrutural.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/Exercicio_1_Estrutural.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Exercicio_1_Estrutural " "Info: Found entity 1: Exercicio_1_Estrutural" {  } { { "Exercicio_1_Estrutural.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/Exercicio_1_Estrutural.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exercicio_1_Estrutural " "Info: Elaborating entity \"Exercicio_1_Estrutural\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 Exercicio_1_Estrutural.vhd(12) " "Warning (10036): Verilog HDL or VHDL warning at Exercicio_1_Estrutural.vhd(12): object \"t2\" assigned a value but never read" {  } { { "Exercicio_1_Estrutural.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/Exercicio_1_Estrutural.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "not_1.vhd 2 1 " "Warning: Using design file not_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-teste_3 " "Info: Found design unit 1: not_1-teste_3" {  } { { "not_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/not_1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Info: Found entity 1: not_1" {  } { { "not_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/not_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_1 Not_1:P1 " "Info: Elaborating entity \"Not_1\" for hierarchy \"Not_1:P1\"" {  } { { "Exercicio_1_Estrutural.vhd" "P1" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/Exercicio_1_Estrutural.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "and_2_porta.vhd 2 1 " "Warning: Using design file and_2_porta.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_2_Porta-teste_1 " "Info: Found design unit 1: And_2_Porta-teste_1" {  } { { "and_2_porta.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/and_2_porta.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 And_2_Porta " "Info: Found entity 1: And_2_Porta" {  } { { "and_2_porta.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/and_2_porta.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_2_Porta And_2_Porta:P6 " "Info: Elaborating entity \"And_2_Porta\" for hierarchy \"And_2_Porta:P6\"" {  } { { "Exercicio_1_Estrutural.vhd" "P6" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1_Estrutural/Exercicio_1_Estrutural.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Info: Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "4 " "Info: Implemented 4 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 09:46:59 2013 " "Info: Processing ended: Wed Apr 24 09:46:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
