From f8ef1507f391023ecd1eeedf1a88ab2b89ff92f9 Mon Sep 17 00:00:00 2001
From: Bin Huang <binhuang@meta.com>
Date: Wed, 10 May 2023 15:39:38 +0700
Subject: [PATCH] ARM: dts: aspeed: Add Facebook montblanc BMC

Add initial version of device tree for Facebook montblanc (AST2600) BMC.

montblanc is Facebook's next generation switch platform with an AST2600
BMC integrated for health monitoring purpose.

Signed-off-by: Bin Huang <binhuang@meta.com>
---
 .../dts/aspeed-bmc-facebook-montblanc.dts     | 84 +++++++++++++++++++
 1 file changed, 84 insertions(+)
 create mode 100644 arch/arm/boot/dts/aspeed-bmc-facebook-montblanc.dts

diff --git a/arch/arm/boot/dts/aspeed-bmc-facebook-montblanc.dts b/arch/arm/boot/dts/aspeed-bmc-facebook-montblanc.dts
new file mode 100644
index 000000000000..1c93259714ea
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed-bmc-facebook-montblanc.dts
@@ -0,0 +1,84 @@
+// SPDX-License-Identifier: GPL-2.0+
+// Copyright (c) Meta Platforms, Inc. and affiliates.
+
+/dts-v1/;
+
+#include "ast2600-facebook-netbmc-common.dtsi"
+
+/ {
+	model = "Facebook montblanc BMC";
+	compatible = "facebook,montblanc-bmc", "aspeed,ast2600";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+	
+	spi_gpio: spi-gpio {
+		num-chipselects = <3>;
+		cs-gpios = <&gpio0 ASPEED_GPIO(X, 0) GPIO_ACTIVE_LOW>,
+				<0>,	/* device reg=<1> does not exist */
+				<&gpio0 ASPEED_GPIO(X, 2) GPIO_ACTIVE_HIGH>;
+	
+		eeprom@2 {
+			compatible = "atmel,at93c46d";
+			spi-max-frequency = <250000>;
+			data-size = <16>;
+			spi-cs-high;
+			reg = <2>;
+		};
+	};
+};
+
+&lpc_ctrl {
+	status = "okay";
+	flash = <&spi1>;
+};
+
+&kcs1 {
+	status = "okay";
+	aspeed,lpc-io-reg = <0xca0>;
+};
+
+&kcs2 {
+	status = "okay";
+	aspeed,lpc-io-reg = <0xca8>;
+};
+
+&kcs3 {
+	status = "okay";
+	aspeed,lpc-io-reg = <0xca2>;
+};
+
+&peci0 {
+	status = "okay";
+
+	peci-client@30 {
+		compatible = "intel,peci-client";
+		reg = <0x30>;
+	};
+};
+
+&mdio1 {
+	status = "okay";
+
+	ethphy3: ethernet-phy@0 {
+		compatible = "ethernet-phy-id0141.0dd1",
+					"ethernet-phy-ieee802.3-c22";
+		reg = <0x00>;
+		marvell,reg-init =
+			<0x2  0x15 0xffcf 0x0000>, // disable RGMII Delay
+			<0x12 0x14 0x7ff8 0x8002>; // mode RGMII to 1000Base-X
+	};
+};
+
+&mac3 {
+	status = "okay";
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy3>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rgmii4_default>;
+	fixed-link {
+		speed = <1000>;
+		full-duplex;
+	};
+};
--
2.25.1
