module PC (input [7:0] address,
           input [7:0] jumpAddress, jalrAddress, BranchAddress,
			  input j, jalr, bra,
			  output logic [7:0] q);
			  
always_ff@(posedge clk)

if (j)
	q <= jumpAddress;
else if (jalr)
	q <= jalrAddress;
else if (bra)
	q <= BranchAddress;
else 
   q <= d ;