Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/ --output-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/ --file-set=SIM_VERILOG --report-file=html:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.html --report-file=sopcinfo:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.sopcinfo --report-file=csv:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.csv --report-file=spd:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.spd --report-file=sip:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/mysystem.sip --report-file=cmp:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.cmp --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.qsys
Progress: Loading EEC181Lab2/mysystem.qsys
Progress: Reading input file
Progress: Adding sys_clock [altera_up_avalon_sys_sdram_pll 13.1]
Progress: Parameterizing module sys_clock
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding hex5_hex0 [altera_avalon_pio 13.1]
Progress: Parameterizing module hex5_hex0
Progress: Adding pushbuttons [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuttons
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mysystem.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: mysystem.hex5_hex0: hex5_hex0.external_connection must be exported, or connected to a matching conduit.
Warning: mysystem.pushbuttons: pushbuttons.external_connection must be exported, or connected to a matching conduit.
Warning: mysystem.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: mysystem: Generating mysystem "mysystem" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 17 connections
Info: merlin_translator_transform: After transform: 10 modules, 33 connections
Info: merlin_domain_transform: After transform: 24 modules, 116 connections
Info: merlin_router_transform: After transform: 30 modules, 138 connections
Info: merlin_traffic_limiter_transform: After transform: 32 modules, 146 connections
Info: merlin_burst_transform: After transform: 36 modules, 162 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 194 connections
Info: limiter_update_transform: After transform: 47 modules, 196 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 50 modules, 244 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 30 connections
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 4 modules, 9 connections
Info: merlin_domain_transform: After transform: 9 modules, 38 connections
Info: merlin_router_transform: After transform: 12 modules, 48 connections
Info: merlin_burst_transform: After transform: 13 modules, 52 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 63 connections
Info: merlin_width_transform: After transform: 20 modules, 71 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 92 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 35 connections
Info: merlin_mm_transform: After transform: 9 modules, 35 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 11 modules, 37 connections
Info: reset_adaptation_transform: After transform: 14 modules, 42 connections
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 1 connections
Info: No custom instruction connections, skipping transform 
Info: sys_clock: "mysystem" instantiated altera_up_avalon_sys_sdram_pll "sys_clock"
Info: onchip_memory2_0: Starting RTL generation for module 'mysystem_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_memory2_0 --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0001_onchip_memory2_0_gen//mysystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0001_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'mysystem_onchip_memory2_0'
Info: onchip_memory2_0: "mysystem" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'mysystem_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart_0 --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0002_jtag_uart_0_gen//mysystem_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0002_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'mysystem_jtag_uart_0'
Info: jtag_uart_0: "mysystem" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: hex5_hex0: Starting RTL generation for module 'mysystem_hex5_hex0'
Info: hex5_hex0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hex5_hex0 --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0003_hex5_hex0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0003_hex5_hex0_gen//mysystem_hex5_hex0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0003_hex5_hex0_gen/  ]
Info: hex5_hex0: Done RTL generation for module 'mysystem_hex5_hex0'
Info: hex5_hex0: "mysystem" instantiated altera_avalon_pio "hex5_hex0"
Info: pushbuttons: Starting RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pushbuttons --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0004_pushbuttons_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0004_pushbuttons_gen//mysystem_pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0004_pushbuttons_gen/  ]
Info: pushbuttons: Done RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons: "mysystem" instantiated altera_avalon_pio "pushbuttons"
Info: hps_0: "Doing Pretransform for module: hps_0"
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "mysystem" instantiated altera_hps "hps_0"
Info: reg32_avalon_interface_0: "mysystem" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 148 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: mm_interconnect_0: "mysystem" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 57 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 57 connections
Info: mm_interconnect_1: "mysystem" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mysystem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: Generating simgen model
Info: sys_pll: Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Jan 16 16:05:58 2015
Info: Command: quartus_sh -t run_simgen_cmd.tcl
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Jan 16 16:06:03 2015
Info: Command: quartus_map mysystem_sys_clock_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mysystem_sys_clock_sys_pll.v
    Info (12023): Found entity 1: mysystem_sys_clock_sys_pll
Info (12127): Elaborating entity "mysystem_sys_clock_sys_pll" for the top level hierarchy
Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "15000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (281010): Generating sgate simulator netlist using Simgen
SIMGEN_PROGRESS Start of Model generation -- 0% complete
SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 404 megabytes
    Info: Processing ended: Fri Jan 16 16:06:07 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04
Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful
Info: Quartus II 32-bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Fri Jan 16 16:06:07 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10
Info: sys_pll: Simgen was successful
Info: sys_pll: "sys_clock" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_clock" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info: jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_merlin_arbitrator.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/submodules/altera_avalon_reset_source.sv
Info: mysystem: Done "mysystem" with 37 modules, 59 files, 5226103 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.spd --output-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.spd --output-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/ --output-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/ --report-file=bsf:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.qsys
Progress: Loading EEC181Lab2/mysystem.qsys
Progress: Reading input file
Progress: Adding sys_clock [altera_up_avalon_sys_sdram_pll 13.1]
Progress: Parameterizing module sys_clock
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding hex5_hex0 [altera_avalon_pio 13.1]
Progress: Parameterizing module hex5_hex0
Progress: Adding pushbuttons [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuttons
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mysystem.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: mysystem.hex5_hex0: hex5_hex0.external_connection must be exported, or connected to a matching conduit.
Warning: mysystem.pushbuttons: pushbuttons.external_connection must be exported, or connected to a matching conduit.
Warning: mysystem.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/ --output-directory=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.html --report-file=sopcinfo:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.sopcinfo --report-file=cmp:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.cmp --report-file=qip:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/mysystem.qip --report-file=svd --report-file=regmap:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/mysystem.regmap --report-file=debuginfo:C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/mysystem.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem.qsys --language=VERILOG
Progress: Loading EEC181Lab2/mysystem.qsys
Progress: Reading input file
Progress: Adding sys_clock [altera_up_avalon_sys_sdram_pll 13.1]
Progress: Parameterizing module sys_clock
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding hex5_hex0 [altera_avalon_pio 13.1]
Progress: Parameterizing module hex5_hex0
Progress: Adding pushbuttons [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuttons
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mysystem.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: mysystem.hex5_hex0: hex5_hex0.external_connection must be exported, or connected to a matching conduit.
Warning: mysystem.pushbuttons: pushbuttons.external_connection must be exported, or connected to a matching conduit.
Warning: mysystem.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 17 connections
Info: merlin_translator_transform: After transform: 10 modules, 33 connections
Info: merlin_domain_transform: After transform: 24 modules, 116 connections
Info: merlin_router_transform: After transform: 30 modules, 138 connections
Info: merlin_traffic_limiter_transform: After transform: 32 modules, 146 connections
Info: merlin_burst_transform: After transform: 36 modules, 162 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 194 connections
Info: limiter_update_transform: After transform: 47 modules, 196 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 50 modules, 244 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 30 connections
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 4 modules, 9 connections
Info: merlin_domain_transform: After transform: 9 modules, 38 connections
Info: merlin_router_transform: After transform: 12 modules, 48 connections
Info: merlin_burst_transform: After transform: 13 modules, 52 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 63 connections
Info: merlin_width_transform: After transform: 20 modules, 71 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 92 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 35 connections
Info: merlin_mm_transform: After transform: 9 modules, 35 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 11 modules, 37 connections
Info: reset_adaptation_transform: After transform: 14 modules, 42 connections
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 1 connections
Info: No custom instruction connections, skipping transform 
Info: sys_clock: "mysystem" instantiated altera_up_avalon_sys_sdram_pll "sys_clock"
Info: onchip_memory2_0: Starting RTL generation for module 'mysystem_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_memory2_0 --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0032_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0032_onchip_memory2_0_gen//mysystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'mysystem_onchip_memory2_0'
Info: onchip_memory2_0: "mysystem" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'mysystem_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart_0 --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0033_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0033_jtag_uart_0_gen//mysystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'mysystem_jtag_uart_0'
Info: jtag_uart_0: "mysystem" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: hex5_hex0: Starting RTL generation for module 'mysystem_hex5_hex0'
Info: hex5_hex0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hex5_hex0 --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0034_hex5_hex0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0034_hex5_hex0_gen//mysystem_hex5_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex5_hex0: Done RTL generation for module 'mysystem_hex5_hex0'
Info: hex5_hex0: "mysystem" instantiated altera_avalon_pio "hex5_hex0"
Info: pushbuttons: Starting RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pushbuttons --dir=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0035_pushbuttons_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6452_7590257426149550163.dir/0035_pushbuttons_gen//mysystem_pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: pushbuttons: Done RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons: "mysystem" instantiated altera_avalon_pio "pushbuttons"
Info: hps_0: "Doing Pretransform for module: hps_0"
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "mysystem" instantiated altera_hps "hps_0"
Info: reg32_avalon_interface_0: "mysystem" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 148 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 44 modules, 148 connections
Info: mm_interconnect_0: "mysystem" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 57 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 57 connections
Info: mm_interconnect_1: "mysystem" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mysystem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "sys_clock" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_clock" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info: jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Chris/Desktop/32-Bit-Register/EEC181Lab2/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: mysystem: Done "mysystem" with 37 modules, 87 files, 2140809 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
