============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = V:/Anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     LUtin
   Run Date =   Mon Nov  6 01:49:22 2023

   Run on =     DARRENLU
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db P:/XIANYU/projects/AnLu/Ethernet/project_temac_lana/temac_Runs/syn_1/temac_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db P:/XIANYU/projects/AnLu/Ethernet/project_temac_lana/temac_Runs/syn_1/temac_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(106)
HDL-1007 : analyze verilog file al_ip/trimac_core_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/trimac_core_gate.v(4344)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/trimac_core_gate.v(4456)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/trimac_core_gate.v(12531)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/trimac_core_gate.v(12636)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/trimac_core_gate.v(16610)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/trimac_core_gate.v(16701)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/trimac_core_gate.v(18743)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/trimac_core_gate.v(18848)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/trimac_core_gate.v(23883)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/trimac_core_gate.v(24016)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/trimac_core_gate.v(24021)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/trimac_core_gate.v(24126)
HDL-1007 : analyze verilog file al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/rx_pll.v(96)
HDL-1007 : analyze verilog file al_ip/data_fifo.v
HDL-1007 : analyze verilog file src/axi4_lite/axi_master_cfg.v
HDL-1007 : undeclared symbol 'init_txn_pulse', assumed default net type 'wire' in src/axi4_lite/axi_master_cfg.v(158)
HDL-5007 WARNING: parameter 'IDLE' becomes localparam in 'axi_master_cfg' with formal parameter declaration list in src/axi4_lite/axi_master_cfg.v(94)
HDL-5007 WARNING: parameter 'INIT_WRITE' becomes localparam in 'axi_master_cfg' with formal parameter declaration list in src/axi4_lite/axi_master_cfg.v(95)
HDL-5007 WARNING: parameter 'INIT_READ' becomes localparam in 'axi_master_cfg' with formal parameter declaration list in src/axi4_lite/axi_master_cfg.v(96)
HDL-1007 : analyze verilog file src/client_loopback/client_loopback.v
HDL-1007 : analyze verilog file src/clk_en_gen/tx_clk_en_gen.v
HDL-1007 : analyze verilog file src/fifo/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in src/fifo/RAMB16_S9_S9.v(79)
HDL-1007 : analyze verilog file src/fifo/client_fifo.v
HDL-1007 : analyze verilog file src/fifo/rx_client_fifo.v
HDL-1007 : analyze verilog file src/fifo/tx_client_fifo.v
HDL-5007 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(52)
HDL-5007 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(53)
HDL-5007 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(54)
HDL-5007 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(55)
HDL-5007 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(56)
HDL-5007 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(57)
HDL-5007 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(58)
HDL-5007 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(59)
HDL-5007 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(60)
HDL-5007 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(66)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file src/physical/rgmii_interface.v
HDL-1007 : analyze verilog file src/sync/reset_sync.v
HDL-1007 : analyze verilog file src/sync/sync_block.v
HDL-1007 : analyze verilog file src/temac_block.v
HDL-1007 : undeclared symbol 'tx_reset90', assumed default net type 'wire' in src/temac_block.v(187)
HDL-1007 : analyze verilog file src/temac_locallink.v
HDL-1007 : analyze verilog file src/al_temac_example_design.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in src/al_temac_example_design.v(187)
HDL-1007 : undeclared symbol 'inband_link_status', assumed default net type 'wire' in src/al_temac_example_design.v(506)
HDL-1007 : undeclared symbol 'inband_clock_speed', assumed default net type 'wire' in src/al_temac_example_design.v(507)
HDL-1007 : undeclared symbol 'inband_duplex_status', assumed default net type 'wire' in src/al_temac_example_design.v(508)
HDL-1007 : analyze verilog file src/primitive/demo_primitive.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file src/al_temac_example_design.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in src/al_temac_example_design.v(187)
HDL-1007 : undeclared symbol 'inband_link_status', assumed default net type 'wire' in src/al_temac_example_design.v(508)
HDL-1007 : undeclared symbol 'inband_clock_speed', assumed default net type 'wire' in src/al_temac_example_design.v(509)
HDL-1007 : undeclared symbol 'inband_duplex_status', assumed default net type 'wire' in src/al_temac_example_design.v(510)
HDL-1007 : analyze verilog file src/al_temac_example_design.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in src/al_temac_example_design.v(187)
HDL-1007 : undeclared symbol 'inband_link_status', assumed default net type 'wire' in src/al_temac_example_design.v(537)
HDL-1007 : undeclared symbol 'inband_clock_speed', assumed default net type 'wire' in src/al_temac_example_design.v(538)
HDL-1007 : undeclared symbol 'inband_duplex_status', assumed default net type 'wire' in src/al_temac_example_design.v(539)
HDL-1007 : analyze verilog file src/al_temac_example_design.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in src/al_temac_example_design.v(187)
HDL-1007 : undeclared symbol 'inband_link_status', assumed default net type 'wire' in src/al_temac_example_design.v(537)
HDL-1007 : undeclared symbol 'inband_clock_speed', assumed default net type 'wire' in src/al_temac_example_design.v(538)
HDL-1007 : undeclared symbol 'inband_duplex_status', assumed default net type 'wire' in src/al_temac_example_design.v(539)
HDL-1007 : analyze verilog file src/al_temac_example_design.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in src/al_temac_example_design.v(187)
HDL-1007 : undeclared symbol 'inband_link_status', assumed default net type 'wire' in src/al_temac_example_design.v(537)
HDL-1007 : undeclared symbol 'inband_clock_speed', assumed default net type 'wire' in src/al_temac_example_design.v(538)
HDL-1007 : undeclared symbol 'inband_duplex_status', assumed default net type 'wire' in src/al_temac_example_design.v(539)
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db P:/XIANYU/projects/AnLu/Ethernet/project_temac_lana/temac_Runs/syn_1/temac_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file src/al_temac_example_design.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in src/al_temac_example_design.v(187)
HDL-1007 : undeclared symbol 'inband_link_status', assumed default net type 'wire' in src/al_temac_example_design.v(537)
HDL-1007 : undeclared symbol 'inband_clock_speed', assumed default net type 'wire' in src/al_temac_example_design.v(538)
HDL-1007 : undeclared symbol 'inband_duplex_status', assumed default net type 'wire' in src/al_temac_example_design.v(539)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(106)
HDL-1007 : analyze verilog file al_ip/trimac_core_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/trimac_core_gate.v(4344)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/trimac_core_gate.v(4456)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/trimac_core_gate.v(12531)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/trimac_core_gate.v(12636)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/trimac_core_gate.v(16610)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/trimac_core_gate.v(16701)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/trimac_core_gate.v(18743)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/trimac_core_gate.v(18848)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/trimac_core_gate.v(23883)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/trimac_core_gate.v(24016)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/trimac_core_gate.v(24021)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/trimac_core_gate.v(24126)
HDL-1007 : analyze verilog file al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/rx_pll.v(96)
HDL-1007 : analyze verilog file al_ip/data_fifo.v
HDL-1007 : analyze verilog file src/axi4_lite/axi_master_cfg.v
HDL-1007 : undeclared symbol 'init_txn_pulse', assumed default net type 'wire' in src/axi4_lite/axi_master_cfg.v(158)
HDL-5007 WARNING: parameter 'IDLE' becomes localparam in 'axi_master_cfg' with formal parameter declaration list in src/axi4_lite/axi_master_cfg.v(94)
HDL-5007 WARNING: parameter 'INIT_WRITE' becomes localparam in 'axi_master_cfg' with formal parameter declaration list in src/axi4_lite/axi_master_cfg.v(95)
HDL-5007 WARNING: parameter 'INIT_READ' becomes localparam in 'axi_master_cfg' with formal parameter declaration list in src/axi4_lite/axi_master_cfg.v(96)
HDL-1007 : analyze verilog file src/client_loopback/client_loopback.v
HDL-1007 : analyze verilog file src/clk_en_gen/tx_clk_en_gen.v
HDL-1007 : analyze verilog file src/fifo/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in src/fifo/RAMB16_S9_S9.v(79)
HDL-1007 : analyze verilog file src/fifo/client_fifo.v
HDL-1007 : analyze verilog file src/fifo/rx_client_fifo.v
HDL-1007 : analyze verilog file src/fifo/tx_client_fifo.v
HDL-5007 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(52)
HDL-5007 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(53)
HDL-5007 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(54)
HDL-5007 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(55)
HDL-5007 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(56)
HDL-5007 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(57)
HDL-5007 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(58)
HDL-5007 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(59)
HDL-5007 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(60)
HDL-5007 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in src/fifo/tx_client_fifo.v(66)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file src/physical/rgmii_interface.v
HDL-1007 : analyze verilog file src/sync/reset_sync.v
HDL-1007 : analyze verilog file src/sync/sync_block.v
HDL-1007 : analyze verilog file src/temac_block.v
HDL-1007 : undeclared symbol 'tx_reset90', assumed default net type 'wire' in src/temac_block.v(187)
HDL-1007 : analyze verilog file src/temac_locallink.v
HDL-1007 : analyze verilog file src/al_temac_example_design.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in src/al_temac_example_design.v(187)
HDL-1007 : undeclared symbol 'inband_link_status', assumed default net type 'wire' in src/al_temac_example_design.v(537)
HDL-1007 : undeclared symbol 'inband_clock_speed', assumed default net type 'wire' in src/al_temac_example_design.v(538)
HDL-1007 : undeclared symbol 'inband_duplex_status', assumed default net type 'wire' in src/al_temac_example_design.v(539)
HDL-1007 : analyze verilog file src/primitive/demo_primitive.v
HDL-1007 : analyze verilog file src/test_send.v
Oops! 'Signal Segmentation Violation' raised. The backtrace:
[bt] (4)_chkstk
[bt] (5)RtlFindCharInUnicodeString
[bt] (6)KiUserExceptionDispatcher
[bt] (7)QAbstractTableModel::qt_metacast
[bt] (8)QAbstractItemModel::persistentIndexList
[bt] (9)QAbstractItemModel::endInsertRows
[bt] (10)QTreeWidgetItem::insertChild
[bt] (11)QTreeWidgetItem::addChild
[bt] (17)QMetaObject::activate
[bt] (20)QMetaObject::activate
[bt] (21)QAbstractButton::clicked
[bt] (22)QAbstractButton::click
[bt] (23)QAbstractButton::mouseReleaseEvent
[bt] (24)QWidget::event
[bt] (25)QApplicationPrivate::notify_helper
[bt] (26)QApplication::notify
[bt] (27)QCoreApplication::notifyInternal2
[bt] (28)QApplicationPrivate::sendMouseEvent
[bt] (29)QSizePolicy::QSizePolicy
[bt] (30)QSizePolicy::QSizePolicy
[bt] (31)QApplicationPrivate::notify_helper
[bt] (32)QApplication::notify
[bt] (33)QCoreApplication::notifyInternal2
[bt] (34)QGuiApplicationPrivate::processMouseEvent
[bt] (35)QWindowSystemInterface::sendWindowSystemEvents
[bt] (36)QEventDispatcherWin32::processEvents
[bt] (37)DispatchMessageW
[bt] (38)DispatchMessageW
[bt] (39)QEventDispatcherWin32::processEvents
[bt] (40)qt_plugin_query_metadata
[bt] (41)QEventLoop::exec
[bt] (42)QCoreApplication::exec
[bt] (46)BaseThreadInitThunk
[bt] (47)RtlUserThreadStart

