

================================================================
== Vitis HLS Report for 'csr_vmul'
================================================================
* Date:           Mon Mar 10 23:41:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        7|  31470599|  70.000 ns|  0.315 sec|    8|  31470600|       no|
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles)  |  Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_41_1   |        0|  31470592|  13 ~ 30733|          -|          -|  0 ~ 1024|        no|
        | + VITIS_LOOP_47_2  |        0|     30720|          30|          -|          -|  0 ~ 1024|        no|
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    786|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1778|   2474|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    337|    -|
|Register         |        -|    -|    1390|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    3168|   3597|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_r_s_axi_U                  |control_r_s_axi                 |        0|   0|  380|  680|    0|
    |control_s_axi_U                    |control_s_axi                   |        0|   0|  226|  360|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |        4|   0|  824|  723|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        4|   5| 1778| 2474|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_406_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln47_2_fu_425_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln47_3_fu_477_p2        |         +|   0|  0|  71|          64|           1|
    |add_ln47_4_fu_449_p2        |         +|   0|  0|  71|          64|           1|
    |add_ln47_fu_363_p2          |         +|   0|  0|  71|          64|          64|
    |add_ln51_1_fu_466_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln51_2_fu_498_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln51_fu_455_p2          |         +|   0|  0|  71|          64|          64|
    |indvars_iv_next7_fu_345_p2  |         +|   0|  0|  38|          31|           1|
    |icmp_ln41_1_fu_340_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln41_fu_286_p2         |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln47_fu_444_p2         |      icmp|   0|  0|  71|          64|          64|
    |empty_fu_316_p3             |    select|   0|  0|  31|           1|          31|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 786|         672|         515|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  217|         50|    1|         50|
    |gmem_0_ARADDR   |   25|          5|   64|        320|
    |gmem_0_ARLEN    |   14|          3|   32|         96|
    |gmem_blk_n_AR   |    9|          2|    1|          2|
    |gmem_blk_n_AW   |    9|          2|    1|          2|
    |gmem_blk_n_B    |    9|          2|    1|          2|
    |gmem_blk_n_R    |    9|          2|    1|          2|
    |gmem_blk_n_W    |    9|          2|    1|          2|
    |i_1_reg_256     |    9|          2|   64|        128|
    |indvar_reg_245  |    9|          2|   64|        128|
    |row_fu_134      |    9|          2|   31|         62|
    |sum_reg_265     |    9|          2|   32|         64|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  337|         76|  293|        858|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln47_3_reg_639                |  64|   0|   64|          0|
    |add_ln47_4_reg_622                |  64|   0|   64|          0|
    |ap_CS_fsm                         |  49|   0|   49|          0|
    |empty_reg_574                     |  31|   0|   31|          0|
    |gmem_addr_1_reg_587               |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_644          |  32|   0|   32|          0|
    |gmem_addr_2_reg_627               |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_649          |  32|   0|   32|          0|
    |gmem_addr_3_reg_633               |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_660          |  32|   0|   32|          0|
    |gmem_addr_4_reg_654               |  64|   0|   64|          0|
    |gmem_addr_reg_568                 |  64|   0|   64|          0|
    |i_1_reg_256                       |  64|   0|   64|          0|
    |i_reg_593                         |  32|   0|   32|          0|
    |indvar_reg_245                    |  64|   0|   64|          0|
    |indvars_iv_next7_reg_582          |  31|   0|   31|          0|
    |matrix_col_indices_read_reg_553   |  64|   0|   64|          0|
    |matrix_row_count_read_reg_563     |  32|   0|   32|          0|
    |matrix_row_pointers_read_reg_558  |  64|   0|   64|          0|
    |matrix_values_read_reg_548        |  64|   0|   64|          0|
    |mul_reg_675                       |  32|   0|   32|          0|
    |row_fu_134                        |  31|   0|   31|          0|
    |sext_ln47_2_reg_609               |  64|   0|   64|          0|
    |sext_ln47_3_reg_614               |  64|   0|   64|          0|
    |sum_reg_265                       |  32|   0|   32|          0|
    |vector_values_read_reg_543        |  64|   0|   64|          0|
    |wide_trip_count_reg_604           |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1390|   0| 1390|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

