[
A1
PATTERN
model


]
[
A2
PATTERN
include


]
[
A3
PATTERN
directive
.options TEMP=25

]
[
C1
PATTERN
CAPACITOR
2.2uF

]
[
C2
PATTERN
CAPACITOR
2.2uF

]
[
CE1
PATTERN
CAPACITOR
1pF

]
[
CE2
PATTERN
CAPACITOR
1pF

]
[
Cout
PATTERN
CAPACITOR
2.2uF

]
[
Q1
PATTERN
NPN_TRANSISTOR


]
[
Q2
PATTERN
NPN_TRANSISTOR


]
[
R1
PATTERN
RESISTOR
28K

]
[
R2
PATTERN
RESISTOR
2K

]
[
R3
PATTERN
RESISTOR
28K

]
[
R4
PATTERN
RESISTOR
2.8K

]
[
R5
PATTERN
RESISTOR
10

]
[
R8
PATTERN
RESISTOR
1

]
[
RC1
PATTERN
RESISTOR
3.3K

]
[
RC2
PATTERN
RESISTOR
1K

]
[
RE1
PATTERN
RESISTOR
100

]
[
RE2
PATTERN
RESISTOR
100

]
[
RL
PATTERN
RESISTOR
100K

]
[
VCC
none
VOLTAGE_SOURCE
DC 15V

]
[
Vinput
none
vsin
DC 1.6V AC 10MV SIN(0 1MV 1KHZ)

]
(
GND
CE1-1
CE2-1
R2-1
R4-1
RE1-1
RE2-1
RL-1
VCC-2
Vinput-2
)
(
VColl2
Cout-1
Q2-3
RC2-1
)
(
Vbase1
C1-2
Q1-2
R1-1
R2-2
)
(
Vbase2
C2-2
Q2-2
R3-1
R4-2
)
(
Vcc
R1-2
R3-2
RC1-2
RC2-2
VCC-1
)
(
Vcoll1
Q1-3
R8-1
RC1-1
)
(
Vem1
CE1-2
Q1-1
RE1-2
)
(
Vem2
CE2-2
Q2-1
RE2-2
)
(
Vin
R5-1
Vinput-1
)
(
Vout
Cout-2
RL-2
)
(
unnamed_net1
C1-1
R5-2
)
(
unnamed_net2
C2-1
R8-2
)
