ila_m0.v,verilog,xil_defaultlib,../../../../FIFO_test.srcs/sources_1/ip/ila_m0/sim/ila_m0.v,incdir="../../../../FIFO_test.srcs/sources_1/ip/ila_m0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
