// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "ar7242_ubnt_sw.dtsi"

/ {
	compatible = "ubnt,edgeswitch-5xp", "qca,ar7242";
	model = "Ubiquiti EdgeSwitch 5XP";

	gpio-export {
		compatible = "gpio-export";

		poe_24v_port1 {
			gpio-export,name = "ubnt:24v-poe:port1";
			gpio-export,output = <0>;
			gpios = <&gpio_hc595 1 GPIO_ACTIVE_HIGH>;
		};

		poe_24v_port2 {
			gpio-export,name = "ubnt:24v-poe:port2";
			gpio-export,output = <0>;
			gpios = <&gpio_hc595 3 GPIO_ACTIVE_HIGH>;
		};

		poe_24v_port3 {
			gpio-export,name = "ubnt:24v-poe:port3";
			gpio-export,output = <0>;
			gpios = <&gpio_hc595 5 GPIO_ACTIVE_HIGH>;
		};

		poe_24v_port4 {
			gpio-export,name = "ubnt:24v-poe:port4";
			gpio-export,output = <0>;
			gpios = <&gpio_hc595 7 GPIO_ACTIVE_HIGH>;
		};

		poe_24v_port5 {
			gpio-export,name = "ubnt:24v-poe:port5";
			gpio-export,output = <0>;
			gpios = <&gpio_hc595 9 GPIO_ACTIVE_HIGH>;
		};
	};
};

&mdio0 {
	status = "okay";

	switch0@10 {
		compatible = "qca,qca8327";
		#address-cells = <1>;
		#size-cells = <0>;

		reg = <0>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "cpu";
				ethernet = <&eth0>;
				phy-mode = "rgmii-rxid";
				rx-internal-delay-ps = <1000>;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			port@1 {
				reg = <1>;
				label = "lan1";
				phy-mode = "internal";
				phy-handle = <&phy_port1>;
			};

			port@2 {
				reg = <2>;
				label = "lan2";
				phy-mode = "internal";
				phy-handle = <&phy_port2>;
			};

			port@3 {
				reg = <3>;
				label = "lan3";
				phy-mode = "internal";
				phy-handle = <&phy_port3>;
			};

			port@4 {
				reg = <4>;
				label = "lan4";
				phy-mode = "internal";
				phy-handle = <&phy_port4>;
			};

			port@5 {
				reg = <5>;
				label = "lan5";
				phy-mode = "internal";
				phy-handle = <&phy_port5>;
			};
		};

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;

			phy_port1: phy@0 {
				reg = <0>;
			};

			phy_port2: phy@1 {
				reg = <1>;
			};

			phy_port3: phy@2 {
				reg = <2>;
			};

			phy_port4: phy@3 {
				reg = <3>;
			};

			phy_port5: phy@4 {
				reg = <4>;
			};
		};
	};
};

&eth0 {
	status = "okay";

	nvmem-cells = <&macaddr_art_0>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&art {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_art_0: macaddr@0 {
		reg = <0x0 0x6>;
	};
};
