/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ffgnp0p99v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffgnp0p99v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p99v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 122628.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001286 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.581570, 0.579194, 0.578654, 0.583514, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.581570, 0.579194, 0.578654, 0.583514, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.523413, 0.521275, 0.520789, 0.525163, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.523413, 0.521275, 0.520789, 0.525163, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.011347" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014929" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001286 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.581570, 0.579194, 0.578654, 0.583514, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.581570, 0.579194, 0.578654, 0.583514, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.523413, 0.521275, 0.520789, 0.525163, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.523413, 0.521275, 0.520789, 0.525163, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.011347" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014929" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.012957, 0.012957, 0.012957, 0.012957, 0.012957" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.012957, 0.012957, 0.012957, 0.012957, 0.012957" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.328290, 0.337820, 0.348020, 0.368420, 0.409220",\
              "0.331260, 0.340790, 0.350990, 0.371390, 0.412190",\
              "0.333420, 0.342950, 0.353150, 0.373550, 0.414350",\
              "0.335860, 0.345390, 0.355590, 0.375990, 0.416790",\
              "0.335940, 0.345470, 0.355670, 0.376070, 0.416870"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.328290, 0.337820, 0.348020, 0.368420, 0.409220",\
              "0.331260, 0.340790, 0.350990, 0.371390, 0.412190",\
              "0.333420, 0.342950, 0.353150, 0.373550, 0.414350",\
              "0.335860, 0.345390, 0.355590, 0.375990, 0.416790",\
              "0.335940, 0.345470, 0.355670, 0.376070, 0.416870"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411",\
              "0.012819, 0.038748, 0.072709, 0.099597, 0.199411"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.450113, 0.462818, 0.476573, 0.503558, 0.557003",\
              "0.453473, 0.466178, 0.479933, 0.506918, 0.560363",\
              "0.456098, 0.468803, 0.482558, 0.509543, 0.562988",\
              "0.459038, 0.471743, 0.485498, 0.512483, 0.565928",\
              "0.459143, 0.471848, 0.485603, 0.512588, 0.566033"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.450113, 0.462818, 0.476573, 0.503558, 0.557003",\
              "0.453473, 0.466178, 0.479933, 0.506918, 0.560363",\
              "0.456098, 0.468803, 0.482558, 0.509543, 0.562988",\
              "0.459038, 0.471743, 0.485498, 0.512483, 0.565928",\
              "0.459143, 0.471848, 0.485603, 0.512588, 0.566033"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258",\
              "0.011130, 0.027298, 0.050632, 0.151221, 0.299258"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.029659 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.081812, 0.087536, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.187102, 0.196930, 0.208270, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.581570, 0.579194, 0.578654, 0.583514, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.581570, 0.579194, 0.578654, 0.583514, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "12.470337" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.359315" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "12.151260" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.360507" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "9.136621" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.360283" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "10.643985" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.360395" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.057253" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001279 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.241968" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.312432" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750",\
              "0.140510, 0.147110, 0.148760, 0.154590, 0.171750"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075507, 0.073527, 0.075617, 0.076277, 0.083537",\
              "0.085957, 0.083977, 0.086067, 0.086727, 0.093987",\
              "0.099267, 0.097287, 0.099377, 0.100037, 0.107297",\
              "0.119947, 0.117967, 0.120057, 0.120717, 0.127977",\
              "0.145907, 0.143927, 0.146017, 0.146677, 0.153937"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075507, 0.073527, 0.075617, 0.076277, 0.083537",\
              "0.085957, 0.083977, 0.086067, 0.086727, 0.093987",\
              "0.099267, 0.097287, 0.099377, 0.100037, 0.107297",\
              "0.119947, 0.117967, 0.120057, 0.120717, 0.127977",\
              "0.145907, 0.143927, 0.146017, 0.146677, 0.153937"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001286 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.011347" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.014929" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620",\
              "0.078250, 0.086390, 0.094970, 0.108170, 0.129620"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.066707, 0.065387, 0.067807, 0.069017, 0.076827",\
              "0.077047, 0.075727, 0.078147, 0.079357, 0.087167",\
              "0.089697, 0.088377, 0.090797, 0.092007, 0.099817",\
              "0.108507, 0.107187, 0.109607, 0.110817, 0.118627",\
              "0.131607, 0.130287, 0.132707, 0.133917, 0.141727"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.066707, 0.065387, 0.067807, 0.069017, 0.076827",\
              "0.077047, 0.075727, 0.078147, 0.079357, 0.087167",\
              "0.089697, 0.088377, 0.090797, 0.092007, 0.099817",\
              "0.108507, 0.107187, 0.109607, 0.110817, 0.118627",\
              "0.131607, 0.130287, 0.132707, 0.133917, 0.141727"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001304 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.055199" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.045566" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410",\
              "0.160290, 0.169970, 0.178440, 0.192190, 0.214410"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077420, 0.075880, 0.076430, 0.079620, 0.088090",\
              "0.087760, 0.086220, 0.086770, 0.089960, 0.098430",\
              "0.101070, 0.099530, 0.100080, 0.103270, 0.111740",\
              "0.121750, 0.120210, 0.120760, 0.123950, 0.132420",\
              "0.147710, 0.146170, 0.146720, 0.149910, 0.158380"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077420, 0.075880, 0.076430, 0.079620, 0.088090",\
              "0.087760, 0.086220, 0.086770, 0.089960, 0.098430",\
              "0.101070, 0.099530, 0.100080, 0.103270, 0.111740",\
              "0.121750, 0.120210, 0.120760, 0.123950, 0.132420",\
              "0.147710, 0.146170, 0.146720, 0.149910, 0.158380"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000728 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.011026" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014486" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090656, 0.099320, 0.105362, 0.113456, 0.133406",\
              "0.084728, 0.093392, 0.099434, 0.107528, 0.127478",\
              "0.080966, 0.089630, 0.095672, 0.103766, 0.123716",\
              "0.082448, 0.091112, 0.097154, 0.105248, 0.125198",\
              "0.099206, 0.107870, 0.113912, 0.122006, 0.141956"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090656, 0.099320, 0.105362, 0.113456, 0.133406",\
              "0.084728, 0.093392, 0.099434, 0.107528, 0.127478",\
              "0.080966, 0.089630, 0.095672, 0.103766, 0.123716",\
              "0.082448, 0.091112, 0.097154, 0.105248, 0.125198",\
              "0.099206, 0.107870, 0.113912, 0.122006, 0.141956"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.057117, 0.049747, 0.044577, 0.038087, 0.031047",\
              "0.063607, 0.056237, 0.051067, 0.044577, 0.037537",\
              "0.067457, 0.060087, 0.054917, 0.048427, 0.041387",\
              "0.065257, 0.057887, 0.052717, 0.046227, 0.039187",\
              "0.046117, 0.038747, 0.033577, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057117, 0.049747, 0.044577, 0.038087, 0.031047",\
              "0.063607, 0.056237, 0.051067, 0.044577, 0.037537",\
              "0.067457, 0.060087, 0.054917, 0.048427, 0.041387",\
              "0.065257, 0.057887, 0.052717, 0.046227, 0.039187",\
              "0.046117, 0.038747, 0.033577, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000721 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.011741" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012571" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082814, 0.091364, 0.098318, 0.111656, 0.131378",\
              "0.076886, 0.085436, 0.092390, 0.105728, 0.125450",\
              "0.073124, 0.081674, 0.088628, 0.101966, 0.121688",\
              "0.074606, 0.083156, 0.090110, 0.103448, 0.123170",\
              "0.091364, 0.099914, 0.106868, 0.120206, 0.139928"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082814, 0.091364, 0.098318, 0.111656, 0.131378",\
              "0.076886, 0.085436, 0.092390, 0.105728, 0.125450",\
              "0.073124, 0.081674, 0.088628, 0.101966, 0.121688",\
              "0.074606, 0.083156, 0.090110, 0.103448, 0.123170",\
              "0.091364, 0.099914, 0.106868, 0.120206, 0.139928"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.055027, 0.047107, 0.041937, 0.035997, 0.031000",\
              "0.061517, 0.053597, 0.048427, 0.042487, 0.036217",\
              "0.065367, 0.057447, 0.052277, 0.046337, 0.040067",\
              "0.063167, 0.055247, 0.050077, 0.044137, 0.037867",\
              "0.044137, 0.036217, 0.031047, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.055027, 0.047107, 0.041937, 0.035997, 0.031000",\
              "0.061517, 0.053597, 0.048427, 0.042487, 0.036217",\
              "0.065367, 0.057447, 0.052277, 0.046337, 0.040067",\
              "0.063167, 0.055247, 0.050077, 0.044137, 0.037867",\
              "0.044137, 0.036217, 0.031047, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 1564.962300 ;
    }
}
}
