<<<<<<< HEAD
#Author:  
Jordi Jaspers  
  
#Date of initial commit:  
05/12/2018  
  
#ArmV8_Single_Cycle [Biography]:  
An Arm V8 Single Cycle processor made with the instructions of the ARM-Edition book written by David A. Patterson & John L. Hennesey  
  
#DISCLAIMER:  
All the code that is copied or used from other sources will be mentioned in the reference section of this file.    

#TODO list:  
=======
# Author:  
Jordi Jaspers  
  
# Date of initial commit:  
05/12/2018  
  
# ArmV8_Single_Cycle [Biography]:  
An Arm V8 Single Cycle processor made with the instructions of the ARM-Edition book written by David A. Patterson & John L. Hennesey  
  
# DISCLAIMER:  
All the code that is copied or used from other sources will be mentioned in the reference section of this file.    

# TODO list:  
>>>>>>> c383249e9c1081fe728172ff1b73829db002d028
The single cycle processor is made out of 9 modules and ofcourse a testfile.    
  
1.  RegisterFile    	  -->     done!    
2.  ProgramCounter      -->     done!  
3.  SignExtend          -->     done!  
4.  ALU                 -->     done!  
5.  ALUControl          -->     done!  
6.  DataMemory          -->     done!  
7.  InstructionMem      -->     done!  
8.  SingleCycle         -->     done!  
9.  SingleCycleControl  -->     done! (Control & ALUControl are 1 unit.)  
10. Test file?          -->     done!  
  
Vraag hoe ik dit moet compilen met quartus want modelsim is het slechtste programma ooit gemaakt in heel de wereld.  
  
<<<<<<< HEAD
#References:  
=======
# References:  
>>>>>>> c383249e9c1081fe728172ff1b73829db002d028
StackOverflow:  (Bible for every coder)  
https://www.StackOverflow.com/  
  
Verilog fundamentals:  
https://cseweb.ucsd.edu/classes/sp09/cse141L/Slides/01-Verilog1.pdf  
  
LEGV8 16bit component example:  
https://github.com/surajmehta95/LEGV8-Processor  
<<<<<<< HEAD
  
=======


>>>>>>> c383249e9c1081fe728172ff1b73829db002d028
