arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common_--router_heap_binary	3.84	vpr	64.02 MiB		-1	-1	0.36	18356	3	0.08	-1	-1	33268	-1	-1	68	99	1	0	success	v8.0.0-10487-g332d0eee5-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-24T23:20:04	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	65556	99	130	343	473	1	225	298	12	12	144	clb	auto	25.6 MiB	0.16	546	70943	21532	36057	13354	64.0 MiB	0.25	0.00	1.62851	-108.971	-1.62851	1.62851	0.28	0.00128139	0.00121193	0.0942161	0.0891007	40	1360	13	5.66058e+06	4.21279e+06	333335.	2314.82	1.46	0.492954	0.451517	12666	64609	-1	1238	7	411	665	40240	12831	2.02375	2.02375	-140.243	-2.02375	-0.301105	-0.10796	419432.	2912.72	0.09	0.04	0.07	-1	-1	0.09	0.0250123	0.0232731	
