ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"lcd_stm32f0.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/lcd_stm32f0.c"
  18              		.section	.text.pulse_strobe,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	pulse_strobe
  22              		.syntax unified
  23              		.code	16
  24              		.thumb_func
  26              	pulse_strobe:
  27              	.LFB44:
   1:Core/Src/lcd_stm32f0.c **** //********************************************************************
   2:Core/Src/lcd_stm32f0.c **** //*                      EEE2046F STM32F0                            *
   3:Core/Src/lcd_stm32f0.c **** //*                         LCD MODULE                               *
   4:Core/Src/lcd_stm32f0.c **** //*==================================================================*
   5:Core/Src/lcd_stm32f0.c **** //* WRITTEN BY:    Copyright (C) Samuel Ginsberg 2004                *
   6:Core/Src/lcd_stm32f0.c **** //* PORTED TO STM32F0 dev board by James Gowans, 2014                *
   7:Core/Src/lcd_stm32f0.c **** //* MODIFIED BY:   Robyn Verrinder                                   *
   8:Core/Src/lcd_stm32f0.c **** //* DATE CREATED:  2004                                              *
   9:Core/Src/lcd_stm32f0.c **** //* PORTED:	   2014						     *
  10:Core/Src/lcd_stm32f0.c **** //* MODIFIED:      03-08-2015                                        *
  11:Core/Src/lcd_stm32f0.c **** //*==================================================================*
  12:Core/Src/lcd_stm32f0.c **** //* PROGRAMMED IN: ECLIPSE IDE Luna Service Release 1 (4.4.1)        *
  13:Core/Src/lcd_stm32f0.c **** //* DEV. BOARD:    UCT STM32 Development Board                       *
  14:Core/Src/lcd_stm32f0.c **** //* TARGET:	   STMicroelectronics STM32F051C6                    *
  15:Core/Src/lcd_stm32f0.c **** //*==================================================================*
  16:Core/Src/lcd_stm32f0.c **** //* DESCRIPTION:   This code contains common functions to communicate*
  17:Core/Src/lcd_stm32f0.c **** //*                with the LCD module connected to the STM32 uC.    *
  18:Core/Src/lcd_stm32f0.c **** //*==================================================================*
  19:Core/Src/lcd_stm32f0.c **** //* LCD SETUP:     - 4 bit mode      (Upper 4 data lines D4-D7 used) *
  20:Core/Src/lcd_stm32f0.c **** //*                - Two lines used                                  *
  21:Core/Src/lcd_stm32f0.c **** //*                - Flashing cursor                                 *
  22:Core/Src/lcd_stm32f0.c **** //*==================================================================*
  23:Core/Src/lcd_stm32f0.c **** //* CONNECTIONS:                                                     *
  24:Core/Src/lcd_stm32f0.c **** //*------------------------------------------------------------------*
  25:Core/Src/lcd_stm32f0.c **** //* LCD PINS   | NAME                    | CONNECTED TO              *
  26:Core/Src/lcd_stm32f0.c **** //*------------------------------------------------------------------*
  27:Core/Src/lcd_stm32f0.c **** //* 1............VSS.......................GND                       *
  28:Core/Src/lcd_stm32f0.c **** //* 2............VDD.......................+5V                       *
  29:Core/Src/lcd_stm32f0.c **** //* 3............CONTRAST..................POT 2                     *
  30:Core/Src/lcd_stm32f0.c **** //* 4............RS  - Register Select.....PC14 (LCD_RS)             *
  31:Core/Src/lcd_stm32f0.c **** //* 5............RW  - Read/Write..........GND                       *
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 2


  32:Core/Src/lcd_stm32f0.c **** //* 6............E   - Enable..............PC15 (LCD_E)              *
  33:Core/Src/lcd_stm32f0.c **** //* 7............D0  - Data line 0.........GND                       *
  34:Core/Src/lcd_stm32f0.c **** //* 8............D1  - Data line 1.........GND                       *
  35:Core/Src/lcd_stm32f0.c **** //* 9............D2  - Data line 2.........GND                       *
  36:Core/Src/lcd_stm32f0.c **** //* 10...........D3  - Data line 3.........GND                       *
  37:Core/Src/lcd_stm32f0.c **** //* 11...........D4  - Data line 4.........PB8  (LCD_D4)             *
  38:Core/Src/lcd_stm32f0.c **** //* 12...........D5  - Data line 5.........PB9  (LCD_D5)             *
  39:Core/Src/lcd_stm32f0.c **** //* 13...........D6  - Data line 6.........PA12 (LCD_D6)             *
  40:Core/Src/lcd_stm32f0.c **** //* 14...........D7  - Data line 7.........PA15 (LCD_D7)             *
  41:Core/Src/lcd_stm32f0.c **** //* 15...........CATHLED...................NC                        *
  42:Core/Src/lcd_stm32f0.c **** //* 16...........ANODELED..................NC                        *
  43:Core/Src/lcd_stm32f0.c **** //********************************************************************
  44:Core/Src/lcd_stm32f0.c **** // INCLUDE FILES
  45:Core/Src/lcd_stm32f0.c **** //====================================================================
  46:Core/Src/lcd_stm32f0.c **** #include "lcd_stm32f0.h"
  47:Core/Src/lcd_stm32f0.c **** #include "stm32f0xx.h"
  48:Core/Src/lcd_stm32f0.c **** //====================================================================
  49:Core/Src/lcd_stm32f0.c **** // SEND COMMAND CODE TO LCD - LCD_Command(command)
  50:Core/Src/lcd_stm32f0.c **** //====================================================================
  51:Core/Src/lcd_stm32f0.c **** // DESCRIPTION: This function sends a command to the LCD. Care is taken
  52:Core/Src/lcd_stm32f0.c **** //              not to interfere with the other lines on the port.
  53:Core/Src/lcd_stm32f0.c **** //
  54:Core/Src/lcd_stm32f0.c **** //              As we are using a microcontroller to control the LCD
  55:Core/Src/lcd_stm32f0.c **** //              we use 4-bit mode to save on number of lines used to
  56:Core/Src/lcd_stm32f0.c **** //              connect to the LCD. This means that an 8-bit command
  57:Core/Src/lcd_stm32f0.c **** //              must be split into two sets of 4-bits (upper and lower)
  58:Core/Src/lcd_stm32f0.c **** //              These sets must be transmitted
  59:Core/Src/lcd_stm32f0.c **** //====================================================================
  60:Core/Src/lcd_stm32f0.c **** // USEFUL COMMANDS:
  61:Core/Src/lcd_stm32f0.c **** //                  - POWER_UP:      Power up initialization for the lcd
  62:Core/Src/lcd_stm32f0.c **** //                  - FOURBIT_MODE:  Sets LCD for 4-bit mode
  63:Core/Src/lcd_stm32f0.c **** //                  - TWOLINE_MODE:  Sets up 2 lines and character size
  64:Core/Src/lcd_stm32f0.c **** //                  - SETUP_CURSOR:  Turn display on and set up cursor
  65:Core/Src/lcd_stm32f0.c **** //                  - CLEAR:         Clear screen
  66:Core/Src/lcd_stm32f0.c **** //                  - CURSOR_HOME:   Cursor home
  67:Core/Src/lcd_stm32f0.c **** //                  - LINE_TWO:      Line 2
  68:Core/Src/lcd_stm32f0.c **** //
  69:Core/Src/lcd_stm32f0.c **** //====================================================================
  70:Core/Src/lcd_stm32f0.c **** 
  71:Core/Src/lcd_stm32f0.c **** void lcd_command(unsigned char command)
  72:Core/Src/lcd_stm32f0.c **** {
  73:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
  74:Core/Src/lcd_stm32f0.c **** 
  75:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
  76:Core/Src/lcd_stm32f0.c **** // DATALINE 7
  77:Core/Src/lcd_stm32f0.c ****     if ((command & 0x80) != 0)		// Select bit 7 of command, if HIGH set Data line 7 (D7) 
  78:Core/Src/lcd_stm32f0.c ****     {
  79:Core/Src/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_SET;
  80:Core/Src/lcd_stm32f0.c ****     }
  81:Core/Src/lcd_stm32f0.c ****     else				// else RESET D7
  82:Core/Src/lcd_stm32f0.c ****     {
  83:Core/Src/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_RESET;
  84:Core/Src/lcd_stm32f0.c ****     }
  85:Core/Src/lcd_stm32f0.c **** // DATALINE 6
  86:Core/Src/lcd_stm32f0.c ****     if ((command & 0x40) != 0)		// Select bit 6 of command, if HIGH set Data line 6 (D6) 
  87:Core/Src/lcd_stm32f0.c ****     {
  88:Core/Src/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_SET;
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 3


  89:Core/Src/lcd_stm32f0.c ****     }
  90:Core/Src/lcd_stm32f0.c ****     else				// else RESET D6
  91:Core/Src/lcd_stm32f0.c ****     {
  92:Core/Src/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_RESET;
  93:Core/Src/lcd_stm32f0.c ****     }
  94:Core/Src/lcd_stm32f0.c **** // DATALINE 5
  95:Core/Src/lcd_stm32f0.c ****     if ((command & 0x20) != 0)		// Select bit 5 of command, if HIGH set Data line 5 (D5)
  96:Core/Src/lcd_stm32f0.c ****     {
  97:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_SET;	
  98:Core/Src/lcd_stm32f0.c ****     }
  99:Core/Src/lcd_stm32f0.c ****     else				// else RESET D5
 100:Core/Src/lcd_stm32f0.c ****     {
 101:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_RESET;
 102:Core/Src/lcd_stm32f0.c ****     }
 103:Core/Src/lcd_stm32f0.c **** // DATALINE 4
 104:Core/Src/lcd_stm32f0.c ****     if ((command & 0x10) != 0)		// Select bit 4 of command, if HIGH set Data line 4 (D4)
 105:Core/Src/lcd_stm32f0.c ****     {
 106:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_SET;
 107:Core/Src/lcd_stm32f0.c ****     }
 108:Core/Src/lcd_stm32f0.c ****     else				//  else RESET D4
 109:Core/Src/lcd_stm32f0.c ****     {
 110:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_RESET;
 111:Core/Src/lcd_stm32f0.c ****     }
 112:Core/Src/lcd_stm32f0.c **** 
 113:Core/Src/lcd_stm32f0.c ****     pulse_strobe ();			// Send data
 114:Core/Src/lcd_stm32f0.c **** 
 115:Core/Src/lcd_stm32f0.c **** // lower nibble to data lines
 116:Core/Src/lcd_stm32f0.c ****     if ((command & 0x08) != 0)		// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 117:Core/Src/lcd_stm32f0.c ****     {
 118:Core/Src/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_SET;
 119:Core/Src/lcd_stm32f0.c ****     }
 120:Core/Src/lcd_stm32f0.c ****     else				// else RESET D7
 121:Core/Src/lcd_stm32f0.c ****     {
 122:Core/Src/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_RESET;
 123:Core/Src/lcd_stm32f0.c ****     }
 124:Core/Src/lcd_stm32f0.c **** // DATALINE 6
 125:Core/Src/lcd_stm32f0.c ****     if ((command & 0x04) != 0)		// Select bit 2 of command, if HIGH set Data line 6 (D6)
 126:Core/Src/lcd_stm32f0.c ****     {
 127:Core/Src/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_SET;
 128:Core/Src/lcd_stm32f0.c ****     }
 129:Core/Src/lcd_stm32f0.c ****     else				//  else RESET D6
 130:Core/Src/lcd_stm32f0.c ****     {
 131:Core/Src/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_RESET;
 132:Core/Src/lcd_stm32f0.c ****     }
 133:Core/Src/lcd_stm32f0.c ****     // DATALINE 5
 134:Core/Src/lcd_stm32f0.c ****     if ((command & 0x02) != 0)		// Select bit 1 of command, if HIGH set Data line 5 (D5)
 135:Core/Src/lcd_stm32f0.c ****     {
 136:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_SET;         
 137:Core/Src/lcd_stm32f0.c ****     }
 138:Core/Src/lcd_stm32f0.c ****     else				//  else RESET D5
 139:Core/Src/lcd_stm32f0.c ****     {
 140:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_RESET;
 141:Core/Src/lcd_stm32f0.c ****     }
 142:Core/Src/lcd_stm32f0.c ****     // DATALINE 4
 143:Core/Src/lcd_stm32f0.c ****     if ((command & 0x01) != 0)		// Select bit 0 of command, if HIGH set Data line 4 (D4)
 144:Core/Src/lcd_stm32f0.c ****     {
 145:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_SET;
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 4


 146:Core/Src/lcd_stm32f0.c ****     }
 147:Core/Src/lcd_stm32f0.c ****     else				//  else RESET D4
 148:Core/Src/lcd_stm32f0.c ****     {
 149:Core/Src/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_RESET;
 150:Core/Src/lcd_stm32f0.c ****     }
 151:Core/Src/lcd_stm32f0.c **** 
 152:Core/Src/lcd_stm32f0.c ****     pulse_strobe();			// Send data
 153:Core/Src/lcd_stm32f0.c ****     delay(3000);
 154:Core/Src/lcd_stm32f0.c **** }
 155:Core/Src/lcd_stm32f0.c **** 
 156:Core/Src/lcd_stm32f0.c **** //====================================================================
 157:Core/Src/lcd_stm32f0.c **** // INITIALISE LCD - LCD_Init()
 158:Core/Src/lcd_stm32f0.c **** //====================================================================
 159:Core/Src/lcd_stm32f0.c **** // DESCRIPTION: This function sets up the port lines for the LCD and
 160:Core/Src/lcd_stm32f0.c **** //              intialises the module for use.
 161:Core/Src/lcd_stm32f0.c **** //====================================================================
 162:Core/Src/lcd_stm32f0.c **** // LCD SETUP:     - 4 bit mode      (Upper 4 data lines D4-D7 used)
 163:Core/Src/lcd_stm32f0.c **** //                - Two lines used
 164:Core/Src/lcd_stm32f0.c **** //                - Flashing cursor
 165:Core/Src/lcd_stm32f0.c **** //====================================================================
 166:Core/Src/lcd_stm32f0.c **** 
 167:Core/Src/lcd_stm32f0.c **** void init_LCD(void)
 168:Core/Src/lcd_stm32f0.c **** {
 169:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 170:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 171:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 172:Core/Src/lcd_stm32f0.c **** 
 173:Core/Src/lcd_stm32f0.c ****     GPIOA->MODER |= (GPIO_MODER_MODER12_0|GPIO_MODER_MODER15_0); // D6 and D7
 174:Core/Src/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 175:Core/Src/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 176:Core/Src/lcd_stm32f0.c **** 
 177:Core/Src/lcd_stm32f0.c ****     delay(30000);			// Allow the LCD some power up time (~30ms)
 178:Core/Src/lcd_stm32f0.c **** 
 179:Core/Src/lcd_stm32f0.c ****     lcd_command(POWER_UP);		// Power up initialization for the lcd
 180:Core/Src/lcd_stm32f0.c ****     lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 181:Core/Src/lcd_stm32f0.c ****     lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
 182:Core/Src/lcd_stm32f0.c ****     lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 183:Core/Src/lcd_stm32f0.c ****     lcd_command(CLEAR);			// Clear display
 184:Core/Src/lcd_stm32f0.c **** }
 185:Core/Src/lcd_stm32f0.c **** 
 186:Core/Src/lcd_stm32f0.c **** //====================================================================
 187:Core/Src/lcd_stm32f0.c **** // WRITE A SINGLE CHARACTER TO THE LCD - LCD_PutChar(character)
 188:Core/Src/lcd_stm32f0.c **** //====================================================================
 189:Core/Src/lcd_stm32f0.c **** // DESCRIPTION: Puts a single character on the LCD at the next position
 190:Core/Src/lcd_stm32f0.c **** //              on the screen. The character to be printed is in the input
 191:Core/Src/lcd_stm32f0.c **** //              parameter. For numbers, letters and other common characters
 192:Core/Src/lcd_stm32f0.c **** //              the ASCII code will produce correct display.
 193:Core/Src/lcd_stm32f0.c **** //
 194:Core/Src/lcd_stm32f0.c **** //              Refer to the Hitachi HD44780 datasheet for full character
 195:Core/Src/lcd_stm32f0.c **** //              set information.
 196:Core/Src/lcd_stm32f0.c **** //====================================================================
 197:Core/Src/lcd_stm32f0.c **** 
 198:Core/Src/lcd_stm32f0.c ****  void lcd_putchar(unsigned char character)
 199:Core/Src/lcd_stm32f0.c **** {
 200:Core/Src/lcd_stm32f0.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 201:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 202:Core/Src/lcd_stm32f0.c **** // DATALINE 7
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 5


 203:Core/Src/lcd_stm32f0.c ****         if ((character & 0x80) != 0) 	// Select bit 7 of command, if HIGH set Data line 7 (D7)
 204:Core/Src/lcd_stm32f0.c ****         {
 205:Core/Src/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_SET;
 206:Core/Src/lcd_stm32f0.c ****         }
 207:Core/Src/lcd_stm32f0.c ****         else				//  else RESET D7
 208:Core/Src/lcd_stm32f0.c ****         {
 209:Core/Src/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_RESET;
 210:Core/Src/lcd_stm32f0.c ****         }
 211:Core/Src/lcd_stm32f0.c ****         // DATALINE 6
 212:Core/Src/lcd_stm32f0.c ****         if ((character & 0x40) != 0)	// Select bit 6 of command, if HIGH set Data line 6 (D6)      
 213:Core/Src/lcd_stm32f0.c **** 	{
 214:Core/Src/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_SET;
 215:Core/Src/lcd_stm32f0.c ****         }
 216:Core/Src/lcd_stm32f0.c ****         else				//  else RESET D6
 217:Core/Src/lcd_stm32f0.c **** 
 218:Core/Src/lcd_stm32f0.c ****         {
 219:Core/Src/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_RESET;
 220:Core/Src/lcd_stm32f0.c ****         }
 221:Core/Src/lcd_stm32f0.c **** // DATALINE 5
 222:Core/Src/lcd_stm32f0.c ****         if ((character & 0x20) != 0)	// Select bit 5 of command, if HIGH set Data line 5 (D5)
 223:Core/Src/lcd_stm32f0.c **** 
 224:Core/Src/lcd_stm32f0.c ****         {
 225:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_SET;                 
 226:Core/Src/lcd_stm32f0.c **** 	}
 227:Core/Src/lcd_stm32f0.c ****         else				//  else RESET D5
 228:Core/Src/lcd_stm32f0.c ****         {
 229:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_RESET;
 230:Core/Src/lcd_stm32f0.c ****         }
 231:Core/Src/lcd_stm32f0.c **** // DATALINE 4
 232:Core/Src/lcd_stm32f0.c ****         if ((character & 0x10) != 0)	// Select bit 4 of command, if HIGH set Data line 4 (D4) 
 233:Core/Src/lcd_stm32f0.c ****         {
 234:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_SET;
 235:Core/Src/lcd_stm32f0.c ****         }
 236:Core/Src/lcd_stm32f0.c ****         else				// else RESET D4
 237:Core/Src/lcd_stm32f0.c ****         {
 238:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_RESET;
 239:Core/Src/lcd_stm32f0.c ****         }
 240:Core/Src/lcd_stm32f0.c **** 
 241:Core/Src/lcd_stm32f0.c ****         pulse_strobe ();		// Send data
 242:Core/Src/lcd_stm32f0.c **** 
 243:Core/Src/lcd_stm32f0.c **** // lower nibble to data lines
 244:Core/Src/lcd_stm32f0.c ****         if ((character & 0x08) != 0)	// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 245:Core/Src/lcd_stm32f0.c ****         {
 246:Core/Src/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_SET;
 247:Core/Src/lcd_stm32f0.c ****         }
 248:Core/Src/lcd_stm32f0.c ****         else				// else RESET D7
 249:Core/Src/lcd_stm32f0.c ****         {
 250:Core/Src/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_RESET;
 251:Core/Src/lcd_stm32f0.c ****         }
 252:Core/Src/lcd_stm32f0.c **** // DATALINE 6
 253:Core/Src/lcd_stm32f0.c ****         if ((character & 0x04) != 0)	// Select bit 2 of command, if HIGH set Data line 6 (D6)      
 254:Core/Src/lcd_stm32f0.c **** 	{
 255:Core/Src/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_SET;
 256:Core/Src/lcd_stm32f0.c ****         }
 257:Core/Src/lcd_stm32f0.c ****         else				// else RESET D6
 258:Core/Src/lcd_stm32f0.c **** 
 259:Core/Src/lcd_stm32f0.c ****         {
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 6


 260:Core/Src/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_RESET;
 261:Core/Src/lcd_stm32f0.c ****         }
 262:Core/Src/lcd_stm32f0.c **** // DATALINE 5
 263:Core/Src/lcd_stm32f0.c ****         if ((character & 0x02) != 0)	// Select bit 1 of command, if HIGH set Data line 5 (D5)  
 264:Core/Src/lcd_stm32f0.c ****         {
 265:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_SET;       
 266:Core/Src/lcd_stm32f0.c **** 	}
 267:Core/Src/lcd_stm32f0.c ****         else				// else RESET D5
 268:Core/Src/lcd_stm32f0.c ****         {
 269:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_RESET;
 270:Core/Src/lcd_stm32f0.c ****         }
 271:Core/Src/lcd_stm32f0.c **** // DATALINE 4
 272:Core/Src/lcd_stm32f0.c ****         if ((character & 0x01) != 0)	// Select bit 0 of command, if HIGH set Data line 4 (D4)
 273:Core/Src/lcd_stm32f0.c ****         {
 274:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_SET;
 275:Core/Src/lcd_stm32f0.c ****         }
 276:Core/Src/lcd_stm32f0.c ****         else				//  else RESET D4
 277:Core/Src/lcd_stm32f0.c ****         {
 278:Core/Src/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_RESET;
 279:Core/Src/lcd_stm32f0.c ****         }
 280:Core/Src/lcd_stm32f0.c **** 
 281:Core/Src/lcd_stm32f0.c ****         pulse_strobe();			// Send data
 282:Core/Src/lcd_stm32f0.c **** }
 283:Core/Src/lcd_stm32f0.c **** 
 284:Core/Src/lcd_stm32f0.c **** //====================================================================
 285:Core/Src/lcd_stm32f0.c **** // WRITE A STRING TO THE LCD - LCD_PutString(ptr_String)
 286:Core/Src/lcd_stm32f0.c **** //====================================================================
 287:Core/Src/lcd_stm32f0.c **** // DESCRIPTION: Writes a string to the LCD
 288:Core/Src/lcd_stm32f0.c **** //====================================================================
 289:Core/Src/lcd_stm32f0.c **** 
 290:Core/Src/lcd_stm32f0.c **** void lcd_putstring(char *instring)
 291:Core/Src/lcd_stm32f0.c **** {
 292:Core/Src/lcd_stm32f0.c ****     unsigned char count = 0;
 293:Core/Src/lcd_stm32f0.c **** 
 294:Core/Src/lcd_stm32f0.c ****     while (instring[count])		// Until the null terminator is reached
 295:Core/Src/lcd_stm32f0.c ****     {
 296:Core/Src/lcd_stm32f0.c ****     	lcd_putchar(instring[count]);	// Write each character to LCD
 297:Core/Src/lcd_stm32f0.c **** 	    count++;
 298:Core/Src/lcd_stm32f0.c **** 	 }
 299:Core/Src/lcd_stm32f0.c **** }
 300:Core/Src/lcd_stm32f0.c **** 
 301:Core/Src/lcd_stm32f0.c **** 
 302:Core/Src/lcd_stm32f0.c **** //====================================================================
 303:Core/Src/lcd_stm32f0.c **** // PULSE STROBE - Pulse_Strobe()
 304:Core/Src/lcd_stm32f0.c **** //====================================================================
 305:Core/Src/lcd_stm32f0.c **** // DESCRIPTION: Pulse the strobe line of the LCD to indicate that data is ready.
 306:Core/Src/lcd_stm32f0.c **** //====================================================================
 307:Core/Src/lcd_stm32f0.c **** 
 308:Core/Src/lcd_stm32f0.c **** void pulse_strobe(void)
 309:Core/Src/lcd_stm32f0.c **** {
  28              		.loc 1 309 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 310:Core/Src/lcd_stm32f0.c ****     delay(20);				// Delay
  33              		.loc 1 310 5 view .LVU1
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 7


  34              	.LVL0:
  35              	.LBB12:
  36              	.LBI12:
 311:Core/Src/lcd_stm32f0.c **** 
 312:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_EN_SET;		// pull E (PC15) HIGH
 313:Core/Src/lcd_stm32f0.c **** 
 314:Core/Src/lcd_stm32f0.c ****     delay(20);				// Delay
 315:Core/Src/lcd_stm32f0.c **** 
 316:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_EN_RESET;	// Take EN LOW
 317:Core/Src/lcd_stm32f0.c **** 
 318:Core/Src/lcd_stm32f0.c ****     delay(20);				// Delay
 319:Core/Src/lcd_stm32f0.c **** 
 320:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_EN_SET;		// Take EN HIGH
 321:Core/Src/lcd_stm32f0.c **** }
 322:Core/Src/lcd_stm32f0.c **** 
 323:Core/Src/lcd_stm32f0.c **** 
 324:Core/Src/lcd_stm32f0.c **** //====================================================================
 325:Core/Src/lcd_stm32f0.c **** // LOOP DELAY - delay(microseconds)
 326:Core/Src/lcd_stm32f0.c **** //====================================================================
 327:Core/Src/lcd_stm32f0.c **** // DESCRIPTION: A delay used by the LCD functions.
 328:Core/Src/lcd_stm32f0.c **** //====================================================================
 329:Core/Src/lcd_stm32f0.c **** 
 330:Core/Src/lcd_stm32f0.c **** void delay(unsigned int microseconds)
  37              		.loc 1 330 6 view .LVU2
  38              	.LBB13:
 331:Core/Src/lcd_stm32f0.c **** {
 332:Core/Src/lcd_stm32f0.c **** 	  volatile unsigned int counter;
  39              		.loc 1 332 4 view .LVU3
 333:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
  40              		.loc 1 333 4 view .LVU4
 334:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
  41              		.loc 1 334 4 view .LVU5
  42              		.loc 1 334 16 is_stmt 0 view .LVU6
  43 0000 0023     		movs	r3, #0
  44              	.LBE13:
  45              	.LBE12:
 309:Core/Src/lcd_stm32f0.c ****     delay(20);				// Delay
  46              		.loc 1 309 1 view .LVU7
  47 0002 84B0     		sub	sp, sp, #16
  48              	.LCFI0:
  49              		.cfi_def_cfa_offset 16
  50              	.LBB15:
  51              	.LBB14:
  52              		.loc 1 334 16 view .LVU8
  53 0004 0393     		str	r3, [sp, #12]
  54              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU9
  55 0006 039B     		ldr	r3, [sp, #12]
  56 0008 3B2B     		cmp	r3, #59
  57 000a 07D8     		bhi	.L2
  58              	.L3:
 335:Core/Src/lcd_stm32f0.c **** 	  {
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
  59              		.loc 1 336 6 view .LVU10
  60              		.syntax divided
  61              	@ 336 "Core/Src/lcd_stm32f0.c" 1
  62 000c C046     		nop
  63              	@ 0 "" 2
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 8


 337:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
  64              		.loc 1 337 6 view .LVU11
  65              	@ 337 "Core/Src/lcd_stm32f0.c" 1
  66 000e C046     		nop
  67              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
  68              		.loc 1 334 50 discriminator 3 view .LVU12
  69              		.thumb
  70              		.syntax unified
  71 0010 039B     		ldr	r3, [sp, #12]
  72 0012 0133     		adds	r3, r3, #1
  73 0014 0393     		str	r3, [sp, #12]
 334:Core/Src/lcd_stm32f0.c **** 	  {
  74              		.loc 1 334 28 discriminator 1 view .LVU13
  75 0016 039B     		ldr	r3, [sp, #12]
  76 0018 3B2B     		cmp	r3, #59
  77 001a F7D9     		bls	.L3
  78              	.L2:
  79              	.LVL1:
 334:Core/Src/lcd_stm32f0.c **** 	  {
  80              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU14
  81              	.LBE14:
  82              	.LBE15:
 312:Core/Src/lcd_stm32f0.c **** 
  83              		.loc 1 312 5 is_stmt 1 view .LVU15
 312:Core/Src/lcd_stm32f0.c **** 
  84              		.loc 1 312 17 is_stmt 0 view .LVU16
  85 001c 8023     		movs	r3, #128
 312:Core/Src/lcd_stm32f0.c **** 
  86              		.loc 1 312 10 view .LVU17
  87 001e 164A     		ldr	r2, .L12
 312:Core/Src/lcd_stm32f0.c **** 
  88              		.loc 1 312 17 view .LVU18
  89 0020 1B02     		lsls	r3, r3, #8
 312:Core/Src/lcd_stm32f0.c **** 
  90              		.loc 1 312 10 view .LVU19
  91 0022 9169     		ldr	r1, [r2, #24]
 312:Core/Src/lcd_stm32f0.c **** 
  92              		.loc 1 312 17 view .LVU20
  93 0024 0B43     		orrs	r3, r1
  94 0026 9361     		str	r3, [r2, #24]
 314:Core/Src/lcd_stm32f0.c **** 
  95              		.loc 1 314 5 is_stmt 1 view .LVU21
  96              	.LVL2:
  97              	.LBB16:
  98              	.LBI16:
 330:Core/Src/lcd_stm32f0.c **** {
  99              		.loc 1 330 6 view .LVU22
 100              	.LBB17:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 101              		.loc 1 332 4 view .LVU23
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 102              		.loc 1 333 4 view .LVU24
 334:Core/Src/lcd_stm32f0.c **** 	  {
 103              		.loc 1 334 4 view .LVU25
 334:Core/Src/lcd_stm32f0.c **** 	  {
 104              		.loc 1 334 16 is_stmt 0 view .LVU26
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 9


 105 0028 0023     		movs	r3, #0
 106 002a 0293     		str	r3, [sp, #8]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 107              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU27
 108 002c 029B     		ldr	r3, [sp, #8]
 109 002e 3B2B     		cmp	r3, #59
 110 0030 07D8     		bhi	.L4
 111              	.L5:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 112              		.loc 1 336 6 view .LVU28
 113              		.syntax divided
 114              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 115 0032 C046     		nop
 116              	@ 0 "" 2
 117              		.loc 1 337 6 view .LVU29
 118              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 119 0034 C046     		nop
 120              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 121              		.loc 1 334 50 discriminator 3 view .LVU30
 122              		.thumb
 123              		.syntax unified
 124 0036 029B     		ldr	r3, [sp, #8]
 125 0038 0133     		adds	r3, r3, #1
 126 003a 0293     		str	r3, [sp, #8]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 127              		.loc 1 334 28 discriminator 1 view .LVU31
 128 003c 029B     		ldr	r3, [sp, #8]
 129 003e 3B2B     		cmp	r3, #59
 130 0040 F7D9     		bls	.L5
 131              	.L4:
 132              	.LVL3:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 133              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU32
 134              	.LBE17:
 135              	.LBE16:
 316:Core/Src/lcd_stm32f0.c **** 
 136              		.loc 1 316 5 is_stmt 1 view .LVU33
 316:Core/Src/lcd_stm32f0.c **** 
 137              		.loc 1 316 17 is_stmt 0 view .LVU34
 138 0042 8023     		movs	r3, #128
 316:Core/Src/lcd_stm32f0.c **** 
 139              		.loc 1 316 10 view .LVU35
 140 0044 0C4A     		ldr	r2, .L12
 316:Core/Src/lcd_stm32f0.c **** 
 141              		.loc 1 316 17 view .LVU36
 142 0046 1B06     		lsls	r3, r3, #24
 316:Core/Src/lcd_stm32f0.c **** 
 143              		.loc 1 316 10 view .LVU37
 144 0048 9169     		ldr	r1, [r2, #24]
 316:Core/Src/lcd_stm32f0.c **** 
 145              		.loc 1 316 17 view .LVU38
 146 004a 0B43     		orrs	r3, r1
 147 004c 9361     		str	r3, [r2, #24]
 318:Core/Src/lcd_stm32f0.c **** 
 148              		.loc 1 318 5 is_stmt 1 view .LVU39
 149              	.LVL4:
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 10


 150              	.LBB18:
 151              	.LBI18:
 330:Core/Src/lcd_stm32f0.c **** {
 152              		.loc 1 330 6 view .LVU40
 153              	.LBB19:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 154              		.loc 1 332 4 view .LVU41
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 155              		.loc 1 333 4 view .LVU42
 334:Core/Src/lcd_stm32f0.c **** 	  {
 156              		.loc 1 334 4 view .LVU43
 334:Core/Src/lcd_stm32f0.c **** 	  {
 157              		.loc 1 334 16 is_stmt 0 view .LVU44
 158 004e 0023     		movs	r3, #0
 159 0050 0193     		str	r3, [sp, #4]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 160              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU45
 161 0052 019B     		ldr	r3, [sp, #4]
 162 0054 3B2B     		cmp	r3, #59
 163 0056 07D8     		bhi	.L6
 164              	.L7:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 165              		.loc 1 336 6 view .LVU46
 166              		.syntax divided
 167              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 168 0058 C046     		nop
 169              	@ 0 "" 2
 170              		.loc 1 337 6 view .LVU47
 171              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 172 005a C046     		nop
 173              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 174              		.loc 1 334 50 discriminator 3 view .LVU48
 175              		.thumb
 176              		.syntax unified
 177 005c 019B     		ldr	r3, [sp, #4]
 178 005e 0133     		adds	r3, r3, #1
 179 0060 0193     		str	r3, [sp, #4]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 180              		.loc 1 334 28 discriminator 1 view .LVU49
 181 0062 019B     		ldr	r3, [sp, #4]
 182 0064 3B2B     		cmp	r3, #59
 183 0066 F7D9     		bls	.L7
 184              	.L6:
 185              	.LVL5:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 186              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU50
 187              	.LBE19:
 188              	.LBE18:
 320:Core/Src/lcd_stm32f0.c **** }
 189              		.loc 1 320 5 is_stmt 1 view .LVU51
 320:Core/Src/lcd_stm32f0.c **** }
 190              		.loc 1 320 17 is_stmt 0 view .LVU52
 191 0068 8023     		movs	r3, #128
 320:Core/Src/lcd_stm32f0.c **** }
 192              		.loc 1 320 10 view .LVU53
 193 006a 034A     		ldr	r2, .L12
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 11


 320:Core/Src/lcd_stm32f0.c **** }
 194              		.loc 1 320 17 view .LVU54
 195 006c 1B02     		lsls	r3, r3, #8
 320:Core/Src/lcd_stm32f0.c **** }
 196              		.loc 1 320 10 view .LVU55
 197 006e 9169     		ldr	r1, [r2, #24]
 320:Core/Src/lcd_stm32f0.c **** }
 198              		.loc 1 320 17 view .LVU56
 199 0070 0B43     		orrs	r3, r1
 200 0072 9361     		str	r3, [r2, #24]
 321:Core/Src/lcd_stm32f0.c **** 
 201              		.loc 1 321 1 view .LVU57
 202 0074 04B0     		add	sp, sp, #16
 203              		@ sp needed
 204 0076 7047     		bx	lr
 205              	.L13:
 206              		.align	2
 207              	.L12:
 208 0078 00080048 		.word	1207961600
 209              		.cfi_endproc
 210              	.LFE44:
 212              		.section	.text.lcd_putchar,"ax",%progbits
 213              		.align	1
 214              		.p2align 2,,3
 215              		.global	lcd_putchar
 216              		.syntax unified
 217              		.code	16
 218              		.thumb_func
 220              	lcd_putchar:
 221              	.LVL6:
 222              	.LFB42:
 199:Core/Src/lcd_stm32f0.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 223              		.loc 1 199 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 200:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 227              		.loc 1 200 2 view .LVU59
 200:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 228              		.loc 1 200 14 is_stmt 0 view .LVU60
 229 0000 8023     		movs	r3, #128
 200:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 230              		.loc 1 200 7 view .LVU61
 231 0002 484A     		ldr	r2, .L38
 200:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 232              		.loc 1 200 14 view .LVU62
 233 0004 DB01     		lsls	r3, r3, #7
 200:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 234              		.loc 1 200 7 view .LVU63
 235 0006 9169     		ldr	r1, [r2, #24]
 199:Core/Src/lcd_stm32f0.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 236              		.loc 1 199 1 view .LVU64
 237 0008 10B5     		push	{r4, lr}
 238              	.LCFI1:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 4, -8
 241              		.cfi_offset 14, -4
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 12


 200:Core/Src/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 242              		.loc 1 200 14 view .LVU65
 243 000a 0B43     		orrs	r3, r1
 244 000c 9361     		str	r3, [r2, #24]
 203:Core/Src/lcd_stm32f0.c ****         {
 245              		.loc 1 203 9 is_stmt 1 view .LVU66
 205:Core/Src/lcd_stm32f0.c ****         }
 246              		.loc 1 205 15 is_stmt 0 view .LVU67
 247 000e 9022     		movs	r2, #144
 203:Core/Src/lcd_stm32f0.c ****         {
 248              		.loc 1 203 12 view .LVU68
 249 0010 43B2     		sxtb	r3, r0
 205:Core/Src/lcd_stm32f0.c ****         }
 250              		.loc 1 205 15 view .LVU69
 251 0012 D205     		lsls	r2, r2, #23
 199:Core/Src/lcd_stm32f0.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 252              		.loc 1 199 1 view .LVU70
 253 0014 0400     		movs	r4, r0
 205:Core/Src/lcd_stm32f0.c ****         }
 254              		.loc 1 205 15 view .LVU71
 255 0016 9169     		ldr	r1, [r2, #24]
 203:Core/Src/lcd_stm32f0.c ****         {
 256              		.loc 1 203 12 view .LVU72
 257 0018 002B     		cmp	r3, #0
 258 001a 00DA     		bge	.LCB166
 259 001c 7CE0     		b	.L31	@long jump
 260              	.LCB166:
 209:Core/Src/lcd_stm32f0.c ****         }
 261              		.loc 1 209 10 is_stmt 1 view .LVU73
 209:Core/Src/lcd_stm32f0.c ****         }
 262              		.loc 1 209 22 is_stmt 0 view .LVU74
 263 001e 8023     		movs	r3, #128
 264 0020 1B06     		lsls	r3, r3, #24
 265 0022 0B43     		orrs	r3, r1
 266 0024 9361     		str	r3, [r2, #24]
 267              	.L16:
 212:Core/Src/lcd_stm32f0.c **** 	{
 268              		.loc 1 212 9 is_stmt 1 view .LVU75
 214:Core/Src/lcd_stm32f0.c ****         }
 269              		.loc 1 214 18 is_stmt 0 view .LVU76
 270 0026 9022     		movs	r2, #144
 271 0028 D205     		lsls	r2, r2, #23
 272 002a 9169     		ldr	r1, [r2, #24]
 212:Core/Src/lcd_stm32f0.c **** 	{
 273              		.loc 1 212 12 view .LVU77
 274 002c 6306     		lsls	r3, r4, #25
 275 002e 3AD5     		bpl	.L17
 214:Core/Src/lcd_stm32f0.c ****         }
 276              		.loc 1 214 13 is_stmt 1 view .LVU78
 214:Core/Src/lcd_stm32f0.c ****         }
 277              		.loc 1 214 25 is_stmt 0 view .LVU79
 278 0030 8023     		movs	r3, #128
 279 0032 5B01     		lsls	r3, r3, #5
 280 0034 0B43     		orrs	r3, r1
 281 0036 9361     		str	r3, [r2, #24]
 222:Core/Src/lcd_stm32f0.c **** 
 282              		.loc 1 222 9 is_stmt 1 view .LVU80
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 13


 225:Core/Src/lcd_stm32f0.c **** 	}
 283              		.loc 1 225 15 is_stmt 0 view .LVU81
 284 0038 3B4A     		ldr	r2, .L38+4
 285 003a 9169     		ldr	r1, [r2, #24]
 222:Core/Src/lcd_stm32f0.c **** 
 286              		.loc 1 222 12 view .LVU82
 287 003c A306     		lsls	r3, r4, #26
 288 003e 3AD5     		bpl	.L19
 289              	.L32:
 225:Core/Src/lcd_stm32f0.c **** 	}
 290              		.loc 1 225 10 is_stmt 1 view .LVU83
 225:Core/Src/lcd_stm32f0.c **** 	}
 291              		.loc 1 225 22 is_stmt 0 view .LVU84
 292 0040 8023     		movs	r3, #128
 293 0042 9B00     		lsls	r3, r3, #2
 294 0044 0B43     		orrs	r3, r1
 295 0046 9361     		str	r3, [r2, #24]
 232:Core/Src/lcd_stm32f0.c ****         {
 296              		.loc 1 232 9 is_stmt 1 view .LVU85
 234:Core/Src/lcd_stm32f0.c ****         }
 297              		.loc 1 234 15 is_stmt 0 view .LVU86
 298 0048 374A     		ldr	r2, .L38+4
 299 004a 9169     		ldr	r1, [r2, #24]
 232:Core/Src/lcd_stm32f0.c ****         {
 300              		.loc 1 232 12 view .LVU87
 301 004c E306     		lsls	r3, r4, #27
 302 004e 3AD5     		bpl	.L21
 303              	.L33:
 234:Core/Src/lcd_stm32f0.c ****         }
 304              		.loc 1 234 10 is_stmt 1 view .LVU88
 234:Core/Src/lcd_stm32f0.c ****         }
 305              		.loc 1 234 22 is_stmt 0 view .LVU89
 306 0050 8023     		movs	r3, #128
 307 0052 5B00     		lsls	r3, r3, #1
 308 0054 0B43     		orrs	r3, r1
 309 0056 9361     		str	r3, [r2, #24]
 241:Core/Src/lcd_stm32f0.c **** 
 310              		.loc 1 241 9 is_stmt 1 view .LVU90
 311 0058 FFF7FEFF 		bl	pulse_strobe
 312              	.LVL7:
 244:Core/Src/lcd_stm32f0.c ****         {
 313              		.loc 1 244 9 view .LVU91
 246:Core/Src/lcd_stm32f0.c ****         }
 314              		.loc 1 246 15 is_stmt 0 view .LVU92
 315 005c 9022     		movs	r2, #144
 316 005e D205     		lsls	r2, r2, #23
 317 0060 9169     		ldr	r1, [r2, #24]
 244:Core/Src/lcd_stm32f0.c ****         {
 318              		.loc 1 244 12 view .LVU93
 319 0062 2307     		lsls	r3, r4, #28
 320 0064 3AD5     		bpl	.L23
 321              	.L34:
 246:Core/Src/lcd_stm32f0.c ****         }
 322              		.loc 1 246 10 is_stmt 1 view .LVU94
 246:Core/Src/lcd_stm32f0.c ****         }
 323              		.loc 1 246 22 is_stmt 0 view .LVU95
 324 0066 8023     		movs	r3, #128
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 14


 325 0068 1B02     		lsls	r3, r3, #8
 326 006a 0B43     		orrs	r3, r1
 327 006c 9361     		str	r3, [r2, #24]
 253:Core/Src/lcd_stm32f0.c **** 	{
 328              		.loc 1 253 9 is_stmt 1 view .LVU96
 255:Core/Src/lcd_stm32f0.c ****         }
 329              		.loc 1 255 18 is_stmt 0 view .LVU97
 330 006e 9022     		movs	r2, #144
 331 0070 D205     		lsls	r2, r2, #23
 332 0072 9169     		ldr	r1, [r2, #24]
 253:Core/Src/lcd_stm32f0.c **** 	{
 333              		.loc 1 253 12 view .LVU98
 334 0074 6307     		lsls	r3, r4, #29
 335 0076 3AD5     		bpl	.L25
 336              	.L35:
 255:Core/Src/lcd_stm32f0.c ****         }
 337              		.loc 1 255 13 is_stmt 1 view .LVU99
 255:Core/Src/lcd_stm32f0.c ****         }
 338              		.loc 1 255 25 is_stmt 0 view .LVU100
 339 0078 8023     		movs	r3, #128
 340 007a 5B01     		lsls	r3, r3, #5
 341 007c 0B43     		orrs	r3, r1
 342 007e 9361     		str	r3, [r2, #24]
 263:Core/Src/lcd_stm32f0.c ****         {
 343              		.loc 1 263 9 is_stmt 1 view .LVU101
 265:Core/Src/lcd_stm32f0.c **** 	}
 344              		.loc 1 265 15 is_stmt 0 view .LVU102
 345 0080 294A     		ldr	r2, .L38+4
 346 0082 9169     		ldr	r1, [r2, #24]
 263:Core/Src/lcd_stm32f0.c ****         {
 347              		.loc 1 263 12 view .LVU103
 348 0084 A307     		lsls	r3, r4, #30
 349 0086 3AD5     		bpl	.L27
 350              	.L36:
 265:Core/Src/lcd_stm32f0.c **** 	}
 351              		.loc 1 265 10 is_stmt 1 view .LVU104
 265:Core/Src/lcd_stm32f0.c **** 	}
 352              		.loc 1 265 22 is_stmt 0 view .LVU105
 353 0088 8023     		movs	r3, #128
 354 008a 9B00     		lsls	r3, r3, #2
 355 008c 0B43     		orrs	r3, r1
 356 008e 9361     		str	r3, [r2, #24]
 272:Core/Src/lcd_stm32f0.c ****         {
 357              		.loc 1 272 9 is_stmt 1 view .LVU106
 274:Core/Src/lcd_stm32f0.c ****         }
 358              		.loc 1 274 15 is_stmt 0 view .LVU107
 359 0090 254A     		ldr	r2, .L38+4
 274:Core/Src/lcd_stm32f0.c ****         }
 360              		.loc 1 274 22 view .LVU108
 361 0092 8023     		movs	r3, #128
 274:Core/Src/lcd_stm32f0.c ****         }
 362              		.loc 1 274 15 view .LVU109
 363 0094 9169     		ldr	r1, [r2, #24]
 272:Core/Src/lcd_stm32f0.c ****         {
 364              		.loc 1 272 12 view .LVU110
 365 0096 E407     		lsls	r4, r4, #31
 366 0098 3AD5     		bpl	.L29
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 15


 367              	.LVL8:
 368              	.L37:
 274:Core/Src/lcd_stm32f0.c ****         }
 369              		.loc 1 274 10 is_stmt 1 view .LVU111
 274:Core/Src/lcd_stm32f0.c ****         }
 370              		.loc 1 274 22 is_stmt 0 view .LVU112
 371 009a 5B00     		lsls	r3, r3, #1
 372 009c 0B43     		orrs	r3, r1
 373 009e 9361     		str	r3, [r2, #24]
 374              	.L30:
 281:Core/Src/lcd_stm32f0.c **** }
 375              		.loc 1 281 9 is_stmt 1 view .LVU113
 376 00a0 FFF7FEFF 		bl	pulse_strobe
 377              	.LVL9:
 282:Core/Src/lcd_stm32f0.c **** 
 378              		.loc 1 282 1 is_stmt 0 view .LVU114
 379              		@ sp needed
 380 00a4 10BD     		pop	{r4, pc}
 381              	.LVL10:
 382              	.L17:
 219:Core/Src/lcd_stm32f0.c ****         }
 383              		.loc 1 219 13 is_stmt 1 view .LVU115
 219:Core/Src/lcd_stm32f0.c ****         }
 384              		.loc 1 219 25 is_stmt 0 view .LVU116
 385 00a6 8023     		movs	r3, #128
 386 00a8 5B05     		lsls	r3, r3, #21
 387 00aa 0B43     		orrs	r3, r1
 388 00ac 9361     		str	r3, [r2, #24]
 222:Core/Src/lcd_stm32f0.c **** 
 389              		.loc 1 222 9 is_stmt 1 view .LVU117
 225:Core/Src/lcd_stm32f0.c **** 	}
 390              		.loc 1 225 15 is_stmt 0 view .LVU118
 391 00ae 1E4A     		ldr	r2, .L38+4
 392 00b0 9169     		ldr	r1, [r2, #24]
 222:Core/Src/lcd_stm32f0.c **** 
 393              		.loc 1 222 12 view .LVU119
 394 00b2 A306     		lsls	r3, r4, #26
 395 00b4 C4D4     		bmi	.L32
 396              	.L19:
 229:Core/Src/lcd_stm32f0.c ****         }
 397              		.loc 1 229 10 is_stmt 1 view .LVU120
 229:Core/Src/lcd_stm32f0.c ****         }
 398              		.loc 1 229 22 is_stmt 0 view .LVU121
 399 00b6 8023     		movs	r3, #128
 400 00b8 9B04     		lsls	r3, r3, #18
 401 00ba 0B43     		orrs	r3, r1
 402 00bc 9361     		str	r3, [r2, #24]
 232:Core/Src/lcd_stm32f0.c ****         {
 403              		.loc 1 232 9 is_stmt 1 view .LVU122
 234:Core/Src/lcd_stm32f0.c ****         }
 404              		.loc 1 234 15 is_stmt 0 view .LVU123
 405 00be 1A4A     		ldr	r2, .L38+4
 406 00c0 9169     		ldr	r1, [r2, #24]
 232:Core/Src/lcd_stm32f0.c ****         {
 407              		.loc 1 232 12 view .LVU124
 408 00c2 E306     		lsls	r3, r4, #27
 409 00c4 C4D4     		bmi	.L33
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 16


 410              	.L21:
 238:Core/Src/lcd_stm32f0.c ****         }
 411              		.loc 1 238 10 is_stmt 1 view .LVU125
 238:Core/Src/lcd_stm32f0.c ****         }
 412              		.loc 1 238 22 is_stmt 0 view .LVU126
 413 00c6 8023     		movs	r3, #128
 414 00c8 5B04     		lsls	r3, r3, #17
 415 00ca 0B43     		orrs	r3, r1
 416 00cc 9361     		str	r3, [r2, #24]
 241:Core/Src/lcd_stm32f0.c **** 
 417              		.loc 1 241 9 is_stmt 1 view .LVU127
 418 00ce FFF7FEFF 		bl	pulse_strobe
 419              	.LVL11:
 244:Core/Src/lcd_stm32f0.c ****         {
 420              		.loc 1 244 9 view .LVU128
 246:Core/Src/lcd_stm32f0.c ****         }
 421              		.loc 1 246 15 is_stmt 0 view .LVU129
 422 00d2 9022     		movs	r2, #144
 423 00d4 D205     		lsls	r2, r2, #23
 424 00d6 9169     		ldr	r1, [r2, #24]
 244:Core/Src/lcd_stm32f0.c ****         {
 425              		.loc 1 244 12 view .LVU130
 426 00d8 2307     		lsls	r3, r4, #28
 427 00da C4D4     		bmi	.L34
 428              	.L23:
 250:Core/Src/lcd_stm32f0.c ****         }
 429              		.loc 1 250 10 is_stmt 1 view .LVU131
 250:Core/Src/lcd_stm32f0.c ****         }
 430              		.loc 1 250 22 is_stmt 0 view .LVU132
 431 00dc 8023     		movs	r3, #128
 432 00de 1B06     		lsls	r3, r3, #24
 433 00e0 0B43     		orrs	r3, r1
 434 00e2 9361     		str	r3, [r2, #24]
 253:Core/Src/lcd_stm32f0.c **** 	{
 435              		.loc 1 253 9 is_stmt 1 view .LVU133
 255:Core/Src/lcd_stm32f0.c ****         }
 436              		.loc 1 255 18 is_stmt 0 view .LVU134
 437 00e4 9022     		movs	r2, #144
 438 00e6 D205     		lsls	r2, r2, #23
 439 00e8 9169     		ldr	r1, [r2, #24]
 253:Core/Src/lcd_stm32f0.c **** 	{
 440              		.loc 1 253 12 view .LVU135
 441 00ea 6307     		lsls	r3, r4, #29
 442 00ec C4D4     		bmi	.L35
 443              	.L25:
 260:Core/Src/lcd_stm32f0.c ****         }
 444              		.loc 1 260 13 is_stmt 1 view .LVU136
 260:Core/Src/lcd_stm32f0.c ****         }
 445              		.loc 1 260 25 is_stmt 0 view .LVU137
 446 00ee 8023     		movs	r3, #128
 447 00f0 5B05     		lsls	r3, r3, #21
 448 00f2 0B43     		orrs	r3, r1
 449 00f4 9361     		str	r3, [r2, #24]
 263:Core/Src/lcd_stm32f0.c ****         {
 450              		.loc 1 263 9 is_stmt 1 view .LVU138
 265:Core/Src/lcd_stm32f0.c **** 	}
 451              		.loc 1 265 15 is_stmt 0 view .LVU139
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 17


 452 00f6 0C4A     		ldr	r2, .L38+4
 453 00f8 9169     		ldr	r1, [r2, #24]
 263:Core/Src/lcd_stm32f0.c ****         {
 454              		.loc 1 263 12 view .LVU140
 455 00fa A307     		lsls	r3, r4, #30
 456 00fc C4D4     		bmi	.L36
 457              	.L27:
 269:Core/Src/lcd_stm32f0.c ****         }
 458              		.loc 1 269 10 is_stmt 1 view .LVU141
 269:Core/Src/lcd_stm32f0.c ****         }
 459              		.loc 1 269 22 is_stmt 0 view .LVU142
 460 00fe 8023     		movs	r3, #128
 461 0100 9B04     		lsls	r3, r3, #18
 462 0102 0B43     		orrs	r3, r1
 463 0104 9361     		str	r3, [r2, #24]
 272:Core/Src/lcd_stm32f0.c ****         {
 464              		.loc 1 272 9 is_stmt 1 view .LVU143
 274:Core/Src/lcd_stm32f0.c ****         }
 465              		.loc 1 274 15 is_stmt 0 view .LVU144
 466 0106 084A     		ldr	r2, .L38+4
 274:Core/Src/lcd_stm32f0.c ****         }
 467              		.loc 1 274 22 view .LVU145
 468 0108 8023     		movs	r3, #128
 274:Core/Src/lcd_stm32f0.c ****         }
 469              		.loc 1 274 15 view .LVU146
 470 010a 9169     		ldr	r1, [r2, #24]
 272:Core/Src/lcd_stm32f0.c ****         {
 471              		.loc 1 272 12 view .LVU147
 472 010c E407     		lsls	r4, r4, #31
 473 010e C4D4     		bmi	.L37
 474              	.LVL12:
 475              	.L29:
 278:Core/Src/lcd_stm32f0.c ****         }
 476              		.loc 1 278 10 is_stmt 1 view .LVU148
 278:Core/Src/lcd_stm32f0.c ****         }
 477              		.loc 1 278 22 is_stmt 0 view .LVU149
 478 0110 5B04     		lsls	r3, r3, #17
 479 0112 0B43     		orrs	r3, r1
 480 0114 9361     		str	r3, [r2, #24]
 481 0116 C3E7     		b	.L30
 482              	.LVL13:
 483              	.L31:
 205:Core/Src/lcd_stm32f0.c ****         }
 484              		.loc 1 205 10 is_stmt 1 view .LVU150
 205:Core/Src/lcd_stm32f0.c ****         }
 485              		.loc 1 205 22 is_stmt 0 view .LVU151
 486 0118 8023     		movs	r3, #128
 487 011a 1B02     		lsls	r3, r3, #8
 488 011c 0B43     		orrs	r3, r1
 489 011e 9361     		str	r3, [r2, #24]
 490 0120 81E7     		b	.L16
 491              	.L39:
 492 0122 C046     		.align	2
 493              	.L38:
 494 0124 00080048 		.word	1207961600
 495 0128 00040048 		.word	1207960576
 496              		.cfi_endproc
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 18


 497              	.LFE42:
 499              		.section	.text.lcd_putstring,"ax",%progbits
 500              		.align	1
 501              		.p2align 2,,3
 502              		.global	lcd_putstring
 503              		.syntax unified
 504              		.code	16
 505              		.thumb_func
 507              	lcd_putstring:
 508              	.LVL14:
 509              	.LFB43:
 291:Core/Src/lcd_stm32f0.c ****     unsigned char count = 0;
 510              		.loc 1 291 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 292:Core/Src/lcd_stm32f0.c **** 
 514              		.loc 1 292 5 view .LVU153
 294:Core/Src/lcd_stm32f0.c ****     {
 515              		.loc 1 294 5 view .LVU154
 294:Core/Src/lcd_stm32f0.c ****     {
 516              		.loc 1 294 12 view .LVU155
 291:Core/Src/lcd_stm32f0.c ****     unsigned char count = 0;
 517              		.loc 1 291 1 is_stmt 0 view .LVU156
 518 0000 70B5     		push	{r4, r5, r6, lr}
 519              	.LCFI2:
 520              		.cfi_def_cfa_offset 16
 521              		.cfi_offset 4, -16
 522              		.cfi_offset 5, -12
 523              		.cfi_offset 6, -8
 524              		.cfi_offset 14, -4
 291:Core/Src/lcd_stm32f0.c ****     unsigned char count = 0;
 525              		.loc 1 291 1 view .LVU157
 526 0002 0500     		movs	r5, r0
 294:Core/Src/lcd_stm32f0.c ****     {
 527              		.loc 1 294 20 view .LVU158
 528 0004 0078     		ldrb	r0, [r0]
 529              	.LVL15:
 294:Core/Src/lcd_stm32f0.c ****     {
 530              		.loc 1 294 12 view .LVU159
 531 0006 0028     		cmp	r0, #0
 532 0008 07D0     		beq	.L40
 292:Core/Src/lcd_stm32f0.c **** 
 533              		.loc 1 292 19 view .LVU160
 534 000a 0024     		movs	r4, #0
 535              	.LVL16:
 536              	.L42:
 296:Core/Src/lcd_stm32f0.c **** 	    count++;
 537              		.loc 1 296 6 is_stmt 1 view .LVU161
 297:Core/Src/lcd_stm32f0.c **** 	 }
 538              		.loc 1 297 11 is_stmt 0 view .LVU162
 539 000c 0134     		adds	r4, r4, #1
 540              	.LVL17:
 297:Core/Src/lcd_stm32f0.c **** 	 }
 541              		.loc 1 297 11 view .LVU163
 542 000e E4B2     		uxtb	r4, r4
 543              	.LVL18:
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 19


 296:Core/Src/lcd_stm32f0.c **** 	    count++;
 544              		.loc 1 296 6 view .LVU164
 545 0010 FFF7FEFF 		bl	lcd_putchar
 546              	.LVL19:
 297:Core/Src/lcd_stm32f0.c **** 	 }
 547              		.loc 1 297 6 is_stmt 1 view .LVU165
 294:Core/Src/lcd_stm32f0.c ****     {
 548              		.loc 1 294 12 view .LVU166
 294:Core/Src/lcd_stm32f0.c ****     {
 549              		.loc 1 294 20 is_stmt 0 view .LVU167
 550 0014 285D     		ldrb	r0, [r5, r4]
 294:Core/Src/lcd_stm32f0.c ****     {
 551              		.loc 1 294 12 view .LVU168
 552 0016 0028     		cmp	r0, #0
 553 0018 F8D1     		bne	.L42
 554              	.LVL20:
 555              	.L40:
 299:Core/Src/lcd_stm32f0.c **** 
 556              		.loc 1 299 1 view .LVU169
 557              		@ sp needed
 558              	.LVL21:
 299:Core/Src/lcd_stm32f0.c **** 
 559              		.loc 1 299 1 view .LVU170
 560 001a 70BD     		pop	{r4, r5, r6, pc}
 561              		.cfi_endproc
 562              	.LFE43:
 564              		.section	.text.lcd_command,"ax",%progbits
 565              		.align	1
 566              		.p2align 2,,3
 567              		.global	lcd_command
 568              		.syntax unified
 569              		.code	16
 570              		.thumb_func
 572              	lcd_command:
 573              	.LVL22:
 574              	.LFB40:
  72:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 575              		.loc 1 72 1 is_stmt 1 view -0
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 8
 578              		@ frame_needed = 0, uses_anonymous_args = 0
  73:Core/Src/lcd_stm32f0.c **** 
 579              		.loc 1 73 5 view .LVU172
  73:Core/Src/lcd_stm32f0.c **** 
 580              		.loc 1 73 17 is_stmt 0 view .LVU173
 581 0000 8023     		movs	r3, #128
  72:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 582              		.loc 1 72 1 view .LVU174
 583 0002 10B5     		push	{r4, lr}
 584              	.LCFI3:
 585              		.cfi_def_cfa_offset 8
 586              		.cfi_offset 4, -8
 587              		.cfi_offset 14, -4
  73:Core/Src/lcd_stm32f0.c **** 
 588              		.loc 1 73 10 view .LVU175
 589 0004 434A     		ldr	r2, .L68
  73:Core/Src/lcd_stm32f0.c **** 
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 20


 590              		.loc 1 73 17 view .LVU176
 591 0006 DB05     		lsls	r3, r3, #23
  73:Core/Src/lcd_stm32f0.c **** 
 592              		.loc 1 73 10 view .LVU177
 593 0008 9169     		ldr	r1, [r2, #24]
  72:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 594              		.loc 1 72 1 view .LVU178
 595 000a 82B0     		sub	sp, sp, #8
 596              	.LCFI4:
 597              		.cfi_def_cfa_offset 16
  73:Core/Src/lcd_stm32f0.c **** 
 598              		.loc 1 73 17 view .LVU179
 599 000c 0B43     		orrs	r3, r1
 600 000e 9361     		str	r3, [r2, #24]
  77:Core/Src/lcd_stm32f0.c ****     {
 601              		.loc 1 77 5 is_stmt 1 view .LVU180
  79:Core/Src/lcd_stm32f0.c ****     }
 602              		.loc 1 79 11 is_stmt 0 view .LVU181
 603 0010 9022     		movs	r2, #144
  77:Core/Src/lcd_stm32f0.c ****     {
 604              		.loc 1 77 8 view .LVU182
 605 0012 43B2     		sxtb	r3, r0
  79:Core/Src/lcd_stm32f0.c ****     }
 606              		.loc 1 79 11 view .LVU183
 607 0014 D205     		lsls	r2, r2, #23
  72:Core/Src/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 608              		.loc 1 72 1 view .LVU184
 609 0016 0400     		movs	r4, r0
  79:Core/Src/lcd_stm32f0.c ****     }
 610              		.loc 1 79 11 view .LVU185
 611 0018 9169     		ldr	r1, [r2, #24]
  77:Core/Src/lcd_stm32f0.c ****     {
 612              		.loc 1 77 8 view .LVU186
 613 001a 002B     		cmp	r3, #0
 614 001c 00DA     		bge	.LCB464
 615 001e 74E0     		b	.L67	@long jump
 616              	.LCB464:
  83:Core/Src/lcd_stm32f0.c ****     }
 617              		.loc 1 83 6 is_stmt 1 view .LVU187
  83:Core/Src/lcd_stm32f0.c ****     }
 618              		.loc 1 83 18 is_stmt 0 view .LVU188
 619 0020 8023     		movs	r3, #128
 620 0022 1B06     		lsls	r3, r3, #24
 621 0024 0B43     		orrs	r3, r1
 622 0026 9361     		str	r3, [r2, #24]
 623              	.L49:
  86:Core/Src/lcd_stm32f0.c ****     {
 624              		.loc 1 86 5 is_stmt 1 view .LVU189
  88:Core/Src/lcd_stm32f0.c ****     }
 625              		.loc 1 88 14 is_stmt 0 view .LVU190
 626 0028 9022     		movs	r2, #144
 627 002a D205     		lsls	r2, r2, #23
 628 002c 9169     		ldr	r1, [r2, #24]
  86:Core/Src/lcd_stm32f0.c ****     {
 629              		.loc 1 86 8 view .LVU191
 630 002e 6306     		lsls	r3, r4, #25
 631 0030 66D5     		bpl	.L50
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 21


  88:Core/Src/lcd_stm32f0.c ****     }
 632              		.loc 1 88 9 is_stmt 1 view .LVU192
  88:Core/Src/lcd_stm32f0.c ****     }
 633              		.loc 1 88 21 is_stmt 0 view .LVU193
 634 0032 8023     		movs	r3, #128
 635 0034 5B01     		lsls	r3, r3, #5
 636 0036 0B43     		orrs	r3, r1
 637 0038 9361     		str	r3, [r2, #24]
 638              	.L51:
  95:Core/Src/lcd_stm32f0.c ****     {
 639              		.loc 1 95 5 is_stmt 1 view .LVU194
  97:Core/Src/lcd_stm32f0.c ****     }
 640              		.loc 1 97 11 is_stmt 0 view .LVU195
 641 003a 374A     		ldr	r2, .L68+4
 642 003c 9169     		ldr	r1, [r2, #24]
  95:Core/Src/lcd_stm32f0.c ****     {
 643              		.loc 1 95 8 view .LVU196
 644 003e A306     		lsls	r3, r4, #26
 645 0040 59D5     		bpl	.L52
  97:Core/Src/lcd_stm32f0.c ****     }
 646              		.loc 1 97 6 is_stmt 1 view .LVU197
  97:Core/Src/lcd_stm32f0.c ****     }
 647              		.loc 1 97 18 is_stmt 0 view .LVU198
 648 0042 8023     		movs	r3, #128
 649 0044 9B00     		lsls	r3, r3, #2
 650 0046 0B43     		orrs	r3, r1
 651 0048 9361     		str	r3, [r2, #24]
 652              	.L53:
 104:Core/Src/lcd_stm32f0.c ****     {
 653              		.loc 1 104 5 is_stmt 1 view .LVU199
 106:Core/Src/lcd_stm32f0.c ****     }
 654              		.loc 1 106 11 is_stmt 0 view .LVU200
 655 004a 334A     		ldr	r2, .L68+4
 656 004c 9169     		ldr	r1, [r2, #24]
 104:Core/Src/lcd_stm32f0.c ****     {
 657              		.loc 1 104 8 view .LVU201
 658 004e E306     		lsls	r3, r4, #27
 659 0050 4CD5     		bpl	.L54
 106:Core/Src/lcd_stm32f0.c ****     }
 660              		.loc 1 106 6 is_stmt 1 view .LVU202
 106:Core/Src/lcd_stm32f0.c ****     }
 661              		.loc 1 106 18 is_stmt 0 view .LVU203
 662 0052 8023     		movs	r3, #128
 663 0054 5B00     		lsls	r3, r3, #1
 664 0056 0B43     		orrs	r3, r1
 665 0058 9361     		str	r3, [r2, #24]
 666              	.L55:
 113:Core/Src/lcd_stm32f0.c **** 
 667              		.loc 1 113 5 is_stmt 1 view .LVU204
 668 005a FFF7FEFF 		bl	pulse_strobe
 669              	.LVL23:
 116:Core/Src/lcd_stm32f0.c ****     {
 670              		.loc 1 116 5 view .LVU205
 118:Core/Src/lcd_stm32f0.c ****     }
 671              		.loc 1 118 11 is_stmt 0 view .LVU206
 672 005e 9022     		movs	r2, #144
 673 0060 D205     		lsls	r2, r2, #23
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 22


 674 0062 9169     		ldr	r1, [r2, #24]
 116:Core/Src/lcd_stm32f0.c ****     {
 675              		.loc 1 116 8 view .LVU207
 676 0064 2307     		lsls	r3, r4, #28
 677 0066 3CD5     		bpl	.L56
 118:Core/Src/lcd_stm32f0.c ****     }
 678              		.loc 1 118 6 is_stmt 1 view .LVU208
 118:Core/Src/lcd_stm32f0.c ****     }
 679              		.loc 1 118 18 is_stmt 0 view .LVU209
 680 0068 8023     		movs	r3, #128
 681 006a 1B02     		lsls	r3, r3, #8
 682 006c 0B43     		orrs	r3, r1
 683 006e 9361     		str	r3, [r2, #24]
 684              	.L57:
 125:Core/Src/lcd_stm32f0.c ****     {
 685              		.loc 1 125 5 is_stmt 1 view .LVU210
 127:Core/Src/lcd_stm32f0.c ****     }
 686              		.loc 1 127 14 is_stmt 0 view .LVU211
 687 0070 9022     		movs	r2, #144
 688 0072 D205     		lsls	r2, r2, #23
 689 0074 9169     		ldr	r1, [r2, #24]
 125:Core/Src/lcd_stm32f0.c ****     {
 690              		.loc 1 125 8 view .LVU212
 691 0076 6307     		lsls	r3, r4, #29
 692 0078 2ED5     		bpl	.L58
 127:Core/Src/lcd_stm32f0.c ****     }
 693              		.loc 1 127 9 is_stmt 1 view .LVU213
 127:Core/Src/lcd_stm32f0.c ****     }
 694              		.loc 1 127 21 is_stmt 0 view .LVU214
 695 007a 8023     		movs	r3, #128
 696 007c 5B01     		lsls	r3, r3, #5
 697 007e 0B43     		orrs	r3, r1
 698 0080 9361     		str	r3, [r2, #24]
 699              	.L59:
 134:Core/Src/lcd_stm32f0.c ****     {
 700              		.loc 1 134 5 is_stmt 1 view .LVU215
 136:Core/Src/lcd_stm32f0.c ****     }
 701              		.loc 1 136 11 is_stmt 0 view .LVU216
 702 0082 254A     		ldr	r2, .L68+4
 703 0084 9169     		ldr	r1, [r2, #24]
 134:Core/Src/lcd_stm32f0.c ****     {
 704              		.loc 1 134 8 view .LVU217
 705 0086 A307     		lsls	r3, r4, #30
 706 0088 21D5     		bpl	.L60
 136:Core/Src/lcd_stm32f0.c ****     }
 707              		.loc 1 136 6 is_stmt 1 view .LVU218
 136:Core/Src/lcd_stm32f0.c ****     }
 708              		.loc 1 136 18 is_stmt 0 view .LVU219
 709 008a 8023     		movs	r3, #128
 710 008c 9B00     		lsls	r3, r3, #2
 711 008e 0B43     		orrs	r3, r1
 712 0090 9361     		str	r3, [r2, #24]
 713              	.L61:
 143:Core/Src/lcd_stm32f0.c ****     {
 714              		.loc 1 143 5 is_stmt 1 view .LVU220
 145:Core/Src/lcd_stm32f0.c ****     }
 715              		.loc 1 145 11 is_stmt 0 view .LVU221
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 23


 716 0092 214A     		ldr	r2, .L68+4
 145:Core/Src/lcd_stm32f0.c ****     }
 717              		.loc 1 145 18 view .LVU222
 718 0094 8023     		movs	r3, #128
 145:Core/Src/lcd_stm32f0.c ****     }
 719              		.loc 1 145 11 view .LVU223
 720 0096 9169     		ldr	r1, [r2, #24]
 143:Core/Src/lcd_stm32f0.c ****     {
 721              		.loc 1 143 8 view .LVU224
 722 0098 E407     		lsls	r4, r4, #31
 723 009a 14D5     		bpl	.L62
 724              	.LVL24:
 145:Core/Src/lcd_stm32f0.c ****     }
 725              		.loc 1 145 6 is_stmt 1 view .LVU225
 145:Core/Src/lcd_stm32f0.c ****     }
 726              		.loc 1 145 18 is_stmt 0 view .LVU226
 727 009c 5B00     		lsls	r3, r3, #1
 728 009e 0B43     		orrs	r3, r1
 729 00a0 9361     		str	r3, [r2, #24]
 730              	.L63:
 152:Core/Src/lcd_stm32f0.c ****     delay(3000);
 731              		.loc 1 152 5 is_stmt 1 view .LVU227
 732 00a2 FFF7FEFF 		bl	pulse_strobe
 733              	.LVL25:
 153:Core/Src/lcd_stm32f0.c **** }
 734              		.loc 1 153 5 view .LVU228
 735              	.LBB30:
 736              	.LBI30:
 330:Core/Src/lcd_stm32f0.c **** {
 737              		.loc 1 330 6 view .LVU229
 738              	.LBB31:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 739              		.loc 1 332 4 view .LVU230
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 740              		.loc 1 333 4 view .LVU231
 334:Core/Src/lcd_stm32f0.c **** 	  {
 741              		.loc 1 334 4 view .LVU232
 334:Core/Src/lcd_stm32f0.c **** 	  {
 742              		.loc 1 334 16 is_stmt 0 view .LVU233
 743 00a6 0023     		movs	r3, #0
 744 00a8 0193     		str	r3, [sp, #4]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 745              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU234
 746 00aa 019B     		ldr	r3, [sp, #4]
 747 00ac 1B4A     		ldr	r2, .L68+8
 748 00ae 9342     		cmp	r3, r2
 749 00b0 07D8     		bhi	.L47
 750              	.L65:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 751              		.loc 1 336 6 view .LVU235
 752              		.syntax divided
 753              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 754 00b2 C046     		nop
 755              	@ 0 "" 2
 756              		.loc 1 337 6 view .LVU236
 757              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 758 00b4 C046     		nop
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 24


 759              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 760              		.loc 1 334 50 discriminator 3 view .LVU237
 761              		.thumb
 762              		.syntax unified
 763 00b6 019B     		ldr	r3, [sp, #4]
 764 00b8 0133     		adds	r3, r3, #1
 765 00ba 0193     		str	r3, [sp, #4]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 766              		.loc 1 334 28 discriminator 1 view .LVU238
 767 00bc 019B     		ldr	r3, [sp, #4]
 768 00be 9342     		cmp	r3, r2
 769 00c0 F7D9     		bls	.L65
 770              	.L47:
 771              	.LBE31:
 772              	.LBE30:
 154:Core/Src/lcd_stm32f0.c **** 
 773              		.loc 1 154 1 is_stmt 0 view .LVU239
 774 00c2 02B0     		add	sp, sp, #8
 775              		@ sp needed
 776 00c4 10BD     		pop	{r4, pc}
 777              	.LVL26:
 778              	.L62:
 149:Core/Src/lcd_stm32f0.c ****     }
 779              		.loc 1 149 6 is_stmt 1 view .LVU240
 149:Core/Src/lcd_stm32f0.c ****     }
 780              		.loc 1 149 18 is_stmt 0 view .LVU241
 781 00c6 5B04     		lsls	r3, r3, #17
 782 00c8 0B43     		orrs	r3, r1
 783 00ca 9361     		str	r3, [r2, #24]
 784 00cc E9E7     		b	.L63
 785              	.L60:
 140:Core/Src/lcd_stm32f0.c ****     }
 786              		.loc 1 140 6 is_stmt 1 view .LVU242
 140:Core/Src/lcd_stm32f0.c ****     }
 787              		.loc 1 140 18 is_stmt 0 view .LVU243
 788 00ce 8023     		movs	r3, #128
 789 00d0 9B04     		lsls	r3, r3, #18
 790 00d2 0B43     		orrs	r3, r1
 791 00d4 9361     		str	r3, [r2, #24]
 792 00d6 DCE7     		b	.L61
 793              	.L58:
 131:Core/Src/lcd_stm32f0.c ****     }
 794              		.loc 1 131 9 is_stmt 1 view .LVU244
 131:Core/Src/lcd_stm32f0.c ****     }
 795              		.loc 1 131 21 is_stmt 0 view .LVU245
 796 00d8 8023     		movs	r3, #128
 797 00da 5B05     		lsls	r3, r3, #21
 798 00dc 0B43     		orrs	r3, r1
 799 00de 9361     		str	r3, [r2, #24]
 800 00e0 CFE7     		b	.L59
 801              	.L56:
 122:Core/Src/lcd_stm32f0.c ****     }
 802              		.loc 1 122 6 is_stmt 1 view .LVU246
 122:Core/Src/lcd_stm32f0.c ****     }
 803              		.loc 1 122 18 is_stmt 0 view .LVU247
 804 00e2 8023     		movs	r3, #128
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 25


 805 00e4 1B06     		lsls	r3, r3, #24
 806 00e6 0B43     		orrs	r3, r1
 807 00e8 9361     		str	r3, [r2, #24]
 808 00ea C1E7     		b	.L57
 809              	.LVL27:
 810              	.L54:
 110:Core/Src/lcd_stm32f0.c ****     }
 811              		.loc 1 110 6 is_stmt 1 view .LVU248
 110:Core/Src/lcd_stm32f0.c ****     }
 812              		.loc 1 110 18 is_stmt 0 view .LVU249
 813 00ec 8023     		movs	r3, #128
 814 00ee 5B04     		lsls	r3, r3, #17
 815 00f0 0B43     		orrs	r3, r1
 816 00f2 9361     		str	r3, [r2, #24]
 817 00f4 B1E7     		b	.L55
 818              	.L52:
 101:Core/Src/lcd_stm32f0.c ****     }
 819              		.loc 1 101 6 is_stmt 1 view .LVU250
 101:Core/Src/lcd_stm32f0.c ****     }
 820              		.loc 1 101 18 is_stmt 0 view .LVU251
 821 00f6 8023     		movs	r3, #128
 822 00f8 9B04     		lsls	r3, r3, #18
 823 00fa 0B43     		orrs	r3, r1
 824 00fc 9361     		str	r3, [r2, #24]
 825 00fe A4E7     		b	.L53
 826              	.L50:
  92:Core/Src/lcd_stm32f0.c ****     }
 827              		.loc 1 92 9 is_stmt 1 view .LVU252
  92:Core/Src/lcd_stm32f0.c ****     }
 828              		.loc 1 92 21 is_stmt 0 view .LVU253
 829 0100 8023     		movs	r3, #128
 830 0102 5B05     		lsls	r3, r3, #21
 831 0104 0B43     		orrs	r3, r1
 832 0106 9361     		str	r3, [r2, #24]
 833 0108 97E7     		b	.L51
 834              	.L67:
  79:Core/Src/lcd_stm32f0.c ****     }
 835              		.loc 1 79 6 is_stmt 1 view .LVU254
  79:Core/Src/lcd_stm32f0.c ****     }
 836              		.loc 1 79 18 is_stmt 0 view .LVU255
 837 010a 8023     		movs	r3, #128
 838 010c 1B02     		lsls	r3, r3, #8
 839 010e 0B43     		orrs	r3, r1
 840 0110 9361     		str	r3, [r2, #24]
 841 0112 89E7     		b	.L49
 842              	.L69:
 843              		.align	2
 844              	.L68:
 845 0114 00080048 		.word	1207961600
 846 0118 00040048 		.word	1207960576
 847 011c 27230000 		.word	8999
 848              		.cfi_endproc
 849              	.LFE40:
 851              		.section	.text.init_LCD,"ax",%progbits
 852              		.align	1
 853              		.p2align 2,,3
 854              		.global	init_LCD
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 26


 855              		.syntax unified
 856              		.code	16
 857              		.thumb_func
 859              	init_LCD:
 860              	.LFB41:
 168:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 861              		.loc 1 168 1 is_stmt 1 view -0
 862              		.cfi_startproc
 863              		@ args = 0, pretend = 0, frame = 24
 864              		@ frame_needed = 0, uses_anonymous_args = 0
 169:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 865              		.loc 1 169 5 view .LVU257
 168:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 866              		.loc 1 168 1 is_stmt 0 view .LVU258
 867 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 868              	.LCFI5:
 869              		.cfi_def_cfa_offset 20
 870              		.cfi_offset 4, -20
 871              		.cfi_offset 5, -16
 872              		.cfi_offset 6, -12
 873              		.cfi_offset 7, -8
 874              		.cfi_offset 14, -4
 875 0002 CE46     		mov	lr, r9
 876 0004 4746     		mov	r7, r8
 169:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 877              		.loc 1 169 17 view .LVU259
 878 0006 8022     		movs	r2, #128
 168:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 879              		.loc 1 168 1 view .LVU260
 880 0008 80B5     		push	{r7, lr}
 881              	.LCFI6:
 882              		.cfi_def_cfa_offset 28
 883              		.cfi_offset 8, -28
 884              		.cfi_offset 9, -24
 169:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 885              		.loc 1 169 8 view .LVU261
 886 000a B84B     		ldr	r3, .L89
 169:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 887              		.loc 1 169 17 view .LVU262
 888 000c 9202     		lsls	r2, r2, #10
 169:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 889              		.loc 1 169 8 view .LVU263
 890 000e 5969     		ldr	r1, [r3, #20]
 168:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 891              		.loc 1 168 1 view .LVU264
 892 0010 87B0     		sub	sp, sp, #28
 893              	.LCFI7:
 894              		.cfi_def_cfa_offset 56
 169:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 895              		.loc 1 169 17 view .LVU265
 896 0012 0A43     		orrs	r2, r1
 897 0014 5A61     		str	r2, [r3, #20]
 170:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 898              		.loc 1 170 5 is_stmt 1 view .LVU266
 170:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 899              		.loc 1 170 17 is_stmt 0 view .LVU267
 900 0016 8022     		movs	r2, #128
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 27


 170:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 901              		.loc 1 170 8 view .LVU268
 902 0018 5969     		ldr	r1, [r3, #20]
 170:Core/Src/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 903              		.loc 1 170 17 view .LVU269
 904 001a D202     		lsls	r2, r2, #11
 905 001c 0A43     		orrs	r2, r1
 906 001e 5A61     		str	r2, [r3, #20]
 171:Core/Src/lcd_stm32f0.c **** 
 907              		.loc 1 171 5 is_stmt 1 view .LVU270
 171:Core/Src/lcd_stm32f0.c **** 
 908              		.loc 1 171 17 is_stmt 0 view .LVU271
 909 0020 8022     		movs	r2, #128
 171:Core/Src/lcd_stm32f0.c **** 
 910              		.loc 1 171 8 view .LVU272
 911 0022 5969     		ldr	r1, [r3, #20]
 171:Core/Src/lcd_stm32f0.c **** 
 912              		.loc 1 171 17 view .LVU273
 913 0024 1203     		lsls	r2, r2, #12
 914 0026 0A43     		orrs	r2, r1
 915 0028 5A61     		str	r2, [r3, #20]
 173:Core/Src/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 916              		.loc 1 173 5 is_stmt 1 view .LVU274
 173:Core/Src/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 917              		.loc 1 173 10 is_stmt 0 view .LVU275
 918 002a 9022     		movs	r2, #144
 173:Core/Src/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 919              		.loc 1 173 18 view .LVU276
 920 002c 8223     		movs	r3, #130
 173:Core/Src/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 921              		.loc 1 173 10 view .LVU277
 922 002e D205     		lsls	r2, r2, #23
 923 0030 1168     		ldr	r1, [r2]
 173:Core/Src/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 924              		.loc 1 173 18 view .LVU278
 925 0032 DB05     		lsls	r3, r3, #23
 926 0034 0B43     		orrs	r3, r1
 927 0036 1360     		str	r3, [r2]
 174:Core/Src/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 928              		.loc 1 174 5 is_stmt 1 view .LVU279
 174:Core/Src/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 929              		.loc 1 174 18 is_stmt 0 view .LVU280
 930 0038 A023     		movs	r3, #160
 174:Core/Src/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 931              		.loc 1 174 10 view .LVU281
 932 003a AD4A     		ldr	r2, .L89+4
 174:Core/Src/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 933              		.loc 1 174 18 view .LVU282
 934 003c DB02     		lsls	r3, r3, #11
 174:Core/Src/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 935              		.loc 1 174 10 view .LVU283
 936 003e 1168     		ldr	r1, [r2]
 174:Core/Src/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 937              		.loc 1 174 18 view .LVU284
 938 0040 0B43     		orrs	r3, r1
 939 0042 1360     		str	r3, [r2]
 175:Core/Src/lcd_stm32f0.c **** 
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 28


 940              		.loc 1 175 5 is_stmt 1 view .LVU285
 175:Core/Src/lcd_stm32f0.c **** 
 941              		.loc 1 175 18 is_stmt 0 view .LVU286
 942 0044 A023     		movs	r3, #160
 175:Core/Src/lcd_stm32f0.c **** 
 943              		.loc 1 175 10 view .LVU287
 944 0046 AB4A     		ldr	r2, .L89+8
 175:Core/Src/lcd_stm32f0.c **** 
 945              		.loc 1 175 18 view .LVU288
 946 0048 DB05     		lsls	r3, r3, #23
 175:Core/Src/lcd_stm32f0.c **** 
 947              		.loc 1 175 10 view .LVU289
 948 004a 1168     		ldr	r1, [r2]
 175:Core/Src/lcd_stm32f0.c **** 
 949              		.loc 1 175 18 view .LVU290
 950 004c 0B43     		orrs	r3, r1
 951 004e 1360     		str	r3, [r2]
 177:Core/Src/lcd_stm32f0.c **** 
 952              		.loc 1 177 5 is_stmt 1 view .LVU291
 953              	.LVL28:
 954              	.LBB54:
 955              	.LBI54:
 330:Core/Src/lcd_stm32f0.c **** {
 956              		.loc 1 330 6 view .LVU292
 957              	.LBB55:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 958              		.loc 1 332 4 view .LVU293
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 959              		.loc 1 333 4 view .LVU294
 334:Core/Src/lcd_stm32f0.c **** 	  {
 960              		.loc 1 334 4 view .LVU295
 334:Core/Src/lcd_stm32f0.c **** 	  {
 961              		.loc 1 334 16 is_stmt 0 view .LVU296
 962 0050 0023     		movs	r3, #0
 963 0052 0093     		str	r3, [sp]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 964              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU297
 965 0054 009B     		ldr	r3, [sp]
 966 0056 A84A     		ldr	r2, .L89+12
 967 0058 9342     		cmp	r3, r2
 968 005a 07D8     		bhi	.L71
 969              	.L72:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 970              		.loc 1 336 6 view .LVU298
 971              		.syntax divided
 972              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 973 005c C046     		nop
 974              	@ 0 "" 2
 975              		.loc 1 337 6 view .LVU299
 976              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 977 005e C046     		nop
 978              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 979              		.loc 1 334 50 discriminator 3 view .LVU300
 980              		.thumb
 981              		.syntax unified
 982 0060 009B     		ldr	r3, [sp]
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 29


 983 0062 0133     		adds	r3, r3, #1
 984 0064 0093     		str	r3, [sp]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 985              		.loc 1 334 28 discriminator 1 view .LVU301
 986 0066 009B     		ldr	r3, [sp]
 987 0068 9342     		cmp	r3, r2
 988 006a F7D9     		bls	.L72
 989              	.L71:
 990              	.LVL29:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 991              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU302
 992              	.LBE55:
 993              	.LBE54:
 179:Core/Src/lcd_stm32f0.c ****     lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 994              		.loc 1 179 5 is_stmt 1 view .LVU303
 995              	.LBB56:
 996              	.LBI56:
  71:Core/Src/lcd_stm32f0.c **** {
 997              		.loc 1 71 6 view .LVU304
 998              	.LBB57:
  73:Core/Src/lcd_stm32f0.c **** 
 999              		.loc 1 73 5 view .LVU305
  73:Core/Src/lcd_stm32f0.c **** 
 1000              		.loc 1 73 17 is_stmt 0 view .LVU306
 1001 006c 8023     		movs	r3, #128
  73:Core/Src/lcd_stm32f0.c **** 
 1002              		.loc 1 73 10 view .LVU307
 1003 006e A14A     		ldr	r2, .L89+8
  83:Core/Src/lcd_stm32f0.c ****     }
 1004              		.loc 1 83 11 view .LVU308
 1005 0070 9025     		movs	r5, #144
  73:Core/Src/lcd_stm32f0.c **** 
 1006              		.loc 1 73 10 view .LVU309
 1007 0072 9169     		ldr	r1, [r2, #24]
  73:Core/Src/lcd_stm32f0.c **** 
 1008              		.loc 1 73 17 view .LVU310
 1009 0074 DB05     		lsls	r3, r3, #23
 1010 0076 0B43     		orrs	r3, r1
 1011 0078 9361     		str	r3, [r2, #24]
  77:Core/Src/lcd_stm32f0.c ****     {
 1012              		.loc 1 77 5 is_stmt 1 view .LVU311
  83:Core/Src/lcd_stm32f0.c ****     }
 1013              		.loc 1 83 6 view .LVU312
  83:Core/Src/lcd_stm32f0.c ****     }
 1014              		.loc 1 83 18 is_stmt 0 view .LVU313
 1015 007a 8022     		movs	r2, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1016              		.loc 1 83 11 view .LVU314
 1017 007c ED05     		lsls	r5, r5, #23
 1018 007e AB69     		ldr	r3, [r5, #24]
  83:Core/Src/lcd_stm32f0.c ****     }
 1019              		.loc 1 83 18 view .LVU315
 1020 0080 1206     		lsls	r2, r2, #24
 1021 0082 1343     		orrs	r3, r2
 1022 0084 9146     		mov	r9, r2
  92:Core/Src/lcd_stm32f0.c ****     }
 1023              		.loc 1 92 21 view .LVU316
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 30


 1024 0086 8022     		movs	r2, #128
  97:Core/Src/lcd_stm32f0.c ****     }
 1025              		.loc 1 97 18 view .LVU317
 1026 0088 8027     		movs	r7, #128
 106:Core/Src/lcd_stm32f0.c ****     }
 1027              		.loc 1 106 18 view .LVU318
 1028 008a 8026     		movs	r6, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1029              		.loc 1 83 18 view .LVU319
 1030 008c AB61     		str	r3, [r5, #24]
  86:Core/Src/lcd_stm32f0.c ****     {
 1031              		.loc 1 86 5 is_stmt 1 view .LVU320
  92:Core/Src/lcd_stm32f0.c ****     }
 1032              		.loc 1 92 9 view .LVU321
  92:Core/Src/lcd_stm32f0.c ****     }
 1033              		.loc 1 92 14 is_stmt 0 view .LVU322
 1034 008e AB69     		ldr	r3, [r5, #24]
  92:Core/Src/lcd_stm32f0.c ****     }
 1035              		.loc 1 92 21 view .LVU323
 1036 0090 5205     		lsls	r2, r2, #21
  97:Core/Src/lcd_stm32f0.c ****     }
 1037              		.loc 1 97 11 view .LVU324
 1038 0092 974C     		ldr	r4, .L89+4
  92:Core/Src/lcd_stm32f0.c ****     }
 1039              		.loc 1 92 21 view .LVU325
 1040 0094 1343     		orrs	r3, r2
 1041 0096 AB61     		str	r3, [r5, #24]
  95:Core/Src/lcd_stm32f0.c ****     {
 1042              		.loc 1 95 5 is_stmt 1 view .LVU326
  97:Core/Src/lcd_stm32f0.c ****     }
 1043              		.loc 1 97 6 view .LVU327
  97:Core/Src/lcd_stm32f0.c ****     }
 1044              		.loc 1 97 11 is_stmt 0 view .LVU328
 1045 0098 A369     		ldr	r3, [r4, #24]
  97:Core/Src/lcd_stm32f0.c ****     }
 1046              		.loc 1 97 18 view .LVU329
 1047 009a BF00     		lsls	r7, r7, #2
 1048 009c 3B43     		orrs	r3, r7
 1049 009e A361     		str	r3, [r4, #24]
 104:Core/Src/lcd_stm32f0.c ****     {
 1050              		.loc 1 104 5 is_stmt 1 view .LVU330
 106:Core/Src/lcd_stm32f0.c ****     }
 1051              		.loc 1 106 6 view .LVU331
 106:Core/Src/lcd_stm32f0.c ****     }
 1052              		.loc 1 106 11 is_stmt 0 view .LVU332
 1053 00a0 A369     		ldr	r3, [r4, #24]
 106:Core/Src/lcd_stm32f0.c ****     }
 1054              		.loc 1 106 18 view .LVU333
 1055 00a2 7600     		lsls	r6, r6, #1
 1056 00a4 3343     		orrs	r3, r6
 1057 00a6 A361     		str	r3, [r4, #24]
 113:Core/Src/lcd_stm32f0.c **** 
 1058              		.loc 1 113 5 is_stmt 1 view .LVU334
  92:Core/Src/lcd_stm32f0.c ****     }
 1059              		.loc 1 92 21 is_stmt 0 view .LVU335
 1060 00a8 9046     		mov	r8, r2
 113:Core/Src/lcd_stm32f0.c **** 
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 31


 1061              		.loc 1 113 5 view .LVU336
 1062 00aa FFF7FEFF 		bl	pulse_strobe
 1063              	.LVL30:
 116:Core/Src/lcd_stm32f0.c ****     {
 1064              		.loc 1 116 5 is_stmt 1 view .LVU337
 122:Core/Src/lcd_stm32f0.c ****     }
 1065              		.loc 1 122 6 view .LVU338
 122:Core/Src/lcd_stm32f0.c ****     }
 1066              		.loc 1 122 18 is_stmt 0 view .LVU339
 1067 00ae 4A46     		mov	r2, r9
 122:Core/Src/lcd_stm32f0.c ****     }
 1068              		.loc 1 122 11 view .LVU340
 1069 00b0 AB69     		ldr	r3, [r5, #24]
 122:Core/Src/lcd_stm32f0.c ****     }
 1070              		.loc 1 122 18 view .LVU341
 1071 00b2 1343     		orrs	r3, r2
 131:Core/Src/lcd_stm32f0.c ****     }
 1072              		.loc 1 131 21 view .LVU342
 1073 00b4 4246     		mov	r2, r8
 122:Core/Src/lcd_stm32f0.c ****     }
 1074              		.loc 1 122 18 view .LVU343
 1075 00b6 AB61     		str	r3, [r5, #24]
 125:Core/Src/lcd_stm32f0.c ****     {
 1076              		.loc 1 125 5 is_stmt 1 view .LVU344
 131:Core/Src/lcd_stm32f0.c ****     }
 1077              		.loc 1 131 9 view .LVU345
 131:Core/Src/lcd_stm32f0.c ****     }
 1078              		.loc 1 131 14 is_stmt 0 view .LVU346
 1079 00b8 AB69     		ldr	r3, [r5, #24]
 131:Core/Src/lcd_stm32f0.c ****     }
 1080              		.loc 1 131 21 view .LVU347
 1081 00ba 1343     		orrs	r3, r2
 1082 00bc AB61     		str	r3, [r5, #24]
 134:Core/Src/lcd_stm32f0.c ****     {
 1083              		.loc 1 134 5 is_stmt 1 view .LVU348
 136:Core/Src/lcd_stm32f0.c ****     }
 1084              		.loc 1 136 6 view .LVU349
 136:Core/Src/lcd_stm32f0.c ****     }
 1085              		.loc 1 136 11 is_stmt 0 view .LVU350
 1086 00be A369     		ldr	r3, [r4, #24]
 136:Core/Src/lcd_stm32f0.c ****     }
 1087              		.loc 1 136 18 view .LVU351
 1088 00c0 1F43     		orrs	r7, r3
 1089 00c2 A761     		str	r7, [r4, #24]
 143:Core/Src/lcd_stm32f0.c ****     {
 1090              		.loc 1 143 5 is_stmt 1 view .LVU352
 145:Core/Src/lcd_stm32f0.c ****     }
 1091              		.loc 1 145 6 view .LVU353
 145:Core/Src/lcd_stm32f0.c ****     }
 1092              		.loc 1 145 11 is_stmt 0 view .LVU354
 1093 00c4 A369     		ldr	r3, [r4, #24]
 145:Core/Src/lcd_stm32f0.c ****     }
 1094              		.loc 1 145 18 view .LVU355
 1095 00c6 1E43     		orrs	r6, r3
 1096 00c8 A661     		str	r6, [r4, #24]
 152:Core/Src/lcd_stm32f0.c ****     delay(3000);
 1097              		.loc 1 152 5 is_stmt 1 view .LVU356
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 32


 1098 00ca FFF7FEFF 		bl	pulse_strobe
 1099              	.LVL31:
 153:Core/Src/lcd_stm32f0.c **** }
 1100              		.loc 1 153 5 view .LVU357
 1101              	.LBB58:
 1102              	.LBI58:
 330:Core/Src/lcd_stm32f0.c **** {
 1103              		.loc 1 330 6 view .LVU358
 1104              	.LBB59:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 1105              		.loc 1 332 4 view .LVU359
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 1106              		.loc 1 333 4 view .LVU360
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1107              		.loc 1 334 4 view .LVU361
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1108              		.loc 1 334 16 is_stmt 0 view .LVU362
 1109 00ce 0023     		movs	r3, #0
 1110 00d0 0593     		str	r3, [sp, #20]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1111              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU363
 1112 00d2 059B     		ldr	r3, [sp, #20]
 1113 00d4 894A     		ldr	r2, .L89+16
 1114 00d6 9342     		cmp	r3, r2
 1115 00d8 07D8     		bhi	.L73
 1116              	.L74:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 1117              		.loc 1 336 6 view .LVU364
 1118              		.syntax divided
 1119              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 1120 00da C046     		nop
 1121              	@ 0 "" 2
 1122              		.loc 1 337 6 view .LVU365
 1123              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 1124 00dc C046     		nop
 1125              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1126              		.loc 1 334 50 discriminator 3 view .LVU366
 1127              		.thumb
 1128              		.syntax unified
 1129 00de 059B     		ldr	r3, [sp, #20]
 1130 00e0 0133     		adds	r3, r3, #1
 1131 00e2 0593     		str	r3, [sp, #20]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1132              		.loc 1 334 28 discriminator 1 view .LVU367
 1133 00e4 059B     		ldr	r3, [sp, #20]
 1134 00e6 9342     		cmp	r3, r2
 1135 00e8 F7D9     		bls	.L74
 1136              	.L73:
 1137              	.LVL32:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1138              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU368
 1139              	.LBE59:
 1140              	.LBE58:
 1141              	.LBE57:
 1142              	.LBE56:
 180:Core/Src/lcd_stm32f0.c ****     lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 33


 1143              		.loc 1 180 5 is_stmt 1 view .LVU369
 1144              	.LBB60:
 1145              	.LBI60:
  71:Core/Src/lcd_stm32f0.c **** {
 1146              		.loc 1 71 6 view .LVU370
 1147              	.LBB61:
  73:Core/Src/lcd_stm32f0.c **** 
 1148              		.loc 1 73 5 view .LVU371
  73:Core/Src/lcd_stm32f0.c **** 
 1149              		.loc 1 73 17 is_stmt 0 view .LVU372
 1150 00ea 8023     		movs	r3, #128
  73:Core/Src/lcd_stm32f0.c **** 
 1151              		.loc 1 73 10 view .LVU373
 1152 00ec 814A     		ldr	r2, .L89+8
  83:Core/Src/lcd_stm32f0.c ****     }
 1153              		.loc 1 83 11 view .LVU374
 1154 00ee 9025     		movs	r5, #144
  73:Core/Src/lcd_stm32f0.c **** 
 1155              		.loc 1 73 10 view .LVU375
 1156 00f0 9169     		ldr	r1, [r2, #24]
  73:Core/Src/lcd_stm32f0.c **** 
 1157              		.loc 1 73 17 view .LVU376
 1158 00f2 DB05     		lsls	r3, r3, #23
 1159 00f4 0B43     		orrs	r3, r1
 1160 00f6 9361     		str	r3, [r2, #24]
  77:Core/Src/lcd_stm32f0.c ****     {
 1161              		.loc 1 77 5 is_stmt 1 view .LVU377
  83:Core/Src/lcd_stm32f0.c ****     }
 1162              		.loc 1 83 6 view .LVU378
  83:Core/Src/lcd_stm32f0.c ****     }
 1163              		.loc 1 83 18 is_stmt 0 view .LVU379
 1164 00f8 8022     		movs	r2, #128
  92:Core/Src/lcd_stm32f0.c ****     }
 1165              		.loc 1 92 21 view .LVU380
 1166 00fa 8027     		movs	r7, #128
  97:Core/Src/lcd_stm32f0.c ****     }
 1167              		.loc 1 97 18 view .LVU381
 1168 00fc 8026     		movs	r6, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1169              		.loc 1 83 11 view .LVU382
 1170 00fe ED05     		lsls	r5, r5, #23
 1171 0100 AB69     		ldr	r3, [r5, #24]
  83:Core/Src/lcd_stm32f0.c ****     }
 1172              		.loc 1 83 18 view .LVU383
 1173 0102 1206     		lsls	r2, r2, #24
 1174 0104 1343     		orrs	r3, r2
 1175 0106 AB61     		str	r3, [r5, #24]
  86:Core/Src/lcd_stm32f0.c ****     {
 1176              		.loc 1 86 5 is_stmt 1 view .LVU384
  92:Core/Src/lcd_stm32f0.c ****     }
 1177              		.loc 1 92 9 view .LVU385
  92:Core/Src/lcd_stm32f0.c ****     }
 1178              		.loc 1 92 14 is_stmt 0 view .LVU386
 1179 0108 AB69     		ldr	r3, [r5, #24]
  92:Core/Src/lcd_stm32f0.c ****     }
 1180              		.loc 1 92 21 view .LVU387
 1181 010a 7F05     		lsls	r7, r7, #21
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 34


  97:Core/Src/lcd_stm32f0.c ****     }
 1182              		.loc 1 97 11 view .LVU388
 1183 010c 784C     		ldr	r4, .L89+4
  92:Core/Src/lcd_stm32f0.c ****     }
 1184              		.loc 1 92 21 view .LVU389
 1185 010e 3B43     		orrs	r3, r7
 1186 0110 AB61     		str	r3, [r5, #24]
  95:Core/Src/lcd_stm32f0.c ****     {
 1187              		.loc 1 95 5 is_stmt 1 view .LVU390
  97:Core/Src/lcd_stm32f0.c ****     }
 1188              		.loc 1 97 6 view .LVU391
  97:Core/Src/lcd_stm32f0.c ****     }
 1189              		.loc 1 97 11 is_stmt 0 view .LVU392
 1190 0112 A369     		ldr	r3, [r4, #24]
  97:Core/Src/lcd_stm32f0.c ****     }
 1191              		.loc 1 97 18 view .LVU393
 1192 0114 B600     		lsls	r6, r6, #2
 1193 0116 3343     		orrs	r3, r6
 1194 0118 A361     		str	r3, [r4, #24]
 104:Core/Src/lcd_stm32f0.c ****     {
 1195              		.loc 1 104 5 is_stmt 1 view .LVU394
 106:Core/Src/lcd_stm32f0.c ****     }
 1196              		.loc 1 106 6 view .LVU395
 106:Core/Src/lcd_stm32f0.c ****     }
 1197              		.loc 1 106 18 is_stmt 0 view .LVU396
 1198 011a 8023     		movs	r3, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1199              		.loc 1 83 18 view .LVU397
 1200 011c 9046     		mov	r8, r2
 106:Core/Src/lcd_stm32f0.c ****     }
 1201              		.loc 1 106 11 view .LVU398
 1202 011e A269     		ldr	r2, [r4, #24]
 106:Core/Src/lcd_stm32f0.c ****     }
 1203              		.loc 1 106 18 view .LVU399
 1204 0120 5B00     		lsls	r3, r3, #1
 1205 0122 1343     		orrs	r3, r2
 1206 0124 A361     		str	r3, [r4, #24]
 113:Core/Src/lcd_stm32f0.c **** 
 1207              		.loc 1 113 5 is_stmt 1 view .LVU400
 1208 0126 FFF7FEFF 		bl	pulse_strobe
 1209              	.LVL33:
 116:Core/Src/lcd_stm32f0.c ****     {
 1210              		.loc 1 116 5 view .LVU401
 122:Core/Src/lcd_stm32f0.c ****     }
 1211              		.loc 1 122 6 view .LVU402
 122:Core/Src/lcd_stm32f0.c ****     }
 1212              		.loc 1 122 18 is_stmt 0 view .LVU403
 1213 012a 4246     		mov	r2, r8
 122:Core/Src/lcd_stm32f0.c ****     }
 1214              		.loc 1 122 11 view .LVU404
 1215 012c AB69     		ldr	r3, [r5, #24]
 122:Core/Src/lcd_stm32f0.c ****     }
 1216              		.loc 1 122 18 view .LVU405
 1217 012e 1343     		orrs	r3, r2
 1218 0130 AB61     		str	r3, [r5, #24]
 125:Core/Src/lcd_stm32f0.c ****     {
 1219              		.loc 1 125 5 is_stmt 1 view .LVU406
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 35


 131:Core/Src/lcd_stm32f0.c ****     }
 1220              		.loc 1 131 9 view .LVU407
 131:Core/Src/lcd_stm32f0.c ****     }
 1221              		.loc 1 131 14 is_stmt 0 view .LVU408
 1222 0132 AB69     		ldr	r3, [r5, #24]
 131:Core/Src/lcd_stm32f0.c ****     }
 1223              		.loc 1 131 21 view .LVU409
 1224 0134 1F43     		orrs	r7, r3
 1225 0136 AF61     		str	r7, [r5, #24]
 134:Core/Src/lcd_stm32f0.c ****     {
 1226              		.loc 1 134 5 is_stmt 1 view .LVU410
 136:Core/Src/lcd_stm32f0.c ****     }
 1227              		.loc 1 136 6 view .LVU411
 136:Core/Src/lcd_stm32f0.c ****     }
 1228              		.loc 1 136 11 is_stmt 0 view .LVU412
 1229 0138 A369     		ldr	r3, [r4, #24]
 136:Core/Src/lcd_stm32f0.c ****     }
 1230              		.loc 1 136 18 view .LVU413
 1231 013a 1E43     		orrs	r6, r3
 149:Core/Src/lcd_stm32f0.c ****     }
 1232              		.loc 1 149 18 view .LVU414
 1233 013c 8023     		movs	r3, #128
 136:Core/Src/lcd_stm32f0.c ****     }
 1234              		.loc 1 136 18 view .LVU415
 1235 013e A661     		str	r6, [r4, #24]
 143:Core/Src/lcd_stm32f0.c ****     {
 1236              		.loc 1 143 5 is_stmt 1 view .LVU416
 149:Core/Src/lcd_stm32f0.c ****     }
 1237              		.loc 1 149 6 view .LVU417
 149:Core/Src/lcd_stm32f0.c ****     }
 1238              		.loc 1 149 11 is_stmt 0 view .LVU418
 1239 0140 A269     		ldr	r2, [r4, #24]
 149:Core/Src/lcd_stm32f0.c ****     }
 1240              		.loc 1 149 18 view .LVU419
 1241 0142 5B04     		lsls	r3, r3, #17
 1242 0144 1343     		orrs	r3, r2
 1243 0146 A361     		str	r3, [r4, #24]
 152:Core/Src/lcd_stm32f0.c ****     delay(3000);
 1244              		.loc 1 152 5 is_stmt 1 view .LVU420
 1245 0148 FFF7FEFF 		bl	pulse_strobe
 1246              	.LVL34:
 153:Core/Src/lcd_stm32f0.c **** }
 1247              		.loc 1 153 5 view .LVU421
 1248              	.LBB62:
 1249              	.LBI62:
 330:Core/Src/lcd_stm32f0.c **** {
 1250              		.loc 1 330 6 view .LVU422
 1251              	.LBB63:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 1252              		.loc 1 332 4 view .LVU423
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 1253              		.loc 1 333 4 view .LVU424
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1254              		.loc 1 334 4 view .LVU425
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1255              		.loc 1 334 16 is_stmt 0 view .LVU426
 1256 014c 0023     		movs	r3, #0
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 36


 1257 014e 0493     		str	r3, [sp, #16]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1258              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU427
 1259 0150 049B     		ldr	r3, [sp, #16]
 1260 0152 6A4A     		ldr	r2, .L89+16
 1261 0154 9342     		cmp	r3, r2
 1262 0156 07D8     		bhi	.L75
 1263              	.L76:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 1264              		.loc 1 336 6 view .LVU428
 1265              		.syntax divided
 1266              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 1267 0158 C046     		nop
 1268              	@ 0 "" 2
 1269              		.loc 1 337 6 view .LVU429
 1270              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 1271 015a C046     		nop
 1272              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1273              		.loc 1 334 50 discriminator 3 view .LVU430
 1274              		.thumb
 1275              		.syntax unified
 1276 015c 049B     		ldr	r3, [sp, #16]
 1277 015e 0133     		adds	r3, r3, #1
 1278 0160 0493     		str	r3, [sp, #16]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1279              		.loc 1 334 28 discriminator 1 view .LVU431
 1280 0162 049B     		ldr	r3, [sp, #16]
 1281 0164 9342     		cmp	r3, r2
 1282 0166 F7D9     		bls	.L76
 1283              	.L75:
 1284              	.LVL35:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1285              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU432
 1286              	.LBE63:
 1287              	.LBE62:
 1288              	.LBE61:
 1289              	.LBE60:
 181:Core/Src/lcd_stm32f0.c ****     lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 1290              		.loc 1 181 5 is_stmt 1 view .LVU433
 1291              	.LBB64:
 1292              	.LBI64:
  71:Core/Src/lcd_stm32f0.c **** {
 1293              		.loc 1 71 6 view .LVU434
 1294              	.LBB65:
  73:Core/Src/lcd_stm32f0.c **** 
 1295              		.loc 1 73 5 view .LVU435
  73:Core/Src/lcd_stm32f0.c **** 
 1296              		.loc 1 73 17 is_stmt 0 view .LVU436
 1297 0168 8023     		movs	r3, #128
  73:Core/Src/lcd_stm32f0.c **** 
 1298              		.loc 1 73 10 view .LVU437
 1299 016a 624A     		ldr	r2, .L89+8
  83:Core/Src/lcd_stm32f0.c ****     }
 1300              		.loc 1 83 11 view .LVU438
 1301 016c 9025     		movs	r5, #144
  73:Core/Src/lcd_stm32f0.c **** 
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 37


 1302              		.loc 1 73 10 view .LVU439
 1303 016e 9169     		ldr	r1, [r2, #24]
  73:Core/Src/lcd_stm32f0.c **** 
 1304              		.loc 1 73 17 view .LVU440
 1305 0170 DB05     		lsls	r3, r3, #23
 1306 0172 0B43     		orrs	r3, r1
 1307 0174 9361     		str	r3, [r2, #24]
  77:Core/Src/lcd_stm32f0.c ****     {
 1308              		.loc 1 77 5 is_stmt 1 view .LVU441
  83:Core/Src/lcd_stm32f0.c ****     }
 1309              		.loc 1 83 6 view .LVU442
  83:Core/Src/lcd_stm32f0.c ****     }
 1310              		.loc 1 83 18 is_stmt 0 view .LVU443
 1311 0176 8023     		movs	r3, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1312              		.loc 1 83 11 view .LVU444
 1313 0178 ED05     		lsls	r5, r5, #23
 1314 017a AA69     		ldr	r2, [r5, #24]
  83:Core/Src/lcd_stm32f0.c ****     }
 1315              		.loc 1 83 18 view .LVU445
 1316 017c 1B06     		lsls	r3, r3, #24
 1317 017e 1343     		orrs	r3, r2
 1318 0180 AB61     		str	r3, [r5, #24]
  86:Core/Src/lcd_stm32f0.c ****     {
 1319              		.loc 1 86 5 is_stmt 1 view .LVU446
  92:Core/Src/lcd_stm32f0.c ****     }
 1320              		.loc 1 92 9 view .LVU447
  92:Core/Src/lcd_stm32f0.c ****     }
 1321              		.loc 1 92 21 is_stmt 0 view .LVU448
 1322 0182 8023     		movs	r3, #128
 101:Core/Src/lcd_stm32f0.c ****     }
 1323              		.loc 1 101 18 view .LVU449
 1324 0184 8027     		movs	r7, #128
 110:Core/Src/lcd_stm32f0.c ****     }
 1325              		.loc 1 110 18 view .LVU450
 1326 0186 8026     		movs	r6, #128
  92:Core/Src/lcd_stm32f0.c ****     }
 1327              		.loc 1 92 14 view .LVU451
 1328 0188 AA69     		ldr	r2, [r5, #24]
  92:Core/Src/lcd_stm32f0.c ****     }
 1329              		.loc 1 92 21 view .LVU452
 1330 018a 5B05     		lsls	r3, r3, #21
 101:Core/Src/lcd_stm32f0.c ****     }
 1331              		.loc 1 101 11 view .LVU453
 1332 018c 584C     		ldr	r4, .L89+4
  92:Core/Src/lcd_stm32f0.c ****     }
 1333              		.loc 1 92 21 view .LVU454
 1334 018e 1343     		orrs	r3, r2
 1335 0190 AB61     		str	r3, [r5, #24]
  95:Core/Src/lcd_stm32f0.c ****     {
 1336              		.loc 1 95 5 is_stmt 1 view .LVU455
 101:Core/Src/lcd_stm32f0.c ****     }
 1337              		.loc 1 101 6 view .LVU456
 101:Core/Src/lcd_stm32f0.c ****     }
 1338              		.loc 1 101 11 is_stmt 0 view .LVU457
 1339 0192 A369     		ldr	r3, [r4, #24]
 101:Core/Src/lcd_stm32f0.c ****     }
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 38


 1340              		.loc 1 101 18 view .LVU458
 1341 0194 BF04     		lsls	r7, r7, #18
 1342 0196 3B43     		orrs	r3, r7
 1343 0198 A361     		str	r3, [r4, #24]
 104:Core/Src/lcd_stm32f0.c ****     {
 1344              		.loc 1 104 5 is_stmt 1 view .LVU459
 110:Core/Src/lcd_stm32f0.c ****     }
 1345              		.loc 1 110 6 view .LVU460
 110:Core/Src/lcd_stm32f0.c ****     }
 1346              		.loc 1 110 11 is_stmt 0 view .LVU461
 1347 019a A369     		ldr	r3, [r4, #24]
 110:Core/Src/lcd_stm32f0.c ****     }
 1348              		.loc 1 110 18 view .LVU462
 1349 019c 7604     		lsls	r6, r6, #17
 1350 019e 3343     		orrs	r3, r6
 1351 01a0 A361     		str	r3, [r4, #24]
 113:Core/Src/lcd_stm32f0.c **** 
 1352              		.loc 1 113 5 is_stmt 1 view .LVU463
 1353 01a2 FFF7FEFF 		bl	pulse_strobe
 1354              	.LVL36:
 116:Core/Src/lcd_stm32f0.c ****     {
 1355              		.loc 1 116 5 view .LVU464
 118:Core/Src/lcd_stm32f0.c ****     }
 1356              		.loc 1 118 6 view .LVU465
 118:Core/Src/lcd_stm32f0.c ****     }
 1357              		.loc 1 118 18 is_stmt 0 view .LVU466
 1358 01a6 8023     		movs	r3, #128
 118:Core/Src/lcd_stm32f0.c ****     }
 1359              		.loc 1 118 11 view .LVU467
 1360 01a8 AA69     		ldr	r2, [r5, #24]
 118:Core/Src/lcd_stm32f0.c ****     }
 1361              		.loc 1 118 18 view .LVU468
 1362 01aa 1B02     		lsls	r3, r3, #8
 1363 01ac 1343     		orrs	r3, r2
 1364 01ae AB61     		str	r3, [r5, #24]
 125:Core/Src/lcd_stm32f0.c ****     {
 1365              		.loc 1 125 5 is_stmt 1 view .LVU469
 127:Core/Src/lcd_stm32f0.c ****     }
 1366              		.loc 1 127 9 view .LVU470
 127:Core/Src/lcd_stm32f0.c ****     }
 1367              		.loc 1 127 21 is_stmt 0 view .LVU471
 1368 01b0 8023     		movs	r3, #128
 127:Core/Src/lcd_stm32f0.c ****     }
 1369              		.loc 1 127 14 view .LVU472
 1370 01b2 AA69     		ldr	r2, [r5, #24]
 127:Core/Src/lcd_stm32f0.c ****     }
 1371              		.loc 1 127 21 view .LVU473
 1372 01b4 5B01     		lsls	r3, r3, #5
 1373 01b6 1343     		orrs	r3, r2
 1374 01b8 AB61     		str	r3, [r5, #24]
 134:Core/Src/lcd_stm32f0.c ****     {
 1375              		.loc 1 134 5 is_stmt 1 view .LVU474
 140:Core/Src/lcd_stm32f0.c ****     }
 1376              		.loc 1 140 6 view .LVU475
 140:Core/Src/lcd_stm32f0.c ****     }
 1377              		.loc 1 140 11 is_stmt 0 view .LVU476
 1378 01ba A369     		ldr	r3, [r4, #24]
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 39


 140:Core/Src/lcd_stm32f0.c ****     }
 1379              		.loc 1 140 18 view .LVU477
 1380 01bc 1F43     		orrs	r7, r3
 1381 01be A761     		str	r7, [r4, #24]
 143:Core/Src/lcd_stm32f0.c ****     {
 1382              		.loc 1 143 5 is_stmt 1 view .LVU478
 149:Core/Src/lcd_stm32f0.c ****     }
 1383              		.loc 1 149 6 view .LVU479
 149:Core/Src/lcd_stm32f0.c ****     }
 1384              		.loc 1 149 11 is_stmt 0 view .LVU480
 1385 01c0 A369     		ldr	r3, [r4, #24]
 149:Core/Src/lcd_stm32f0.c ****     }
 1386              		.loc 1 149 18 view .LVU481
 1387 01c2 1E43     		orrs	r6, r3
 1388 01c4 A661     		str	r6, [r4, #24]
 152:Core/Src/lcd_stm32f0.c ****     delay(3000);
 1389              		.loc 1 152 5 is_stmt 1 view .LVU482
 1390 01c6 FFF7FEFF 		bl	pulse_strobe
 1391              	.LVL37:
 153:Core/Src/lcd_stm32f0.c **** }
 1392              		.loc 1 153 5 view .LVU483
 1393              	.LBB66:
 1394              	.LBI66:
 330:Core/Src/lcd_stm32f0.c **** {
 1395              		.loc 1 330 6 view .LVU484
 1396              	.LBB67:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 1397              		.loc 1 332 4 view .LVU485
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 1398              		.loc 1 333 4 view .LVU486
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1399              		.loc 1 334 4 view .LVU487
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1400              		.loc 1 334 16 is_stmt 0 view .LVU488
 1401 01ca 0023     		movs	r3, #0
 1402 01cc 0393     		str	r3, [sp, #12]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1403              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU489
 1404 01ce 039B     		ldr	r3, [sp, #12]
 1405 01d0 4A4A     		ldr	r2, .L89+16
 1406 01d2 9342     		cmp	r3, r2
 1407 01d4 07D8     		bhi	.L77
 1408              	.L78:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 1409              		.loc 1 336 6 view .LVU490
 1410              		.syntax divided
 1411              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 1412 01d6 C046     		nop
 1413              	@ 0 "" 2
 1414              		.loc 1 337 6 view .LVU491
 1415              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 1416 01d8 C046     		nop
 1417              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1418              		.loc 1 334 50 discriminator 3 view .LVU492
 1419              		.thumb
 1420              		.syntax unified
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 40


 1421 01da 039B     		ldr	r3, [sp, #12]
 1422 01dc 0133     		adds	r3, r3, #1
 1423 01de 0393     		str	r3, [sp, #12]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1424              		.loc 1 334 28 discriminator 1 view .LVU493
 1425 01e0 039B     		ldr	r3, [sp, #12]
 1426 01e2 9342     		cmp	r3, r2
 1427 01e4 F7D9     		bls	.L78
 1428              	.L77:
 1429              	.LVL38:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1430              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU494
 1431              	.LBE67:
 1432              	.LBE66:
 1433              	.LBE65:
 1434              	.LBE64:
 182:Core/Src/lcd_stm32f0.c ****     lcd_command(CLEAR);			// Clear display
 1435              		.loc 1 182 5 is_stmt 1 view .LVU495
 1436              	.LBB68:
 1437              	.LBI68:
  71:Core/Src/lcd_stm32f0.c **** {
 1438              		.loc 1 71 6 view .LVU496
 1439              	.LBB69:
  73:Core/Src/lcd_stm32f0.c **** 
 1440              		.loc 1 73 5 view .LVU497
  73:Core/Src/lcd_stm32f0.c **** 
 1441              		.loc 1 73 17 is_stmt 0 view .LVU498
 1442 01e6 8023     		movs	r3, #128
  73:Core/Src/lcd_stm32f0.c **** 
 1443              		.loc 1 73 10 view .LVU499
 1444 01e8 424A     		ldr	r2, .L89+8
  83:Core/Src/lcd_stm32f0.c ****     }
 1445              		.loc 1 83 11 view .LVU500
 1446 01ea 9025     		movs	r5, #144
  73:Core/Src/lcd_stm32f0.c **** 
 1447              		.loc 1 73 10 view .LVU501
 1448 01ec 9169     		ldr	r1, [r2, #24]
  73:Core/Src/lcd_stm32f0.c **** 
 1449              		.loc 1 73 17 view .LVU502
 1450 01ee DB05     		lsls	r3, r3, #23
 1451 01f0 0B43     		orrs	r3, r1
 1452 01f2 9361     		str	r3, [r2, #24]
  77:Core/Src/lcd_stm32f0.c ****     {
 1453              		.loc 1 77 5 is_stmt 1 view .LVU503
  83:Core/Src/lcd_stm32f0.c ****     }
 1454              		.loc 1 83 6 view .LVU504
  83:Core/Src/lcd_stm32f0.c ****     }
 1455              		.loc 1 83 18 is_stmt 0 view .LVU505
 1456 01f4 8023     		movs	r3, #128
  92:Core/Src/lcd_stm32f0.c ****     }
 1457              		.loc 1 92 21 view .LVU506
 1458 01f6 8027     		movs	r7, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1459              		.loc 1 83 11 view .LVU507
 1460 01f8 ED05     		lsls	r5, r5, #23
 1461 01fa AA69     		ldr	r2, [r5, #24]
  83:Core/Src/lcd_stm32f0.c ****     }
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 41


 1462              		.loc 1 83 18 view .LVU508
 1463 01fc 1B06     		lsls	r3, r3, #24
 1464 01fe 1343     		orrs	r3, r2
 1465 0200 AB61     		str	r3, [r5, #24]
  86:Core/Src/lcd_stm32f0.c ****     {
 1466              		.loc 1 86 5 is_stmt 1 view .LVU509
  92:Core/Src/lcd_stm32f0.c ****     }
 1467              		.loc 1 92 9 view .LVU510
  92:Core/Src/lcd_stm32f0.c ****     }
 1468              		.loc 1 92 14 is_stmt 0 view .LVU511
 1469 0202 AB69     		ldr	r3, [r5, #24]
  92:Core/Src/lcd_stm32f0.c ****     }
 1470              		.loc 1 92 21 view .LVU512
 1471 0204 7F05     		lsls	r7, r7, #21
 1472 0206 3B43     		orrs	r3, r7
 1473 0208 AB61     		str	r3, [r5, #24]
  95:Core/Src/lcd_stm32f0.c ****     {
 1474              		.loc 1 95 5 is_stmt 1 view .LVU513
  97:Core/Src/lcd_stm32f0.c ****     }
 1475              		.loc 1 97 6 view .LVU514
  97:Core/Src/lcd_stm32f0.c ****     }
 1476              		.loc 1 97 18 is_stmt 0 view .LVU515
 1477 020a 8023     		movs	r3, #128
 110:Core/Src/lcd_stm32f0.c ****     }
 1478              		.loc 1 110 18 view .LVU516
 1479 020c 8026     		movs	r6, #128
  97:Core/Src/lcd_stm32f0.c ****     }
 1480              		.loc 1 97 11 view .LVU517
 1481 020e 384C     		ldr	r4, .L89+4
  97:Core/Src/lcd_stm32f0.c ****     }
 1482              		.loc 1 97 18 view .LVU518
 1483 0210 9B00     		lsls	r3, r3, #2
  97:Core/Src/lcd_stm32f0.c ****     }
 1484              		.loc 1 97 11 view .LVU519
 1485 0212 A269     		ldr	r2, [r4, #24]
 110:Core/Src/lcd_stm32f0.c ****     }
 1486              		.loc 1 110 18 view .LVU520
 1487 0214 7604     		lsls	r6, r6, #17
  97:Core/Src/lcd_stm32f0.c ****     }
 1488              		.loc 1 97 18 view .LVU521
 1489 0216 1343     		orrs	r3, r2
 1490 0218 A361     		str	r3, [r4, #24]
 104:Core/Src/lcd_stm32f0.c ****     {
 1491              		.loc 1 104 5 is_stmt 1 view .LVU522
 110:Core/Src/lcd_stm32f0.c ****     }
 1492              		.loc 1 110 6 view .LVU523
 110:Core/Src/lcd_stm32f0.c ****     }
 1493              		.loc 1 110 11 is_stmt 0 view .LVU524
 1494 021a A369     		ldr	r3, [r4, #24]
 110:Core/Src/lcd_stm32f0.c ****     }
 1495              		.loc 1 110 18 view .LVU525
 1496 021c 3343     		orrs	r3, r6
 1497 021e A361     		str	r3, [r4, #24]
 113:Core/Src/lcd_stm32f0.c **** 
 1498              		.loc 1 113 5 is_stmt 1 view .LVU526
 1499 0220 FFF7FEFF 		bl	pulse_strobe
 1500              	.LVL39:
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 42


 116:Core/Src/lcd_stm32f0.c ****     {
 1501              		.loc 1 116 5 view .LVU527
 118:Core/Src/lcd_stm32f0.c ****     }
 1502              		.loc 1 118 6 view .LVU528
 118:Core/Src/lcd_stm32f0.c ****     }
 1503              		.loc 1 118 18 is_stmt 0 view .LVU529
 1504 0224 8023     		movs	r3, #128
 118:Core/Src/lcd_stm32f0.c ****     }
 1505              		.loc 1 118 11 view .LVU530
 1506 0226 AA69     		ldr	r2, [r5, #24]
 118:Core/Src/lcd_stm32f0.c ****     }
 1507              		.loc 1 118 18 view .LVU531
 1508 0228 1B02     		lsls	r3, r3, #8
 1509 022a 1343     		orrs	r3, r2
 1510 022c AB61     		str	r3, [r5, #24]
 125:Core/Src/lcd_stm32f0.c ****     {
 1511              		.loc 1 125 5 is_stmt 1 view .LVU532
 131:Core/Src/lcd_stm32f0.c ****     }
 1512              		.loc 1 131 9 view .LVU533
 131:Core/Src/lcd_stm32f0.c ****     }
 1513              		.loc 1 131 14 is_stmt 0 view .LVU534
 1514 022e AB69     		ldr	r3, [r5, #24]
 131:Core/Src/lcd_stm32f0.c ****     }
 1515              		.loc 1 131 21 view .LVU535
 1516 0230 1F43     		orrs	r7, r3
 140:Core/Src/lcd_stm32f0.c ****     }
 1517              		.loc 1 140 18 view .LVU536
 1518 0232 8023     		movs	r3, #128
 131:Core/Src/lcd_stm32f0.c ****     }
 1519              		.loc 1 131 21 view .LVU537
 1520 0234 AF61     		str	r7, [r5, #24]
 134:Core/Src/lcd_stm32f0.c ****     {
 1521              		.loc 1 134 5 is_stmt 1 view .LVU538
 140:Core/Src/lcd_stm32f0.c ****     }
 1522              		.loc 1 140 6 view .LVU539
 140:Core/Src/lcd_stm32f0.c ****     }
 1523              		.loc 1 140 11 is_stmt 0 view .LVU540
 1524 0236 A269     		ldr	r2, [r4, #24]
 140:Core/Src/lcd_stm32f0.c ****     }
 1525              		.loc 1 140 18 view .LVU541
 1526 0238 9B04     		lsls	r3, r3, #18
 1527 023a 1343     		orrs	r3, r2
 1528 023c A361     		str	r3, [r4, #24]
 143:Core/Src/lcd_stm32f0.c ****     {
 1529              		.loc 1 143 5 is_stmt 1 view .LVU542
 149:Core/Src/lcd_stm32f0.c ****     }
 1530              		.loc 1 149 6 view .LVU543
 149:Core/Src/lcd_stm32f0.c ****     }
 1531              		.loc 1 149 11 is_stmt 0 view .LVU544
 1532 023e A369     		ldr	r3, [r4, #24]
 149:Core/Src/lcd_stm32f0.c ****     }
 1533              		.loc 1 149 18 view .LVU545
 1534 0240 1E43     		orrs	r6, r3
 1535 0242 A661     		str	r6, [r4, #24]
 152:Core/Src/lcd_stm32f0.c ****     delay(3000);
 1536              		.loc 1 152 5 is_stmt 1 view .LVU546
 1537 0244 FFF7FEFF 		bl	pulse_strobe
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 43


 1538              	.LVL40:
 153:Core/Src/lcd_stm32f0.c **** }
 1539              		.loc 1 153 5 view .LVU547
 1540              	.LBB70:
 1541              	.LBI70:
 330:Core/Src/lcd_stm32f0.c **** {
 1542              		.loc 1 330 6 view .LVU548
 1543              	.LBB71:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 1544              		.loc 1 332 4 view .LVU549
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 1545              		.loc 1 333 4 view .LVU550
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1546              		.loc 1 334 4 view .LVU551
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1547              		.loc 1 334 16 is_stmt 0 view .LVU552
 1548 0248 0023     		movs	r3, #0
 1549 024a 0293     		str	r3, [sp, #8]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1550              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU553
 1551 024c 029B     		ldr	r3, [sp, #8]
 1552 024e 2B4A     		ldr	r2, .L89+16
 1553 0250 9342     		cmp	r3, r2
 1554 0252 07D8     		bhi	.L79
 1555              	.L80:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 1556              		.loc 1 336 6 view .LVU554
 1557              		.syntax divided
 1558              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 1559 0254 C046     		nop
 1560              	@ 0 "" 2
 1561              		.loc 1 337 6 view .LVU555
 1562              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 1563 0256 C046     		nop
 1564              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1565              		.loc 1 334 50 discriminator 3 view .LVU556
 1566              		.thumb
 1567              		.syntax unified
 1568 0258 029B     		ldr	r3, [sp, #8]
 1569 025a 0133     		adds	r3, r3, #1
 1570 025c 0293     		str	r3, [sp, #8]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1571              		.loc 1 334 28 discriminator 1 view .LVU557
 1572 025e 029B     		ldr	r3, [sp, #8]
 1573 0260 9342     		cmp	r3, r2
 1574 0262 F7D9     		bls	.L80
 1575              	.L79:
 1576              	.LVL41:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1577              		.loc 1 334 28 is_stmt 0 discriminator 1 view .LVU558
 1578              	.LBE71:
 1579              	.LBE70:
 1580              	.LBE69:
 1581              	.LBE68:
 183:Core/Src/lcd_stm32f0.c **** }
 1582              		.loc 1 183 5 is_stmt 1 view .LVU559
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 44


 1583              	.LBB72:
 1584              	.LBI72:
  71:Core/Src/lcd_stm32f0.c **** {
 1585              		.loc 1 71 6 view .LVU560
 1586              	.LBB73:
  73:Core/Src/lcd_stm32f0.c **** 
 1587              		.loc 1 73 5 view .LVU561
  73:Core/Src/lcd_stm32f0.c **** 
 1588              		.loc 1 73 17 is_stmt 0 view .LVU562
 1589 0264 8023     		movs	r3, #128
  73:Core/Src/lcd_stm32f0.c **** 
 1590              		.loc 1 73 10 view .LVU563
 1591 0266 234A     		ldr	r2, .L89+8
  83:Core/Src/lcd_stm32f0.c ****     }
 1592              		.loc 1 83 11 view .LVU564
 1593 0268 9025     		movs	r5, #144
  73:Core/Src/lcd_stm32f0.c **** 
 1594              		.loc 1 73 10 view .LVU565
 1595 026a 9169     		ldr	r1, [r2, #24]
  73:Core/Src/lcd_stm32f0.c **** 
 1596              		.loc 1 73 17 view .LVU566
 1597 026c DB05     		lsls	r3, r3, #23
 1598 026e 0B43     		orrs	r3, r1
 1599 0270 9361     		str	r3, [r2, #24]
  77:Core/Src/lcd_stm32f0.c ****     {
 1600              		.loc 1 77 5 is_stmt 1 view .LVU567
  83:Core/Src/lcd_stm32f0.c ****     }
 1601              		.loc 1 83 6 view .LVU568
  83:Core/Src/lcd_stm32f0.c ****     }
 1602              		.loc 1 83 18 is_stmt 0 view .LVU569
 1603 0272 8022     		movs	r2, #128
  92:Core/Src/lcd_stm32f0.c ****     }
 1604              		.loc 1 92 21 view .LVU570
 1605 0274 8027     		movs	r7, #128
 101:Core/Src/lcd_stm32f0.c ****     }
 1606              		.loc 1 101 18 view .LVU571
 1607 0276 8026     		movs	r6, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1608              		.loc 1 83 11 view .LVU572
 1609 0278 ED05     		lsls	r5, r5, #23
 1610 027a AB69     		ldr	r3, [r5, #24]
  83:Core/Src/lcd_stm32f0.c ****     }
 1611              		.loc 1 83 18 view .LVU573
 1612 027c 1206     		lsls	r2, r2, #24
 1613 027e 1343     		orrs	r3, r2
 1614 0280 AB61     		str	r3, [r5, #24]
  86:Core/Src/lcd_stm32f0.c ****     {
 1615              		.loc 1 86 5 is_stmt 1 view .LVU574
  92:Core/Src/lcd_stm32f0.c ****     }
 1616              		.loc 1 92 9 view .LVU575
  92:Core/Src/lcd_stm32f0.c ****     }
 1617              		.loc 1 92 14 is_stmt 0 view .LVU576
 1618 0282 AB69     		ldr	r3, [r5, #24]
  92:Core/Src/lcd_stm32f0.c ****     }
 1619              		.loc 1 92 21 view .LVU577
 1620 0284 7F05     		lsls	r7, r7, #21
 101:Core/Src/lcd_stm32f0.c ****     }
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 45


 1621              		.loc 1 101 11 view .LVU578
 1622 0286 1A4C     		ldr	r4, .L89+4
  92:Core/Src/lcd_stm32f0.c ****     }
 1623              		.loc 1 92 21 view .LVU579
 1624 0288 3B43     		orrs	r3, r7
 1625 028a AB61     		str	r3, [r5, #24]
  95:Core/Src/lcd_stm32f0.c ****     {
 1626              		.loc 1 95 5 is_stmt 1 view .LVU580
 101:Core/Src/lcd_stm32f0.c ****     }
 1627              		.loc 1 101 6 view .LVU581
 101:Core/Src/lcd_stm32f0.c ****     }
 1628              		.loc 1 101 11 is_stmt 0 view .LVU582
 1629 028c A369     		ldr	r3, [r4, #24]
 101:Core/Src/lcd_stm32f0.c ****     }
 1630              		.loc 1 101 18 view .LVU583
 1631 028e B604     		lsls	r6, r6, #18
 1632 0290 3343     		orrs	r3, r6
 1633 0292 A361     		str	r3, [r4, #24]
 104:Core/Src/lcd_stm32f0.c ****     {
 1634              		.loc 1 104 5 is_stmt 1 view .LVU584
 110:Core/Src/lcd_stm32f0.c ****     }
 1635              		.loc 1 110 6 view .LVU585
 110:Core/Src/lcd_stm32f0.c ****     }
 1636              		.loc 1 110 18 is_stmt 0 view .LVU586
 1637 0294 8023     		movs	r3, #128
  83:Core/Src/lcd_stm32f0.c ****     }
 1638              		.loc 1 83 18 view .LVU587
 1639 0296 9046     		mov	r8, r2
 110:Core/Src/lcd_stm32f0.c ****     }
 1640              		.loc 1 110 11 view .LVU588
 1641 0298 A269     		ldr	r2, [r4, #24]
 110:Core/Src/lcd_stm32f0.c ****     }
 1642              		.loc 1 110 18 view .LVU589
 1643 029a 5B04     		lsls	r3, r3, #17
 1644 029c 1343     		orrs	r3, r2
 1645 029e A361     		str	r3, [r4, #24]
 113:Core/Src/lcd_stm32f0.c **** 
 1646              		.loc 1 113 5 is_stmt 1 view .LVU590
 1647 02a0 FFF7FEFF 		bl	pulse_strobe
 1648              	.LVL42:
 116:Core/Src/lcd_stm32f0.c ****     {
 1649              		.loc 1 116 5 view .LVU591
 122:Core/Src/lcd_stm32f0.c ****     }
 1650              		.loc 1 122 6 view .LVU592
 122:Core/Src/lcd_stm32f0.c ****     }
 1651              		.loc 1 122 18 is_stmt 0 view .LVU593
 1652 02a4 4246     		mov	r2, r8
 122:Core/Src/lcd_stm32f0.c ****     }
 1653              		.loc 1 122 11 view .LVU594
 1654 02a6 AB69     		ldr	r3, [r5, #24]
 122:Core/Src/lcd_stm32f0.c ****     }
 1655              		.loc 1 122 18 view .LVU595
 1656 02a8 1343     		orrs	r3, r2
 1657 02aa AB61     		str	r3, [r5, #24]
 125:Core/Src/lcd_stm32f0.c ****     {
 1658              		.loc 1 125 5 is_stmt 1 view .LVU596
 131:Core/Src/lcd_stm32f0.c ****     }
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 46


 1659              		.loc 1 131 9 view .LVU597
 131:Core/Src/lcd_stm32f0.c ****     }
 1660              		.loc 1 131 14 is_stmt 0 view .LVU598
 1661 02ac AB69     		ldr	r3, [r5, #24]
 131:Core/Src/lcd_stm32f0.c ****     }
 1662              		.loc 1 131 21 view .LVU599
 1663 02ae 1F43     		orrs	r7, r3
 1664 02b0 AF61     		str	r7, [r5, #24]
 134:Core/Src/lcd_stm32f0.c ****     {
 1665              		.loc 1 134 5 is_stmt 1 view .LVU600
 140:Core/Src/lcd_stm32f0.c ****     }
 1666              		.loc 1 140 6 view .LVU601
 140:Core/Src/lcd_stm32f0.c ****     }
 1667              		.loc 1 140 11 is_stmt 0 view .LVU602
 1668 02b2 A369     		ldr	r3, [r4, #24]
 140:Core/Src/lcd_stm32f0.c ****     }
 1669              		.loc 1 140 18 view .LVU603
 1670 02b4 1E43     		orrs	r6, r3
 145:Core/Src/lcd_stm32f0.c ****     }
 1671              		.loc 1 145 18 view .LVU604
 1672 02b6 8023     		movs	r3, #128
 140:Core/Src/lcd_stm32f0.c ****     }
 1673              		.loc 1 140 18 view .LVU605
 1674 02b8 A661     		str	r6, [r4, #24]
 143:Core/Src/lcd_stm32f0.c ****     {
 1675              		.loc 1 143 5 is_stmt 1 view .LVU606
 145:Core/Src/lcd_stm32f0.c ****     }
 1676              		.loc 1 145 6 view .LVU607
 145:Core/Src/lcd_stm32f0.c ****     }
 1677              		.loc 1 145 11 is_stmt 0 view .LVU608
 1678 02ba A269     		ldr	r2, [r4, #24]
 145:Core/Src/lcd_stm32f0.c ****     }
 1679              		.loc 1 145 18 view .LVU609
 1680 02bc 5B00     		lsls	r3, r3, #1
 1681 02be 1343     		orrs	r3, r2
 1682 02c0 A361     		str	r3, [r4, #24]
 152:Core/Src/lcd_stm32f0.c ****     delay(3000);
 1683              		.loc 1 152 5 is_stmt 1 view .LVU610
 1684 02c2 FFF7FEFF 		bl	pulse_strobe
 1685              	.LVL43:
 153:Core/Src/lcd_stm32f0.c **** }
 1686              		.loc 1 153 5 view .LVU611
 1687              	.LBB74:
 1688              	.LBI74:
 330:Core/Src/lcd_stm32f0.c **** {
 1689              		.loc 1 330 6 view .LVU612
 1690              	.LBB75:
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 1691              		.loc 1 332 4 view .LVU613
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 1692              		.loc 1 333 4 view .LVU614
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1693              		.loc 1 334 4 view .LVU615
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1694              		.loc 1 334 16 is_stmt 0 view .LVU616
 1695 02c6 0023     		movs	r3, #0
 1696 02c8 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 47


 334:Core/Src/lcd_stm32f0.c **** 	  {
 1697              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU617
 1698 02ca 019B     		ldr	r3, [sp, #4]
 1699 02cc 0B4A     		ldr	r2, .L89+16
 1700 02ce 9342     		cmp	r3, r2
 1701 02d0 07D8     		bhi	.L70
 1702              	.L82:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 1703              		.loc 1 336 6 view .LVU618
 1704              		.syntax divided
 1705              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 1706 02d2 C046     		nop
 1707              	@ 0 "" 2
 1708              		.loc 1 337 6 view .LVU619
 1709              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 1710 02d4 C046     		nop
 1711              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1712              		.loc 1 334 50 discriminator 3 view .LVU620
 1713              		.thumb
 1714              		.syntax unified
 1715 02d6 019B     		ldr	r3, [sp, #4]
 1716 02d8 0133     		adds	r3, r3, #1
 1717 02da 0193     		str	r3, [sp, #4]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1718              		.loc 1 334 28 discriminator 1 view .LVU621
 1719 02dc 019B     		ldr	r3, [sp, #4]
 1720 02de 9342     		cmp	r3, r2
 1721 02e0 F7D9     		bls	.L82
 1722              	.L70:
 1723              	.LBE75:
 1724              	.LBE74:
 1725              	.LBE73:
 1726              	.LBE72:
 184:Core/Src/lcd_stm32f0.c **** 
 1727              		.loc 1 184 1 is_stmt 0 view .LVU622
 1728 02e2 07B0     		add	sp, sp, #28
 1729              		@ sp needed
 1730 02e4 C0BC     		pop	{r6, r7}
 1731 02e6 B946     		mov	r9, r7
 1732 02e8 B046     		mov	r8, r6
 1733 02ea F0BD     		pop	{r4, r5, r6, r7, pc}
 1734              	.L90:
 1735              		.align	2
 1736              	.L89:
 1737 02ec 00100240 		.word	1073876992
 1738 02f0 00040048 		.word	1207960576
 1739 02f4 00080048 		.word	1207961600
 1740 02f8 8F5F0100 		.word	89999
 1741 02fc 27230000 		.word	8999
 1742              		.cfi_endproc
 1743              	.LFE41:
 1745              		.section	.text.delay,"ax",%progbits
 1746              		.align	1
 1747              		.p2align 2,,3
 1748              		.global	delay
 1749              		.syntax unified
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 48


 1750              		.code	16
 1751              		.thumb_func
 1753              	delay:
 1754              	.LVL44:
 1755              	.LFB45:
 331:Core/Src/lcd_stm32f0.c **** 	  volatile unsigned int counter;
 1756              		.loc 1 331 1 is_stmt 1 view -0
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 8
 1759              		@ frame_needed = 0, uses_anonymous_args = 0
 1760              		@ link register save eliminated.
 332:Core/Src/lcd_stm32f0.c **** 	  microseconds *= 3;
 1761              		.loc 1 332 4 view .LVU624
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 1762              		.loc 1 333 4 view .LVU625
 333:Core/Src/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
 1763              		.loc 1 333 17 is_stmt 0 view .LVU626
 1764 0000 4300     		lsls	r3, r0, #1
 1765 0002 1818     		adds	r0, r3, r0
 1766              	.LVL45:
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1767              		.loc 1 334 4 is_stmt 1 view .LVU627
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1768              		.loc 1 334 16 is_stmt 0 view .LVU628
 1769 0004 0023     		movs	r3, #0
 331:Core/Src/lcd_stm32f0.c **** 	  volatile unsigned int counter;
 1770              		.loc 1 331 1 view .LVU629
 1771 0006 82B0     		sub	sp, sp, #8
 1772              	.LCFI8:
 1773              		.cfi_def_cfa_offset 8
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1774              		.loc 1 334 16 view .LVU630
 1775 0008 0193     		str	r3, [sp, #4]
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1776              		.loc 1 334 28 is_stmt 1 discriminator 1 view .LVU631
 1777 000a 019B     		ldr	r3, [sp, #4]
 1778 000c 9842     		cmp	r0, r3
 1779 000e 07D9     		bls	.L91
 1780              	.L93:
 336:Core/Src/lcd_stm32f0.c **** 	    __asm("nop");
 1781              		.loc 1 336 6 view .LVU632
 1782              		.syntax divided
 1783              	@ 336 "Core/Src/lcd_stm32f0.c" 1
 1784 0010 C046     		nop
 1785              	@ 0 "" 2
 1786              		.loc 1 337 6 view .LVU633
 1787              	@ 337 "Core/Src/lcd_stm32f0.c" 1
 1788 0012 C046     		nop
 1789              	@ 0 "" 2
 334:Core/Src/lcd_stm32f0.c **** 	  {
 1790              		.loc 1 334 50 discriminator 3 view .LVU634
 1791              		.thumb
 1792              		.syntax unified
 1793 0014 019B     		ldr	r3, [sp, #4]
 1794 0016 0133     		adds	r3, r3, #1
 1795 0018 0193     		str	r3, [sp, #4]
 334:Core/Src/lcd_stm32f0.c **** 	  {
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 49


 1796              		.loc 1 334 28 discriminator 1 view .LVU635
 1797 001a 019B     		ldr	r3, [sp, #4]
 1798 001c 8342     		cmp	r3, r0
 1799 001e F7D3     		bcc	.L93
 1800              	.L91:
 338:Core/Src/lcd_stm32f0.c **** 	  }
 339:Core/Src/lcd_stm32f0.c **** }
 1801              		.loc 1 339 1 is_stmt 0 view .LVU636
 1802 0020 02B0     		add	sp, sp, #8
 1803              		@ sp needed
 1804 0022 7047     		bx	lr
 1805              		.cfi_endproc
 1806              	.LFE45:
 1808              		.text
 1809              	.Letext0:
 1810              		.file 2 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1811              		.file 3 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1812              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
ARM GAS  C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s 			page 50


DEFINED SYMBOLS
                            *ABS*:00000000 lcd_stm32f0.c
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:19     .text.pulse_strobe:00000000 $t
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:26     .text.pulse_strobe:00000000 pulse_strobe
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:208    .text.pulse_strobe:00000078 $d
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:213    .text.lcd_putchar:00000000 $t
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:220    .text.lcd_putchar:00000000 lcd_putchar
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:494    .text.lcd_putchar:00000124 $d
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:500    .text.lcd_putstring:00000000 $t
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:507    .text.lcd_putstring:00000000 lcd_putstring
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:565    .text.lcd_command:00000000 $t
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:572    .text.lcd_command:00000000 lcd_command
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:845    .text.lcd_command:00000114 $d
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:852    .text.init_LCD:00000000 $t
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:859    .text.init_LCD:00000000 init_LCD
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:1737   .text.init_LCD:000002ec $d
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:1746   .text.delay:00000000 $t
C:\Users\COLLEN~1\AppData\Local\Temp\ccW1LbOB.s:1753   .text.delay:00000000 delay

NO UNDEFINED SYMBOLS
