@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":68:1:68:6|Found counter in view:work.APDS_9901_Driver(verilog) instance cnt_delay[23:0] 
@N: MO231 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":68:1:68:6|Found counter in view:work.APDS_9901_Driver(verilog) instance cnt_mode2[3:0] 
@N: MO231 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":68:1:68:6|Found counter in view:work.APDS_9901_Driver(verilog) instance cnt_main[3:0] 
@N: BN362 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":68:1:68:6|Removing sequential instance num_delay[0] (in view: work.APDS_9901_Driver(verilog)) because it does not drive other instances.
@N: FA113 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":54:14:54:37|Pipelining module un1_cnt_400khz. For more information, search for "pipelining" in Online Help.
@N: MF169 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":50:1:50:6|Pushed in register cnt_400khz[3:0].
@N: FX271 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":68:1:68:6|Replicating instance u1.num_delay[12] (in view: work.Prox_Detect(verilog)) with 4 loads 1 time to improve timing.
@N: BN362 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":68:1:68:6|Removing sequential instance u1.num_delay[12] (in view: work.Prox_Detect(verilog)) because it does not drive other instances.
@N: BN362 :"f:\fpga_project\baseboard\lab8_prox_detect\apds_9901_driver.v":68:1:68:6|Removing sequential instance u1.num_delay_fast[12] (in view: work.Prox_Detect(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock APDS_9901_Driver|clk_400khz_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock APDS_9901_Driver|dat_valid_derived_clock has lost its master clock APDS_9901_Driver|clk_400khz_derived_clock and is being removed
@N: MT611 :|Automatically generated clock APDS_9901_Driver|dat_valid_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: F:\Fpga_Project\BaseBoard\LAB8_Prox_Detect\impl1\Prox_Detect_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
