# Day 1 - Introduction to Verilog RTL design and Synthesis

## Introduction to open-source simulator iverilog

Design    : HDL written as per the specifications given <br />
TestBench : Setup to check the functionality of design by applying test vectors

Simulator : Tool to simulate the design
Simulator looks for the chage in input values and output is evaluated based on input

![tb](https://user-images.githubusercontent.com/48850794/165473202-3c6b65f3-6b76-413b-b8ac-bd6fcb29cef4.png)

![iv](https://user-images.githubusercontent.com/48850794/165473374-4e6e7846-1853-47ef-a8da-f587c4a85a4c.png)
