Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 27 02:57:11 2023
| Host         : DESKTOP-S7G1336 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_rx_control_sets_placed.rpt
| Design       : uart_rx
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              92 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                       |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | control_DUT/y_valid_out_i_1_n_0                            | break_DUT/AR[0]                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | break_DUT/bit_count                                        | break_DUT/AR[0]                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | control_DUT/FSM_sequential_rx_control_fsm_state[3]_i_1_n_0 | break_DUT/AR[0]                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | synch_DUT/bit_count                                        | control_DUT/synch_reset_out_reg_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                            | break_DUT/AR[0]                   |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | buff_DUT/data_buffer_out[6]_i_1_n_0                        | control_DUT/synch_reset_out_reg_0 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | buff_DUT/xor_in                                            | control_DUT/synch_reset_out_reg_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                            | control_DUT/synch_reset_out_reg_0 |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG | break_DUT/count_0                                          | break_DUT/AR[0]                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | synch_DUT/count                                            | control_DUT/synch_reset_out_reg_0 |                9 |             32 |         3.56 |
+----------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


