// Seed: 3501716630
module module_0;
  logic [7:0] id_1;
  uwire id_2 = -1;
  assign id_1[-1 :-1] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd63,
    parameter id_3 = 32'd26
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  inout wand id_5;
  input wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  input wire _id_3;
  input wire _id_2;
  inout wire id_1;
  assign id_1 = 1;
  wor   [-1 : id_3] id_6 = 1;
  logic [ 1 : id_2] id_7;
  assign id_5 = 1;
endmodule
