Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 14 07:05:11 2022
| Host         : LAPTOP-6O9MPDIM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              97 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | btn_debug/debug_mode0            |                     |                1 |              1 |         1.00 |
|  n_0_150_BUFG  |                                  |                     |                2 |              4 |         2.00 |
|  n_0_150_BUFG  | GCD_algoritm/x[15]_i_1_n_1       |                     |                4 |             16 |         4.00 |
|  n_0_150_BUFG  | GCD_algoritm/y[15]_i_1_n_1       |                     |                4 |             16 |         4.00 |
|  n_0_150_BUFG  | GCD_algoritm/xo_bf[15]_i_1_n_1   |                     |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | btn_first/btn_l                  |                     |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | btn_first/E[0]                   |                     |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | btn_second/E[0]                  |                     |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | btn_debug/counter0_carry__2_n_4  | btn_debug/unstable  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | btn_first/counter0_carry__2_n_4  | btn_first/unstable  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | btn_manual/counter0_carry__2_n_4 | btn_manual/unstable |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | btn_second/counter0_carry__2_n_4 | btn_second/unstable |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | btn_auto/counter0_carry__2_n_4   | btn_auto/unstable   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                  |                     |               34 |             87 |         2.56 |
+----------------+----------------------------------+---------------------+------------------+----------------+--------------+


