INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'talars' on host 'it05676' (Windows NT_amd64 version 6.2) on Fri Oct 25 08:55:13 +0200 2024
INFO: [HLS 200-10] In directory 'C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma'
Sourcing Tcl script 'C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma/axidma/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma/axidma/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project axidma 
INFO: [HLS 200-10] Opening project 'C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma/axidma'.
INFO: [HLS 200-1510] Running: set_top AXIDMA_TX_RX 
INFO: [HLS 200-1510] Running: add_files sources/axi_dma.h 
INFO: [HLS 200-10] Adding design file 'sources/axi_dma.h' to the project
INFO: [HLS 200-1510] Running: add_files sources/axi_dma.cpp 
INFO: [HLS 200-10] Adding design file 'sources/axi_dma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb sources/axi_dma_tb.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'sources/axi_dma_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma/axidma/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=axidma_tx_rx
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma/axidma_tx_rx_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name axidma_tx_rx -format ip_catalog -output C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma/axidma_tx_rx_ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./axidma/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name AXIDMA_TX_RX AXIDMA_TX_RX 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/axi_dma/axidma_tx_rx_ip 
Running Dispatch Server on port: 57761
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1398.539 ; gain = 124.359
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 08:55:53 2024...
INFO: [HLS 200-802] Generated output file axidma_tx_rx_ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.533 seconds; current allocated memory: 12.031 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 40.547 seconds; peak allocated memory: 1.041 GB.
