
*** Running vivado
    with args -log ulp_Bert_layer_dataflow_region_2_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_Bert_layer_dataflow_region_2_1_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_Bert_layer_dataflow_region_2_1_0.tcl -notrace
INFO: Dispatch client connection id - 45963
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.133 ; gain = 0.000 ; free physical = 90149 ; free virtual = 200108
Command: synth_design -top ulp_Bert_layer_dataflow_region_2_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44351
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3924.320 ; gain = 429.672 ; free physical = 88280 ; free virtual = 198244
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_dataflow_region_2_1_0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/synth/ulp_Bert_layer_dataflow_region_2_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_control_s_axi' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:223]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_control_s_axi' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_store' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_store' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_load' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized3' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_load' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_write' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized4' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_throttle' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized5' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized3' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized5' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized6' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized4' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized6' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_throttle' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_write' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_read' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_read' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_store' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_store' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_load' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized3' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_load' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_write' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized4' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_throttle' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized5' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized3' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized5' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized6' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized4' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized6' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_throttle' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_write' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_read' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_read' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_writer' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_mux_42_512_1_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_mux_42_512_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_mux_42_512_1_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_mux_42_512_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_regslice_both' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_regslice_both' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_regslice_both__parameterized0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_regslice_both__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_writer' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_K_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_V_writer' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_V_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_V_writer' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_V_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Self_attention_1_wrapper' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Self_attention_1_wrapper.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_entry_proc70' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc70.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_entry_proc70' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc70.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Self_attention_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Self_attention_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_entry_proc' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_entry_proc' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Attention_layer_95_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_95_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_dataflow_parent_loop_proc57' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_dataflow_parent_loop_proc57.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_dataflow_in_loop_block_gemm50' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_dataflow_in_loop_block_gemm50.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_init_block_AB_proc48' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_init_block_AB_proc48.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_init_block_AB_proc48' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_init_block_AB_proc48.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_systolic_array_attn_235_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_systolic_array_attn_235_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_250_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_250_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_251_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_251_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_252_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_252_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_253_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_253_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_254_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_254_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_255_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_255_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_256_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_256_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_257_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_257_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_258_1' (0#1) [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_258_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3876] $readmem data file './Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf13_ROM_AUTO_1R.dat' is read successfully [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf13_ROM_AUTO_1R.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf14_ROM_AUTO_1R.dat' is read successfully [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf14_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:299]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized111 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized111 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized111 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized111 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized111 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[10] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[9] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[8] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized228 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized228 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized228 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized423 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized423 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized423 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[63] in module special_detect__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized421 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized421 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized421 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 5096.668 ; gain = 1602.020 ; free physical = 87430 ; free virtual = 197421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:31 . Memory (MB): peak = 5111.500 ; gain = 1616.852 ; free physical = 87430 ; free virtual = 197420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:31 . Memory (MB): peak = 5111.500 ; gain = 1616.852 ; free physical = 87430 ; free virtual = 197420
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5424.910 ; gain = 0.000 ; free physical = 86757 ; free virtual = 196747
INFO: [Netlist 29-17] Analyzing 20287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/constraints/Bert_layer_dataflow_region_2_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6317.438 ; gain = 18.812 ; free physical = 85916 ; free virtual = 195907
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/constraints/Bert_layer_dataflow_region_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6317.438 ; gain = 0.000 ; free physical = 85904 ; free virtual = 195895
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 86 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances
  FDE => FDRE: 48 instances

write_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6513.434 ; gain = 195.992 ; free physical = 85859 ; free virtual = 195849
Constraint Validation Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6513.438 ; gain = 196.000 ; free physical = 85863 ; free virtual = 195853
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:59 ; elapsed = 00:03:23 . Memory (MB): peak = 6513.441 ; gain = 3018.793 ; free physical = 87587 ; free virtual = 197577
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Bert_layer_dataflow_region_2_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Bert_layer_dataflow_region_2_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_27_reg_125_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_95_1.v:275]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_26_reg_125_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_98_1.v:275]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_28_reg_125_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_101_1.v:275]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_29_reg_125_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_1.v:275]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_14_reg_130_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Linear_layer_ds0_1.v:310]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j14_1_reg_198_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_mean_var_j14.v:269]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter41_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter40_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1227]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter39_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1225]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter38_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1224]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter37_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1223]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter36_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1222]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter35_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1221]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter34_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1220]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter33_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1219]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter32_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1218]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter31_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1217]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter30_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1216]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter29_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1214]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter28_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1213]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter27_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1212]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter26_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1211]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter25_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1210]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter24_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1209]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter23_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1208]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter22_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1207]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter21_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1206]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter20_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1205]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter19_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1204]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter18_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1203]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter17_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1202]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter16_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1201]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter15_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter14_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1199]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter13_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1198]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter12_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1197]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter11_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1196]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter10_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter9_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter8_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1233]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter7_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter6_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1231]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter5_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter4_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1229]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1226]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter2_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1215]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1243]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_reg' and it is trimmed from '11' to '10' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1249]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Bert_layer_dataflow_region_2_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Bert_layer_dataflow_region_2_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_96_1_partial_sum_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_96_1_partial_sum_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_fifo_w8_d512_A_ram:/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_fifo_w8_d512_A_x_ram:/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_fifo_w8_d512_A_x0_ram:/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_fifo_w8_d512_A_x1_ram:/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_head_merger_1_buf_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2_Linear_layer_ds0_1_A_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Layer_norm0_1_buf_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:58 ; elapsed = 00:04:32 . Memory (MB): peak = 6529.441 ; gain = 3034.793 ; free physical = 85190 ; free virtual = 195220
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized64) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized64) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized64) to 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized64) to 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4493/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4493/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4493/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4493/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4493/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4493/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized64) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized64) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_x_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_x0_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_x1_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_x_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_x0_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=64 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_channel_U/U_Bert_layer_dataflow_region_2_fifo_w8_d512_A_x1_ram/mem_reg" of size (depth=511 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/A_V_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/A_V_U/ram_reg"
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__5.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U644/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U647/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U668/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U689/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U695/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U698/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U701/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U704/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U707/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U713/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U710/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U665/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U662/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U659/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U656/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U653/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U650/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U692/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U686/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U683/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U680/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U677/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U674/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U671/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1049/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1052/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1073/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1094/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1100/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1103/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1106/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1109/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1112/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1124/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1139/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1136/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1133/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1130/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1121/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1118/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1115/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1070/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1067/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1064/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1061/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1058/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1055/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1097/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1091/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1088/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1085/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1082/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1079/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1076/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1497/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1500/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1521/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1542/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1548/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1551/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1554/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1557/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1560/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1572/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1575/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1587/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1590/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1584/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1581/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1578/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1569/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1566/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1563/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1518/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1515/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1512/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1509/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1506/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1503/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1545/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1539/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1536/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1533/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1530/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1527/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1524/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1901/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1904/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2373/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2394/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2400/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2403/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2406/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2409/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2424/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2439/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2442/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2436/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2433/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2430/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2421/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2418/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2415/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2370/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2364/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2361/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2358/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2355/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2391/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2388/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2385/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2379/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2376/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2828/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2831/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2843/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2846/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2840/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2837/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2834/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2825/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2822/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U539/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U538/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '2' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U555/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U554/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U2251/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U2250/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '2' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U2265/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U2264/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O914[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O914[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O914[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O916[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O916[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O916[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("Softmax_layer_96_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U538/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U2250/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U566/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U566/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\fadd_32ns_32ns_32_7_full_dsp_1_U566/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\fadd_32ns_32ns_32_7_full_dsp_1_U2273/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U555/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U555/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U2265/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U2265/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[31]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[31]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[30]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[23]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[24]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[25]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[26]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[27]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[28]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[29]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[1]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[2]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[3]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[4]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[5]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[6]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[7]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[8]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[9]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[10]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[11]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[12]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[13]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[14]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[15]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[16]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[17]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[18]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[19]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[20]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[30]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[23]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[24]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[25]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[26]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[27]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[28]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[29]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[1]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[2]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[3]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[4]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[5]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[6]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[7]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[8]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_buf_fu_143/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_buf_fu_143/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_1_fu_137/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_1_fu_137/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_1_fu_137/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_1_fu_137/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\entry_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\entry_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_6_reg_413_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_5_reg_402_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_4_reg_391_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_reg_380_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_9_reg_413_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_8_reg_402_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_7_reg_391_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_reg_380_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U538/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U2250/din1_buf1_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__1.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U1399/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U1398/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '2' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U1413/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U1412/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O921[2] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O921[1] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O921[0] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O923[2] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O923[1] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O923[0] driven by constant 1
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__3.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U3103/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U3102/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U3117/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U3116/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port if_fifo_cap[0] driven by constant 0
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13__4.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3716/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3719/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3740/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3737/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3734/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3731/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3728/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3725/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3722/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3758/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3755/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3752/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3749/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3746/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3743/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4158/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4161/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4164/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4185/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4191/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4188/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4179/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4176/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4173/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4170/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4155/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4149/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dadd_64ns_64ns_64_8_full_dsp_1_U4494/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U4491/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'dsqrt_64ns_64ns_64_30_no_dsp_1_U4495/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U4491/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1.v:46]
RAM ("Bert_layer_dataflow_region_2_Layer_norm0_1__GC0/buf_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Layer_norm0_1__GC0/buf_U/ram_reg"
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized21.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-4471] merging register 'weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/ap_CS_fsm_reg[0:0]' into 'weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_attn_load_proc20_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21.v:188]
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4456/ce_r_reg' into 'Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/ce_r_reg' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1.v:44]
INFO: [Synth 8-4471] merging register 'head_merger_1_U0/grp_head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1_fu_52/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1.v:180]
INFO: [Synth 8-4471] merging register 'head_merger_1_U0/grp_head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3_fu_72/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3.v:156]
INFO: [Synth 8-4471] merging register 'head_spliter_1_U0/grp_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1_fu_64/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1.v:142]
INFO: [Synth 8-4471] merging register 'head_spliter_1_U0/grp_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2_fu_80/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/75e6/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2.v:171]
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_6_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_5_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_4_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_1_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_2_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_3_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1167[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1167[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1167[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1169[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1169[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1169[0] driven by constant 0
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_6_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_5_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_4_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_1_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_2_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_3_U/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg"'.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized13.
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port O1181[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port O1181[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port O1181[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\weight_ds0_loader_1_U0/weight_ds0_loader_1_Loop_block_wk_load_proc42_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\weight_ds0_loader_1_U0/weight_ds0_loader_1_Loop_block_wk_load_proc42_U0/grp_weight_ds0_loader_1_Loop_block_wk_load_proc42_Pipeline_block_wk_load_VITIS_LOOP_s_fu_84/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\weight_ds0_loader_1_U0/weight_ds0_loader_1_Loop_block_wk_load_proc42_U0/grp_weight_ds0_loader_1_Loop_block_wk_load_proc42_Pipeline_block_wk_load_VITIS_LOOP_s_fu_84/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\rs_rreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/req_fifo/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/req_fifo/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/load_unit/\fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/tmp_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/tmp_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:58 ; elapsed = 00:16:40 . Memory (MB): peak = 6541.383 ; gain = 3046.734 ; free physical = 84491 ; free virtual = 194886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:28 ; elapsed = 00:17:15 . Memory (MB): peak = 6541.383 ; gain = 3046.734 ; free physical = 83719 ; free virtual = 194383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:55 ; elapsed = 00:20:50 . Memory (MB): peak = 6541.383 ; gain = 3046.734 ; free physical = 83262 ; free virtual = 193932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Linear_layer_ds0_1_U0i_57/A_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Linear_layer_ds0_1_U0i_57/A_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/V_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_18/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/buf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_18/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_18/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/buf_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_18/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/buf_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:19 ; elapsed = 00:26:28 . Memory (MB): peak = 6549.371 ; gain = 3054.723 ; free physical = 82793 ; free virtual = 193490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_3_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_2_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_1_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/ap_done_reg_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/w_attn_loader_0_U/internal_full_n_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:13 ; elapsed = 00:28:27 . Memory (MB): peak = 6655.625 ; gain = 3160.977 ; free physical = 82295 ; free virtual = 193265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:14 ; elapsed = 00:28:29 . Memory (MB): peak = 6655.625 ; gain = 3160.977 ; free physical = 82296 ; free virtual = 193266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:28:41 ; elapsed = 00:29:57 . Memory (MB): peak = 6655.625 ; gain = 3160.977 ; free physical = 82070 ; free virtual = 193041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:28:43 ; elapsed = 00:29:59 . Memory (MB): peak = 6655.625 ; gain = 3160.977 ; free physical = 82073 ; free virtual = 193044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:28:56 ; elapsed = 00:30:13 . Memory (MB): peak = 6655.625 ; gain = 3160.977 ; free physical = 82070 ; free virtual = 193040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:28:58 ; elapsed = 00:30:15 . Memory (MB): peak = 6655.625 ; gain = 3160.977 ; free physical = 82070 ; free virtual = 193040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized10                           | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9                            | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11                           | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_6575                       | (A*B)'                | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_6576                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_6573                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_6546                       | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_6547                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_6544                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_6513                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_6466                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_6208                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_6163                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_6033                       | (A*B)'                | 24     | 14     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_6034                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_6031                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized7_5271                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_5224                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_5133                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_5134                       | PCIN>>17+(A*B)'       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_5135                       | (PCIN>>17+C'+A'*B')'  | 0      | 0      | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_5136                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_5137                       | PCIN>>17+C'+(A*B'')'  | 0      | 0      | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_5138                       | (PCIN>>17+C'+A'*B'')' | 0      | 0      | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_5139                       | A:B+C                 | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5119                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_5072                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_5073                       | PCIN>>17+(A*B)'       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_5074                       | (PCIN>>17+C'+A'*B')'  | 0      | 16     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_5075                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_5076                       | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_5077                       | (PCIN>>17+C'+A'*B'')' | 0      | 16     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_5078                       | A:B+C                 | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5058                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e2_wrapper_4612                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_4613                       | PCIN>>17+(A*B)'       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_4614                       | (PCIN>>17+C'+A'*B')'  | 0      | 0      | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_4615                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_4616                       | PCIN>>17+C'+(A*B'')'  | 0      | 0      | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_4617                       | (PCIN>>17+C'+A'*B'')' | 0      | 0      | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_4618                       | A:B+C                 | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4598                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_4551                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_4552                       | PCIN>>17+(A*B)'       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_4553                       | (PCIN>>17+C'+A'*B')'  | 0      | 16     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_4554                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_4555                       | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_4556                       | (PCIN>>17+C'+A'*B'')' | 0      | 16     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_4557                       | A:B+C                 | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4537                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e2_wrapper_4091                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_4092                       | PCIN>>17+(A*B)'       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_4093                       | (PCIN>>17+C'+A'*B')'  | 0      | 0      | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_4094                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_4095                       | PCIN>>17+C'+(A*B'')'  | 0      | 0      | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_4096                       | (PCIN>>17+C'+A'*B'')' | 0      | 0      | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_4097                       | A:B+C                 | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4077                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_4030                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_4031                       | PCIN>>17+(A*B)'       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_4032                       | (PCIN>>17+C'+A'*B')'  | 0      | 16     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_4033                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_4034                       | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_4035                       | (PCIN>>17+C'+A'*B'')' | 0      | 16     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_4036                       | A:B+C                 | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4016                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e2_wrapper_3570                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_3571                       | PCIN>>17+(A*B)'       | 0      | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_3572                       | (PCIN>>17+C'+A'*B')'  | 0      | 0      | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_3573                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_3574                       | PCIN>>17+C'+(A*B'')'  | 0      | 0      | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_3575                       | (PCIN>>17+C'+A'*B'')' | 0      | 0      | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_3576                       | A:B+C                 | 30     | 18     | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3556                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                                            | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0                            | PCIN>>17+(A*B)'       | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2                            | (PCIN>>17+C'+A'*B')'  | 0      | 16     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3                            | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4                            | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5                            | (PCIN>>17+C'+A'*B'')' | 0      | 16     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1                            | A:B+C                 | 30     | 18     | 24     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3525                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_3134                       | (A*B)'                | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_3135                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_3132                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_2723                       | (A*B)'                | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_2724                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_2721                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_2312                       | (A*B)'                | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_2313                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_2310                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_1901                       | (A*B)'                | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_1902                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_1899                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized7_1502                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_1455                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_1279                       | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1358                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1357                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_1355                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1351                       | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1350                       | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_1341                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_1133                       | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_1134                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_1131                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_1092                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_1045                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_869                        | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_948                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_947                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_945                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_941                        | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_940                        | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_931                                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_723                        | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_724                        | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_721                        | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_682                        | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_635                        | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_459                        | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_538                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_537                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_535                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_531                        | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_530                        | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_521                                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_313                        | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_314                        | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_311                        | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7                            | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8                            | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3                            | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_202                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1                            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_200                        | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                            | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                                            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4                            | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5                            | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6                            | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |CARRY8          |   4582|
|2     |DSP48E1         |     86|
|3     |DSP_ALU         |    376|
|8     |DSP_A_B_DATA    |    376|
|15    |DSP_C_DATA      |    376|
|17    |DSP_MULTIPLIER  |    376|
|19    |DSP_M_DATA      |    376|
|21    |DSP_OUTPUT      |    376|
|26    |DSP_PREADD      |    376|
|27    |DSP_PREADD_DATA |    376|
|30    |LUT1            |   3040|
|31    |LUT2            |  42400|
|32    |LUT3            |  46175|
|33    |LUT4            |  45521|
|34    |LUT5            |  25883|
|35    |LUT6            |  45374|
|36    |MUXCY           |  10336|
|37    |MUXF7           |   2617|
|38    |MUXF8           |     14|
|39    |RAM256X1S       |     64|
|40    |RAM64M8         |     32|
|41    |RAM64X1D        |     32|
|42    |RAM64X1S        |     32|
|43    |RAMB18E2        |      3|
|45    |RAMB36E2        |     37|
|52    |SRL16E          |  15889|
|53    |SRLC32E         |    433|
|54    |URAM288         |    128|
|55    |XORCY           |   9080|
|56    |FDE             |     48|
|57    |FDRE            | 196200|
|58    |FDSE            |   4156|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:29:00 ; elapsed = 00:30:17 . Memory (MB): peak = 6655.625 ; gain = 3160.977 ; free physical = 82070 ; free virtual = 193040
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:27:32 ; elapsed = 00:28:41 . Memory (MB): peak = 6659.531 ; gain = 1762.941 ; free physical = 85264 ; free virtual = 196234
Synthesis Optimization Complete : Time (s): cpu = 00:29:06 ; elapsed = 00:30:20 . Memory (MB): peak = 6659.531 ; gain = 3164.883 ; free physical = 85308 ; free virtual = 196235
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6663.625 ; gain = 0.000 ; free physical = 84827 ; free virtual = 195754
INFO: [Netlist 29-17] Analyzing 27299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7024.746 ; gain = 0.000 ; free physical = 84425 ; free virtual = 195352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2237 instances were transformed.
  (CARRY4) => CARRY8: 1567 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 86 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 376 instances
  FDE => FDRE: 48 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

Synth Design complete, checksum: 7c93069c
INFO: [Common 17-83] Releasing license: Synthesis
1044 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:31:01 ; elapsed = 00:32:20 . Memory (MB): peak = 7024.746 ; gain = 3991.613 ; free physical = 85286 ; free virtual = 196213
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/ulp_Bert_layer_dataflow_region_2_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 7056.773 ; gain = 32.027 ; free physical = 85305 ; free virtual = 196232
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7088.773 ; gain = 32.000 ; free physical = 85174 ; free virtual = 196236
write_vhdl: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 7088.773 ; gain = 0.000 ; free physical = 85004 ; free virtual = 196237
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_Bert_layer_dataflow_region_2_1_0, cache-ID = 4ba9268dd048c2fe
INFO: [Coretcl 2-1174] Renamed 8734 cell refs.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/ulp_Bert_layer_dataflow_region_2_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 7088.781 ; gain = 0.004 ; free physical = 84926 ; free virtual = 196237
INFO: [runtcl-4] Executing : report_utilization -file ulp_Bert_layer_dataflow_region_2_1_0_utilization_synth.rpt -pb ulp_Bert_layer_dataflow_region_2_1_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7088.781 ; gain = 0.000 ; free physical = 84639 ; free virtual = 196240
write_vhdl: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 7088.781 ; gain = 0.000 ; free physical = 84473 ; free virtual = 196245
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 13:42:36 2023...
