Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\zjsplingaire\Documents\GitHub\ECE385\Final_Project\nios_system.qsys --block-symbol-file --output-directory=C:\Users\zjsplingaire\Documents\GitHub\ECE385\Final_Project\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Final_Project/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hw_to_sw [altera_avalon_pio 15.0]
Progress: Parameterizing module hw_to_sw
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keycode [altera_avalon_pio 15.0]
Progress: Parameterizing module keycode
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding otg_hpi_address [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_data [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_w [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_w
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sprite_num [altera_avalon_pio 15.0]
Progress: Parameterizing module sprite_num
Progress: Adding sprite_xy [altera_avalon_pio 15.0]
Progress: Parameterizing module sprite_xy
Progress: Adding sw_to_hw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw_to_hw
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.hw_to_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.: You have exported the interface sdram.s1 but not its associated clock interface.  Export the driver of sdram.clk
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\zjsplingaire\Documents\GitHub\ECE385\Final_Project\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\zjsplingaire\Documents\GitHub\ECE385\Final_Project\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Final_Project/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hw_to_sw [altera_avalon_pio 15.0]
Progress: Parameterizing module hw_to_sw
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keycode [altera_avalon_pio 15.0]
Progress: Parameterizing module keycode
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding otg_hpi_address [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_data [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_w [altera_avalon_pio 15.0]
Progress: Parameterizing module otg_hpi_w
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sprite_num [altera_avalon_pio 15.0]
Progress: Parameterizing module sprite_num
Progress: Adding sprite_xy [altera_avalon_pio 15.0]
Progress: Parameterizing module sprite_xy
Progress: Adding sw_to_hw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw_to_hw
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.hw_to_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.: You have exported the interface sdram.s1 but not its associated clock interface.  Export the driver of sdram.clk
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: hw_to_sw: Starting RTL generation for module 'nios_system_hw_to_sw'
Info: hw_to_sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_hw_to_sw --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0001_hw_to_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0001_hw_to_sw_gen//nios_system_hw_to_sw_component_configuration.pl  --do_build_sim=0  ]
Info: hw_to_sw: Done RTL generation for module 'nios_system_hw_to_sw'
Info: hw_to_sw: "nios_system" instantiated altera_avalon_pio "hw_to_sw"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0002_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: keycode: Starting RTL generation for module 'nios_system_keycode'
Info: keycode:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keycode --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0003_keycode_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0003_keycode_gen//nios_system_keycode_component_configuration.pl  --do_build_sim=0  ]
Info: keycode: Done RTL generation for module 'nios_system_keycode'
Info: keycode: "nios_system" instantiated altera_avalon_pio "keycode"
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'
Info: otg_hpi_address:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0005_otg_hpi_address_gen//nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  ]
Info: otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'
Info: otg_hpi_address: "nios_system" instantiated altera_avalon_pio "otg_hpi_address"
Info: otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'
Info: otg_hpi_cs:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0006_otg_hpi_cs_gen//nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  ]
Info: otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'
Info: otg_hpi_cs: "nios_system" instantiated altera_avalon_pio "otg_hpi_cs"
Info: otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'
Info: otg_hpi_data:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0007_otg_hpi_data_gen//nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  ]
Info: otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'
Info: otg_hpi_data: "nios_system" instantiated altera_avalon_pio "otg_hpi_data"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0008_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0008_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "nios_system" instantiated altpll "sdram_pll"
Info: sprite_num: Starting RTL generation for module 'nios_system_sprite_num'
Info: sprite_num:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_sprite_num --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0011_sprite_num_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0011_sprite_num_gen//nios_system_sprite_num_component_configuration.pl  --do_build_sim=0  ]
Info: sprite_num: Done RTL generation for module 'nios_system_sprite_num'
Info: sprite_num: "nios_system" instantiated altera_avalon_pio "sprite_num"
Info: sprite_xy: Starting RTL generation for module 'nios_system_sprite_xy'
Info: sprite_xy:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_sprite_xy --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0012_sprite_xy_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0012_sprite_xy_gen//nios_system_sprite_xy_component_configuration.pl  --do_build_sim=0  ]
Info: sprite_xy: Done RTL generation for module 'nios_system_sprite_xy'
Info: sprite_xy: "nios_system" instantiated altera_avalon_pio "sprite_xy"
Info: sw_to_hw: Starting RTL generation for module 'nios_system_sw_to_hw'
Info: sw_to_hw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_sw_to_hw --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0013_sw_to_hw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0013_sw_to_hw_gen//nios_system_sw_to_hw_component_configuration.pl  --do_build_sim=0  ]
Info: sw_to_hw: Done RTL generation for module 'nios_system_sw_to_hw'
Info: sw_to_hw: "nios_system" instantiated altera_avalon_pio "sw_to_hw"
Info: sysid_qsys_0: "nios_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0017_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/ZJSPLI~1/AppData/Local/Temp/alt6777_4042073281551913452.dir/0017_cpu_gen//nios_system_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.07 23:47:02 (*) Starting Nios II generation
Info: cpu: # 2015.12.07 23:47:02 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.07 23:47:07 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.07 23:47:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.07 23:47:07 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.07 23:47:07 (*)   Plaintext license not found.
Info: cpu: # 2015.12.07 23:47:07 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.12.07 23:47:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.07 23:47:07 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.07 23:47:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.07 23:47:09 (*)   Creating plain-text RTL
Info: cpu: # 2015.12.07 23:47:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 38 modules, 52 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
