Analysis & Synthesis report for project
Wed Jun 14 22:55:43 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |AccessControlSystem|SDC:uSDC|DoorController:uDoorController|CURRENT_STATE
 10. State Machine - |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|SerialControl:uSerialControl|CURRENT_STATE
 11. State Machine - |AccessControlSystem|SLCDC:uSLCDC|Dispatcher:uDispat|CURRENT_STATE
 12. State Machine - |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|SerialControl:uSerialControl|CURRENT_STATE
 13. State Machine - |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_CONTROL:uKeyControL|CurrentState
 14. State Machine - |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|OutputBufferControl:UOutputBufferControl|CURRENT_STATE
 15. State Machine - |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RingBufferControl:URingBufferControl|CURRENT_STATE
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Parameter Settings for User Entity Instance: UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst
 22. Parameter Settings for User Entity Instance: Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|register_D_R:Inst_register_D_R
 23. Parameter Settings for User Entity Instance: Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM
 24. Parameter Settings for User Entity Instance: Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|CLKDIV:uCLKDIV
 25. Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|CLKDIV:UCLK
 26. Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|counter_pl:U6
 27. Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1
 28. Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|counter_pl:U6|register_D_E_R_value:U2
 29. Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|ShiftRegister_lr:U7
 30. Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1
 31. Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U5"
 32. Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U4"
 33. Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U3"
 34. Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U2"
 35. Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U1"
 36. Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U0"
 37. Port Connectivity Checks: "door_mecanism:udoor_mecanism|ShiftRegister_lr:U7"
 38. Port Connectivity Checks: "door_mecanism:udoor_mecanism|counter_pl:U6|register_D_E_R_value:U2"
 39. Port Connectivity Checks: "door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1"
 40. Port Connectivity Checks: "door_mecanism:udoor_mecanism|counter_pl:U6"
 41. Port Connectivity Checks: "SDC:uSDC"
 42. Port Connectivity Checks: "SLCDC:uSLCDC|Dispatcher:uDispat"
 43. Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd4"
 44. Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd3"
 45. Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd2"
 46. Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd1"
 47. Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd0"
 48. Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver"
 49. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|REGISTOR:UREGISTOR"
 50. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|SOMADOR:USOMADOR"
 51. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U3FFD"
 52. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U2FFD"
 53. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U1FFD"
 54. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U0FFD"
 55. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR"
 56. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U2FFD"
 57. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U1FFD"
 58. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U0FFD"
 59. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR"
 60. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|SOMADOR3:USOMADOR"
 61. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|MUX2_1:U1_MUX2_1"
 62. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|MUX2_1:U0_MUX2_1"
 63. Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit"
 64. Port Connectivity Checks: "UsbPort:uUsbPort"
 65. Virtual JTAG Settings
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 14 22:55:43 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; AccessControlSystem                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 433                                         ;
;     Total combinational functions  ; 397                                         ;
;     Dedicated logic registers      ; 233                                         ;
; Total registers                    ; 233                                         ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES    ;                    ;
; Top-level entity name                                            ; AccessControlSystem ; project            ;
; Family name                                                      ; MAX 10              ; Cyclone V          ;
; Use smart compilation                                            ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; mux4_1.vhd                                                         ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/mux4_1.vhd                                                         ;             ;
; decoder2_3.vhd                                                     ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/decoder2_3.vhd                                                     ;             ;
; Full_adder_4bits.vhd                                               ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Full_adder_4bits.vhd                                               ;             ;
; Somador.vhd                                                        ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Somador.vhd                                                        ;             ;
; Counter.vhd                                                        ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Counter.vhd                                                        ;             ;
; Key_scan.vhd                                                       ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd                                                       ;             ;
; Key_control.vhd                                                    ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Key_control.vhd                                                    ;             ;
; Registor.vhd                                                       ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Registor.vhd                                                       ;             ;
; FFD.vhd                                                            ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/FFD.vhd                                                            ;             ;
; Key_decode.vhd                                                     ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd                                                     ;             ;
; Clk_div.vhd                                                        ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Clk_div.vhd                                                        ;             ;
; Dispatcher.vhd                                                     ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Dispatcher.vhd                                                     ;             ;
; SLCDC.vhd                                                          ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd                                                          ;             ;
; UsbPort.vhd                                                        ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd                                                        ;             ;
; equalTo12Dispatcher.vhd                                            ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/equalTo12Dispatcher.vhd                                            ;             ;
; DoorController.vhd                                                 ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd                                                 ;             ;
; SDC.vhd                                                            ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/SDC.vhd                                                            ;             ;
; MUX2_1.vhd                                                         ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/MUX2_1.vhd                                                         ;             ;
; register_D_R.vhd                                                   ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/register_D_R.vhd                                                   ;             ;
; MAC.vhd                                                            ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd                                                            ;             ;
; SOMADOR3.vhd                                                       ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/SOMADOR3.vhd                                                       ;             ;
; COUNTER_3.vhd                                                      ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd                                                      ;             ;
; MUX2_1_3bits.vhd                                                   ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits.vhd                                                   ;             ;
; REGISTOR_RB.vhd                                                    ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/REGISTOR_RB.vhd                                                    ;             ;
; RingBufferControl.vhd                                              ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl.vhd                                              ;             ;
; RAM.vhd                                                            ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd                                                            ;             ;
; Ring_Buffer.vhd                                                    ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd                                                    ;             ;
; OutputBufferControl.vhd                                            ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl.vhd                                            ;             ;
; Output_Buffer.vhd                                                  ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd                                                  ;             ;
; adder_rc.vhd                                                       ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/adder_rc.vhd                                                       ;             ;
; counter_pl.vhd                                                     ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd                                                     ;             ;
; door_emulation_seg.vhd                                             ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/door_emulation_seg.vhd                                             ;             ;
; door_mecanism.vhd                                                  ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd                                                  ;             ;
; full_adder.vhd                                                     ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/full_adder.vhd                                                     ;             ;
; register_D_E_R_value.vhd                                           ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd                                           ;             ;
; ShiftRegister_lr.vhd                                               ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_lr.vhd                                               ;             ;
; Keyboard_Reader.vhd                                                ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd                                                ;             ;
; Counter_4bit.vhd                                                   ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd                                                   ;             ;
; CounterLogic_4bit.vhd                                              ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd                                              ;             ;
; adder4bit.vhd                                                      ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/adder4bit.vhd                                                      ;             ;
; SerialControl.vhd                                                  ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/SerialControl.vhd                                                  ;             ;
; SerialReceiver.vhd                                                 ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd                                                 ;             ;
; ShiftRegister_SR.vhd                                               ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR.vhd                                               ;             ;
; equalTo5.vhd                                                       ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/equalTo5.vhd                                                       ;             ;
; AccessControlSystem.vhd                                            ; yes             ; User VHDL File                               ; C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd                                            ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                          ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                 ; altera_sld  ;
; db/ip/sld3172de05/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 433        ;
;                                             ;            ;
; Total combinational functions               ; 397        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 148        ;
;     -- 3 input functions                    ; 105        ;
;     -- <=2 input functions                  ; 144        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 328        ;
;     -- arithmetic mode                      ; 69         ;
;                                             ;            ;
; Total registers                             ; 233        ;
;     -- Dedicated logic registers            ; 233        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 77         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; MCLK~input ;
; Maximum fan-out                             ; 110        ;
; Total fan-out                               ; 1997       ;
; Average fan-out                             ; 2.52       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |AccessControlSystem                                                                                                                    ; 397 (10)            ; 233 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 77   ; 0            ; 0          ; |AccessControlSystem                                                                                                                                                                                                                                                                                                                                            ; AccessControlSystem               ; work         ;
;    |Keyboard_Reader:uKeyboard_Reader|                                                                                                   ; 148 (0)             ; 66 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader                                                                                                                                                                                                                                                                                                           ; Keyboard_Reader                   ; work         ;
;       |Key_Decode:uKey_Decode|                                                                                                          ; 67 (0)              ; 40 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode                                                                                                                                                                                                                                                                                    ; Key_Decode                        ; work         ;
;          |CLKDIV:uCLKDIV|                                                                                                               ; 52 (52)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|CLKDIV:uCLKDIV                                                                                                                                                                                                                                                                     ; CLKDIV                            ; work         ;
;          |KEY_CONTROL:uKeyControL|                                                                                                      ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_CONTROL:uKeyControL                                                                                                                                                                                                                                                            ; KEY_CONTROL                       ; work         ;
;          |KEY_SCAN:uKeyScan|                                                                                                            ; 12 (0)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan                                                                                                                                                                                                                                                                  ; KEY_SCAN                          ; work         ;
;             |COUNTER:UCOUNTER|                                                                                                          ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER                                                                                                                                                                                                                                                 ; COUNTER                           ; work         ;
;                |REGISTOR:UREGISTOR|                                                                                                     ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|REGISTOR:UREGISTOR                                                                                                                                                                                                                              ; REGISTOR                          ; work         ;
;                   |FFD:U0FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U0FFD                                                                                                                                                                                                                    ; FFD                               ; work         ;
;                   |FFD:U1FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U1FFD                                                                                                                                                                                                                    ; FFD                               ; work         ;
;                   |FFD:U2FFD|                                                                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U2FFD                                                                                                                                                                                                                    ; FFD                               ; work         ;
;                   |FFD:U3FFD|                                                                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U3FFD                                                                                                                                                                                                                    ; FFD                               ; work         ;
;             |DECODER2_3:UDECODER|                                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|DECODER2_3:UDECODER                                                                                                                                                                                                                                              ; DECODER2_3                        ; work         ;
;             |MUX4_1:UMUX4_1|                                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|MUX4_1:UMUX4_1                                                                                                                                                                                                                                                   ; MUX4_1                            ; work         ;
;       |Output_Buffer:uOutput_Buffer|                                                                                                    ; 4 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer                                                                                                                                                                                                                                                                              ; Output_Buffer                     ; work         ;
;          |OutputBufferControl:UOutputBufferControl|                                                                                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|OutputBufferControl:UOutputBufferControl                                                                                                                                                                                                                                     ; OutputBufferControl               ; work         ;
;          |REGISTOR:UREGISTOR|                                                                                                           ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR                                                                                                                                                                                                                                                           ; REGISTOR                          ; work         ;
;             |FFD:U0FFD|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U0FFD                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;             |FFD:U1FFD|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U1FFD                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;             |FFD:U2FFD|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U2FFD                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;             |FFD:U3FFD|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U3FFD                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;       |Ring_Buffer:uRing_Buffer|                                                                                                        ; 77 (0)              ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer                                                                                                                                                                                                                                                                                  ; Ring_Buffer                       ; work         ;
;          |MAC:UMAC|                                                                                                                     ; 15 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC                                                                                                                                                                                                                                                                         ; MAC                               ; work         ;
;             |COUNTER_3:Ucounter_3_getIdx|                                                                                               ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_getIdx                                                                                                                                                                                                                                             ; COUNTER_3                         ; work         ;
;                |REGISTOR_RB:UREGISTOR|                                                                                                  ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_getIdx|REGISTOR_RB:UREGISTOR                                                                                                                                                                                                                       ; REGISTOR_RB                       ; work         ;
;                   |FFD:U0FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_getIdx|REGISTOR_RB:UREGISTOR|FFD:U0FFD                                                                                                                                                                                                             ; FFD                               ; work         ;
;                   |FFD:U1FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_getIdx|REGISTOR_RB:UREGISTOR|FFD:U1FFD                                                                                                                                                                                                             ; FFD                               ; work         ;
;                   |FFD:U2FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_getIdx|REGISTOR_RB:UREGISTOR|FFD:U2FFD                                                                                                                                                                                                             ; FFD                               ; work         ;
;             |COUNTER_3:Ucounter_3_putIdx|                                                                                               ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx                                                                                                                                                                                                                                             ; COUNTER_3                         ; work         ;
;                |REGISTOR_RB:UREGISTOR|                                                                                                  ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR                                                                                                                                                                                                                       ; REGISTOR_RB                       ; work         ;
;                   |FFD:U0FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U0FFD                                                                                                                                                                                                             ; FFD                               ; work         ;
;                   |FFD:U1FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U1FFD                                                                                                                                                                                                             ; FFD                               ; work         ;
;                   |FFD:U2FFD|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U2FFD                                                                                                                                                                                                             ; FFD                               ; work         ;
;             |Counter_4bit:Ucounter_4|                                                                                                   ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4                                                                                                                                                                                                                                                 ; Counter_4bit                      ; work         ;
;                |CounterLogic_4bit:Inst_CounterLogic_4bit|                                                                               ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit                                                                                                                                                                                                        ; CounterLogic_4bit                 ; work         ;
;                   |adder4bit:U2_adder4bit|                                                                                              ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit                                                                                                                                                                                 ; adder4bit                         ; work         ;
;                      |FULL_ADDER_4BITS:U1|                                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit|FULL_ADDER_4BITS:U1                                                                                                                                                             ; FULL_ADDER_4BITS                  ; work         ;
;                      |FULL_ADDER_4BITS:U2|                                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit|FULL_ADDER_4BITS:U2                                                                                                                                                             ; FULL_ADDER_4BITS                  ; work         ;
;                      |FULL_ADDER_4BITS:U3|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit|FULL_ADDER_4BITS:U3                                                                                                                                                             ; FULL_ADDER_4BITS                  ; work         ;
;                |register_D_R:Inst_register_D_R|                                                                                         ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|register_D_R:Inst_register_D_R                                                                                                                                                                                                                  ; register_D_R                      ; work         ;
;             |MUX2_1_3bits:UMux2_1|                                                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|MUX2_1_3bits:UMux2_1                                                                                                                                                                                                                                                    ; MUX2_1_3bits                      ; work         ;
;          |RAM:URAM|                                                                                                                     ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM                                                                                                                                                                                                                                                                         ; RAM                               ; work         ;
;          |RingBufferControl:URingBufferControl|                                                                                         ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RingBufferControl:URingBufferControl                                                                                                                                                                                                                                             ; RingBufferControl                 ; work         ;
;    |SDC:uSDC|                                                                                                                           ; 21 (0)              ; 17 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC                                                                                                                                                                                                                                                                                                                                   ; SDC                               ; work         ;
;       |DoorController:uDoorController|                                                                                                  ; 12 (12)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|DoorController:uDoorController                                                                                                                                                                                                                                                                                                    ; DoorController                    ; work         ;
;       |SerialReceiver:uSerialReceiver|                                                                                                  ; 9 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver                                                                                                                                                                                                                                                                                                    ; SerialReceiver                    ; work         ;
;          |COUNTER_3:uCOUNTER_3|                                                                                                         ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3                                                                                                                                                                                                                                                                               ; COUNTER_3                         ; work         ;
;             |REGISTOR_RB:UREGISTOR|                                                                                                     ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR                                                                                                                                                                                                                                                         ; REGISTOR_RB                       ; work         ;
;                |FFD:U0FFD|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR|FFD:U0FFD                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;                |FFD:U1FFD|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR|FFD:U1FFD                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;                |FFD:U2FFD|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR|FFD:U2FFD                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;          |SerialControl:uSerialControl|                                                                                                 ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|SerialControl:uSerialControl                                                                                                                                                                                                                                                                       ; SerialControl                     ; work         ;
;          |ShiftRegister_SR:uShiftRegister|                                                                                              ; 0 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister                                                                                                                                                                                                                                                                    ; ShiftRegister_SR                  ; work         ;
;             |FFD:Uffd0|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd0                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;             |FFD:Uffd1|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd1                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;             |FFD:Uffd2|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd2                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;             |FFD:Uffd3|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd3                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;             |FFD:Uffd4|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd4                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;    |SLCDC:uSLCDC|                                                                                                                       ; 18 (0)              ; 19 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC                                                                                                                                                                                                                                                                                                                               ; SLCDC                             ; work         ;
;       |COUNTER:UCOUNTER|                                                                                                                ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|COUNTER:UCOUNTER                                                                                                                                                                                                                                                                                                              ; COUNTER                           ; work         ;
;          |REGISTOR:UREGISTOR|                                                                                                           ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|COUNTER:UCOUNTER|REGISTOR:UREGISTOR                                                                                                                                                                                                                                                                                           ; REGISTOR                          ; work         ;
;             |FFD:U0FFD|                                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U0FFD                                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;             |FFD:U1FFD|                                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U1FFD                                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;             |FFD:U2FFD|                                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U2FFD                                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;             |FFD:U3FFD|                                                                                                                 ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|COUNTER:UCOUNTER|REGISTOR:UREGISTOR|FFD:U3FFD                                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;       |Dispatcher:uDispat|                                                                                                              ; 4 (4)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|Dispatcher:uDispat                                                                                                                                                                                                                                                                                                            ; Dispatcher                        ; work         ;
;       |SerialReceiver:uSerialReceiver|                                                                                                  ; 9 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver                                                                                                                                                                                                                                                                                                ; SerialReceiver                    ; work         ;
;          |COUNTER_3:uCOUNTER_3|                                                                                                         ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3                                                                                                                                                                                                                                                                           ; COUNTER_3                         ; work         ;
;             |REGISTOR_RB:UREGISTOR|                                                                                                     ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR                                                                                                                                                                                                                                                     ; REGISTOR_RB                       ; work         ;
;                |FFD:U0FFD|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR|FFD:U0FFD                                                                                                                                                                                                                                           ; FFD                               ; work         ;
;                |FFD:U1FFD|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR|FFD:U1FFD                                                                                                                                                                                                                                           ; FFD                               ; work         ;
;                |FFD:U2FFD|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|COUNTER_3:uCOUNTER_3|REGISTOR_RB:UREGISTOR|FFD:U2FFD                                                                                                                                                                                                                                           ; FFD                               ; work         ;
;          |SerialControl:uSerialControl|                                                                                                 ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|SerialControl:uSerialControl                                                                                                                                                                                                                                                                   ; SerialControl                     ; work         ;
;          |ShiftRegister_SR:uShiftRegister|                                                                                              ; 0 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister                                                                                                                                                                                                                                                                ; ShiftRegister_SR                  ; work         ;
;             |FFD:Uffd0|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd0                                                                                                                                                                                                                                                      ; FFD                               ; work         ;
;             |FFD:Uffd1|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd1                                                                                                                                                                                                                                                      ; FFD                               ; work         ;
;             |FFD:Uffd2|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd2                                                                                                                                                                                                                                                      ; FFD                               ; work         ;
;             |FFD:Uffd3|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd3                                                                                                                                                                                                                                                      ; FFD                               ; work         ;
;             |FFD:Uffd4|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd4                                                                                                                                                                                                                                                      ; FFD                               ; work         ;
;    |door_mecanism:udoor_mecanism|                                                                                                       ; 79 (8)              ; 45 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism                                                                                                                                                                                                                                                                                                               ; door_mecanism                     ; work         ;
;       |CLKDIV:UCLK|                                                                                                                     ; 49 (49)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|CLKDIV:UCLK                                                                                                                                                                                                                                                                                                   ; CLKDIV                            ; work         ;
;       |ShiftRegister_lr:U7|                                                                                                             ; 9 (9)               ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|ShiftRegister_lr:U7                                                                                                                                                                                                                                                                                           ; ShiftRegister_lr                  ; work         ;
;          |register_D_E_R_value:U1|                                                                                                      ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1                                                                                                                                                                                                                                                                   ; register_D_E_R_value              ; work         ;
;       |counter_pl:U6|                                                                                                                   ; 7 (5)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|counter_pl:U6                                                                                                                                                                                                                                                                                                 ; counter_pl                        ; work         ;
;          |adder_rc:U1|                                                                                                                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1                                                                                                                                                                                                                                                                                     ; adder_rc                          ; work         ;
;             |full_adder:\SC:2:U1|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1|full_adder:\SC:2:U1                                                                                                                                                                                                                                                                 ; full_adder                        ; work         ;
;             |full_adder:\SC:3:U1|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1|full_adder:\SC:3:U1                                                                                                                                                                                                                                                                 ; full_adder                        ; work         ;
;          |register_D_E_R_value:U2|                                                                                                      ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|counter_pl:U6|register_D_E_R_value:U2                                                                                                                                                                                                                                                                         ; register_D_E_R_value              ; work         ;
;       |door_emulation_seg:U0|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U0                                                                                                                                                                                                                                                                                         ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U1|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U1                                                                                                                                                                                                                                                                                         ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U2|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U2                                                                                                                                                                                                                                                                                         ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U3|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U3                                                                                                                                                                                                                                                                                         ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U4|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U4                                                                                                                                                                                                                                                                                         ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U5|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U5                                                                                                                                                                                                                                                                                         ; door_emulation_seg                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (81)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystem|SDC:uSDC|DoorController:uDoorController|CURRENT_STATE                                                            ;
+--------------------------+-------------------------+-----------------------+-----------------------+-----------------------+--------------------------+
; Name                     ; CURRENT_STATE.COMPLETED ; CURRENT_STATE.CLOSING ; CURRENT_STATE.OPENING ; CURRENT_STATE.WAITING ; CURRENT_STATE.SYSTEM_OFF ;
+--------------------------+-------------------------+-----------------------+-----------------------+-----------------------+--------------------------+
; CURRENT_STATE.SYSTEM_OFF ; 0                       ; 0                     ; 0                     ; 0                     ; 0                        ;
; CURRENT_STATE.WAITING    ; 0                       ; 0                     ; 0                     ; 1                     ; 1                        ;
; CURRENT_STATE.OPENING    ; 0                       ; 0                     ; 1                     ; 0                     ; 1                        ;
; CURRENT_STATE.CLOSING    ; 0                       ; 1                     ; 0                     ; 0                     ; 1                        ;
; CURRENT_STATE.COMPLETED  ; 1                       ; 0                     ; 0                     ; 0                     ; 1                        ;
+--------------------------+-------------------------+-----------------------+-----------------------+-----------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystem|SDC:uSDC|SerialReceiver:uSerialReceiver|SerialControl:uSerialControl|CURRENT_STATE ;
+-------------------------+-------------------------+-----------------------+-----------------------+---------------------+
; Name                    ; CURRENT_STATE.COMPLETED ; CURRENT_STATE.WAITING ; CURRENT_STATE.READING ; CURRENT_STATE.READY ;
+-------------------------+-------------------------+-----------------------+-----------------------+---------------------+
; CURRENT_STATE.READY     ; 0                       ; 0                     ; 0                     ; 0                   ;
; CURRENT_STATE.READING   ; 0                       ; 0                     ; 1                     ; 1                   ;
; CURRENT_STATE.WAITING   ; 0                       ; 1                     ; 0                     ; 1                   ;
; CURRENT_STATE.COMPLETED ; 1                       ; 0                     ; 0                     ; 1                   ;
+-------------------------+-------------------------+-----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystem|SLCDC:uSLCDC|Dispatcher:uDispat|CURRENT_STATE                 ;
+-------------------------+-------------------------+------------------------+-----------------------+
; Name                    ; CURRENT_STATE.COMPLETED ; CURRENT_STATE.COUNTING ; CURRENT_STATE.WAITING ;
+-------------------------+-------------------------+------------------------+-----------------------+
; CURRENT_STATE.WAITING   ; 0                       ; 0                      ; 0                     ;
; CURRENT_STATE.COUNTING  ; 0                       ; 1                      ; 1                     ;
; CURRENT_STATE.COMPLETED ; 1                       ; 0                      ; 1                     ;
+-------------------------+-------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystem|SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|SerialControl:uSerialControl|CURRENT_STATE ;
+-------------------------+-------------------------+-----------------------+-----------------------+-------------------------+
; Name                    ; CURRENT_STATE.COMPLETED ; CURRENT_STATE.WAITING ; CURRENT_STATE.READING ; CURRENT_STATE.READY     ;
+-------------------------+-------------------------+-----------------------+-----------------------+-------------------------+
; CURRENT_STATE.READY     ; 0                       ; 0                     ; 0                     ; 0                       ;
; CURRENT_STATE.READING   ; 0                       ; 0                     ; 1                     ; 1                       ;
; CURRENT_STATE.WAITING   ; 0                       ; 1                     ; 0                     ; 1                       ;
; CURRENT_STATE.COMPLETED ; 1                       ; 0                     ; 0                     ; 1                       ;
+-------------------------+-------------------------+-----------------------+-----------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_CONTROL:uKeyControL|CurrentState       ;
+-------------------------------------+-------------------------------------+----------------------------+--------------------------------+
; Name                                ; CurrentState.STATE_WRITING_COMPLETE ; CurrentState.STATE_WRITING ; CurrentState.STATE_NOT_WRITING ;
+-------------------------------------+-------------------------------------+----------------------------+--------------------------------+
; CurrentState.STATE_NOT_WRITING      ; 0                                   ; 0                          ; 0                              ;
; CurrentState.STATE_WRITING          ; 0                                   ; 1                          ; 1                              ;
; CurrentState.STATE_WRITING_COMPLETE ; 1                                   ; 0                          ; 1                              ;
+-------------------------------------+-------------------------------------+----------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|OutputBufferControl:UOutputBufferControl|CURRENT_STATE ;
+-------------------------+--------------------+-------------------------+-----------------------+----------------------------------------------------------+
; Name                    ; CURRENT_STATE.ACKN ; CURRENT_STATE.COMPLETED ; CURRENT_STATE.SENDING ; CURRENT_STATE.WAITING                                    ;
+-------------------------+--------------------+-------------------------+-----------------------+----------------------------------------------------------+
; CURRENT_STATE.WAITING   ; 0                  ; 0                       ; 0                     ; 0                                                        ;
; CURRENT_STATE.SENDING   ; 0                  ; 0                       ; 1                     ; 1                                                        ;
; CURRENT_STATE.COMPLETED ; 0                  ; 1                       ; 0                     ; 1                                                        ;
; CURRENT_STATE.ACKN      ; 1                  ; 0                       ; 0                     ; 1                                                        ;
+-------------------------+--------------------+-------------------------+-----------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RingBufferControl:URingBufferControl|CURRENT_STATE                                                                                            ;
+--------------------------------+-------------------------+-----------------------+-----------------------+-----------------------+--------------------------+-----------------------+--------------------------------+-----------------------+
; Name                           ; CURRENT_STATE.COMPLETED ; CURRENT_STATE.INCRGET ; CURRENT_STATE.INCRPUT ; CURRENT_STATE.WRITING ; CURRENT_STATE.ADDRESSING ; CURRENT_STATE.READING ; CURRENT_STATE.WAIT_FOR_READING ; CURRENT_STATE.WAITING ;
+--------------------------------+-------------------------+-----------------------+-----------------------+-----------------------+--------------------------+-----------------------+--------------------------------+-----------------------+
; CURRENT_STATE.WAITING          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                        ; 0                     ; 0                              ; 0                     ;
; CURRENT_STATE.WAIT_FOR_READING ; 0                       ; 0                     ; 0                     ; 0                     ; 0                        ; 0                     ; 1                              ; 1                     ;
; CURRENT_STATE.READING          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                        ; 1                     ; 0                              ; 1                     ;
; CURRENT_STATE.ADDRESSING       ; 0                       ; 0                     ; 0                     ; 0                     ; 1                        ; 0                     ; 0                              ; 1                     ;
; CURRENT_STATE.WRITING          ; 0                       ; 0                     ; 0                     ; 1                     ; 0                        ; 0                     ; 0                              ; 1                     ;
; CURRENT_STATE.INCRPUT          ; 0                       ; 0                     ; 1                     ; 0                     ; 0                        ; 0                     ; 0                              ; 1                     ;
; CURRENT_STATE.INCRGET          ; 0                       ; 1                     ; 0                     ; 0                     ; 0                        ; 0                     ; 0                              ; 1                     ;
; CURRENT_STATE.COMPLETED        ; 1                       ; 0                     ; 0                     ; 0                     ; 0                        ; 0                     ; 0                              ; 1                     ;
+--------------------------------+-------------------------+-----------------------+-----------------------+-----------------------+--------------------------+-----------------------+--------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+---------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                                ; Latch Enable Signal ; Free of Timing Hazards ;
+---------------------------------------------------------------------------+---------------------+------------------------+
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~8  ; rtl~0               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~4  ; rtl~1               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~0  ; rtl~2               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~12 ; rtl~3               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~20 ; rtl~4               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~24 ; rtl~5               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~16 ; rtl~6               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~28 ; rtl~7               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~9  ; rtl~0               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~5  ; rtl~1               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~1  ; rtl~2               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~13 ; rtl~3               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~21 ; rtl~4               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~25 ; rtl~5               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~17 ; rtl~6               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~29 ; rtl~7               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~10 ; rtl~0               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~6  ; rtl~1               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~2  ; rtl~2               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~14 ; rtl~3               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~22 ; rtl~4               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~26 ; rtl~5               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~18 ; rtl~6               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~30 ; rtl~7               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~11 ; rtl~0               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~7  ; rtl~1               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~3  ; rtl~2               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~15 ; rtl~3               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~23 ; rtl~4               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~27 ; rtl~5               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~19 ; rtl~6               ; yes                    ;
; Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM|ram~31 ; rtl~7               ; yes                    ;
; Number of user-specified and inferred latches = 32                        ;                     ;                        ;
+---------------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+---------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                                                          ;
+---------------------------------------------------+---------------------------------------------------------------------------------------------+
; door_mecanism:udoor_mecanism|CLKDIV:UCLK|count[0] ; Merged with Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|CLKDIV:uCLKDIV|count[0] ;
; door_mecanism:udoor_mecanism|CLKDIV:UCLK|count[1] ; Merged with Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|CLKDIV:uCLKDIV|count[1] ;
; Total Number of Removed Registers = 2             ;                                                                                             ;
+---------------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 233   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 116   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 88    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; door_mecanism:udoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1|Q[0]                                                                                                                                                                                                                                                   ; 5       ;
; Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|CLKDIV:uCLKDIV|count[0]                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U0|dOut[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U4|dOut    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AccessControlSystem|door_mecanism:udoor_mecanism|door_emulation_seg:U3|dOut    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst ;
+-------------------------+------------------+--------------------------------------------+
; Parameter Name          ; Value            ; Type                                       ;
+-------------------------+------------------+--------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                     ;
; sld_instance_index      ; 0                ; Signed Integer                             ;
; sld_ir_width            ; 8                ; Signed Integer                             ;
; sld_sim_n_scan          ; 0                ; Signed Integer                             ;
; sld_sim_action          ; UNUSED           ; String                                     ;
; sld_sim_total_length    ; 0                ; Signed Integer                             ;
; lpm_type                ; sld_virtual_jtag ; String                                     ;
; lpm_hint                ; UNUSED           ; String                                     ;
+-------------------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|register_D_R:Inst_register_D_R ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; address_width  ; 3     ; Signed Integer                                                                         ;
; data_width     ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|CLKDIV:uCLKDIV ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; div            ; 250000 ; Signed Integer                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|CLKDIV:UCLK ;
+----------------+---------+------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                       ;
+----------------+---------+------------------------------------------------------------+
; div            ; 2000000 ; Signed Integer                                             ;
+----------------+---------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|counter_pl:U6 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|counter_pl:U6|register_D_E_R_value:U2 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|ShiftRegister_lr:U7 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:udoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U5" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U4" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U3" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U2" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U1" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|door_emulation_seg:U0" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|ShiftRegister_lr:U7" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; sin_left        ; Input ; Info     ; Stuck at VCC                            ;
; sin_right       ; Input ; Info     ; Stuck at GND                            ;
; rst_value[8..1] ; Input ; Info     ; Stuck at GND                            ;
; rst_value[0]    ; Input ; Info     ; Stuck at VCC                            ;
+-----------------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|counter_pl:U6|register_D_E_R_value:U2" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; rst_value ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ci   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:udoor_mecanism|counter_pl:U6" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; din[0] ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDC:uSDC"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:uSLCDC|Dispatcher:uDispat"                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; enable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd4" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd3" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd2" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister|FFD:Uffd0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|REGISTOR:UREGISTOR" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; tc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|SOMADOR:USOMADOR" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; ci      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; co      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U3FFD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U2FFD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U1FFD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR|FFD:U0FFD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR"   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U2FFD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U1FFD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U0FFD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; tc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|SOMADOR3:USOMADOR" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; b[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; ci      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; co      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|MUX2_1:U1_MUX2_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; i0   ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|MUX2_1:U0_MUX2_1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; i0       ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; i1[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; i1[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UsbPort:uUsbPort"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; inputport[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; outputport[6..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                        ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                         ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------------+
; 0              ; YES        ; N/A              ; 8        ; 0x100   ; 9               ; 0x00B                   ; UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 116                         ;
; cycloneiii_ff         ; 147                         ;
;     CLR               ; 53                          ;
;     ENA CLR           ; 30                          ;
;     plain             ; 64                          ;
; cycloneiii_lcell_comb ; 285                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 224                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 94                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 14 22:55:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file slcdc_tb.vhd
    Info (12022): Found design unit 1: SLCDC_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC_tb.vhd Line: 7
    Info (12023): Found entity 1: SLCDC_TB File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shiftregister_sr_tb.vhd
    Info (12022): Found design unit 1: ShiftRegister_SR_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR_tb.vhd Line: 7
    Info (12023): Found entity 1: ShiftRegister_SR_TB File: C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serialreceiver_tb.vhd
    Info (12022): Found design unit 1: SerialReceiverSDC_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver_tb.vhd Line: 7
    Info (12023): Found entity 1: SerialReceiverSDC_TB File: C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serialcontrol_tb.vhd
    Info (12022): Found design unit 1: SerialControl_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/SerialControl_tb.vhd Line: 7
    Info (12023): Found entity 1: SerialControl_TB File: C:/ISEL/2022-2023/V/LIC/Project/SerialControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sdc_tb.vhd
    Info (12022): Found design unit 1: SDC_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/SDC_tb.vhd Line: 7
    Info (12023): Found entity 1: SDC_TB File: C:/ISEL/2022-2023/V/LIC/Project/SDC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffercontrol_tb.vhd
    Info (12022): Found design unit 1: RingBufferControl_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl_tb.vhd Line: 7
    Info (12023): Found entity 1: RingBufferControl_TB File: C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ring_buffer_tb.vhd
    Info (12022): Found design unit 1: Ring_Buffer_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer_tb.vhd Line: 7
    Info (12023): Found entity 1: Ring_Buffer_TB File: C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file outputbuffercontrol_tb.vhd
    Info (12022): Found design unit 1: OutputBufferControl_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl_tb.vhd Line: 7
    Info (12023): Found entity 1: OutputBufferControl_TB File: C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer_tb.vhd
    Info (12022): Found design unit 1: Output_Buffer_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer_tb.vhd Line: 7
    Info (12023): Found entity 1: Output_Buffer_TB File: C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4_1_tb.vhd
    Info (12022): Found design unit 1: MUX4_1_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/mux4_1_tb.vhd Line: 7
    Info (12023): Found entity 1: MUX4_1_TB File: C:/ISEL/2022-2023/V/LIC/Project/mux4_1_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1_3bits_tb.vhd
    Info (12022): Found design unit 1: MUX2_1_3bits_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits_tb.vhd Line: 7
    Info (12023): Found entity 1: MUX2_1_3bits_TB File: C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mac_tb.vhd
    Info (12022): Found design unit 1: MAC_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/MAC_tb.vhd Line: 7
    Info (12023): Found entity 1: MAC_TB File: C:/ISEL/2022-2023/V/LIC/Project/MAC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader_tb.vhd
    Info (12022): Found design unit 1: Keyboard_Reader_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader_tb.vhd Line: 7
    Info (12023): Found entity 1: Keyboard_Reader_TB File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_scan_tb.vhd
    Info (12022): Found design unit 1: testbench_keyscan-testbench File: C:/ISEL/2022-2023/V/LIC/Project/Key_scan_tb.vhd Line: 7
    Info (12023): Found entity 1: testbench_keyscan File: C:/ISEL/2022-2023/V/LIC/Project/Key_scan_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode_tb.vhd
    Info (12022): Found design unit 1: Key_Decode_tb-test File: C:/ISEL/2022-2023/V/LIC/Project/Key_decode_tb.vhd Line: 7
    Info (12023): Found entity 1: Key_Decode_tb File: C:/ISEL/2022-2023/V/LIC/Project/Key_decode_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_control_tb.vhd
    Info (12022): Found design unit 1: KEY_CONTROL_TB-sim File: C:/ISEL/2022-2023/V/LIC/Project/Key_control_tb.vhd Line: 7
    Info (12023): Found entity 1: KEY_CONTROL_TB File: C:/ISEL/2022-2023/V/LIC/Project/Key_control_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file doorcontroller_tb.vhd
    Info (12022): Found design unit 1: DoorController_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/DoorController_tb.vhd Line: 7
    Info (12023): Found entity 1: DoorController_TB File: C:/ISEL/2022-2023/V/LIC/Project/DoorController_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dispatcher_tb.vhd
    Info (12022): Found design unit 1: Dispatcher_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/Dispatcher_tb.vhd Line: 7
    Info (12023): Found entity 1: Dispatcher_TB File: C:/ISEL/2022-2023/V/LIC/Project/Dispatcher_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder2_3_tb.vhd
    Info (12022): Found design unit 1: DECODER2_3_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/decoder2_3_tb.vhd Line: 7
    Info (12023): Found entity 1: DECODER2_3_TB File: C:/ISEL/2022-2023/V/LIC/Project/decoder2_3_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_tb.vhd
    Info (12022): Found design unit 1: COUNTER_TB-TESTBENCH File: C:/ISEL/2022-2023/V/LIC/Project/Counter_tb.vhd Line: 7
    Info (12023): Found entity 1: COUNTER_TB File: C:/ISEL/2022-2023/V/LIC/Project/Counter_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_4bit_tb.vhd
    Info (12022): Found design unit 1: Counter_4bit_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit_tb.vhd Line: 7
    Info (12023): Found entity 1: Counter_4bit_TB File: C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_3_tb.vhd
    Info (12022): Found design unit 1: COUNTER_3_TB-testbench File: C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3_tb.vhd Line: 7
    Info (12023): Found entity 1: COUNTER_3_TB File: C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4_1.vhd
    Info (12022): Found design unit 1: MUX4_1-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/mux4_1.vhd Line: 13
    Info (12023): Found entity 1: MUX4_1 File: C:/ISEL/2022-2023/V/LIC/Project/mux4_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder2_3.vhd
    Info (12022): Found design unit 1: DECODER2_3-arq_DECODER File: C:/ISEL/2022-2023/V/LIC/Project/decoder2_3.vhd Line: 11
    Info (12023): Found entity 1: DECODER2_3 File: C:/ISEL/2022-2023/V/LIC/Project/decoder2_3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file full_adder_4bits.vhd
    Info (12022): Found design unit 1: FULL_ADDER_4BITS-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/Full_adder_4bits.vhd Line: 14
    Info (12023): Found entity 1: FULL_ADDER_4BITS File: C:/ISEL/2022-2023/V/LIC/Project/Full_adder_4bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: SOMADOR-arq_SOMADOR File: C:/ISEL/2022-2023/V/LIC/Project/Somador.vhd Line: 14
    Info (12023): Found entity 1: SOMADOR File: C:/ISEL/2022-2023/V/LIC/Project/Somador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: COUNTER-arq_COUNTER File: C:/ISEL/2022-2023/V/LIC/Project/Counter.vhd Line: 14
    Info (12023): Found entity 1: COUNTER File: C:/ISEL/2022-2023/V/LIC/Project/Counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_scan.vhd
    Info (12022): Found design unit 1: KEY_SCAN-arq_KEY_SCAN File: C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd Line: 16
    Info (12023): Found entity 1: KEY_SCAN File: C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_control.vhd
    Info (12022): Found design unit 1: KEY_CONTROL-behavioral File: C:/ISEL/2022-2023/V/LIC/Project/Key_control.vhd Line: 15
    Info (12023): Found entity 1: KEY_CONTROL File: C:/ISEL/2022-2023/V/LIC/Project/Key_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registor.vhd
    Info (12022): Found design unit 1: REGISTOR-arq_REGISTOR File: C:/ISEL/2022-2023/V/LIC/Project/Registor.vhd Line: 15
    Info (12023): Found entity 1: REGISTOR File: C:/ISEL/2022-2023/V/LIC/Project/Registor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-logicFunction File: C:/ISEL/2022-2023/V/LIC/Project/FFD.vhd Line: 14
    Info (12023): Found entity 1: FFD File: C:/ISEL/2022-2023/V/LIC/Project/FFD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode.vhd
    Info (12022): Found design unit 1: Key_Decode-arq_KeyDecode File: C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd Line: 14
    Info (12023): Found entity 1: Key_Decode File: C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode_test.vhd
    Info (12022): Found design unit 1: Key_Decode_test-arq_KeyDecode_test File: C:/ISEL/2022-2023/V/LIC/Project/Key_Decode_test.vhd Line: 14
    Info (12023): Found entity 1: Key_Decode_test File: C:/ISEL/2022-2023/V/LIC/Project/Key_Decode_test.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: CLKDIV-bhv File: C:/ISEL/2022-2023/V/LIC/Project/Clk_div.vhd Line: 11
    Info (12023): Found entity 1: CLKDIV File: C:/ISEL/2022-2023/V/LIC/Project/Clk_div.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dispatcher.vhd
    Info (12022): Found design unit 1: Dispatcher-behavioral File: C:/ISEL/2022-2023/V/LIC/Project/Dispatcher.vhd Line: 12
    Info (12023): Found entity 1: Dispatcher File: C:/ISEL/2022-2023/V/LIC/Project/Dispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc.vhd
    Info (12022): Found design unit 1: SLCDC-arq_SLCDC File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd Line: 13
    Info (12023): Found entity 1: SLCDC File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file usbport.vhd
    Info (12022): Found design unit 1: UsbPort-bdf_type File: C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd Line: 33
    Info (12023): Found entity 1: UsbPort File: C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file slcdc_usbport.vhd
    Info (12022): Found design unit 1: SLCDC_USBPORT-arq_SLCDC_USBPORT File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC_USBPORT.vhd Line: 19
    Info (12023): Found entity 1: SLCDC_USBPORT File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC_USBPORT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sr_wrapper.vhd
    Info (12022): Found design unit 1: SR_WRAPPER-arq_SR_WRAPPER File: C:/ISEL/2022-2023/V/LIC/Project/SR_WRAPPER.vhd Line: 13
    Info (12023): Found entity 1: SR_WRAPPER File: C:/ISEL/2022-2023/V/LIC/Project/SR_WRAPPER.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file equalto12dispatcher.vhd
    Info (12022): Found design unit 1: equalTo12Dispatcher-arq_equalTo12Dispatcher File: C:/ISEL/2022-2023/V/LIC/Project/equalTo12Dispatcher.vhd Line: 10
    Info (12023): Found entity 1: equalTo12Dispatcher File: C:/ISEL/2022-2023/V/LIC/Project/equalTo12Dispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file doorcontroller.vhd
    Info (12022): Found design unit 1: DoorController-behavioral File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 12
    Info (12023): Found entity 1: DoorController File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sdc.vhd
    Info (12022): Found design unit 1: SDC-arq_SDC File: C:/ISEL/2022-2023/V/LIC/Project/SDC.vhd Line: 13
    Info (12023): Found entity 1: SDC File: C:/ISEL/2022-2023/V/LIC/Project/SDC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counterlogic_3bit.vhd
    Info (12022): Found design unit 1: CounterLogic_3bit-Structural File: C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_3bit.vhd Line: 11
    Info (12023): Found entity 1: CounterLogic_3bit File: C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_3bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1.vhd
    Info (12022): Found design unit 1: MUX2_1-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/MUX2_1.vhd Line: 11
    Info (12023): Found entity 1: MUX2_1 File: C:/ISEL/2022-2023/V/LIC/Project/MUX2_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_d_r.vhd
    Info (12022): Found design unit 1: register_D_R-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/register_D_R.vhd Line: 12
    Info (12023): Found entity 1: register_D_R File: C:/ISEL/2022-2023/V/LIC/Project/register_D_R.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_3bit.vhd
    Info (12022): Found design unit 1: Counter_3bit-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/Counter_3bit.vhd Line: 12
    Info (12023): Found entity 1: Counter_3bit File: C:/ISEL/2022-2023/V/LIC/Project/Counter_3bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mac.vhd
    Info (12022): Found design unit 1: MAC-arq_MAC File: C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd Line: 13
    Info (12023): Found entity 1: MAC File: C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somador3.vhd
    Info (12022): Found design unit 1: SOMADOR3-arq_SOMADOR File: C:/ISEL/2022-2023/V/LIC/Project/SOMADOR3.vhd Line: 14
    Info (12023): Found entity 1: SOMADOR3 File: C:/ISEL/2022-2023/V/LIC/Project/SOMADOR3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_3.vhd
    Info (12022): Found design unit 1: COUNTER_3-arq_COUNTER File: C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd Line: 14
    Info (12023): Found entity 1: COUNTER_3 File: C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1_3bits.vhd
    Info (12022): Found design unit 1: MUX2_1_3bits-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits.vhd Line: 11
    Info (12023): Found entity 1: MUX2_1_3bits File: C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registor_rb.vhd
    Info (12022): Found design unit 1: REGISTOR_RB-arq_REGISTOR File: C:/ISEL/2022-2023/V/LIC/Project/REGISTOR_RB.vhd Line: 15
    Info (12023): Found entity 1: REGISTOR_RB File: C:/ISEL/2022-2023/V/LIC/Project/REGISTOR_RB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd
    Info (12022): Found design unit 1: RingBufferControl-arq_RingBufferControl File: C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl.vhd Line: 10
    Info (12023): Found entity 1: RingBufferControl File: C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-behavioral File: C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd Line: 34
    Info (12023): Found entity 1: RAM File: C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ring_buffer.vhd
    Info (12022): Found design unit 1: Ring_Buffer-arq_Ring_Buffer File: C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd Line: 14
    Info (12023): Found entity 1: Ring_Buffer File: C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file outputbuffercontrol.vhd
    Info (12022): Found design unit 1: OutputBufferControl-arq_OutputBufferControl File: C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl.vhd Line: 10
    Info (12023): Found entity 1: OutputBufferControl File: C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer.vhd
    Info (12022): Found design unit 1: Output_Buffer-arq_Output_Buffer File: C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd Line: 14
    Info (12023): Found entity 1: Output_Buffer File: C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_rc.vhd
    Info (12022): Found design unit 1: adder_rc-Structural File: C:/ISEL/2022-2023/V/LIC/Project/adder_rc.vhd Line: 33
    Info (12023): Found entity 1: adder_rc File: C:/ISEL/2022-2023/V/LIC/Project/adder_rc.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file counter_pl.vhd
    Info (12022): Found design unit 1: counter_pl-Structural File: C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd Line: 36
    Info (12023): Found entity 1: counter_pl File: C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file door_emulation_seg.vhd
    Info (12022): Found design unit 1: door_emulation_seg-behavioral File: C:/ISEL/2022-2023/V/LIC/Project/door_emulation_seg.vhd Line: 25
    Info (12023): Found entity 1: door_emulation_seg File: C:/ISEL/2022-2023/V/LIC/Project/door_emulation_seg.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file door_mecanism.vhd
    Info (12022): Found design unit 1: door_mecanism-behavioral File: C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd Line: 38
    Info (12023): Found entity 1: door_mecanism File: C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/full_adder.vhd Line: 30
    Info (12023): Found entity 1: full_adder File: C:/ISEL/2022-2023/V/LIC/Project/full_adder.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file register_d_e_r_value.vhd
    Info (12022): Found design unit 1: register_D_E_R_value-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd Line: 34
    Info (12023): Found entity 1: register_D_E_R_value File: C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file shiftregister_lr.vhd
    Info (12022): Found design unit 1: ShiftRegister_lr-Structural File: C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_lr.vhd Line: 27
    Info (12023): Found entity 1: ShiftRegister_lr File: C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_lr.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_reader.vhd
    Info (12022): Found design unit 1: Keyboard_Reader-arq_Keyboard_Reader File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd Line: 14
    Info (12023): Found entity 1: Keyboard_Reader File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc_wrapper.vhd
    Info (12022): Found design unit 1: SLCDC_WRAPPER-arq_SLCDC_WRAPPER File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC_WRAPPER.vhd Line: 13
    Info (12023): Found entity 1: SLCDC_WRAPPER File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC_WRAPPER.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_4bit.vhd
    Info (12022): Found design unit 1: Counter_4bit-Behavioral File: C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd Line: 12
    Info (12023): Found entity 1: Counter_4bit File: C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counterlogic_4bit.vhd
    Info (12022): Found design unit 1: CounterLogic_4bit-Structural File: C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd Line: 11
    Info (12023): Found entity 1: CounterLogic_4bit File: C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder4bit.vhd
    Info (12022): Found design unit 1: adder4bit-Structural File: C:/ISEL/2022-2023/V/LIC/Project/adder4bit.vhd Line: 12
    Info (12023): Found entity 1: adder4bit File: C:/ISEL/2022-2023/V/LIC/Project/adder4bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serialcontrol.vhd
    Info (12022): Found design unit 1: SerialControl-arq_SerialControl File: C:/ISEL/2022-2023/V/LIC/Project/SerialControl.vhd Line: 10
    Info (12023): Found entity 1: SerialControl File: C:/ISEL/2022-2023/V/LIC/Project/SerialControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serialreceiver.vhd
    Info (12022): Found design unit 1: SerialReceiver-arq_SerialReceiver File: C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd Line: 13
    Info (12023): Found entity 1: SerialReceiver File: C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shiftregister_sr.vhd
    Info (12022): Found design unit 1: ShiftRegister_SR-arq_ShiftRegister_SR File: C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR.vhd Line: 10
    Info (12023): Found entity 1: ShiftRegister_SR File: C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file equalto5.vhd
    Info (12022): Found design unit 1: equalTo5-arq_equalTo5 File: C:/ISEL/2022-2023/V/LIC/Project/equalTo5.vhd Line: 10
    Info (12023): Found entity 1: equalTo5 File: C:/ISEL/2022-2023/V/LIC/Project/equalTo5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sdc_usbport.vhd
    Info (12022): Found design unit 1: SDC_USBPORT-arq_SDC_USBPORT File: C:/ISEL/2022-2023/V/LIC/Project/SDC_USBPORT.vhd Line: 21
    Info (12023): Found entity 1: SDC_USBPORT File: C:/ISEL/2022-2023/V/LIC/Project/SDC_USBPORT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd
    Info (12022): Found design unit 1: AccessControlSystem-arq_AccessControlSystem File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 23
    Info (12023): Found entity 1: AccessControlSystem File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_readerusbport.vhd
    Info (12022): Found design unit 1: Keyboard_ReaderUSBPORT-arq_Keyboard_Reader File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_ReaderUSBPORT.vhd Line: 12
    Info (12023): Found entity 1: Keyboard_ReaderUSBPORT File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_ReaderUSBPORT.vhd Line: 4
Info (12127): Elaborating entity "AccessControlSystem" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at AccessControlSystem.vhd(8): used implicit default value for signal "KEY_CODE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 8
Warning (10873): Using initial value X (don't care) for net "UsbPortInputSignal[5]" at AccessControlSystem.vhd(81) File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 81
Info (12128): Elaborating entity "UsbPort" for hierarchy "UsbPort:uUsbPort" File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 92
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst" File: C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst" File: C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd Line: 80
Info (12133): Instantiated megafunction "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst" with the following parameter: File: C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd Line: 80
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "8"
    Info (12134): Parameter "sld_sim_action" = "UNUSED"
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "UsbPort:uUsbPort|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Keyboard_Reader" for hierarchy "Keyboard_Reader:uKeyboard_Reader" File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 100
Info (12128): Elaborating entity "Ring_Buffer" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer" File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd Line: 57
Info (12128): Elaborating entity "MAC" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC" File: C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd Line: 53
Info (12128): Elaborating entity "Counter_4bit" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4" File: C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd Line: 51
Info (12128): Elaborating entity "CounterLogic_4bit" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit" File: C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd Line: 39
Info (12128): Elaborating entity "adder4bit" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit" File: C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd Line: 37
Info (12128): Elaborating entity "FULL_ADDER_4BITS" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|adder4bit:U2_adder4bit|FULL_ADDER_4BITS:U0" File: C:/ISEL/2022-2023/V/LIC/Project/adder4bit.vhd Line: 25
Info (12128): Elaborating entity "MUX2_1" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|CounterLogic_4bit:Inst_CounterLogic_4bit|MUX2_1:U0_MUX2_1" File: C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd Line: 45
Info (12128): Elaborating entity "register_D_R" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|Counter_4bit:Ucounter_4|register_D_R:Inst_register_D_R" File: C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd Line: 46
Info (12128): Elaborating entity "COUNTER_3" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx" File: C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd Line: 59
Info (12128): Elaborating entity "SOMADOR3" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|SOMADOR3:USOMADOR" File: C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd Line: 44
Info (12128): Elaborating entity "REGISTOR_RB" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR" File: C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd Line: 54
Info (12128): Elaborating entity "FFD" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|COUNTER_3:Ucounter_3_putIdx|REGISTOR_RB:UREGISTOR|FFD:U0FFD" File: C:/ISEL/2022-2023/V/LIC/Project/REGISTOR_RB.vhd Line: 36
Info (12128): Elaborating entity "MUX2_1_3bits" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|MAC:UMAC|MUX2_1_3bits:UMux2_1" File: C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd Line: 75
Info (12128): Elaborating entity "RingBufferControl" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RingBufferControl:URingBufferControl" File: C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd Line: 66
Info (12128): Elaborating entity "RAM" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM" File: C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd Line: 82
Warning (10492): VHDL Process Statement warning at RAM.vhd(43): signal "ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd Line: 43
Warning (10492): VHDL Process Statement warning at RAM.vhd(46): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd Line: 46
Info (12128): Elaborating entity "Output_Buffer" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer" File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd Line: 69
Info (12128): Elaborating entity "OutputBufferControl" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|OutputBufferControl:UOutputBufferControl" File: C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd Line: 39
Info (12128): Elaborating entity "REGISTOR" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Output_Buffer:uOutput_Buffer|REGISTOR:UREGISTOR" File: C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd Line: 49
Info (12128): Elaborating entity "Key_Decode" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode" File: C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd Line: 80
Info (12128): Elaborating entity "CLKDIV" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|CLKDIV:uCLKDIV" File: C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd Line: 48
Info (12128): Elaborating entity "KEY_SCAN" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan" File: C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd Line: 54
Info (12128): Elaborating entity "DECODER2_3" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|DECODER2_3:UDECODER" File: C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd Line: 53
Info (12128): Elaborating entity "MUX4_1" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|MUX4_1:UMUX4_1" File: C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd Line: 62
Info (12128): Elaborating entity "COUNTER" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER" File: C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd Line: 71
Info (12128): Elaborating entity "SOMADOR" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_SCAN:uKeyScan|COUNTER:UCOUNTER|SOMADOR:USOMADOR" File: C:/ISEL/2022-2023/V/LIC/Project/Counter.vhd Line: 44
Info (12128): Elaborating entity "KEY_CONTROL" for hierarchy "Keyboard_Reader:uKeyboard_Reader|Key_Decode:uKey_Decode|KEY_CONTROL:uKeyControL" File: C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd Line: 65
Info (12128): Elaborating entity "SLCDC" for hierarchy "SLCDC:uSLCDC" File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 111
Info (12128): Elaborating entity "equalTo12Dispatcher" for hierarchy "SLCDC:uSLCDC|equalTo12Dispatcher:uequalTo12Dispatcher" File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd Line: 75
Info (12128): Elaborating entity "SerialReceiver" for hierarchy "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver" File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd Line: 80
Info (12128): Elaborating entity "SerialControl" for hierarchy "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|SerialControl:uSerialControl" File: C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd Line: 54
Info (12128): Elaborating entity "ShiftRegister_SR" for hierarchy "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|ShiftRegister_SR:uShiftRegister" File: C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd Line: 66
Info (12128): Elaborating entity "equalTo5" for hierarchy "SLCDC:uSLCDC|SerialReceiver:uSerialReceiver|equalTo5:uequalTo5" File: C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd Line: 81
Info (12128): Elaborating entity "Dispatcher" for hierarchy "SLCDC:uSLCDC|Dispatcher:uDispat" File: C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd Line: 91
Warning (10541): VHDL Signal Declaration warning at Dispatcher.vhd(6): used implicit default value for signal "enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/ISEL/2022-2023/V/LIC/Project/Dispatcher.vhd Line: 6
Info (12128): Elaborating entity "SDC" for hierarchy "SDC:uSDC" File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 122
Info (12128): Elaborating entity "DoorController" for hierarchy "SDC:uSDC|DoorController:uDoorController" File: C:/ISEL/2022-2023/V/LIC/Project/SDC.vhd Line: 54
Warning (10631): VHDL Process Statement warning at DoorController.vhd(28): inferring latch(es) for signal or variable "NEXT_STATE", which holds its previous value in one or more paths through the process File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Info (10041): Inferred latch for "NEXT_STATE.COMPLETED" at DoorController.vhd(28) File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Info (10041): Inferred latch for "NEXT_STATE.CLOSING" at DoorController.vhd(28) File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Info (10041): Inferred latch for "NEXT_STATE.OPENING" at DoorController.vhd(28) File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Info (10041): Inferred latch for "NEXT_STATE.WAITING" at DoorController.vhd(28) File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Info (10041): Inferred latch for "NEXT_STATE.SYSTEM_OFF" at DoorController.vhd(28) File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Info (12128): Elaborating entity "door_mecanism" for hierarchy "door_mecanism:udoor_mecanism" File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 138
Info (12128): Elaborating entity "CLKDIV" for hierarchy "door_mecanism:udoor_mecanism|CLKDIV:UCLK" File: C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd Line: 81
Info (12128): Elaborating entity "counter_pl" for hierarchy "door_mecanism:udoor_mecanism|counter_pl:U6" File: C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd Line: 86
Info (12128): Elaborating entity "adder_rc" for hierarchy "door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1" File: C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd Line: 74
Info (12128): Elaborating entity "full_adder" for hierarchy "door_mecanism:udoor_mecanism|counter_pl:U6|adder_rc:U1|full_adder:\SC:0:U1" File: C:/ISEL/2022-2023/V/LIC/Project/adder_rc.vhd Line: 53
Info (12128): Elaborating entity "register_D_E_R_value" for hierarchy "door_mecanism:udoor_mecanism|counter_pl:U6|register_D_E_R_value:U2" File: C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd Line: 86
Warning (10492): VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal "RST_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd Line: 41
Info (12128): Elaborating entity "ShiftRegister_lr" for hierarchy "door_mecanism:udoor_mecanism|ShiftRegister_lr:U7" File: C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd Line: 88
Info (12128): Elaborating entity "register_D_E_R_value" for hierarchy "door_mecanism:udoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1" File: C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_lr.vhd Line: 53
Warning (10492): VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal "RST_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd Line: 41
Info (12128): Elaborating entity "door_emulation_seg" for hierarchy "door_mecanism:udoor_mecanism|door_emulation_seg:U0" File: C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd Line: 95
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.14.22:55:32 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14026): LATCH primitive "SDC:uSDC|DoorController:uDoorController|NEXT_STATE.CLOSING_137" is permanently enabled File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Warning (14026): LATCH primitive "SDC:uSDC|DoorController:uDoorController|NEXT_STATE.OPENING_150" is permanently enabled File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Warning (14026): LATCH primitive "SDC:uSDC|DoorController:uDoorController|NEXT_STATE.WAITING_163" is permanently enabled File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Warning (14026): LATCH primitive "SDC:uSDC|DoorController:uDoorController|NEXT_STATE.SYSTEM_OFF_176" is permanently enabled File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Warning (14026): LATCH primitive "SDC:uSDC|DoorController:uDoorController|NEXT_STATE.COMPLETED_124" is permanently enabled File: C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd Line: 40
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "KEY_CODE[0]" is stuck at GND File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 8
    Warning (13410): Pin "KEY_CODE[1]" is stuck at GND File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 8
    Warning (13410): Pin "KEY_CODE[2]" is stuck at GND File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 8
    Warning (13410): Pin "KEY_CODE[3]" is stuck at GND File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 8
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 10
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 10
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 10
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 11
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 11
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 11
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 12
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 12
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 12
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 13
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 13
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 13
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 14
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 14
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 15
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 15
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 519 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 437 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4799 megabytes
    Info: Processing ended: Wed Jun 14 22:55:43 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:47


