---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_8192_nprobe_8_OPQ_1
  # nprobe: 8
  # QPS 16806.72268907563
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 128.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 16806.72268907563
  # Cycles per query: 8330
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 5275.68
  #         LUT: 5495.76
  #         DSP48E: 0
  #         
  # QPS: 17052.37515225335
  # Cycles per query: 8210
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 168.0
  #         URAM: 192
  #         FF: 65688
  #         LUT: 53192
  #         DSP48E: 432
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 8
  # Stage 5:
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 420.0
  #         URAM: 0.0
  #         FF: 117620.0
  #         LUT: 109426.66666666667
  #         DSP48E: 600.0
  #         
  # QPS: 16924.564796905222
  # Cycles per query: 8272
  # HBM_CHANNEL_NUM: 20
  # STAGE5_COMP_PE_NUM: 20
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 82.0
  #         URAM: 0
  #         FF: 88178.7
  #         LUT: 92778.90000000001
  #         DSP48E: 0
  #         
  # QPS: 25125.62814070352
  # Cycles per query: 5572
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 1165486
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 1154.0
  #         URAM: 320.0
  #         FF: 787764.38
  #         LUT: 600116.3266666667
  #         DSP48E: 1984.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 20.0
  #         BRAM_18K: 714.0
  #         URAM: 320.0
  #         FF: 463620.38
  #         LUT: 406355.3266666667
  #         DSP48E: 1980.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '13.333333333333334%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.20233799705449193%', 'LUT': '0.42155743740795293%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '4.166666666666666%', 'DSP48E': '4.787234042553192%', 'FF': '2.5193298969072164%', 'LUT': '4.08014236622484%', 'URAM': '20.0%'}
  # Stage 5: {'BRAM_18K': '10.416666666666668%', 'DSP48E': '6.648936170212766%', 'FF': '4.511076337751596%', 'LUT': '8.39367533955163%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '2.0337301587301586%', 'DSP48E': '0.0%', 'FF': '3.381915040500736%', 'LUT': '7.116692746686304%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '5.182072829131653%', 'DSP48E': '1.0101010101010102%', 'FF': '0.5735295760725617%', 'LUT': '0.529585773528025%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.529585773528025%
  # Stage 2: {'BRAM_18K': '0.1400560224089636%', 'DSP48E': '46.86868686868687%', 'FF': '39.73056577021053%', 'LUT': '35.267164128392785%', 'URAM': '40.0%'}
  # LUT only:
  # Stage 2: 35.267164128392785%
  # Stage 3: {'BRAM_18K': '0.8403361344537815%', 'DSP48E': '0.0%', 'FF': '1.1379309943191023%', 'LUT': '1.3524518172511055%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 1.3524518172511055%
  # Stage 4: {'BRAM_18K': '23.52941176470588%', 'DSP48E': '21.818181818181817%', 'FF': '14.168488451694033%', 'LUT': '13.090021591776352%', 'URAM': '60.0%'}
  # LUT only:
  # Stage 4: 13.090021591776352%
  # Stage 5: {'BRAM_18K': '58.82352941176471%', 'DSP48E': '30.303030303030305%', 'FF': '25.369894222510236%', 'LUT': '26.92881315578997%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 26.92881315578997%
  # Stage 6: {'BRAM_18K': '11.484593837535014%', 'DSP48E': '0.0%', 'FF': '19.01959098519353%', 'LUT': '22.83196353326175%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 22.83196353326175%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '28.621031746031743%', 'DSP48E': '21.98581560283688%', 'FF': '30.21310367574865%', 'LUT': '46.03248701112748%', 'URAM': '33.33333333333333%'}


  # Constants
  NLIST: 8192
  NPROBE: 8
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 8

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 20 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 20

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
