 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 02:28:21 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/Q (DFFRQX2M)
                                                          0.32       0.32 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U3/Y (XNOR2X2M)
                                                          0.08       0.40 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U5/Y (XNOR2X2M)
                                                          0.09       0.46 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U6/Y (INVX2M)
                                                          0.11       0.48 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/Q (DFFRX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U8/Y (OAI2BB1X2M)
                                                          0.15       0.55 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/Q (DFFRX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.15       0.55 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/Q (DFFRX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.15       0.55 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/Q (DFFRX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.15       0.55 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/Q (DFFRX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U6/Y (OAI2BB1X2M)
                                                          0.15       0.55 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/Q (DFFRX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.17       0.56 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (DFFRX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q (DFFRX1M)
                                                          0.40       0.40 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.17       0.57 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (DFFRX1M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: RX_OUT_V (output port clocked by RXCLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RXCLK (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  RX_IN_S (in)                             0.08      20.08 f
  u_RX1/RX_IN_Top (RX)                     0.00      20.08 f
  u_RX1/u_FSM/RX_IN (RX_FSM)               0.00      20.08 f
  u_RX1/u_FSM/U32/Y (OR4X1M)               0.29      20.37 f
  u_RX1/u_FSM/U31/Y (OAI221X1M)            0.19      20.56 r
  u_RX1/u_FSM/U6/Y (NOR4BXLM)              0.14      20.71 f
  u_RX1/u_FSM/data_valid (RX_FSM)          0.00      20.71 f
  u_RX1/Data_Valid_Top (RX)                0.00      20.71 f
  U3/Y (CLKINVX1M)                         0.41      21.11 r
  U4/Y (CLKINVX40M)                        8.90      30.02 f
  RX_OUT_V (out)                           0.00      30.02 f
  data arrival time                                  30.02

  clock RXCLK (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  output external delay                  -20.00     -19.95
  data required time                                -19.95
  -----------------------------------------------------------
  data required time                                -19.95
  data arrival time                                 -30.02
  -----------------------------------------------------------
  slack (MET)                                        49.97


  Startpoint: RX_IN_S (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  RX_IN_S (in)                                            0.08      20.08 f
  u_RX1/RX_IN_Top (RX)                                    0.00      20.08 f
  u_RX1/u_Data_Sampling/RX_in (Data_Sampling)             0.00      20.08 f
  u_RX1/u_Data_Sampling/U7/Y (OAI2BB2XLM)                 0.19      20.27 f
  u_RX1/u_Data_Sampling/bits_reg[0]/D (DFFRX1M)           0.00      20.27 f
  data arrival time                                                 20.27

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -20.27
  --------------------------------------------------------------------------
  slack (MET)                                                       20.25


  Startpoint: parity_enable
              (input port clocked by RXCLK)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  parity_enable (in)                                      0.08      20.08 f
  u_UART_TX_Top1/Par_En_UART (UART_TX_Top)                0.00      20.08 f
  u_UART_TX_Top1/u_FSM/Par_En (FSM)                       0.00      20.08 f
  u_UART_TX_Top1/u_FSM/U10/Y (AOI2B1X1M)                  0.19      20.27 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (DFFRX1M)
                                                          0.00      20.27 f
  data arrival time                                                 20.27

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -20.27
  --------------------------------------------------------------------------
  slack (MET)                                                       20.25


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.09 f
  u_UART_TX_Top1/u_FSM/Data_Valid (FSM)                   0.00      20.09 f
  u_UART_TX_Top1/u_FSM/U9/Y (OAI2BB2X1M)                  0.20      20.29 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (DFFRX1M)
                                                          0.00      20.29 f
  data arrival time                                                 20.29

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -20.29
  --------------------------------------------------------------------------
  slack (MET)                                                       20.25


  Startpoint: parity_enable
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  parity_enable (in)                                      0.08      20.08 f
  u_RX1/PAR_EN_TOP (RX)                                   0.00      20.08 f
  u_RX1/u_FSM/PAR_EN (RX_FSM)                             0.00      20.08 f
  u_RX1/u_FSM/U22/Y (OAI2B11X1M)                          0.23      20.31 f
  u_RX1/u_FSM/CurrentState_reg[0]/D (DFFRQX1M)            0.00      20.31 f
  data arrival time                                                 20.31

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_FSM/CurrentState_reg[0]/CK (DFFRQX1M)           0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.29


  Startpoint: TX_IN_P[7] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_P[7] (in)                                         0.09      20.09 f
  u_UART_TX_Top1/P_Data_UART[7] (UART_TX_Top)             0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[7] (Serializer_Top)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[7] (Serializer)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (AO22X1M)
                                                          0.25      20.34 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (DFFRX1M)
                                                          0.00      20.34 f
  data arrival time                                                 20.34

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -20.34
  --------------------------------------------------------------------------
  slack (MET)                                                       20.30


  Startpoint: TX_IN_P[5] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_P[5] (in)                                         0.09      20.09 f
  u_UART_TX_Top1/P_Data_UART[5] (UART_TX_Top)             0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[5] (Serializer_Top)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[5] (Serializer)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (AOI22X1M)
                                                          0.20      20.29 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.08      20.37 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (DFFRX1M)
                                                          0.00      20.37 f
  data arrival time                                                 20.37

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -20.37
  --------------------------------------------------------------------------
  slack (MET)                                                       20.33


  Startpoint: TX_IN_P[1] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_P[1] (in)                                         0.09      20.09 f
  u_UART_TX_Top1/P_Data_UART[1] (UART_TX_Top)             0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[1] (Serializer_Top)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[1] (Serializer)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U15/Y (AOI22X1M)
                                                          0.20      20.29 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.08      20.37 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (DFFRX1M)
                                                          0.00      20.37 f
  data arrival time                                                 20.37

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -20.37
  --------------------------------------------------------------------------
  slack (MET)                                                       20.33


  Startpoint: TX_IN_P[4] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_P[4] (in)                                         0.09      20.09 f
  u_UART_TX_Top1/P_Data_UART[4] (UART_TX_Top)             0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[4] (Serializer_Top)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[4] (Serializer)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U17/Y (AOI22X1M)
                                                          0.20      20.29 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.08      20.37 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (DFFRX1M)
                                                          0.00      20.37 f
  data arrival time                                                 20.37

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -20.37
  --------------------------------------------------------------------------
  slack (MET)                                                       20.33


  Startpoint: TX_IN_P[0] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_P[0] (in)                                         0.09      20.09 f
  u_UART_TX_Top1/P_Data_UART[0] (UART_TX_Top)             0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[0] (Serializer_Top)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[0] (Serializer)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U13/Y (AOI22X1M)
                                                          0.20      20.29 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.08      20.37 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (DFFRX1M)
                                                          0.00      20.37 f
  data arrival time                                                 20.37

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -20.37
  --------------------------------------------------------------------------
  slack (MET)                                                       20.33


  Startpoint: TX_IN_P[3] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_P[3] (in)                                         0.09      20.09 f
  u_UART_TX_Top1/P_Data_UART[3] (UART_TX_Top)             0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/P_Data_Top[3] (Serializer_Top)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/P_Data[3] (Serializer)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U11/Y (AOI22X1M)
                                                          0.20      20.29 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.08      20.37 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (DFFRX1M)
                                                          0.00      20.37 f
  data arrival time                                                 20.37

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -20.37
  --------------------------------------------------------------------------
  slack (MET)                                                       20.33


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[6]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.25       0.25 f
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.25 f
  u_RX1/U4/Y (CLKINVX1M)                                  0.48       0.74 r
  u_RX1/U6/Y (CLKINVX40M)                                 8.92       9.66 f
  u_RX1/P_Data_Top[6] (RX)                                0.00       9.66 f
  RX_OUT_P[6] (out)                                       0.00       9.66 f
  data arrival time                                                  9.66

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                       29.61


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[5]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (DFFRHQX1M)          0.25       0.25 f
  u_RX1/u_Deserializer/Data[5] (Deserializer)             0.00       0.25 f
  u_RX1/U10/Y (CLKINVX1M)                                 0.48       0.74 r
  u_RX1/U12/Y (CLKINVX40M)                                8.92       9.66 f
  u_RX1/P_Data_Top[5] (RX)                                0.00       9.66 f
  RX_OUT_P[5] (out)                                       0.00       9.66 f
  data arrival time                                                  9.66

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                       29.61


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[4]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (DFFRHQX1M)          0.25       0.25 f
  u_RX1/u_Deserializer/Data[4] (Deserializer)             0.00       0.25 f
  u_RX1/U22/Y (CLKINVX1M)                                 0.48       0.74 r
  u_RX1/U24/Y (CLKINVX40M)                                8.92       9.66 f
  u_RX1/P_Data_Top[4] (RX)                                0.00       9.66 f
  RX_OUT_P[4] (out)                                       0.00       9.66 f
  data arrival time                                                  9.66

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                       29.61


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[2]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (DFFRHQX1M)          0.25       0.25 f
  u_RX1/u_Deserializer/Data[2] (Deserializer)             0.00       0.25 f
  u_RX1/U1/Y (CLKINVX1M)                                  0.48       0.74 r
  u_RX1/U3/Y (CLKINVX40M)                                 8.92       9.66 f
  u_RX1/P_Data_Top[2] (RX)                                0.00       9.66 f
  RX_OUT_P[2] (out)                                       0.00       9.66 f
  data arrival time                                                  9.66

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                       29.61


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[1]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (DFFRHQX1M)          0.25       0.25 f
  u_RX1/u_Deserializer/Data[1] (Deserializer)             0.00       0.25 f
  u_RX1/U7/Y (CLKINVX1M)                                  0.48       0.74 r
  u_RX1/U9/Y (CLKINVX40M)                                 8.92       9.66 f
  u_RX1/P_Data_Top[1] (RX)                                0.00       9.66 f
  RX_OUT_P[1] (out)                                       0.00       9.66 f
  data arrival time                                                  9.66

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                       29.61


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[0]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (DFFRHQX1M)          0.25       0.25 f
  u_RX1/u_Deserializer/Data[0] (Deserializer)             0.00       0.25 f
  u_RX1/U19/Y (CLKINVX1M)                                 0.48       0.74 r
  u_RX1/U21/Y (CLKINVX40M)                                8.92       9.66 f
  u_RX1/P_Data_Top[0] (RX)                                0.00       9.66 f
  RX_OUT_P[0] (out)                                       0.00       9.66 f
  data arrival time                                                  9.66

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                       29.61


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[7]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (DFFRX1M)           0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/QN (DFFRX1M)           0.28       0.28 r
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.06       0.34 f
  u_RX1/u_Deserializer/Data[7] (Deserializer)             0.00       0.34 f
  u_RX1/U16/Y (CLKINVX1M)                                 0.46       0.80 r
  u_RX1/U18/Y (CLKINVX40M)                                8.92       9.72 f
  u_RX1/P_Data_Top[7] (RX)                                0.00       9.72 f
  RX_OUT_P[7] (out)                                       0.00       9.72 f
  data arrival time                                                  9.72

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[3]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/QN (DFFRX1M)           0.28       0.28 r
  u_RX1/u_Deserializer/U2/Y (INVX2M)                      0.06       0.34 f
  u_RX1/u_Deserializer/Data[3] (Deserializer)             0.00       0.34 f
  u_RX1/U13/Y (CLKINVX1M)                                 0.46       0.80 r
  u_RX1/U15/Y (CLKINVX40M)                                8.92       9.72 f
  u_RX1/P_Data_Top[3] (RX)                                0.00       9.72 f
  RX_OUT_P[3] (out)                                       0.00       9.72 f
  data arrival time                                                  9.72

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_S (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (DFFQX2M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/Q (DFFQX2M)
                                                          0.25       0.25 f
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit (Parity_Unit)      0.00       0.25 f
  u_UART_TX_Top1/u_Mux_4/Par_Bit (Mux_4)                  0.00       0.25 f
  u_UART_TX_Top1/u_Mux_4/U4/Y (NOR2BX2M)                  0.15       0.40 r
  u_UART_TX_Top1/u_Mux_4/U6/Y (OAI21XLM)                  0.16       0.56 f
  u_UART_TX_Top1/u_Mux_4/TX_Out (Mux_4)                   0.00       0.56 f
  u_UART_TX_Top1/TX_Out_UART (UART_TX_Top)                0.00       0.56 f
  U1/Y (CLKINVX1M)                                        0.41       0.97 r
  U2/Y (CLKINVX40M)                                       8.90       9.87 f
  TX_OUT_S (out)                                          0.00       9.87 f
  data arrival time                                                  9.87

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                       29.82


  Startpoint: u_RX1/u_FSM/stp_error_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_V (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/stp_error_reg/CK (DFFRX1M)                  0.00       0.00 r
  u_RX1/u_FSM/stp_error_reg/QN (DFFRX1M)                  0.31       0.31 f
  u_RX1/u_FSM/U38/Y (NAND4BX1M)                           0.16       0.46 r
  u_RX1/u_FSM/U6/Y (NOR4BXLM)                             0.11       0.58 f
  u_RX1/u_FSM/data_valid (RX_FSM)                         0.00       0.58 f
  u_RX1/Data_Valid_Top (RX)                               0.00       0.58 f
  U3/Y (CLKINVX1M)                                        0.41       0.98 r
  U4/Y (CLKINVX40M)                                       8.90       9.89 f
  RX_OUT_V (out)                                          0.00       9.89 f
  data arrival time                                                  9.89

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -20.00     -19.95
  data required time                                               -19.95
  --------------------------------------------------------------------------
  data required time                                               -19.95
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                       29.84


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[1]/QN (DFFRX1M)          0.34       0.34 r
  u_RX1/u_Data_Sampling/U8/Y (OAI2BB2X1M)                 0.12       0.46 f
  u_RX1/u_Data_Sampling/bits_reg[2]/D (DFFRQX1M)          0.00       0.46 f
  data arrival time                                                  0.46

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (DFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: u_RX1/u_FSM/strt_error_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_FSM/strt_error_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/strt_error_reg/CK (DFFRX1M)                 0.00       0.00 r
  u_RX1/u_FSM/strt_error_reg/QN (DFFRX1M)                 0.34       0.34 r
  u_RX1/u_FSM/U7/Y (MXI2X1M)                              0.13       0.47 f
  u_RX1/u_FSM/strt_error_reg/D (DFFRX1M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_FSM/strt_error_reg/CK (DFFRX1M)                 0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: u_RX1/u_FSM/stp_error_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_FSM/stp_error_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_FSM/stp_error_reg/CK (DFFRX1M)                  0.00       0.00 r
  u_RX1/u_FSM/stp_error_reg/QN (DFFRX1M)                  0.34       0.34 r
  u_RX1/u_FSM/U10/Y (MXI2X1M)                             0.13       0.47 f
  u_RX1/u_FSM/stp_error_reg/D (DFFRX1M)                   0.00       0.47 f
  data arrival time                                                  0.47

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_FSM/stp_error_reg/CK (DFFRX1M)                  0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)          0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[0]/QN (DFFRX1M)          0.33       0.33 r
  u_RX1/u_Data_Sampling/U4/Y (OAI22XLM)                   0.15       0.48 f
  u_RX1/u_Data_Sampling/bits_reg[1]/D (DFFRX1M)           0.00       0.48 f
  data arrival time                                                  0.48

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (DFFRX1M)          0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)          0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[0]/QN (DFFRX1M)          0.33       0.33 r
  u_RX1/u_Data_Sampling/U7/Y (OAI2BB2XLM)                 0.16       0.49 f
  u_RX1/u_Data_Sampling/bits_reg[0]/D (DFFRX1M)           0.00       0.49 f
  data arrival time                                                  0.49

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_RX1/u_Parity_Check/par_err_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_FSM/par_error_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Parity_Check/par_err_reg/CK (DFFRQX1M)          0.00       0.00 r
  u_RX1/u_Parity_Check/par_err_reg/Q (DFFRQX1M)           0.35       0.35 f
  u_RX1/u_Parity_Check/par_err (Parity_Check)             0.00       0.35 f
  u_RX1/u_FSM/par_err (RX_FSM)                            0.00       0.35 f
  u_RX1/u_FSM/U8/Y (CLKMX2X2M)                            0.17       0.53 f
  u_RX1/u_FSM/par_error_reg/D (DFFRQX1M)                  0.00       0.53 f
  data arrival time                                                  0.53

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_FSM/par_error_reg/CK (DFFRQX1M)                 0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: u_RX1/u_Stop_Check/stop_err_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Stop_Check/stop_err_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Stop_Check/stop_err_reg/CK (DFFRQX1M)           0.00       0.00 r
  u_RX1/u_Stop_Check/stop_err_reg/Q (DFFRQX1M)            0.39       0.39 f
  u_RX1/u_Stop_Check/U3/Y (AOI2B1X1M)                     0.20       0.59 f
  u_RX1/u_Stop_Check/stop_err_reg/D (DFFRQX1M)            0.00       0.59 f
  data arrival time                                                  0.59

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Stop_Check/stop_err_reg/CK (DFFRQX1M)           0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/Q (DFFRHQX1M)
                                                          0.39       0.39 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U7/Y (XNOR2X2M)     0.18       0.57 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/D (DFFRHQX1M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (DFFRHQX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRHQX4M)
                                                          0.26       0.26 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U11/S (ADDHX1M)
                                                          0.19       0.45 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U5/Y (NOR2BX2M)
                                                          0.13       0.58 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRHQX4M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRHQX4M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_RX1/u_Start_Check/start_err_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Start_Check/start_err_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Start_Check/start_err_reg/CK (DFFRQX1M)         0.00       0.00 r
  u_RX1/u_Start_Check/start_err_reg/Q (DFFRQX1M)          0.38       0.38 r
  u_RX1/u_Start_Check/U3/Y (OA21X1M)                      0.16       0.54 r
  u_RX1/u_Start_Check/start_err_reg/D (DFFRQX1M)          0.00       0.54 r
  data arrival time                                                  0.54

  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_RX1/u_Start_Check/start_err_reg/CK (DFFRQX1M)         0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


1
