

================================================================
== Vivado HLS Report for 'zlaswp_s'
================================================================
* Date:           Sun May 24 20:38:00 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      9|       0|    1080|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     407|    -|
|Register         |        -|      -|    1267|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      9|    1267|    1487|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln120_fu_664_p2     |     *    |      3|  0|  21|          32|          32|
    |mul_ln146_fu_783_p2     |     *    |      3|  0|  21|          32|          32|
    |mul_ln99_fu_447_p2      |     *    |      3|  0|  21|          32|          32|
    |add_ln110_fu_641_p2     |     +    |      0|  0|  39|          32|           6|
    |add_ln114_fu_695_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln116_fu_630_p2     |     +    |      0|  0|  18|           2|          11|
    |add_ln119_fu_689_p2     |     +    |      0|  0|  39|           1|          32|
    |add_ln141_fu_814_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln142_fu_761_p2     |     +    |      0|  0|  18|           2|          11|
    |add_ln145_fu_808_p2     |     +    |      0|  0|  39|           1|          32|
    |add_ln93_fu_421_p2      |     +    |      0|  0|  18|           1|          11|
    |add_ln99_fu_453_p2      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_406_p2           |     +    |      0|  0|  39|          32|          32|
    |i_4_1_fu_788_p2         |     +    |      0|  0|  39|          32|          32|
    |i_4_fu_653_p2           |     +    |      0|  0|  39|          32|           5|
    |i_5_3_fu_798_p2         |     +    |      0|  0|  39|          32|          32|
    |i_5_fu_669_p2           |     +    |      0|  0|  39|          32|          32|
    |i_6_fu_679_p2           |     +    |      0|  0|  39|          32|          32|
    |sub_ln107_1_fu_501_p2   |     -    |      0|  0|  34|           1|          27|
    |sub_ln107_fu_485_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln121_fu_700_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln124_fu_710_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln147_fu_819_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln150_fu_829_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln99_fu_441_p2      |     -    |      0|  0|  39|           1|          32|
    |grp_fu_363_p2           |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln108_fu_533_p2    |   icmp   |      0|  0|  18|          27|           1|
    |icmp_ln110_fu_549_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln114_1_fu_597_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln114_2_fu_608_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln117_fu_647_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln119_fu_659_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln136_fu_576_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln141_1_fu_726_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln141_2_fu_738_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln143_fu_772_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln145_fu_778_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln93_fu_427_p2     |   icmp   |      0|  0|  18|          32|           1|
    |or_ln137_fu_580_p2      |    or    |      0|  0|  32|          32|           1|
    |select_ln107_fu_517_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln114_fu_619_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln141_fu_750_p3  |  select  |      0|  0|   2|           1|           1|
    |xor_ln114_1_fu_613_p2   |    xor   |      0|  0|   6|           1|           2|
    |xor_ln114_fu_602_p2     |    xor   |      0|  0|   6|           1|           2|
    |xor_ln141_1_fu_744_p2   |    xor   |      0|  0|   6|           1|           2|
    |xor_ln141_fu_732_p2     |    xor   |      0|  0|   6|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0|1080|         890|         926|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |a_i_address0                           |  27|          5|   10|         50|
    |a_i_address1                           |  27|          5|   10|         50|
    |a_r_address0                           |  27|          5|   10|         50|
    |a_r_address1                           |  27|          5|   10|         50|
    |ap_NS_fsm                              |  65|         16|    1|         16|
    |ap_phi_mux_i1_load_1_phi_fu_292_p4     |   9|          2|   32|         64|
    |ap_phi_mux_i_3_1_phi_fu_239_p4         |   9|          2|    1|          2|
    |ap_phi_mux_ix0_load_1_phi_fu_316_p4    |   9|          2|   32|         64|
    |ap_phi_mux_storemerge27_phi_fu_228_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge49_phi_fu_208_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_phi_fu_218_p4    |   9|          2|   32|         64|
    |empty_4_reg_343                        |   9|          2|   32|         64|
    |empty_reg_324                          |   9|          2|   32|         64|
    |grp_fu_363_p0                          |  15|          3|    2|          6|
    |i1_load_137_reg_248                    |   9|          2|   32|         64|
    |i1_load_1_reg_289                      |   9|          2|   32|         64|
    |i_1_133_reg_258                        |   9|          2|   32|         64|
    |i_1_1_reg_301                          |   9|          2|   32|         64|
    |i_s                                    |   9|          2|   32|         64|
    |ipiv_address0                          |  15|          3|   10|         30|
    |ix                                     |  15|          3|   32|         96|
    |ix0_load_130_reg_268                   |   9|          2|   32|         64|
    |ix0_load_1_reg_313                     |   9|          2|   32|         64|
    |k_load_1_reg_334                       |   9|          2|   32|         64|
    |k_load_3_reg_354                       |   9|          2|   32|         64|
    |storemerge10_reg_278                   |   9|          2|   32|         64|
    |storemerge27_reg_225                   |   9|          2|   32|         64|
    |storemerge49_reg_205                   |   9|          2|   32|         64|
    |storemerge_reg_215                     |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 407|         87|  726|       1630|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a_i_addr_1_reg_1016   |  10|   0|   10|          0|
    |a_i_addr_2_reg_1061   |  10|   0|   10|          0|
    |a_i_addr_3_reg_1071   |  10|   0|   10|          0|
    |a_i_addr_reg_1006     |  10|   0|   10|          0|
    |a_r_addr_1_reg_1011   |  10|   0|   10|          0|
    |a_r_addr_2_reg_1056   |  10|   0|   10|          0|
    |a_r_addr_3_reg_1066   |  10|   0|   10|          0|
    |a_r_addr_reg_1001     |  10|   0|   10|          0|
    |add_ln119_reg_991     |  32|   0|   32|          0|
    |add_ln145_reg_1046    |  32|   0|   32|          0|
    |add_ln93_reg_845      |  11|   0|   11|          0|
    |ap_CS_fsm             |  15|   0|   15|          0|
    |empty_4_reg_343       |  32|   0|   32|          0|
    |empty_reg_324         |  32|   0|   32|          0|
    |i1                    |  32|   0|   32|          0|
    |i1_load_137_reg_248   |  32|   0|   32|          0|
    |i1_load_1_reg_289     |  32|   0|   32|          0|
    |i1_load_reg_926       |  32|   0|   32|          0|
    |i2                    |  32|   0|   32|          0|
    |i_1_133_reg_258       |  32|   0|   32|          0|
    |i_1_1_reg_301         |  32|   0|   32|          0|
    |i_1_reg_890           |  27|   0|   32|          5|
    |i_2_reg_919           |  32|   0|   32|          0|
    |i_3_1_reg_235         |   1|   0|    2|          1|
    |i_3_reg_901           |  31|   0|   32|          1|
    |i_4_reg_973           |  32|   0|   32|          0|
    |i_s                   |  32|   0|   32|          0|
    |icmp_ln108_reg_897    |   1|   0|    1|          0|
    |icmp_ln114_reg_906    |   1|   0|    1|          0|
    |icmp_ln117_reg_964    |   1|   0|    1|          0|
    |icmp_ln136_reg_937    |   1|   0|    1|          0|
    |icmp_ln141_reg_946    |   1|   0|    1|          0|
    |icmp_ln143_reg_1029   |   1|   0|    1|          0|
    |icmp_ln93_reg_858     |   1|   0|    1|          0|
    |ip                    |  32|   0|   32|          0|
    |ix                    |  32|   0|   32|          0|
    |ix0                   |  32|   0|   32|          0|
    |ix0_load_130_reg_268  |  32|   0|   32|          0|
    |ix0_load_1_reg_313    |  32|   0|   32|          0|
    |ix0_load_reg_914      |  32|   0|   32|          0|
    |j                     |  32|   0|   32|          0|
    |k_load_1_reg_334      |  32|   0|   32|          0|
    |k_load_3_reg_354      |  32|   0|   32|          0|
    |mul_ln99_reg_879      |  32|   0|   32|          0|
    |or_ln137_reg_941      |  27|   0|   32|          5|
    |reg_392               |  32|   0|   32|          0|
    |reg_396               |  32|   0|   32|          0|
    |reg_401               |  32|   0|   32|          0|
    |sext_ln136_reg_932    |  31|   0|   32|          1|
    |storemerge10_reg_278  |  32|   0|   32|          0|
    |storemerge27_reg_225  |  32|   0|   32|          0|
    |storemerge49_reg_205  |  32|   0|   32|          0|
    |storemerge_reg_215    |  32|   0|   32|          0|
    |tmp_reg_875           |   1|   0|    1|          0|
    |trunc_ln121_reg_981   |  11|   0|   11|          0|
    |trunc_ln124_reg_986   |  11|   0|   11|          0|
    |trunc_ln147_reg_1036  |  11|   0|   11|          0|
    |trunc_ln150_reg_1041  |  11|   0|   11|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |1267|   0| 1280|         13|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    zlaswp_   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    zlaswp_   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    zlaswp_   | return value |
|ap_done        | out |    1| ap_ctrl_hs |    zlaswp_   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    zlaswp_   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    zlaswp_   | return value |
|ap_return      | out |   32| ap_ctrl_hs |    zlaswp_   | return value |
|n              |  in |   32|   ap_none  |       n      |    pointer   |
|a_i_address0   | out |   10|  ap_memory |      a_i     |     array    |
|a_i_ce0        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_we0        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_d0         | out |   32|  ap_memory |      a_i     |     array    |
|a_i_q0         |  in |   32|  ap_memory |      a_i     |     array    |
|a_i_address1   | out |   10|  ap_memory |      a_i     |     array    |
|a_i_ce1        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_we1        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_d1         | out |   32|  ap_memory |      a_i     |     array    |
|a_i_q1         |  in |   32|  ap_memory |      a_i     |     array    |
|a_r_address0   | out |   10|  ap_memory |      a_r     |     array    |
|a_r_ce0        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_we0        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_d0         | out |   32|  ap_memory |      a_r     |     array    |
|a_r_q0         |  in |   32|  ap_memory |      a_r     |     array    |
|a_r_address1   | out |   10|  ap_memory |      a_r     |     array    |
|a_r_ce1        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_we1        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_d1         | out |   32|  ap_memory |      a_r     |     array    |
|a_r_q1         |  in |   32|  ap_memory |      a_r     |     array    |
|lda            |  in |   32|   ap_none  |      lda     |    pointer   |
|k1             |  in |   32|   ap_none  |      k1      |    pointer   |
|k2             |  in |   32|   ap_none  |      k2      |    pointer   |
|ipiv_address0  | out |   10|  ap_memory |     ipiv     |     array    |
|ipiv_ce0       | out |    1|  ap_memory |     ipiv     |     array    |
|ipiv_q0        |  in |   32|  ap_memory |     ipiv     |     array    |
|incx           |  in |   32|   ap_none  |     incx     |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 10 
4 --> 5 3 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 10 
13 --> 14 
14 --> 15 
15 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.36>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %n), !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %a_i), !map !19"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %a_r), !map !25"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %lda), !map !29"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %k1), !map !33"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %k2), !map !37"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %ipiv), !map !41"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %incx), !map !45"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !49"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @zlaswp_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_dim1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lda)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:87]   --->   Operation 26 'read' 'a_dim1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %a_dim1 to i11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:88]   --->   Operation 27 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%add_ln93 = add i11 1, %trunc_ln88" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:93]   --->   Operation 28 'add' 'add_ln93' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%incx_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %incx)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:93]   --->   Operation 29 'read' 'incx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.54ns)   --->   "%icmp_ln93 = icmp sgt i32 %incx_read, 0" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:93]   --->   Operation 30 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%k1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %k1)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:94]   --->   Operation 31 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%k2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %k2)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:96]   --->   Operation 32 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.06ns)   --->   "br i1 %icmp_ln93, label %3, label %1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:93]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %incx_read, i32 31)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:98]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %._crit_edge" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:98]   --->   Operation 35 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.78ns)   --->   "%sub_ln99 = sub nsw i32 1, %k2_read" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:99]   --->   Operation 36 'sub' 'sub_ln99' <Predicate = (!icmp_ln93 & tmp)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (6.58ns)   --->   "%mul_ln99 = mul nsw i32 %incx_read, %sub_ln99" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:99]   --->   Operation 37 'mul' 'mul_ln99' <Predicate = (!icmp_ln93 & tmp)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln99 = add nsw i32 %mul_ln99, 1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:99]   --->   Operation 38 'add' 'add_ln99' <Predicate = (!icmp_ln93)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.06ns)   --->   "br label %3"   --->   Operation 39 'br' <Predicate = (!icmp_ln93)> <Delay = 1.06>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%storemerge49 = phi i32 [ %add_ln99, %2 ], [ %k1_read, %0 ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:99]   --->   Operation 40 'phi' 'storemerge49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %k2_read, %2 ], [ %k1_read, %0 ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:96]   --->   Operation 41 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%storemerge27 = phi i32 [ %k1_read, %2 ], [ %k2_read, %0 ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:94]   --->   Operation 42 'phi' 'storemerge27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_3_1 = phi i2 [ -1, %2 ], [ 1, %0 ]"   --->   Operation 43 'phi' 'i_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %storemerge49, i32* @ix0, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:99]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @i1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:95]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %storemerge27, i32* @i2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:101]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_2_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %n)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 47 'read' 'i_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2_1, i32 31)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 48 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.78ns)   --->   "%sub_ln107 = sub i32 0, %i_2_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 49 'sub' 'sub_ln107' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln107, i32 5, i32 31)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 50 'partselect' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.69ns)   --->   "%sub_ln107_1 = sub i27 0, %trunc_ln107_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 51 'sub' 'sub_ln107_1' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %i_2_1, i32 5, i32 31)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 52 'partselect' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.59ns)   --->   "%select_ln107 = select i1 %tmp_1, i27 %sub_ln107_1, i27 %trunc_ln107_2" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 53 'select' 'select_ln107' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %select_ln107, i5 0)" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:107]   --->   Operation 54 'bitconcatenate' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.53ns)   --->   "%icmp_ln108 = icmp eq i27 %select_ln107, 0" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:108]   --->   Operation 55 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.06ns)   --->   "br i1 %icmp_ln108, label %.loopexit25, label %.preheader.preheader" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:108]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.06>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i_3 = sext i2 %i_3_1 to i32" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:113]   --->   Operation 57 'sext' 'i_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.64ns)   --->   "%icmp_ln114 = icmp eq i2 %i_3_1, -1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 58 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln108)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 59 'br' <Predicate = (!icmp_ln108)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%i1_load_137 = phi i32 [ %i1_load, %10 ], [ %storemerge, %.preheader.preheader ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 60 'phi' 'i1_load_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i_1_133 = phi i32 [ %i_2, %10 ], [ %storemerge27, %.preheader.preheader ]"   --->   Operation 61 'phi' 'i_1_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%ix0_load_130 = phi i32 [ %ix0_load, %10 ], [ %storemerge49, %.preheader.preheader ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:111]   --->   Operation 62 'phi' 'ix0_load_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%storemerge10 = phi i32 [ %add_ln110, %10 ], [ 1, %.preheader.preheader ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 63 'phi' 'storemerge10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %storemerge10, i32* @j, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 64 'store' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.54ns)   --->   "%icmp_ln110 = icmp sgt i32 %storemerge10, %i_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 65 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln108)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %.loopexit25.loopexit, label %4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 66 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ix0_load = load i32* @ix0, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:111]   --->   Operation 67 'load' 'ix0_load' <Predicate = (!icmp_ln108 & !icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.19ns)   --->   "store i32 %ix0_load, i32* @ix, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:111]   --->   Operation 68 'store' <Predicate = (!icmp_ln108 & !icmp_ln110)> <Delay = 1.19>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%i_2 = load i32* @i2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:112]   --->   Operation 69 'load' 'i_2' <Predicate = (!icmp_ln108 & !icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%i1_load = load i32* @i1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 70 'load' 'i1_load' <Predicate = (!icmp_ln108 & !icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.06ns)   --->   "br label %5" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 71 'br' <Predicate = (!icmp_ln108 & !icmp_ln110)> <Delay = 1.06>
ST_3 : Operation 72 [1/1] (1.06ns)   --->   "br label %.loopexit25"   --->   Operation 72 'br' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 1.06>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%i1_load_1 = phi i32 [ %storemerge, %3 ], [ %i1_load_137, %.loopexit25.loopexit ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:96]   --->   Operation 73 'phi' 'i1_load_1' <Predicate = (icmp_ln110) | (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i_1_1 = phi i32 [ %storemerge27, %3 ], [ %i_1_133, %.loopexit25.loopexit ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:94]   --->   Operation 74 'phi' 'i_1_1' <Predicate = (icmp_ln110) | (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ix0_load_1 = phi i32 [ %storemerge49, %3 ], [ %ix0_load_130, %.loopexit25.loopexit ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:99]   --->   Operation 75 'phi' 'ix0_load_1' <Predicate = (icmp_ln110) | (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i2 %i_3_1 to i32" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:136]   --->   Operation 76 'sext' 'sext_ln136' <Predicate = (icmp_ln110) | (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.54ns)   --->   "%icmp_ln136 = icmp eq i32 %i_1, %i_2_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:136]   --->   Operation 77 'icmp' 'icmp_ln136' <Predicate = (icmp_ln110) | (icmp_ln108)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %.loopexit23.new, label %11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:136]   --->   Operation 78 'br' <Predicate = (icmp_ln110) | (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln137 = or i32 %i_1, 1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:137]   --->   Operation 79 'or' 'or_ln137' <Predicate = (icmp_ln110 & !icmp_ln136) | (icmp_ln108 & !icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.19ns)   --->   "store i32 %ix0_load_1, i32* @ix, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:138]   --->   Operation 80 'store' <Predicate = (icmp_ln110 & !icmp_ln136) | (icmp_ln108 & !icmp_ln136)> <Delay = 1.19>
ST_3 : Operation 81 [1/1] (0.64ns)   --->   "%icmp_ln141 = icmp eq i2 %i_3_1, -1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 81 'icmp' 'icmp_ln141' <Predicate = (icmp_ln110 & !icmp_ln136) | (icmp_ln108 & !icmp_ln136)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.06ns)   --->   "br label %12" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 82 'br' <Predicate = (icmp_ln110 & !icmp_ln136) | (icmp_ln108 & !icmp_ln136)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty = phi i32 [ %i1_load, %4 ], [ %add_ln114, %.loopexit24 ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 83 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.06ns)   --->   "store i32 %empty, i32* @i_s, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.06>
ST_4 : Operation 85 [1/1] (1.54ns)   --->   "%icmp_ln114_1 = icmp slt i32 %empty, %i_2" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 85 'icmp' 'icmp_ln114_1' <Predicate = (icmp_ln114)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln114)   --->   "%xor_ln114 = xor i1 %icmp_ln114_1, true" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 86 'xor' 'xor_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.54ns)   --->   "%icmp_ln114_2 = icmp slt i32 %i_2, %empty" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 87 'icmp' 'icmp_ln114_2' <Predicate = (!icmp_ln114)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln114)   --->   "%xor_ln114_1 = xor i1 %icmp_ln114_2, true" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 88 'xor' 'xor_ln114_1' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln114 = select i1 %icmp_ln114, i1 %xor_ln114, i1 %xor_ln114_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 89 'select' 'select_ln114' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %select_ln114, label %6, label %10" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ix_load = load i32* @ix, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 91 'load' 'ix_load' <Predicate = (select_ln114)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %ix_load to i11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 92 'trunc' 'trunc_ln116' <Predicate = (select_ln114)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.42ns)   --->   "%add_ln116 = add i11 -1, %trunc_ln116" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 93 'add' 'add_ln116' <Predicate = (select_ln114)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i11 %add_ln116 to i64" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 94 'sext' 'sext_ln116' <Predicate = (select_ln114)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%ipiv_addr = getelementptr [1000 x i32]* %ipiv, i64 0, i64 %sext_ln116" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 95 'getelementptr' 'ipiv_addr' <Predicate = (select_ln114)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.66ns)   --->   "%ipiv_load = load i32* %ipiv_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 96 'load' 'ipiv_load' <Predicate = (select_ln114)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%j_load = load i32* @j, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 97 'load' 'j_load' <Predicate = (!select_ln114)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln110 = add nsw i32 %j_load, 32" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 98 'add' 'add_ln110' <Predicate = (!select_ln114)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:110]   --->   Operation 99 'br' <Predicate = (!select_ln114)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 100 [1/2] (2.66ns)   --->   "%ipiv_load = load i32* %ipiv_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 100 'load' 'ipiv_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 101 [1/1] (1.06ns)   --->   "store i32 %ipiv_load, i32* @ip, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:116]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.06>
ST_5 : Operation 102 [1/1] (1.54ns)   --->   "%icmp_ln117 = icmp eq i32 %ipiv_load, %empty" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:117]   --->   Operation 102 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %.loopexit24, label %7" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:117]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%j_load_1 = load i32* @j, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:118]   --->   Operation 104 'load' 'j_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.78ns)   --->   "%i_4 = add nsw i32 %j_load_1, 31" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:118]   --->   Operation 105 'add' 'i_4' <Predicate = (!icmp_ln117)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.06ns)   --->   "br label %8" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:119]   --->   Operation 106 'br' <Predicate = (!icmp_ln117)> <Delay = 1.06>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%k_load_1 = phi i32 [ %j_load_1, %7 ], [ %add_ln119, %9 ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:118]   --->   Operation 107 'phi' 'k_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.54ns)   --->   "%icmp_ln119 = icmp sgt i32 %k_load_1, %i_4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:119]   --->   Operation 108 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.loopexit24.loopexit, label %9" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:119]   --->   Operation 109 'br' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%i_load = load i32* @i_s, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:120]   --->   Operation 110 'load' 'i_load' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (6.58ns)   --->   "%mul_ln120 = mul nsw i32 %a_dim1, %k_load_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:120]   --->   Operation 111 'mul' 'mul_ln120' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.78ns)   --->   "%i_5 = add nsw i32 %i_load, %mul_ln120" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:120]   --->   Operation 112 'add' 'i_5' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %i_5 to i11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 113 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%ip_load = load i32* @ip, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:123]   --->   Operation 114 'load' 'ip_load' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.78ns)   --->   "%i_6 = add nsw i32 %ip_load, %mul_ln120" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:123]   --->   Operation 115 'add' 'i_6' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %i_6 to i11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 116 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.78ns)   --->   "%add_ln119 = add nsw i32 1, %k_load_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:119]   --->   Operation 117 'add' 'add_ln119' <Predicate = (!icmp_ln117 & !icmp_ln119)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "br label %.loopexit24"   --->   Operation 118 'br' <Predicate = (!icmp_ln117 & icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln130 = add nsw i32 %ix_load, %incx_read" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:130]   --->   Operation 119 'add' 'add_ln130' <Predicate = (icmp_ln119) | (icmp_ln117)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.19ns)   --->   "store i32 %add_ln130, i32* @ix, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:130]   --->   Operation 120 'store' <Predicate = (icmp_ln119) | (icmp_ln117)> <Delay = 1.19>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%i_load_1 = load i32* @i_s, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 121 'load' 'i_load_1' <Predicate = (icmp_ln119) | (icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln114 = add nsw i32 %i_load_1, %i_3" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 122 'add' 'add_ln114' <Predicate = (icmp_ln119) | (icmp_ln117)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:114]   --->   Operation 123 'br' <Predicate = (icmp_ln119) | (icmp_ln117)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.09>
ST_7 : Operation 124 [1/1] (1.42ns)   --->   "%sub_ln121 = sub i11 %trunc_ln121, %add_ln93" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 124 'sub' 'sub_ln121' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i11 %sub_ln121 to i64" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 125 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%a_r_addr = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln121" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 126 'getelementptr' 'a_r_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (2.66ns)   --->   "%a_r_load = load i32* %a_r_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 127 'load' 'a_r_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%a_i_addr = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln121" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 128 'getelementptr' 'a_i_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (2.66ns)   --->   "%a_i_load = load i32* %a_i_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 129 'load' 'a_i_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 130 [1/1] (1.42ns)   --->   "%sub_ln124 = sub i11 %trunc_ln124, %add_ln93" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 130 'sub' 'sub_ln124' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i11 %sub_ln124 to i64" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 131 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%a_r_addr_1 = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln124" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 132 'getelementptr' 'a_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (2.66ns)   --->   "%a_r_load_1 = load i32* %a_r_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 133 'load' 'a_r_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%a_i_addr_1 = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln124" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 134 'getelementptr' 'a_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (2.66ns)   --->   "%a_i_load_1 = load i32* %a_i_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 135 'load' 'a_i_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 8 <SV = 7> <Delay = 5.32>
ST_8 : Operation 136 [1/2] (2.66ns)   --->   "%a_r_load = load i32* %a_r_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 136 'load' 'a_r_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 137 [1/2] (2.66ns)   --->   "%a_i_load = load i32* %a_i_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:121]   --->   Operation 137 'load' 'a_i_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 138 [1/2] (2.66ns)   --->   "%a_r_load_1 = load i32* %a_r_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 138 'load' 'a_r_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 139 [1/1] (2.66ns)   --->   "store i32 %a_r_load_1, i32* %a_r_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 140 [1/2] (2.66ns)   --->   "%a_i_load_1 = load i32* %a_i_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 140 'load' 'a_i_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 141 [1/1] (2.66ns)   --->   "store i32 %a_i_load_1, i32* %a_i_addr, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:124]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 142 [1/1] (2.66ns)   --->   "store i32 %a_r_load, i32* %a_r_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:126]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 143 [1/1] (2.66ns)   --->   "store i32 %a_i_load, i32* %a_i_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:126]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "br label %8" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:119]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 4.09>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%empty_4 = phi i32 [ %i1_load_1, %11 ], [ %add_ln141, %.loopexit ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:96]   --->   Operation 145 'phi' 'empty_4' <Predicate = (tmp & !icmp_ln136) | (icmp_ln93 & !icmp_ln136)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.06ns)   --->   "store i32 %empty_4, i32* @i_s, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 146 'store' <Predicate = (tmp & !icmp_ln136) | (icmp_ln93 & !icmp_ln136)> <Delay = 1.06>
ST_10 : Operation 147 [1/1] (1.54ns)   --->   "%icmp_ln141_1 = icmp slt i32 %empty_4, %i_1_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 147 'icmp' 'icmp_ln141_1' <Predicate = (tmp & !icmp_ln136 & icmp_ln141) | (icmp_ln93 & !icmp_ln136 & icmp_ln141)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%xor_ln141 = xor i1 %icmp_ln141_1, true" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 148 'xor' 'xor_ln141' <Predicate = (tmp & !icmp_ln136 & icmp_ln141) | (icmp_ln93 & !icmp_ln136 & icmp_ln141)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (1.54ns)   --->   "%icmp_ln141_2 = icmp slt i32 %i_1_1, %empty_4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 149 'icmp' 'icmp_ln141_2' <Predicate = (tmp & !icmp_ln136 & !icmp_ln141) | (icmp_ln93 & !icmp_ln136 & !icmp_ln141)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%xor_ln141_1 = xor i1 %icmp_ln141_2, true" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 150 'xor' 'xor_ln141_1' <Predicate = (tmp & !icmp_ln136 & !icmp_ln141) | (icmp_ln93 & !icmp_ln136 & !icmp_ln141)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln141 = select i1 %icmp_ln141, i1 %xor_ln141, i1 %xor_ln141_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 151 'select' 'select_ln141' <Predicate = (tmp & !icmp_ln136) | (icmp_ln93 & !icmp_ln136)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %select_ln141, label %13, label %.loopexit23.new.loopexit" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 152 'br' <Predicate = (tmp & !icmp_ln136) | (icmp_ln93 & !icmp_ln136)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%ix_load_1 = load i32* @ix, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 153 'load' 'ix_load_1' <Predicate = (tmp & !icmp_ln136 & select_ln141) | (icmp_ln93 & !icmp_ln136 & select_ln141)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i32 %ix_load_1 to i11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 154 'trunc' 'trunc_ln142' <Predicate = (tmp & !icmp_ln136 & select_ln141) | (icmp_ln93 & !icmp_ln136 & select_ln141)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.42ns)   --->   "%add_ln142 = add i11 -1, %trunc_ln142" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 155 'add' 'add_ln142' <Predicate = (tmp & !icmp_ln136 & select_ln141) | (icmp_ln93 & !icmp_ln136 & select_ln141)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i11 %add_ln142 to i64" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 156 'sext' 'sext_ln142' <Predicate = (tmp & !icmp_ln136 & select_ln141) | (icmp_ln93 & !icmp_ln136 & select_ln141)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%ipiv_addr_1 = getelementptr [1000 x i32]* %ipiv, i64 0, i64 %sext_ln142" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 157 'getelementptr' 'ipiv_addr_1' <Predicate = (tmp & !icmp_ln136 & select_ln141) | (icmp_ln93 & !icmp_ln136 & select_ln141)> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (2.66ns)   --->   "%ipiv_load_1 = load i32* %ipiv_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 158 'load' 'ipiv_load_1' <Predicate = (tmp & !icmp_ln136 & select_ln141) | (icmp_ln93 & !icmp_ln136 & select_ln141)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "br label %.loopexit23.new"   --->   Operation 159 'br' <Predicate = (tmp & !icmp_ln136 & !select_ln141) | (icmp_ln93 & !icmp_ln136 & !select_ln141)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "br label %._crit_edge" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:161]   --->   Operation 160 'br' <Predicate = (tmp & !select_ln141) | (tmp & icmp_ln136) | (icmp_ln93 & !select_ln141) | (icmp_ln93 & icmp_ln136)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "ret i32 0" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:165]   --->   Operation 161 'ret' <Predicate = (!select_ln141) | (icmp_ln136) | (!icmp_ln93 & !tmp)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 4.21>
ST_11 : Operation 162 [1/2] (2.66ns)   --->   "%ipiv_load_1 = load i32* %ipiv_addr_1, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 162 'load' 'ipiv_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 163 [1/1] (1.06ns)   --->   "store i32 %ipiv_load_1, i32* @ip, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:142]   --->   Operation 163 'store' <Predicate = true> <Delay = 1.06>
ST_11 : Operation 164 [1/1] (1.54ns)   --->   "%icmp_ln143 = icmp eq i32 %ipiv_load_1, %empty_4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:143]   --->   Operation 164 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %.loopexit, label %.preheader50.preheader" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:143]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.06ns)   --->   "br label %.preheader50" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:145]   --->   Operation 166 'br' <Predicate = (!icmp_ln143)> <Delay = 1.06>

State 12 <SV = 5> <Delay = 8.36>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%k_load_3 = phi i32 [ %add_ln145, %14 ], [ %or_ln137, %.preheader50.preheader ]" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:145]   --->   Operation 167 'phi' 'k_load_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.54ns)   --->   "%icmp_ln145 = icmp sgt i32 %k_load_3, %i_2_1" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:145]   --->   Operation 168 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln143)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %.loopexit.loopexit, label %14" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:145]   --->   Operation 169 'br' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%i_load_2 = load i32* @i_s, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:146]   --->   Operation 170 'load' 'i_load_2' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (6.58ns)   --->   "%mul_ln146 = mul nsw i32 %a_dim1, %k_load_3" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:146]   --->   Operation 171 'mul' 'mul_ln146' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (1.78ns)   --->   "%i_4_1 = add nsw i32 %i_load_2, %mul_ln146" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:146]   --->   Operation 172 'add' 'i_4_1' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %i_4_1 to i11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 173 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%ip_load_1 = load i32* @ip, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:149]   --->   Operation 174 'load' 'ip_load_1' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (1.78ns)   --->   "%i_5_3 = add nsw i32 %ip_load_1, %mul_ln146" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:149]   --->   Operation 175 'add' 'i_5_3' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i32 %i_5_3 to i11" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 176 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (1.78ns)   --->   "%add_ln145 = add nsw i32 1, %k_load_3" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:145]   --->   Operation 177 'add' 'add_ln145' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 178 'br' <Predicate = (!icmp_ln143 & icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (1.78ns)   --->   "%add_ln156 = add nsw i32 %ix_load_1, %incx_read" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:156]   --->   Operation 179 'add' 'add_ln156' <Predicate = (icmp_ln145) | (icmp_ln143)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (1.19ns)   --->   "store i32 %add_ln156, i32* @ix, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:156]   --->   Operation 180 'store' <Predicate = (icmp_ln145) | (icmp_ln143)> <Delay = 1.19>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%i_load_3 = load i32* @i_s, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 181 'load' 'i_load_3' <Predicate = (icmp_ln145) | (icmp_ln143)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln141 = add nsw i32 %i_load_3, %sext_ln136" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 182 'add' 'add_ln141' <Predicate = (icmp_ln145) | (icmp_ln143)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br label %12" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:141]   --->   Operation 183 'br' <Predicate = (icmp_ln145) | (icmp_ln143)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 4.09>
ST_13 : Operation 184 [1/1] (1.42ns)   --->   "%sub_ln147 = sub i11 %trunc_ln147, %add_ln93" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 184 'sub' 'sub_ln147' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i11 %sub_ln147 to i64" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 185 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%a_r_addr_2 = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln147" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 186 'getelementptr' 'a_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (2.66ns)   --->   "%a_r_load_2 = load i32* %a_r_addr_2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 187 'load' 'a_r_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%a_i_addr_2 = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln147" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 188 'getelementptr' 'a_i_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [2/2] (2.66ns)   --->   "%a_i_load_2 = load i32* %a_i_addr_2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 189 'load' 'a_i_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 190 [1/1] (1.42ns)   --->   "%sub_ln150 = sub i11 %trunc_ln150, %add_ln93" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 190 'sub' 'sub_ln150' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i11 %sub_ln150 to i64" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 191 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%a_r_addr_3 = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln150" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 192 'getelementptr' 'a_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [2/2] (2.66ns)   --->   "%a_r_load_3 = load i32* %a_r_addr_3, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 193 'load' 'a_r_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%a_i_addr_3 = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln150" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 194 'getelementptr' 'a_i_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [2/2] (2.66ns)   --->   "%a_i_load_3 = load i32* %a_i_addr_3, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 195 'load' 'a_i_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 14 <SV = 7> <Delay = 5.32>
ST_14 : Operation 196 [1/2] (2.66ns)   --->   "%a_r_load_2 = load i32* %a_r_addr_2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 196 'load' 'a_r_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_14 : Operation 197 [1/2] (2.66ns)   --->   "%a_i_load_2 = load i32* %a_i_addr_2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:147]   --->   Operation 197 'load' 'a_i_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_14 : Operation 198 [1/2] (2.66ns)   --->   "%a_r_load_3 = load i32* %a_r_addr_3, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 198 'load' 'a_r_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_14 : Operation 199 [1/1] (2.66ns)   --->   "store i32 %a_r_load_3, i32* %a_r_addr_2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_14 : Operation 200 [1/2] (2.66ns)   --->   "%a_i_load_3 = load i32* %a_i_addr_3, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 200 'load' 'a_i_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_14 : Operation 201 [1/1] (2.66ns)   --->   "store i32 %a_i_load_3, i32* %a_i_addr_2, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:150]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 15 <SV = 8> <Delay = 2.66>
ST_15 : Operation 202 [1/1] (2.66ns)   --->   "store i32 %a_r_load_2, i32* %a_r_addr_3, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:152]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_15 : Operation 203 [1/1] (2.66ns)   --->   "store i32 %a_i_load_2, i32* %a_i_addr_3, align 4" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:152]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "br label %.preheader50" [extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c:145]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ lda]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipiv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ incx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ix0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ j]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ix]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 0000000000000000]
a_dim1            (read          ) [ 0011111111111111]
trunc_ln88        (trunc         ) [ 0000000000000000]
add_ln93          (add           ) [ 0011111111111111]
incx_read         (read          ) [ 0011111111111111]
icmp_ln93         (icmp          ) [ 0111111111111111]
k1_read           (read          ) [ 0110000000000000]
k2_read           (read          ) [ 0110000000000000]
br_ln93           (br            ) [ 0110000000000000]
tmp               (bitselect     ) [ 0111111111111111]
br_ln98           (br            ) [ 0000000000000000]
sub_ln99          (sub           ) [ 0000000000000000]
mul_ln99          (mul           ) [ 0010000000000000]
add_ln99          (add           ) [ 0000000000000000]
br_ln0            (br            ) [ 0000000000000000]
storemerge49      (phi           ) [ 0011111111000000]
storemerge        (phi           ) [ 0011111111000000]
storemerge27      (phi           ) [ 0011111111000000]
i_3_1             (phi           ) [ 0011111111000000]
store_ln99        (store         ) [ 0000000000000000]
store_ln95        (store         ) [ 0000000000000000]
store_ln101       (store         ) [ 0000000000000000]
i_2_1             (read          ) [ 0001111111111111]
tmp_1             (bitselect     ) [ 0000000000000000]
sub_ln107         (sub           ) [ 0000000000000000]
trunc_ln107_1     (partselect    ) [ 0000000000000000]
sub_ln107_1       (sub           ) [ 0000000000000000]
trunc_ln107_2     (partselect    ) [ 0000000000000000]
select_ln107      (select        ) [ 0000000000000000]
i_1               (bitconcatenate) [ 0001111111000000]
icmp_ln108        (icmp          ) [ 0011111111000000]
br_ln108          (br            ) [ 0011111111000000]
i_3               (sext          ) [ 0001111111000000]
icmp_ln114        (icmp          ) [ 0001111111000000]
br_ln110          (br            ) [ 0011111111000000]
i1_load_137       (phi           ) [ 0001000000000000]
i_1_133           (phi           ) [ 0001000000000000]
ix0_load_130      (phi           ) [ 0001000000000000]
storemerge10      (phi           ) [ 0001000000000000]
store_ln110       (store         ) [ 0000000000000000]
icmp_ln110        (icmp          ) [ 0001111111000000]
br_ln110          (br            ) [ 0000000000000000]
ix0_load          (load          ) [ 0011111111000000]
store_ln111       (store         ) [ 0000000000000000]
i_2               (load          ) [ 0011111111000000]
i1_load           (load          ) [ 0011111111000000]
br_ln114          (br            ) [ 0001111111000000]
br_ln0            (br            ) [ 0000000000000000]
i1_load_1         (phi           ) [ 0001111111111111]
i_1_1             (phi           ) [ 0001111111111111]
ix0_load_1        (phi           ) [ 0001000000000000]
sext_ln136        (sext          ) [ 0000000000111111]
icmp_ln136        (icmp          ) [ 0001111111111111]
br_ln136          (br            ) [ 0000000000000000]
or_ln137          (or            ) [ 0000000000111111]
store_ln138       (store         ) [ 0000000000000000]
icmp_ln141        (icmp          ) [ 0000000000111111]
br_ln141          (br            ) [ 0001111111111111]
empty             (phi           ) [ 0000110000000000]
store_ln114       (store         ) [ 0000000000000000]
icmp_ln114_1      (icmp          ) [ 0000000000000000]
xor_ln114         (xor           ) [ 0000000000000000]
icmp_ln114_2      (icmp          ) [ 0000000000000000]
xor_ln114_1       (xor           ) [ 0000000000000000]
select_ln114      (select        ) [ 0001111111000000]
br_ln114          (br            ) [ 0000000000000000]
ix_load           (load          ) [ 0000011111000000]
trunc_ln116       (trunc         ) [ 0000000000000000]
add_ln116         (add           ) [ 0000000000000000]
sext_ln116        (sext          ) [ 0000000000000000]
ipiv_addr         (getelementptr ) [ 0000010000000000]
j_load            (load          ) [ 0000000000000000]
add_ln110         (add           ) [ 0011111111000000]
br_ln110          (br            ) [ 0011111111000000]
ipiv_load         (load          ) [ 0000000000000000]
store_ln116       (store         ) [ 0000000000000000]
icmp_ln117        (icmp          ) [ 0001111111000000]
br_ln117          (br            ) [ 0000000000000000]
j_load_1          (load          ) [ 0001111111000000]
i_4               (add           ) [ 0000001111000000]
br_ln119          (br            ) [ 0001111111000000]
k_load_1          (phi           ) [ 0000001000000000]
icmp_ln119        (icmp          ) [ 0001111111000000]
br_ln119          (br            ) [ 0000000000000000]
i_load            (load          ) [ 0000000000000000]
mul_ln120         (mul           ) [ 0000000000000000]
i_5               (add           ) [ 0000000000000000]
trunc_ln121       (trunc         ) [ 0000000100000000]
ip_load           (load          ) [ 0000000000000000]
i_6               (add           ) [ 0000000000000000]
trunc_ln124       (trunc         ) [ 0000000100000000]
add_ln119         (add           ) [ 0001111111000000]
br_ln0            (br            ) [ 0000000000000000]
add_ln130         (add           ) [ 0000000000000000]
store_ln130       (store         ) [ 0000000000000000]
i_load_1          (load          ) [ 0000000000000000]
add_ln114         (add           ) [ 0001111111000000]
br_ln114          (br            ) [ 0001111111000000]
sub_ln121         (sub           ) [ 0000000000000000]
sext_ln121        (sext          ) [ 0000000000000000]
a_r_addr          (getelementptr ) [ 0000000010000000]
a_i_addr          (getelementptr ) [ 0000000010000000]
sub_ln124         (sub           ) [ 0000000000000000]
sext_ln124        (sext          ) [ 0000000000000000]
a_r_addr_1        (getelementptr ) [ 0000000011000000]
a_i_addr_1        (getelementptr ) [ 0000000011000000]
a_r_load          (load          ) [ 0000000001000000]
a_i_load          (load          ) [ 0000000001000000]
a_r_load_1        (load          ) [ 0000000000000000]
store_ln124       (store         ) [ 0000000000000000]
a_i_load_1        (load          ) [ 0000000000000000]
store_ln124       (store         ) [ 0000000000000000]
store_ln126       (store         ) [ 0000000000000000]
store_ln126       (store         ) [ 0000000000000000]
br_ln119          (br            ) [ 0001111111000000]
empty_4           (phi           ) [ 0000000000110000]
store_ln141       (store         ) [ 0000000000000000]
icmp_ln141_1      (icmp          ) [ 0000000000000000]
xor_ln141         (xor           ) [ 0000000000000000]
icmp_ln141_2      (icmp          ) [ 0000000000000000]
xor_ln141_1       (xor           ) [ 0000000000000000]
select_ln141      (select        ) [ 0000000000111111]
br_ln141          (br            ) [ 0000000000000000]
ix_load_1         (load          ) [ 0000000000011111]
trunc_ln142       (trunc         ) [ 0000000000000000]
add_ln142         (add           ) [ 0000000000000000]
sext_ln142        (sext          ) [ 0000000000000000]
ipiv_addr_1       (getelementptr ) [ 0000000000010000]
br_ln0            (br            ) [ 0000000000000000]
br_ln161          (br            ) [ 0000000000000000]
ret_ln165         (ret           ) [ 0000000000000000]
ipiv_load_1       (load          ) [ 0000000000000000]
store_ln142       (store         ) [ 0000000000000000]
icmp_ln143        (icmp          ) [ 0000000000111111]
br_ln143          (br            ) [ 0000000000000000]
br_ln145          (br            ) [ 0000000000111111]
k_load_3          (phi           ) [ 0000000000001000]
icmp_ln145        (icmp          ) [ 0000000000111111]
br_ln145          (br            ) [ 0000000000000000]
i_load_2          (load          ) [ 0000000000000000]
mul_ln146         (mul           ) [ 0000000000000000]
i_4_1             (add           ) [ 0000000000000000]
trunc_ln147       (trunc         ) [ 0000000000000100]
ip_load_1         (load          ) [ 0000000000000000]
i_5_3             (add           ) [ 0000000000000000]
trunc_ln150       (trunc         ) [ 0000000000000100]
add_ln145         (add           ) [ 0000000000111111]
br_ln0            (br            ) [ 0000000000000000]
add_ln156         (add           ) [ 0000000000000000]
store_ln156       (store         ) [ 0000000000000000]
i_load_3          (load          ) [ 0000000000000000]
add_ln141         (add           ) [ 0001000000111111]
br_ln141          (br            ) [ 0001000000111111]
sub_ln147         (sub           ) [ 0000000000000000]
sext_ln147        (sext          ) [ 0000000000000000]
a_r_addr_2        (getelementptr ) [ 0000000000000010]
a_i_addr_2        (getelementptr ) [ 0000000000000010]
sub_ln150         (sub           ) [ 0000000000000000]
sext_ln150        (sext          ) [ 0000000000000000]
a_r_addr_3        (getelementptr ) [ 0000000000000011]
a_i_addr_3        (getelementptr ) [ 0000000000000011]
a_r_load_2        (load          ) [ 0000000000000001]
a_i_load_2        (load          ) [ 0000000000000001]
a_r_load_3        (load          ) [ 0000000000000000]
store_ln150       (store         ) [ 0000000000000000]
a_i_load_3        (load          ) [ 0000000000000000]
store_ln150       (store         ) [ 0000000000000000]
store_ln152       (store         ) [ 0000000000000000]
store_ln152       (store         ) [ 0000000000000000]
br_ln145          (br            ) [ 0000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_i"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lda">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lda"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ipiv">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipiv"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="incx">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incx"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ix0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="i1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="i2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="j">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ix">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="i_s">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ip">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="zlaswp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="a_dim1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_dim1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="incx_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="incx_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="k1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="k2_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k2_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_2_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_2_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ipiv_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ipiv_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ipiv_load/4 ipiv_load_1/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="a_r_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_r_addr/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="10" slack="1"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
<pin id="149" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_r_load/7 a_r_load_1/7 store_ln124/8 store_ln126/9 a_r_load_2/13 a_r_load_3/13 store_ln150/14 store_ln152/15 "/>
</bind>
</comp>

<comp id="126" class="1004" name="a_i_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_i_addr/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="10" slack="1"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
<pin id="161" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_i_load/7 a_i_load_1/7 store_ln124/8 store_ln126/9 a_i_load_2/13 a_i_load_3/13 store_ln150/14 store_ln152/15 "/>
</bind>
</comp>

<comp id="139" class="1004" name="a_r_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_r_addr_1/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="a_i_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_i_addr_1/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="ipiv_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ipiv_addr_1/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="a_r_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_r_addr_2/13 "/>
</bind>
</comp>

<comp id="181" class="1004" name="a_i_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_i_addr_2/13 "/>
</bind>
</comp>

<comp id="189" class="1004" name="a_r_addr_3_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_r_addr_3/13 "/>
</bind>
</comp>

<comp id="197" class="1004" name="a_i_addr_3_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_i_addr_3/13 "/>
</bind>
</comp>

<comp id="205" class="1005" name="storemerge49_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge49 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="storemerge49_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge49/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="storemerge_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="storemerge_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="storemerge27_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge27 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="storemerge27_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge27/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_3_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_3_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_3_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_1/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i1_load_137_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i1_load_137 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="i1_load_137_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_load_137/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_1_133_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1_133 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_1_133_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_133/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="ix0_load_130_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix0_load_130 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="ix0_load_130_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix0_load_130/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="storemerge10_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge10 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="storemerge10_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge10/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i1_load_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_load_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i1_load_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_load_1/3 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_1_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1_1 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_1_1_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_1/3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="ix0_load_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix0_load_1 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="ix0_load_1_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix0_load_1/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="empty_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="32" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="334" class="1005" name="k_load_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_load_1 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="k_load_1_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_load_1/6 "/>
</bind>
</comp>

<comp id="343" class="1005" name="empty_4_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_4 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_4_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_4/10 "/>
</bind>
</comp>

<comp id="354" class="1005" name="k_load_3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_load_3 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="k_load_3_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="32" slack="3"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_load_3/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 icmp_ln141/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ix_load/4 ix_load_1/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 j_load_1/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/5 store_ln142/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/6 i_load_1/6 i_load_2/12 i_load_3/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ip_load/6 ip_load_1/12 "/>
</bind>
</comp>

<comp id="392" class="1005" name="reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ix_load ix_load_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_r_load a_r_load_2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_i_load a_i_load_2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="0" index="1" bw="32" slack="5"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 add_ln156/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/6 store_ln156/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln88_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln93_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="11" slack="0"/>
<pin id="424" dir="1" index="2" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln93_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sub_ln99_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln99/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="mul_ln99_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln99_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln99_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln95_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln101_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sub_ln107_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln107/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln107_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="27" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sub_ln107_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="27" slack="0"/>
<pin id="504" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln107_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln107_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="27" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_2/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln107_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="27" slack="0"/>
<pin id="520" dir="0" index="2" bw="27" slack="0"/>
<pin id="521" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="27" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln108_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="27" slack="0"/>
<pin id="535" dir="0" index="1" bw="27" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln110_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln110_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="ix0_load_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ix0_load/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln111_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="i_2_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="i1_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln136_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln136_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln137_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln138_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln114_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln114_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln114_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln114_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_2/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln114_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_1/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln114_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="2"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln116_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln116_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln116_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln110_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln117_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="1"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="6" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln119_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="1"/>
<pin id="662" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="mul_ln120_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="5"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln120/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln121_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="i_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln124_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln119_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln114_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="2" slack="4"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sub_ln121_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="1"/>
<pin id="702" dir="0" index="1" bw="11" slack="6"/>
<pin id="703" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln121/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln121_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sub_ln124_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="1"/>
<pin id="712" dir="0" index="1" bw="11" slack="6"/>
<pin id="713" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln124/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln124_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln124/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="store_ln141_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln141_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="1"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_1/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="xor_ln141_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln141/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln141_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_2/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="xor_ln141_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln141_1/10 "/>
</bind>
</comp>

<comp id="750" class="1004" name="select_ln141_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/10 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln142_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/10 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln142_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="11" slack="0"/>
<pin id="764" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/10 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln142_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142/10 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln143_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln145_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="4"/>
<pin id="781" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="mul_ln146_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="5"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln146/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="i_4_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4_1/12 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln147_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/12 "/>
</bind>
</comp>

<comp id="798" class="1004" name="i_5_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5_3/12 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln150_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln145_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln141_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="2" slack="3"/>
<pin id="817" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/12 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sub_ln147_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="11" slack="1"/>
<pin id="821" dir="0" index="1" bw="11" slack="6"/>
<pin id="822" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/13 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln147_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sub_ln150_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="1"/>
<pin id="831" dir="0" index="1" bw="11" slack="6"/>
<pin id="832" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln150/13 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln150_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/13 "/>
</bind>
</comp>

<comp id="839" class="1005" name="a_dim1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="5"/>
<pin id="841" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_dim1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln93_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="6"/>
<pin id="847" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="853" class="1005" name="incx_read_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="5"/>
<pin id="855" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="incx_read "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln93_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="862" class="1005" name="k1_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k1_read "/>
</bind>
</comp>

<comp id="869" class="1005" name="k2_read_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k2_read "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="3"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="879" class="1005" name="mul_ln99_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln99 "/>
</bind>
</comp>

<comp id="884" class="1005" name="i_2_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="i_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="icmp_ln108_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="901" class="1005" name="i_3_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="4"/>
<pin id="903" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="906" class="1005" name="icmp_ln114_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="2"/>
<pin id="908" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="914" class="1005" name="ix0_load_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ix0_load "/>
</bind>
</comp>

<comp id="919" class="1005" name="i_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="i1_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i1_load "/>
</bind>
</comp>

<comp id="932" class="1005" name="sext_ln136_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="3"/>
<pin id="934" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln136 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln136_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="941" class="1005" name="or_ln137_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="3"/>
<pin id="943" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="or_ln137 "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln141_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="954" class="1005" name="ipiv_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="10" slack="1"/>
<pin id="956" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ipiv_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="add_ln110_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="964" class="1005" name="icmp_ln117_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="968" class="1005" name="j_load_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="i_4_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="981" class="1005" name="trunc_ln121_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="1"/>
<pin id="983" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln121 "/>
</bind>
</comp>

<comp id="986" class="1005" name="trunc_ln124_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="11" slack="1"/>
<pin id="988" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="991" class="1005" name="add_ln119_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln119 "/>
</bind>
</comp>

<comp id="996" class="1005" name="add_ln114_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="a_r_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="1"/>
<pin id="1003" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_r_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="a_i_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="1"/>
<pin id="1008" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_i_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="a_r_addr_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="1"/>
<pin id="1013" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_r_addr_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="a_i_addr_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="1"/>
<pin id="1018" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_i_addr_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="ipiv_addr_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="1"/>
<pin id="1026" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ipiv_addr_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="icmp_ln143_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="trunc_ln147_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="11" slack="1"/>
<pin id="1038" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln147 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="trunc_ln150_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="11" slack="1"/>
<pin id="1043" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln150 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="add_ln145_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln145 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="add_ln141_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="a_r_addr_2_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="1"/>
<pin id="1058" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_r_addr_2 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="a_i_addr_2_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="1"/>
<pin id="1063" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_i_addr_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="a_r_addr_3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="1"/>
<pin id="1068" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_r_addr_3 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="a_i_addr_3_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="10" slack="1"/>
<pin id="1073" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_i_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="163"><net_src comp="120" pin="7"/><net_sink comp="120" pin=1"/></net>

<net id="164"><net_src comp="133" pin="7"/><net_sink comp="133" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="214"><net_src comp="208" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="224"><net_src comp="218" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="234"><net_src comp="228" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="247"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="257"><net_src comp="215" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="267"><net_src comp="225" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="277"><net_src comp="205" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="298"><net_src comp="215" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="251" pin="4"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="292" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="310"><net_src comp="225" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="261" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="322"><net_src comp="205" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="271" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="333"><net_src comp="327" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="352"><net_src comp="289" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="367"><net_src comp="239" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="235" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="107" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="370" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="120" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="404"><net_src comp="133" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="410"><net_src comp="392" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="70" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="40" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="76" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="32" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="76" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="88" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="76" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="458"><net_src comp="453" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="463"><net_src comp="208" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="16" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="218" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="18" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="228" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="20" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="42" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="94" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="44" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="32" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="94" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="491" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="94" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="44" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="522"><net_src comp="477" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="501" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="507" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="517" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="517" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="239" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="282" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="22" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="282" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="16" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="24" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="20" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="18" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="235" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="584"><net_src comp="46" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="316" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="24" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="327" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="26" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="327" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="62" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="327" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="62" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="602" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="619" pin=2"/></net>

<net id="629"><net_src comp="370" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="64" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="645"><net_src comp="374" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="68" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="107" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="324" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="374" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="44" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="337" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="337" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="384" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="388" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="664" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="46" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="337" pin="4"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="384" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="707"><net_src comp="700" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="717"><net_src comp="710" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="724"><net_src comp="346" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="26" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="346" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="301" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="62" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="301" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="346" pin="4"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="62" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="732" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="744" pin="2"/><net_sink comp="750" pin=2"/></net>

<net id="760"><net_src comp="370" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="64" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="776"><net_src comp="107" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="343" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="357" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="357" pin="4"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="384" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="388" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="783" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="46" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="357" pin="4"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="384" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="826"><net_src comp="819" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="836"><net_src comp="829" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="842"><net_src comp="70" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="848"><net_src comp="421" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="852"><net_src comp="845" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="856"><net_src comp="76" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="861"><net_src comp="427" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="82" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="872"><net_src comp="88" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="878"><net_src comp="433" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="447" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="887"><net_src comp="94" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="893"><net_src comp="525" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="900"><net_src comp="533" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="539" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="909"><net_src comp="363" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="917"><net_src comp="554" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="922"><net_src comp="564" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="929"><net_src comp="568" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="935"><net_src comp="572" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="940"><net_src comp="576" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="580" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="949"><net_src comp="363" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="957"><net_src comp="100" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="962"><net_src comp="641" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="967"><net_src comp="647" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="374" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="976"><net_src comp="653" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="984"><net_src comp="675" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="989"><net_src comp="685" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="994"><net_src comp="689" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="999"><net_src comp="695" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1004"><net_src comp="113" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="1009"><net_src comp="126" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1014"><net_src comp="139" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="1019"><net_src comp="151" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="1027"><net_src comp="165" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1032"><net_src comp="772" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1039"><net_src comp="794" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1044"><net_src comp="804" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1049"><net_src comp="808" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1054"><net_src comp="814" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1059"><net_src comp="173" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="1064"><net_src comp="181" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1069"><net_src comp="189" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="1074"><net_src comp="197" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="133" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_i | {8 9 14 15 }
	Port: a_r | {8 9 14 15 }
	Port: ix0 | {2 }
	Port: i1 | {2 }
	Port: i2 | {2 }
	Port: j | {3 }
	Port: ix | {3 6 12 }
	Port: i_s | {4 10 }
	Port: ip | {5 11 }
 - Input state : 
	Port: zlaswp_ : n | {2 }
	Port: zlaswp_ : a_i | {7 8 13 14 }
	Port: zlaswp_ : a_r | {7 8 13 14 }
	Port: zlaswp_ : lda | {1 }
	Port: zlaswp_ : k1 | {1 }
	Port: zlaswp_ : k2 | {1 }
	Port: zlaswp_ : ipiv | {4 5 10 11 }
	Port: zlaswp_ : incx | {1 }
	Port: zlaswp_ : ix0 | {3 }
	Port: zlaswp_ : i1 | {3 }
	Port: zlaswp_ : i2 | {3 }
	Port: zlaswp_ : j | {4 5 }
	Port: zlaswp_ : ix | {4 10 }
	Port: zlaswp_ : i_s | {6 12 }
	Port: zlaswp_ : ip | {6 12 }
  - Chain level:
	State 1
		add_ln93 : 1
		br_ln93 : 1
		br_ln98 : 1
		mul_ln99 : 1
	State 2
		storemerge49 : 1
		storemerge : 1
		storemerge27 : 1
		i_3_1 : 1
		store_ln99 : 2
		store_ln95 : 2
		store_ln101 : 2
		trunc_ln107_1 : 1
		sub_ln107_1 : 2
		select_ln107 : 3
		i_1 : 4
		icmp_ln108 : 4
		br_ln108 : 5
		i_3 : 2
		icmp_ln114 : 2
	State 3
		store_ln110 : 1
		icmp_ln110 : 1
		br_ln110 : 2
		store_ln111 : 1
		i1_load_1 : 1
		i_1_1 : 1
		ix0_load_1 : 1
		br_ln136 : 1
		store_ln138 : 2
	State 4
		store_ln114 : 1
		icmp_ln114_1 : 1
		xor_ln114 : 2
		icmp_ln114_2 : 1
		xor_ln114_1 : 2
		select_ln114 : 2
		br_ln114 : 3
		trunc_ln116 : 1
		add_ln116 : 2
		sext_ln116 : 3
		ipiv_addr : 4
		ipiv_load : 5
		add_ln110 : 1
	State 5
		store_ln116 : 1
		icmp_ln117 : 1
		br_ln117 : 2
		i_4 : 1
	State 6
		icmp_ln119 : 1
		br_ln119 : 2
		mul_ln120 : 1
		i_5 : 2
		trunc_ln121 : 3
		i_6 : 2
		trunc_ln124 : 3
		add_ln119 : 1
		store_ln130 : 1
		add_ln114 : 1
	State 7
		sext_ln121 : 1
		a_r_addr : 2
		a_r_load : 3
		a_i_addr : 2
		a_i_load : 3
		sext_ln124 : 1
		a_r_addr_1 : 2
		a_r_load_1 : 3
		a_i_addr_1 : 2
		a_i_load_1 : 3
	State 8
		store_ln124 : 1
		store_ln124 : 1
	State 9
	State 10
		store_ln141 : 1
		icmp_ln141_1 : 1
		xor_ln141 : 2
		icmp_ln141_2 : 1
		xor_ln141_1 : 2
		select_ln141 : 2
		br_ln141 : 3
		trunc_ln142 : 1
		add_ln142 : 2
		sext_ln142 : 3
		ipiv_addr_1 : 4
		ipiv_load_1 : 5
	State 11
		store_ln142 : 1
		icmp_ln143 : 1
		br_ln143 : 2
	State 12
		icmp_ln145 : 1
		br_ln145 : 2
		mul_ln146 : 1
		i_4_1 : 2
		trunc_ln147 : 3
		i_5_3 : 2
		trunc_ln150 : 3
		add_ln145 : 1
		store_ln156 : 1
		add_ln141 : 1
	State 13
		sext_ln147 : 1
		a_r_addr_2 : 2
		a_r_load_2 : 3
		a_i_addr_2 : 2
		a_i_load_2 : 3
		sext_ln150 : 1
		a_r_addr_3 : 2
		a_r_load_3 : 3
		a_i_addr_3 : 2
		a_i_load_3 : 3
	State 14
		store_ln150 : 1
		store_ln150 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_406      |    0    |    0    |    39   |
|          |    add_ln93_fu_421   |    0    |    0    |    18   |
|          |    add_ln99_fu_453   |    0    |    0    |    39   |
|          |   add_ln116_fu_630   |    0    |    0    |    18   |
|          |   add_ln110_fu_641   |    0    |    0    |    39   |
|          |      i_4_fu_653      |    0    |    0    |    39   |
|          |      i_5_fu_669      |    0    |    0    |    39   |
|    add   |      i_6_fu_679      |    0    |    0    |    39   |
|          |   add_ln119_fu_689   |    0    |    0    |    39   |
|          |   add_ln114_fu_695   |    0    |    0    |    39   |
|          |   add_ln142_fu_761   |    0    |    0    |    18   |
|          |     i_4_1_fu_788     |    0    |    0    |    39   |
|          |     i_5_3_fu_798     |    0    |    0    |    39   |
|          |   add_ln145_fu_808   |    0    |    0    |    39   |
|          |   add_ln141_fu_814   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_363      |    0    |    0    |    8    |
|          |   icmp_ln93_fu_427   |    0    |    0    |    18   |
|          |   icmp_ln108_fu_533  |    0    |    0    |    18   |
|          |   icmp_ln110_fu_549  |    0    |    0    |    18   |
|          |   icmp_ln136_fu_576  |    0    |    0    |    18   |
|          |  icmp_ln114_1_fu_597 |    0    |    0    |    18   |
|   icmp   |  icmp_ln114_2_fu_608 |    0    |    0    |    18   |
|          |   icmp_ln117_fu_647  |    0    |    0    |    18   |
|          |   icmp_ln119_fu_659  |    0    |    0    |    18   |
|          |  icmp_ln141_1_fu_726 |    0    |    0    |    18   |
|          |  icmp_ln141_2_fu_738 |    0    |    0    |    18   |
|          |   icmp_ln143_fu_772  |    0    |    0    |    18   |
|          |   icmp_ln145_fu_778  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln99_fu_441   |    0    |    0    |    39   |
|          |   sub_ln107_fu_485   |    0    |    0    |    39   |
|          |  sub_ln107_1_fu_501  |    0    |    0    |    34   |
|    sub   |   sub_ln121_fu_700   |    0    |    0    |    18   |
|          |   sub_ln124_fu_710   |    0    |    0    |    18   |
|          |   sub_ln147_fu_819   |    0    |    0    |    18   |
|          |   sub_ln150_fu_829   |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    mul_ln99_fu_447   |    3    |    0    |    21   |
|    mul   |   mul_ln120_fu_664   |    3    |    0    |    21   |
|          |   mul_ln146_fu_783   |    3    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln107_fu_517 |    0    |    0    |    27   |
|  select  |  select_ln114_fu_619 |    0    |    0    |    2    |
|          |  select_ln141_fu_750 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   xor_ln114_fu_602   |    0    |    0    |    6    |
|    xor   |  xor_ln114_1_fu_613  |    0    |    0    |    6    |
|          |   xor_ln141_fu_732   |    0    |    0    |    6    |
|          |  xor_ln141_1_fu_744  |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|          |   a_dim1_read_fu_70  |    0    |    0    |    0    |
|          | incx_read_read_fu_76 |    0    |    0    |    0    |
|   read   |  k1_read_read_fu_82  |    0    |    0    |    0    |
|          |  k2_read_read_fu_88  |    0    |    0    |    0    |
|          |   i_2_1_read_fu_94   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln88_fu_417  |    0    |    0    |    0    |
|          |  trunc_ln116_fu_626  |    0    |    0    |    0    |
|          |  trunc_ln121_fu_675  |    0    |    0    |    0    |
|   trunc  |  trunc_ln124_fu_685  |    0    |    0    |    0    |
|          |  trunc_ln142_fu_757  |    0    |    0    |    0    |
|          |  trunc_ln147_fu_794  |    0    |    0    |    0    |
|          |  trunc_ln150_fu_804  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_433      |    0    |    0    |    0    |
|          |     tmp_1_fu_477     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect| trunc_ln107_1_fu_491 |    0    |    0    |    0    |
|          | trunc_ln107_2_fu_507 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      i_1_fu_525      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      i_3_fu_539      |    0    |    0    |    0    |
|          |   sext_ln136_fu_572  |    0    |    0    |    0    |
|          |   sext_ln116_fu_636  |    0    |    0    |    0    |
|   sext   |   sext_ln121_fu_704  |    0    |    0    |    0    |
|          |   sext_ln124_fu_714  |    0    |    0    |    0    |
|          |   sext_ln142_fu_767  |    0    |    0    |    0    |
|          |   sext_ln147_fu_823  |    0    |    0    |    0    |
|          |   sext_ln150_fu_833  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln137_fu_580   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    9    |    0    |   1048  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_dim1_reg_839   |   32   |
| a_i_addr_1_reg_1016|   10   |
| a_i_addr_2_reg_1061|   10   |
| a_i_addr_3_reg_1071|   10   |
|  a_i_addr_reg_1006 |   10   |
| a_r_addr_1_reg_1011|   10   |
| a_r_addr_2_reg_1056|   10   |
| a_r_addr_3_reg_1066|   10   |
|  a_r_addr_reg_1001 |   10   |
|  add_ln110_reg_959 |   32   |
|  add_ln114_reg_996 |   32   |
|  add_ln119_reg_991 |   32   |
| add_ln141_reg_1051 |   32   |
| add_ln145_reg_1046 |   32   |
|  add_ln93_reg_845  |   11   |
|   empty_4_reg_343  |   32   |
|    empty_reg_324   |   32   |
| i1_load_137_reg_248|   32   |
|  i1_load_1_reg_289 |   32   |
|   i1_load_reg_926  |   32   |
|   i_1_133_reg_258  |   32   |
|    i_1_1_reg_301   |   32   |
|     i_1_reg_890    |   32   |
|    i_2_1_reg_884   |   32   |
|     i_2_reg_919    |   32   |
|    i_3_1_reg_235   |    2   |
|     i_3_reg_901    |   32   |
|     i_4_reg_973    |   32   |
| icmp_ln108_reg_897 |    1   |
| icmp_ln114_reg_906 |    1   |
| icmp_ln117_reg_964 |    1   |
| icmp_ln136_reg_937 |    1   |
| icmp_ln141_reg_946 |    1   |
| icmp_ln143_reg_1029|    1   |
|  icmp_ln93_reg_858 |    1   |
|  incx_read_reg_853 |   32   |
|ipiv_addr_1_reg_1024|   10   |
|  ipiv_addr_reg_954 |   10   |
|ix0_load_130_reg_268|   32   |
| ix0_load_1_reg_313 |   32   |
|  ix0_load_reg_914  |   32   |
|  j_load_1_reg_968  |   32   |
|   k1_read_reg_862  |   32   |
|   k2_read_reg_869  |   32   |
|  k_load_1_reg_334  |   32   |
|  k_load_3_reg_354  |   32   |
|  mul_ln99_reg_879  |   32   |
|  or_ln137_reg_941  |   32   |
|       reg_392      |   32   |
|       reg_396      |   32   |
|       reg_401      |   32   |
| sext_ln136_reg_932 |   32   |
|storemerge10_reg_278|   32   |
|storemerge27_reg_225|   32   |
|storemerge49_reg_205|   32   |
| storemerge_reg_215 |   32   |
|     tmp_reg_875    |    1   |
| trunc_ln121_reg_981|   11   |
| trunc_ln124_reg_986|   11   |
|trunc_ln147_reg_1036|   11   |
|trunc_ln150_reg_1041|   11   |
+--------------------+--------+
|        Total       |  1349  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_120 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_120 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_133 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_133 |  p2  |   4  |   0  |    0   ||    21   |
|   i_3_1_reg_235   |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_363    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  8.112  ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |  1048  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   123  |
|  Register |    -   |    -   |  1349  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    8   |  1349  |  1171  |
+-----------+--------+--------+--------+--------+
