
*** Running vivado
    with args -log Feature_Extraction_Layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Feature_Extraction_Layer.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Feature_Extraction_Layer.tcl -notrace
Command: link_design -top Feature_Extraction_Layer -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'backBuffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'Line_Buffer/GEN_LBUF[0].line_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'core_calculator/pe0/DSP0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.gen/sources_1/ip/dsp_Requant/dsp_Requant.dcp' for cell 'core_calculator/pe0/DSP_Requant'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 2054.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'backBuffer/U0'
Finished Parsing XDC File [c:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'backBuffer/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Line_Buffer/GEN_LBUF[3].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Line_Buffer/GEN_LBUF[4].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Line_Buffer/GEN_LBUF[5].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2212.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 96 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2212.664 ; gain = 1134.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2244.711 ; gain = 32.047

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1400fde62

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2547.684 ; gain = 302.973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Line_Buffer/WrNum[2]_i_1 into driver instance Line_Buffer/FSM_sequential_state_WRITE[2]_i_5, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: abf40e62

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.863 . Memory (MB): peak = 2890.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 85200b2f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.948 . Memory (MB): peak = 2890.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 72a9f942

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 72a9f942

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.953 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 72a9f942

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 72a9f942

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              9  |
|  Constant propagation         |               0  |               0  |                                              9  |
|  Sweep                        |               0  |               1  |                                             32  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             11  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2890.953 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8ff09b4b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.953 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 868911db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3518.770 ; gain = 0.000
Ending Power Optimization Task | Checksum: 868911db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3518.770 ; gain = 627.816

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 868911db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3518.770 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3518.770 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bddd3f89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3518.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 3518.770 ; gain = 1306.105
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.runs/impl_1/Feature_Extraction_Layer_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Feature_Extraction_Layer_drc_opted.rpt -pb Feature_Extraction_Layer_drc_opted.pb -rpx Feature_Extraction_Layer_drc_opted.rpx
Command: report_drc -file Feature_Extraction_Layer_drc_opted.rpt -pb Feature_Extraction_Layer_drc_opted.pb -rpx Feature_Extraction_Layer_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.runs/impl_1/Feature_Extraction_Layer_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3518.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30440169

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3518.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3518.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c4cf7a1d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 137d60995

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 137d60995

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 1 Placer Initialization | Checksum: 137d60995

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 17096f06f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: d8072e4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: d8072e4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: d8072e4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 2.1.1 Partition Driven Placement | Checksum: d8072e4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 2.1 Floorplanning | Checksum: d8072e4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d8072e4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d8072e4d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: a6c54626

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 2 Global Placement | Checksum: a6c54626

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a6c54626

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16749884f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1c1684140

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1194f6146

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1983986d7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 3.3.3 Slice Area Swap | Checksum: 1983986d7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 3.3 Small Shape DP | Checksum: 1d87a63cf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 155c87d67

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 155c87d67

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 3 Detail Placement | Checksum: 155c87d67

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 155c87d67

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 4184.477 ; gain = 665.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4184.477 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2052487e7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2052487e7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 4.3 Placer Reporting | Checksum: 2052487e7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4184.477 ; gain = 665.707

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4184.477 ; gain = 0.000

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4184.477 ; gain = 665.707
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2604cd1d3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4184.477 ; gain = 665.707
Ending Placer Task | Checksum: 19044592e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4184.477 ; gain = 665.707
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 4184.477 ; gain = 665.707
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4184.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.runs/impl_1/Feature_Extraction_Layer_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Feature_Extraction_Layer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 4184.477 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Feature_Extraction_Layer_utilization_placed.rpt -pb Feature_Extraction_Layer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Feature_Extraction_Layer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4184.477 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4184.477 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4184.477 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4206.301 ; gain = 21.824
INFO: [Common 17-1381] The checkpoint 'C:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.runs/impl_1/Feature_Extraction_Layer_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 26a99d7 ConstDB: 0 ShapeSum: de7db4d7 RouteDB: af5c0a80
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 4211.867 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7946a871 NumContArr: ac0054e Constraints: 129db1e8 Timing: 0
Phase 1 Build RT Design | Checksum: 96a45fa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4211.867 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 96a45fa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4214.953 ; gain = 3.086

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 96a45fa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4214.953 ; gain = 3.086

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 199a0071e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4264.344 ; gain = 52.477

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 199a0071e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4264.344 ; gain = 52.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5897
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5747
  Number of Partially Routed Nets     = 150
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 228f234de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 228f234de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4270.395 ; gain = 58.527
Phase 3 Initial Routing | Checksum: 25238fd31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 25238fd31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4270.395 ; gain = 58.527
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 26c9f7bd9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 551
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 26e6b840f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 26e6b840f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4270.395 ; gain = 58.527
Phase 4 Rip-up And Reroute | Checksum: 26e6b840f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a67eb76f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a67eb76f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527
Phase 5 Delay and Skew Optimization | Checksum: 1a67eb76f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a67eb76f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527
Phase 6.1 Hold Fix Iter | Checksum: 1a67eb76f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527
Phase 6 Post Hold Fix | Checksum: 1a67eb76f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.272437 %
  Global Horizontal Routing Utilization  = 0.35698 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a67eb76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a67eb76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a67eb76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1a67eb76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4270.395 ; gain = 58.527

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: 1a67eb76f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4270.395 ; gain = 58.527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4270.395 ; gain = 58.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4270.395 ; gain = 64.094
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4270.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.runs/impl_1/Feature_Extraction_Layer_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Feature_Extraction_Layer_drc_routed.rpt -pb Feature_Extraction_Layer_drc_routed.pb -rpx Feature_Extraction_Layer_drc_routed.rpx
Command: report_drc -file Feature_Extraction_Layer_drc_routed.rpt -pb Feature_Extraction_Layer_drc_routed.pb -rpx Feature_Extraction_Layer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.runs/impl_1/Feature_Extraction_Layer_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Feature_Extraction_Layer_methodology_drc_routed.rpt -pb Feature_Extraction_Layer_methodology_drc_routed.pb -rpx Feature_Extraction_Layer_methodology_drc_routed.rpx
Command: report_methodology -file Feature_Extraction_Layer_methodology_drc_routed.rpt -pb Feature_Extraction_Layer_methodology_drc_routed.pb -rpx Feature_Extraction_Layer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Git/Feature_Extraction_Layer/Feature_Extraction_Layer.runs/impl_1/Feature_Extraction_Layer_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4270.395 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Feature_Extraction_Layer_power_routed.rpt -pb Feature_Extraction_Layer_power_summary_routed.pb -rpx Feature_Extraction_Layer_power_routed.rpx
Command: report_power -file Feature_Extraction_Layer_power_routed.rpt -pb Feature_Extraction_Layer_power_summary_routed.pb -rpx Feature_Extraction_Layer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.
99 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4270.395 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Feature_Extraction_Layer_route_status.rpt -pb Feature_Extraction_Layer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Feature_Extraction_Layer_timing_summary_routed.rpt -pb Feature_Extraction_Layer_timing_summary_routed.pb -rpx Feature_Extraction_Layer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Feature_Extraction_Layer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Feature_Extraction_Layer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Feature_Extraction_Layer_bus_skew_routed.rpt -pb Feature_Extraction_Layer_bus_skew_routed.pb -rpx Feature_Extraction_Layer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Aug 27 11:28:57 2025...
