{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742043935748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742043935751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 21:05:35 2025 " "Processing started: Sat Mar 15 21:05:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742043935751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043935751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2 -c DE2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2 -c DE2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043935751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742043935966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742043935966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 DE2.v(13) " "Verilog HDL Declaration information at DE2.v(13): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742043941484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 DE2.v(13) " "Verilog HDL Declaration information at DE2.v(13): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742043941484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 Hex4 DE2.v(14) " "Verilog HDL Declaration information at DE2.v(14): object \"HEX4\" differs only in case from object \"Hex4\" in the same scope" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742043941484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 Hex5 DE2.v(14) " "Verilog HDL Declaration information at DE2.v(14): object \"HEX5\" differs only in case from object \"Hex5\" in the same scope" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742043941484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 Hex6 DE2.v(15) " "Verilog HDL Declaration information at DE2.v(15): object \"HEX6\" differs only in case from object \"Hex6\" in the same scope" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742043941484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 Hex7 DE2.v(15) " "Verilog HDL Declaration information at DE2.v(15): object \"HEX7\" differs only in case from object \"Hex7\" in the same scope" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742043941484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2.v 11 11 " "Found 11 design units, including 11 entities, in source file de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1MUX " "Found entity 1: _2to1MUX" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2 " "Found entity 2: DE2" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "3 Complete_Clock " "Found entity 3: Complete_Clock" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "4 CP_1kHz_500Hz_1Hz " "Found entity 4: CP_1kHz_500Hz_1Hz" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "5 Radio " "Found entity 5: Radio" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "6 Bell " "Found entity 6: Bell" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "7 _4bitcomparator " "Found entity 7: _4bitcomparator" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter60 " "Found entity 8: counter60" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "9 counter24 " "Found entity 9: counter24" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_clock " "Found entity 10: top_clock" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""} { "Info" "ISGN_ENTITY_NAME" "11 SEG_LUT " "Found entity 11: SEG_LUT" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file divider50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider50MHz " "Found entity 1: Divider50MHz" {  } { { "Divider50MHz.v" "" { Text "F:/fp/q2/DE2/Divider50MHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742043941488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 0 0 " "Found 0 design units, including 0 entities, in source file seg7_lut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2 " "Elaborating entity \"DE2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742043941503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complete_Clock Complete_Clock:CLOCK_Inst " "Elaborating entity \"Complete_Clock\" for hierarchy \"Complete_Clock:CLOCK_Inst\"" {  } { { "DE2.v" "CLOCK_Inst" { Text "F:/fp/q2/DE2/DE2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CP_1kHz_500Hz_1Hz Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0 " "Elaborating entity \"CP_1kHz_500Hz_1Hz\" for hierarchy \"Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0\"" {  } { { "DE2.v" "U0" { Text "F:/fp/q2/DE2/DE2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider50MHz Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0\|Divider50MHz:U0 " "Elaborating entity \"Divider50MHz\" for hierarchy \"Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0\|Divider50MHz:U0\"" {  } { { "DE2.v" "U0" { Text "F:/fp/q2/DE2/DE2.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider50MHz Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0\|Divider50MHz:U1 " "Elaborating entity \"Divider50MHz\" for hierarchy \"Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0\|Divider50MHz:U1\"" {  } { { "DE2.v" "U1" { Text "F:/fp/q2/DE2/DE2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider50MHz Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0\|Divider50MHz:U2 " "Elaborating entity \"Divider50MHz\" for hierarchy \"Complete_Clock:CLOCK_Inst\|CP_1kHz_500Hz_1Hz:U0\|Divider50MHz:U2\"" {  } { { "DE2.v" "U2" { Text "F:/fp/q2/DE2/DE2.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_clock Complete_Clock:CLOCK_Inst\|top_clock:U1 " "Elaborating entity \"top_clock\" for hierarchy \"Complete_Clock:CLOCK_Inst\|top_clock:U1\"" {  } { { "DE2.v" "U1" { Text "F:/fp/q2/DE2/DE2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 Complete_Clock:CLOCK_Inst\|top_clock:U1\|counter60:UT1 " "Elaborating entity \"counter60\" for hierarchy \"Complete_Clock:CLOCK_Inst\|top_clock:U1\|counter60:UT1\"" {  } { { "DE2.v" "UT1" { Text "F:/fp/q2/DE2/DE2.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 Complete_Clock:CLOCK_Inst\|top_clock:U1\|counter24:UT3 " "Elaborating entity \"counter24\" for hierarchy \"Complete_Clock:CLOCK_Inst\|top_clock:U1\|counter24:UT3\"" {  } { { "DE2.v" "UT3" { Text "F:/fp/q2/DE2/DE2.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Complete_Clock:CLOCK_Inst\|Radio:U2 " "Elaborating entity \"Radio\" for hierarchy \"Complete_Clock:CLOCK_Inst\|Radio:U2\"" {  } { { "DE2.v" "U2" { Text "F:/fp/q2/DE2/DE2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941526 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1kHzIN DE2.v(174) " "Verilog HDL Always Construct warning at DE2.v(174): variable \"_1kHzIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1742043941526 "|DE2|Complete_Clock:CLOCK_Inst|Radio:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bell Complete_Clock:CLOCK_Inst\|Bell:U3 " "Elaborating entity \"Bell\" for hierarchy \"Complete_Clock:CLOCK_Inst\|Bell:U3\"" {  } { { "DE2.v" "U3" { Text "F:/fp/q2/DE2/DE2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bitcomparator Complete_Clock:CLOCK_Inst\|Bell:U3\|_4bitcomparator:SU4 " "Elaborating entity \"_4bitcomparator\" for hierarchy \"Complete_Clock:CLOCK_Inst\|Bell:U3\|_4bitcomparator:SU4\"" {  } { { "DE2.v" "SU4" { Text "F:/fp/q2/DE2/DE2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1MUX Complete_Clock:CLOCK_Inst\|_2to1MUX:MU1 " "Elaborating entity \"_2to1MUX\" for hierarchy \"Complete_Clock:CLOCK_Inst\|_2to1MUX:MU1\"" {  } { { "DE2.v" "MU1" { Text "F:/fp/q2/DE2/DE2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_LUT SEG_LUT:Hex2 " "Elaborating entity \"SEG_LUT\" for hierarchy \"SEG_LUT:Hex2\"" {  } { { "DE2.v" "Hex2" { Text "F:/fp/q2/DE2/DE2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2.v(310) " "Verilog HDL Case Statement warning at DE2.v(310): incomplete case statement has no default case item" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 310 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oSEG DE2.v(308) " "Verilog HDL Always Construct warning at DE2.v(308): inferring latch(es) for variable \"oSEG\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[0\] DE2.v(308) " "Inferred latch for \"oSEG\[0\]\" at DE2.v(308)" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[1\] DE2.v(308) " "Inferred latch for \"oSEG\[1\]\" at DE2.v(308)" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[2\] DE2.v(308) " "Inferred latch for \"oSEG\[2\]\" at DE2.v(308)" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[3\] DE2.v(308) " "Inferred latch for \"oSEG\[3\]\" at DE2.v(308)" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[4\] DE2.v(308) " "Inferred latch for \"oSEG\[4\]\" at DE2.v(308)" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[5\] DE2.v(308) " "Inferred latch for \"oSEG\[5\]\" at DE2.v(308)" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[6\] DE2.v(308) " "Inferred latch for \"oSEG\[6\]\" at DE2.v(308)" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941540 "|DE2|SEG_LUT:Hex2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742043941763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742043941770 "|DE2|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742043941770 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/fp/q2/DE2/output_files/DE2.map.smsg " "Generated suppressed messages file F:/fp/q2/DE2/output_files/DE2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742043941829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742043941829 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2.v" "" { Text "F:/fp/q2/DE2/DE2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742043941842 "|DE2|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742043941842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742043941842 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742043941842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742043941842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742043941849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 21:05:41 2025 " "Processing ended: Sat Mar 15 21:05:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742043941849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742043941849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742043941849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742043941849 ""}
