$date
	Tue Nov  1 17:37:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tests $end
$var wire 1 ! out $end
$var wire 1 " signal $end
$var reg 1 # inp $end
$scope module u0 $end
$var wire 1 $ gnd $end
$var wire 1 # inp $end
$var wire 1 ! out $end
$var wire 1 % vdd $end
$upscope $end
$scope module u1 $end
$var wire 1 & gnd $end
$var wire 1 ! inp $end
$var wire 1 " out $end
$var wire 1 ' vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
0$
0#
0"
1!
$end
#10
1"
0!
1#
