#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 21 19:04:19 2021
# Process ID: 10108
# Current directory: C:/Users/wells/FPGA_DIVCLK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6476 C:\Users\wells\FPGA_DIVCLK\1_AND_GATE.xpr
# Log file: C:/Users/wells/FPGA_DIVCLK/vivado.log
# Journal file: C:/Users/wells/FPGA_DIVCLK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:01:12 . Memory (MB): peak = 869.496 ; gain = 205.102
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Jan 21 19:08:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Jan 21 19:09:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Jan 21 19:10:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Thu Jan 21 19:11:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 21 19:12:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1170.023 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854606A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2277.547 ; gain = 1107.523
set_property PROGRAM.FILE {C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/AND_GATE.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/AND_GATE.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:27:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:28:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2611.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2808.551 ; gain = 465.961
place_ports button_add T18
place_ports button_sub R16
place_ports q T22
startgroup
set_property package_pin "" [get_ports [list  button_sub]]
place_ports rst R16
endgroup
startgroup
set_property package_pin "" [get_ports [list  rst]]
place_ports button_sub R16
endgroup
place_ports rst P16
save_constraints
launch_runs impl_1 -jobs 3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3278.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 3292.262 ; gain = 13.660
[Thu Jan 21 19:32:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list button_add]]
set_property IOSTANDARD LVCMOS33 [get_ports [list button_sub]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:33:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:36:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:39:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:40:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:41:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:42:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:44:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3300.734 ; gain = 0.000
launch_runs synth_1 -jobs 3
[Thu Jan 21 19:45:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:48:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Thu Jan 21 19:49:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 21 19:50:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
[Thu Jan 21 19:50:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/AND_GATE.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 19:57:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Thu Jan 21 19:58:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 3
[Thu Jan 21 19:59:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
set_msg_config -suppress -id {DRC MDRV-1} -string {{ERROR: [DRC MDRV-1] Multiple Driver Nets: Net th[10] has multiple drivers: th_reg[10]/Q, and th_reg[10]__0/Q.} } 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 20:01:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Thu Jan 21 20:03:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 20:05:18 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jan 21 20:08:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 21 20:09:29 2021...
