# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl" \
"../../../../../../source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../../../source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../../../source/image_loader_module/rtl/image_loader_module.v" \
"../../../../../../source/image_loader_module/tb/image_loader_module_tb_dad.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
