                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP4 for linux64 - Dec 01, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecelrc/students/aarora1/.synopsys_dv_prefs.tcl
cd /home/projects/ljohn/aarora1/coffe2/COFFE/input_files/myexp/dsp_slice_hdl
set my_files dsp_slice.v
dsp_slice.v
set my_top_level dsp_slice
dsp_slice
set my_clock_pin clk
clk
set link_library "/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db dw_foundation.sldb"
/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db dw_foundation.sldb
set target_library "/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db"
/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db
set power_analysis_mode "averaged"
averaged
define_design_lib WORK -path ./WORK 
1
analyze -f verilog $my_files 
Running PRESTO HDLC
Compiling source file ./dsp_slice.v
Presto compilation completed successfully.
Loading db file '/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/dw_foundation.sldb'
1
elaborate $my_top_level 
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/standard.sldb'
  Loading link library 'ceid_vlsiLab_umc65ll_stdCells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine dsp_slice line 25 in file
		'./dsp_slice.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  a_in_flopped_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  b_in_flopped_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dsp_slice line 68 in file
		'./dsp_slice.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_mult_reg_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dsp_slice line 81 in file
		'./dsp_slice.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_accumulator_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dsp_slice'.
1
current_design $my_top_level 
Current design is 'dsp_slice'.
{dsp_slice}
check_design >  /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthcheckprecompile.rpt
link 

  Linking design 'dsp_slice'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  ceid_vlsiLab_umc65ll_stdCells (library)
                              /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db
  dw_foundation.sldb (library)
                              /usr/local/packages/synopsys_2015/syn/libraries/syn/dw_foundation.sldb

1
uniquify 
1
set_wire_load_selection DEFAULT 
1
set my_period 2.0 
2.0
set find_clock [ find port [list $my_clock_pin] ] 
{clk}
if { $find_clock != [list] } { 
set clk_name $my_clock_pin 
create_clock -period $my_period $clk_name} 
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.4 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'dsp_slice'

Loaded alib file './alib-52/ceid_vlsiLab_umc65ll_stdCells.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dsp_slice'
 Implement Synthetic for 'dsp_slice'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIE1X4' in the library 'ceid_vlsiLab_umc65ll_stdCells' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE1X2' in the library 'ceid_vlsiLab_umc65ll_stdCells' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE1X1' in the library 'ceid_vlsiLab_umc65ll_stdCells' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0X4' in the library 'ceid_vlsiLab_umc65ll_stdCells' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0X2' in the library 'ceid_vlsiLab_umc65ll_stdCells' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0X1' in the library 'ceid_vlsiLab_umc65ll_stdCells' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'dsp_slice_DW02_mult_3'
Information: Added key list 'DesignWare' to design 'dsp_slice'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1836.7      2.37      19.1       0.1                             52.6479
    0:00:06    1987.8      1.64      13.6       0.1                             57.0293
    0:00:06    1987.8      1.64      13.6       0.1                             57.0293
    0:00:06    1987.8      1.64      13.5       0.1                             56.9309

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    1873.5      1.48      12.3       0.1                             53.4343
    0:00:07    1873.5      1.48      12.3       0.1                             52.8649
    0:00:07    1873.5      1.48      12.3       0.1                             52.8649
    0:00:10    1973.1      1.18      10.1       0.1                             55.3216
    0:00:10    1973.1      1.18      10.1       0.1                             55.3216
    0:00:11    1977.3      1.17      10.1       0.1                             55.4750
    0:00:11    1977.3      1.17      10.1       0.1                             55.4750
    0:00:12    1984.4      1.15       9.9       0.1                             55.7487
    0:00:12    1984.4      1.15       9.9       0.1                             55.7487
    0:00:18    2028.9      1.10       9.5       0.1                             57.5260
    0:00:18    2028.9      1.10       9.5       0.1                             57.5260
    0:00:18    2026.7      1.10       9.5       0.1                             57.4031
    0:00:18    2026.7      1.10       9.5       0.1                             57.4031
    0:00:18    2026.7      1.10       9.5       0.1                             57.4031
    0:00:18    2026.7      1.10       9.5       0.1                             57.4031
    0:00:19    2026.7      1.10       9.5       0.1                             57.4031
    0:00:19    2026.7      1.10       9.5       0.1                             57.4031
    0:00:19    2026.7      1.10       9.5       0.1                             57.4031
    0:00:19    2026.7      1.10       9.5       0.1                             57.4031
    0:00:20    2026.7      1.10       9.5       0.1                             57.4031


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20    2026.7      1.10       9.5       0.1                             57.4031
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:21    2165.8      1.08       8.8       0.0 net2731                     60.8591
    0:00:22    2213.1      1.08       8.8       0.0                             62.2657
    0:00:23    2234.2      1.07       8.8       0.0                             62.7417


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23    2234.2      1.07       8.8       0.0                             62.7417
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:24    2149.5      1.09       8.8       0.0                             59.8475
    0:00:24    2150.2      1.09       8.8       0.0                             59.9492
    0:00:24    2150.2      1.09       8.8       0.0                             59.9492
    0:00:24    2151.0      1.09       8.8       0.0                             60.0390
    0:00:24    2151.0      1.09       8.8       0.0                             60.0390
    0:00:24    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2151.0      1.09       8.8       0.0                             60.0390
    0:00:25    2153.1      1.09       8.8       0.0                             60.1407
    0:00:25    2153.1      1.09       8.8       0.0                             60.1407
    0:00:25    2153.1      1.09       8.8       0.0                             60.1407
    0:00:25    2153.1      1.09       8.8       0.0                             60.1407
    0:00:26    2153.1      1.09       8.8       0.0                             60.1407
    0:00:26    2153.1      1.09       8.8       0.0                             60.1407
    0:00:26    2153.1      1.09       8.8       0.0                             60.1407
    0:00:26    2153.1      1.09       8.8       0.0                             60.1407
    0:00:26    2153.1      1.09       8.8       0.0                             60.1407

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:26    2148.8      1.09       8.8       0.0                             60.1374
    0:00:26    2083.1      1.13       9.3       0.0                             59.1162
    0:00:27    2078.8      1.10       9.1       0.0                             58.9646
    0:00:27    2078.8      1.10       9.1       0.0                             58.9646
    0:00:27    2080.3      1.10       9.1       0.0                             59.0630

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:27    2080.3      1.10       9.1       0.0                             59.0630
    0:00:27    2080.3      1.10       9.1       0.0                             59.0630
    0:00:27    2080.3      1.10       9.1       0.0                             59.0630
    0:00:28    2095.8      1.08       9.0       0.0                             59.8372
    0:00:30    2114.8      1.08       8.9       0.0                             59.9875
    0:00:30    2116.2      1.07       8.9       0.0                             59.9200
    0:00:30    2117.0      1.07       8.9       0.0                             59.9667
    0:00:30    2118.4      1.07       8.9       0.0                             60.0311
    0:00:30    2090.1      1.07       8.9       0.0                             58.8202
Loading db file '/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
check_design >  /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthcheck.rpt
link 

  Linking design 'dsp_slice'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  ceid_vlsiLab_umc65ll_stdCells (library)
                              /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db
  dw_foundation.sldb (library)
                              /usr/local/packages/synopsys_2015/syn/libraries/syn/dw_foundation.sldb

1
write_file -format ddc -hierarchy -output /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthdsp_slice.ddc 
Writing ddc file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthdsp_slice.ddc'.
1
set_switching_activity -static_probability 0.5 -toggle_rate 25 [get_nets] 
1
ungroup -all -flatten 
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
report_power > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthpower.rpt
report_area -nosplit -hierarchy > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_syntharea.rpt
report_resources -nosplit -hierarchy > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthresources.rpt
report_timing > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthtiming.rpt
change_names -hier -rule verilog 
1
write -f verilog -output /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.v
Writing verilog file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.v'.
1
write_sdf /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthsized.sdf 
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthsized.sdf'. (WT-3)
1
write_parasitics -output /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.spef 
Information: Writing parasitics to file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.spef'. (WP-3)
1
write_sdc /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.sdc 
1
quit 

Thank you...
Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : /usr/local/packages/cadence_2007/edi/tools.lnx86/lib/libfeoax22.so: undefined symbol: _ZN12OpenAccess_49oaBitTerm4hideEv

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.12-s159_1 (32bit) 07/15/2010 13:17 (Linux 2.6)
@(#)CDS: NanoRoute v09.12-s013 NR100629-2344/USR64-UB (database version 2.30, 102.1.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.12-s012_1 (32bit) 07/01/2010 02:29:05 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.12-e022 (32bit) 07/15/2010 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.12-s069_1 (32bit) Jul 15 2010 05:39:06 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.12-s009
--- Starting "Encounter v09.12-s159_1" on Mon Jun  8 01:00:38 2020 (mem=46.6M) ---
--- Running on luigi (x86_64 w/Linux 2.6.32-754.29.2.el6.x86_64) ---
This version was compiled on Thu Jul 15 13:17:03 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "edi.tcl" ...
Reading config file - edi.conf

Loading Lef file /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/lef/ceid_vlsiLab_umc65ll_header.lef...

Loading Lef file /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/lef/ceid_vlsiLab_umc65ll_allStdCells.lef...
Set DBUPerIGU to M2 pitch 100.
Initializing default via types and wire widths ...
**WARN: (ENCLF-270):	The 'MAXVIASTACK' attribute should be set only once in the LEF file.
There is an attempt to set it again with property LEF57_MAXVIASTACK which will be ignored.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon Jun  8 01:00:38 2020
viaInitial ends at Mon Jun  8 01:00:38 2020
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.v'

*** Memory Usage v0.159.2.9 (Current mem = 223.289M, initial mem = 46.621M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=223.3M) ***
Set top cell to dsp_slice.
Reading max timing library '/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Y' of cell 'TIE0X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Y' of cell 'TIE0X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Y' of cell 'TIE0X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Y' of cell 'TIE1X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Y' of cell 'TIE1X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Y' of cell 'TIE1X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
 read 74 cells in library 'ceid_vlsiLab_umc65ll_stdCells' 
*** End library_loading (cpu=0.01min, mem=5.4M, fe_cpu=0.07min, fe_mem=228.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dsp_slice ...
*** Netlist is unique.
Set DBUPerIGU to techSite Core width 280.
** info: there are 79 modules.
** info: there are 621 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 229.410M, initial mem = 46.621M) ***
CTE reading timing constraint file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_synthsynthesized.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=230.5M) ***
Total number of combinational cells: 52
Total number of sequential cells: 16
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX4
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4
Total number of usable inverters: 3
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Honor LEF defined pitches for advanced node
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Honor LEF defined pitches for advanced node


The power planner created 8 wires.

encounter 1> *** Starting placeDesign concurrent flow ***
Extracting standard cell pins and blockage ...... 
**WARN: (ENCTR-2104):	Layer M1: Pitch=100 is less than min width=90 + min spacing=90.
Temporarily expand pitch on layer M1 from 100 to 200 (2x).
**WARN: (ENCTR-2108):	For layer M1, 1181 out of 1181 track gaps are narrower (between [0.100..0.100]) than 0.180 (space 0.090 + width 0.090).
 As a result, your trialRoute congestion could be incorrect.
**WARN: (ENCTR-2104):	Layer M2: Pitch=100 is less than min width=100 + min spacing=100.
Temporarily expand pitch on layer M2 from 100 to 200 (2x).
**WARN: (ENCTR-2108):	For layer M2, 449 out of 449 track gaps are narrower (between [0.100..0.100]) than 0.200 (space 0.100 + width 0.100).
 As a result, your trialRoute congestion could be incorrect.
**WARN: (ENCTR-2104):	Layer M3: Pitch=100 is less than min width=100 + min spacing=100.
Temporarily expand pitch on layer M3 from 100 to 200 (2x).
**WARN: (ENCTR-2108):	For layer M3, 1181 out of 1181 track gaps are narrower (between [0.100..0.100]) than 0.200 (space 0.100 + width 0.100).
 As a result, your trialRoute congestion could be incorrect.
**WARN: (ENCTR-2104):	Layer M4: Pitch=100 is less than min width=100 + min spacing=100.
Temporarily expand pitch on layer M4 from 100 to 200 (2x).
**WARN: (ENCTR-2108):	For layer M4, 449 out of 449 track gaps are narrower (between [0.100..0.100]) than 0.200 (space 0.100 + width 0.100).
 As a result, your trialRoute congestion could be incorrect.
**WARN: (ENCTR-2104):	Layer M5: Pitch=100 is less than min width=100 + min spacing=100.
Temporarily expand pitch on layer M5 from 100 to 200 (2x).
**WARN: (ENCTR-2108):	For layer M5, 1181 out of 1181 track gaps are narrower (between [0.100..0.100]) than 0.200 (space 0.100 + width 0.100).
 As a result, your trialRoute congestion could be incorrect.
**WARN: (ENCTR-2104):	Layer M6: Pitch=100 is less than min width=200 + min spacing=50.
Temporarily expand pitch on layer M6 from 100 to 300 (3x).
**WARN: (ENCTR-2108):	For layer M6, 449 out of 449 track gaps are narrower (between [0.100..0.100]) than 0.250 (space 0.050 + width 0.200).
 As a result, your trialRoute congestion could be incorrect.
**WARN: (ENCTR-2104):	Layer M7: Pitch=140 is less than min width=200 + min spacing=200.
Temporarily expand pitch on layer M7 from 140 to 420 (3x).
**WARN: (ENCTR-2108):	For layer M7, 843 out of 843 track gaps are narrower (between [0.140..0.140]) than 0.400 (space 0.200 + width 0.200).
 As a result, your trialRoute congestion could be incorrect.
**WARN: (ENCTR-2104):	Layer M8: Pitch=140 is less than min width=400 + min spacing=400.
Temporarily expand pitch on layer M8 from 140 to 840 (6x).
**WARN: (ENCTR-2108):	For layer M8, 320 out of 320 track gaps are narrower (between [0.140..0.140]) than 0.800 (space 0.400 + width 0.400).
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.15 (mem=231.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.1 mem=232.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.1 mem=233.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=621 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=650 #term=1907 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 621 single + 0 double + 0 multi
Total standard cell length = 0.8294 (mm), area = 0.0021 (mm^2)
Average module density = 0.853.
Density for the design = 0.853.
       = stdcell_area 2962 (2090 um^2) / alloc_area 3471 (2449 um^2).
Pin Density = 0.644.
            = total # of pins 1907 / total Instance area 2962.
Iteration  1: Total net bbox = 8.251e-12 (0.00e+00 8.25e-12)
              Est.  stn bbox = 8.251e-12 (0.00e+00 8.25e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 254.0M
Iteration  2: Total net bbox = 8.251e-12 (0.00e+00 8.25e-12)
              Est.  stn bbox = 8.251e-12 (0.00e+00 8.25e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 254.0M
Iteration  3: Total net bbox = 1.313e+02 (6.84e+01 6.29e+01)
              Est.  stn bbox = 1.313e+02 (6.84e+01 6.29e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 254.0M
Iteration  4: Total net bbox = 2.582e+03 (2.42e+00 2.58e+03)
              Est.  stn bbox = 2.582e+03 (2.42e+00 2.58e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 254.0M
Iteration  5: Total net bbox = 2.881e+03 (1.23e+00 2.88e+03)
              Est.  stn bbox = 2.881e+03 (1.23e+00 2.88e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 254.0M
Iteration  6: Total net bbox = 3.857e+03 (1.13e+03 2.72e+03)
              Est.  stn bbox = 3.857e+03 (1.13e+03 2.72e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 254.0M
Iteration  7: Total net bbox = 4.056e+03 (1.26e+03 2.79e+03)
              Est.  stn bbox = 4.056e+03 (1.26e+03 2.79e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 254.0M
Iteration  8: Total net bbox = 4.389e+03 (1.47e+03 2.92e+03)
              Est.  stn bbox = 4.389e+03 (1.47e+03 2.92e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 254.0M
Iteration  9: Total net bbox = 4.455e+03 (1.53e+03 2.92e+03)
              Est.  stn bbox = 4.455e+03 (1.53e+03 2.92e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 254.0M

Iteration 10: Total net bbox = 5.001e+03 (2.08e+03 2.92e+03)
              Est.  stn bbox = 5.512e+03 (2.30e+03 3.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 254.0M
Iteration 11: Total net bbox = 5.001e+03 (2.08e+03 2.92e+03)
              Est.  stn bbox = 5.512e+03 (2.30e+03 3.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 254.0M
Iteration 12: Total net bbox = 5.405e+03 (2.24e+03 3.16e+03)
              Est.  stn bbox = 5.922e+03 (2.47e+03 3.45e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 254.0M
*** cost = 5.405e+03 (2.24e+03 3.16e+03) (cpu for global=0:00:00.5) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.5 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 403 insts, mean move: 0.87 um, max move: 4.20 um
	max move on inst (U539): (24.56, 47.80) --> (26.24, 45.28)
Placement tweakage begins.
wire length = 5.510e+03 = 2.268e+03 H + 3.242e+03 V
wire length = 5.106e+03 = 1.903e+03 H + 3.204e+03 V
Placement tweakage ends.
move report: wireLenOpt moves 260 insts, mean move: 2.04 um, max move: 14.28 um
	max move on inst (U530): (16.44, 40.24) --> (23.16, 47.80)
move report: rPlace moves 465 insts, mean move: 1.45 um, max move: 14.84 um
	max move on inst (U530): (15.88, 40.24) --> (23.16, 47.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.84 um
  inst (U530) with max move: (15.88, 40.24) -> (23.16, 47.8)
  mean    (X+Y) =         1.45 um
Total instances flipped for WireLenOpt: 4
Total instances flipped, including legalization: 110
Total instances moved : 465
*** cpu=0:00:00.2   mem=254.5M  mem(used)=0.4M***
Total net length = 5.055e+03 (1.903e+03 3.152e+03) (ext = 9.545e+02)
*** End of Placement (cpu=0:00:01.0, real=0:00:01.0, mem=254.5M) ***
default core: bins with density >  0.75 =   75 % ( 3 / 4 )
*** Free Virtual Timing Model ...(mem=245.9M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID luigi)
#  Generated on:      Mon Jun  8 01:00:40 2020
#  Command:           placeDesign -inPlaceOpt -noPrePlaceOpt
###############################################################
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 245.9M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=245.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 8 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (45020 118280)
coreBox:    (10000 10000) (35020 108280)

Phase 1a route (0:00:00.0 246.6M):
Est net length = 5.423e+03um = 2.275e+03H + 3.148e+03V
Usage: (2.1%H 2.5%V) = (2.629e+03um 6.101e+03um) = (5025 2421)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 247.6M):
Usage: (2.1%H 2.5%V) = (2.622e+03um 6.101e+03um) = (5012 2421)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 247.6M):
Usage: (2.1%H 2.5%V) = (2.622e+03um 6.086e+03um) = (5011 2415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 247.6M):
Usage: (2.1%H 2.5%V) = (2.622e+03um 6.086e+03um) = (5011 2415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 248.2M):
Usage: (2.1%H 2.5%V) = (2.622e+03um 6.086e+03um) = (5011 2415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (2.1%H 2.5%V) = (2.622e+03um 6.086e+03um) = (5011 2415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	2	 0.04%
  8:	0	 0.00%	7	 0.15%
  9:	0	 0.00%	13	 0.28%
 10:	0	 0.00%	39	 0.84%
 11:	0	 0.00%	86	 1.84%
 12:	0	 0.00%	188	 4.03%
 13:	0	 0.00%	202	 4.33%
 14:	0	 0.00%	289	 6.20%
 15:	0	 0.00%	298	 6.39%
 16:	0	 0.00%	274	 5.88%
 17:	0	 0.00%	211	 4.53%
 18:	0	 0.00%	713	15.29%
 19:	0	 0.00%	793	17.01%
 20:	4662	100.00%	1547	33.18%

Global route (cpu=0.0s real=0.0s 247.2M)
Phase 1l route (0:00:00.0 247.2M):


*** After '-updateRemainTrks' operation: 

Usage: (2.2%H 2.7%V) = (2.736e+03um 6.580e+03um) = (5237 2611)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	2	 0.04%
  8:	0	 0.00%	7	 0.15%
  9:	0	 0.00%	18	 0.39%
 10:	0	 0.00%	46	 0.99%
 11:	0	 0.00%	108	 2.32%
 12:	0	 0.00%	173	 3.71%
 13:	0	 0.00%	230	 4.93%
 14:	0	 0.00%	278	 5.96%
 15:	0	 0.00%	292	 6.26%
 16:	0	 0.00%	250	 5.36%
 17:	0	 0.00%	210	 4.50%
 18:	0	 0.00%	708	15.19%
 19:	0	 0.00%	793	17.01%
 20:	4662	100.00%	1547	33.18%



*** Completed Phase 1 route (0:00:00.1 245.9M) ***


Total length: 5.759e+03um, number of vias: 3615
M1(H) length: 5.202e+01um, number of vias: 1333
M2(V) length: 1.759e+03um, number of vias: 1760
M3(H) length: 2.277e+03um, number of vias: 520
M4(V) length: 1.671e+03um, number of vias: 2
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 245.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=245.9M) ***
Peak Memory Usage was 251.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=245.9M) ***

Extraction called for design 'dsp_slice' of instances=621 and nets=653 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 245.949M)
*** Starting optimizing excluded clock nets MEM= 245.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 254.5M) ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 254.5M, InitMEM = 254.5M)
Number of Loop : 0
Start delay calculation (mem=254.469M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_VV' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_VV' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_VV' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_VV' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=254.469M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 254.5M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.8 mem=254.8M) ***
*** Finished delays update (0:00:05.9 mem=254.8M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 254.8M **
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 85.336% **

*** starting 1-st reclaim pass: 595 instances 
*** starting 2-nd reclaim pass: 595 instances 
*** starting 3-rd reclaim pass: 180 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 22 **
** Density Change = 1.527% **
** Density after area reclaim = 83.809% **
*** Finished Area Reclaim (0:00:00.3) ***
*** Starting sequential cell resizing ***
density before resizing = 83.809%
*summary:      0 instances changed cell type
density after resizing = 83.809%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=255.0M) ***
Re-routed 0 nets
Extraction called for design 'dsp_slice' of instances=621 and nets=653 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 254.988M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 255.0M, InitMEM = 255.0M)
Number of Loop : 0
Start delay calculation (mem=254.988M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=254.988M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 255.0M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 255.0M **
*info: Start fixing DRV (Mem = 254.99M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (255.0M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=255.0M) ***
*info: There are 3 candidate Buffer cells
*info: There are 3 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.838087
Start fixing design rules ... (0:00:00.0 255.3M)
Done fixing design rule (0:00:00.1 255.3M)

Summary:
5 buffers added on 5 nets (with 8 drivers resized)

Density after buffering = 0.841832
*** Completed dpFixDRCViolation (0:00:00.1 255.3M)

Re-routed 18 nets
Extraction called for design 'dsp_slice' of instances=626 and nets=658 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 255.289M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 255.3M, InitMEM = 255.3M)
Number of Loop : 0
Start delay calculation (mem=255.289M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=255.289M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 255.3M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   2
*info:   Prev Max cap violations:    5
*info:   Prev Max tran violations:   2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 255.29M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 255.3M **
*** Starting optFanout (255.3M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=255.3M) ***
Start fixing timing ... (0:00:00.0 255.3M)

Start clock batches slack = -1.058ns
End batches slack = -0.400ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 255.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

5 nets rebuffered with 5 inst removed and 0 inst added
Density after buffering = 0.841832
*** Completed optFanout (0:00:00.1 255.3M)

**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 255.3M **
*** Timing NOT met, worst failing slack is -0.403
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 83.751% **

*** starting 1-st reclaim pass: 595 instances 
*** starting 2-nd reclaim pass: 590 instances 
*** starting 3-rd reclaim pass: 357 instances 
*** starting 4-th reclaim pass: 180 instances 
*** starting 5-th reclaim pass: 21 instances 


** Area Reclaim Summary: Buffer Deletion = 2 Declone = 3 Downsize = 106 **
** Density Change = -1.095% **
** Density after area reclaim = 84.846% **
*** Finished Area Reclaim (0:00:00.6) ***
*** Starting sequential cell resizing ***
density before resizing = 84.846%
*summary:      0 instances changed cell type
density after resizing = 84.846%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=255.4M) ***
density before resizing = 84.846%
* summary of transition time violation fixes:
*summary:      8 instances changed cell type
density after resizing = 85.249%
*** Starting trialRoute (mem=255.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 8 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (45020 118280)
coreBox:    (10000 10000) (35020 108280)

Phase 1a route (0:00:00.0 256.6M):
Est net length = 5.419e+03um = 2.281e+03H + 3.138e+03V
Usage: (2.1%H 2.5%V) = (2.631e+03um 6.088e+03um) = (5031 2416)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 257.9M):
Usage: (2.1%H 2.5%V) = (2.625e+03um 6.088e+03um) = (5019 2416)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 257.9M):
Usage: (2.1%H 2.5%V) = (2.625e+03um 6.078e+03um) = (5018 2412)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 257.9M):
Usage: (2.1%H 2.5%V) = (2.625e+03um 6.078e+03um) = (5018 2412)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 258.4M):
Usage: (2.1%H 2.5%V) = (2.625e+03um 6.078e+03um) = (5018 2412)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (2.1%H 2.5%V) = (2.625e+03um 6.078e+03um) = (5018 2412)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	2	 0.04%
  8:	0	 0.00%	6	 0.13%
  9:	0	 0.00%	15	 0.32%
 10:	0	 0.00%	38	 0.82%
 11:	0	 0.00%	88	 1.89%
 12:	0	 0.00%	184	 3.95%
 13:	0	 0.00%	200	 4.29%
 14:	0	 0.00%	272	 5.83%
 15:	0	 0.00%	307	 6.59%
 16:	0	 0.00%	271	 5.81%
 17:	0	 0.00%	207	 4.44%
 18:	0	 0.00%	721	15.47%
 19:	0	 0.00%	802	17.20%
 20:	4662	100.00%	1549	33.23%

Global route (cpu=0.0s real=0.0s 257.1M)
Phase 1l route (0:00:00.0 257.1M):


*** After '-updateRemainTrks' operation: 

Usage: (2.2%H 2.7%V) = (2.736e+03um 6.519e+03um) = (5238 2587)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	2	 0.04%
  8:	0	 0.00%	6	 0.13%
  9:	0	 0.00%	15	 0.32%
 10:	0	 0.00%	45	 0.97%
 11:	0	 0.00%	112	 2.40%
 12:	0	 0.00%	174	 3.73%
 13:	0	 0.00%	216	 4.63%
 14:	0	 0.00%	271	 5.81%
 15:	0	 0.00%	303	 6.50%
 16:	0	 0.00%	245	 5.26%
 17:	0	 0.00%	204	 4.38%
 18:	0	 0.00%	718	15.40%
 19:	0	 0.00%	802	17.20%
 20:	4662	100.00%	1549	33.23%



*** Completed Phase 1 route (0:00:00.1 255.4M) ***


Total length: 5.753e+03um, number of vias: 3585
M1(H) length: 5.138e+01um, number of vias: 1328
M2(V) length: 1.820e+03um, number of vias: 1747
M3(H) length: 2.283e+03um, number of vias: 508
M4(V) length: 1.598e+03um, number of vias: 2
M5(H) length: 2.000e-01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 255.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=255.5M) ***
Peak Memory Usage was 261.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=255.5M) ***

Extraction called for design 'dsp_slice' of instances=616 and nets=648 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 246.977M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 255.5M, InitMEM = 255.5M)
Number of Loop : 0
Start delay calculation (mem=255.496M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=255.496M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 255.5M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 255.5M **
*info: Start fixing DRV (Mem = 255.50M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (255.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=255.5M) ***
Start fixing design rules ... (0:00:00.0 255.6M)
Done fixing design rule (0:00:00.0 255.6M)

Summary:
5 buffers added on 5 nets (with 5 drivers resized)

Density after buffering = 0.853933
*** Completed dpFixDRCViolation (0:00:00.0 255.6M)

Re-routed 15 nets
Extraction called for design 'dsp_slice' of instances=621 and nets=653 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 255.496M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 255.5M, InitMEM = 255.5M)
Number of Loop : 0
Start delay calculation (mem=255.496M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=255.496M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 255.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   2
*info:   Prev Max cap violations:    6
*info:   Prev Max tran violations:   2
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (255.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=255.5M) ***
Start fixing design rules ... (0:00:00.0 255.6M)
Done fixing design rule (0:00:00.0 255.6M)

Summary:
6 buffers added on 6 nets (with 0 driver resized)

Density after buffering = 0.859118
*** Completed dpFixDRCViolation (0:00:00.0 255.6M)

Re-routed 12 nets
Extraction called for design 'dsp_slice' of instances=627 and nets=659 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 255.496M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 255.5M, InitMEM = 255.5M)
Number of Loop : 0
Start delay calculation (mem=255.496M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=255.496M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 255.5M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   2
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 255.50M).
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 255.5M **
*** Timing NOT met, worst failing slack is -1.140
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
Density : 0.8591
Max route overflow : 0.0000
Current slack : -1.140 ns, density : 0.8591
Current slack : -1.140 ns, density : 0.8591
Current slack : -1.049 ns, density : 0.8583
Current slack : -1.049 ns, density : 0.8548
Current slack : -1.034 ns, density : 0.8577
Current slack : -1.034 ns, density : 0.8577
Current slack : -1.034 ns, density : 0.8577
Current slack : -1.034 ns, density : 0.8577
Current slack : -1.034 ns, density : 0.8577
Current slack : -1.030 ns, density : 0.8577
Current slack : -1.030 ns, density : 0.8577
Current slack : -1.030 ns, density : 0.8577
Current slack : -0.903 ns, density : 0.9015
Current slack : -0.903 ns, density : 0.9015
Current slack : -0.861 ns, density : 0.9248
Current slack : -0.849 ns, density : 0.9248
Current slack : -0.849 ns, density : 0.9260
Current slack : -0.849 ns, density : 0.9260
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.6 mem=258.6M) ***
*** Finished delays update (0:00:05.7 mem=258.6M) ***
Current slack : -0.849 ns, density : 0.9286
Current slack : -0.849 ns, density : 0.9326
Current slack : -0.806 ns, density : 0.9464
Current slack : -0.806 ns, density : 0.9473
Current slack : -0.793 ns, density : 0.9447
Current slack : -0.793 ns, density : 0.9470
Current slack : -0.778 ns, density : 0.9458
Current slack : -0.778 ns, density : 0.9458
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:07.5 mem=258.6M) ***
*** Finished delays update (0:00:07.6 mem=258.6M) ***
Current slack : -0.755 ns, density : 0.9470
Current slack : -0.722 ns, density : 0.9412
Current slack : -0.722 ns, density : 0.9412
Current slack : -0.722 ns, density : 0.9412
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.722 ns, density : 0.9381
Current slack : -0.715 ns, density : 0.9378
Current slack : -0.715 ns, density : 0.9375
Current slack : -0.715 ns, density : 0.9412
Current slack : -0.715 ns, density : 0.9412
Current slack : -0.715 ns, density : 0.9424
Current slack : -0.715 ns, density : 0.9424
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
Current slack : -0.706 ns, density : 0.9430
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:12.4 mem=258.7M) ***
*** Finished delays update (0:00:12.5 mem=258.7M) ***
Current slack : -0.706 ns, density : 0.9441
Current slack : -0.706 ns, density : 0.9441
Current slack : -0.706 ns, density : 0.9461
Current slack : -0.706 ns, density : 0.9461
Current slack : -0.706 ns, density : 0.9461
Current slack : -0.706 ns, density : 0.9455
Current slack : -0.706 ns, density : 0.9438
Current slack : -0.706 ns, density : 0.9438
Current slack : -0.706 ns, density : 0.9435
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
Current slack : -0.706 ns, density : 0.9415
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:18.8 mem=259.1M) ***
*** Finished delays update (0:00:18.8 mem=259.1M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:19.0 mem=259.1M) ***
*** Finished delays update (0:00:19.1 mem=259.1M) ***
*** Done optCritPath (0:00:19.1 259.05M) ***
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 257.0M **
*** Starting trialRoute (mem=257.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 8 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (45020 118280)
coreBox:    (10000 10000) (35020 108280)

Phase 1a route (0:00:00.0 258.3M):
Est net length = 6.229e+03um = 2.622e+03H + 3.606e+03V
Usage: (2.5%H 3.0%V) = (3.032e+03um 7.139e+03um) = (5828 2833)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.04% V)

Phase 1b route (0:00:00.0 259.6M):
Usage: (2.4%H 3.0%V) = (3.022e+03um 7.139e+03um) = (5807 2833)
Overflow: 2 = 0 (0.00% H) + 2 (0.04% V)

Phase 1c route (0:00:00.0 259.6M):
Usage: (2.4%H 3.0%V) = (3.021e+03um 7.129e+03um) = (5806 2829)
Overflow: 2 = 0 (0.00% H) + 2 (0.04% V)

Phase 1d route (0:00:00.0 259.6M):
Usage: (2.4%H 3.0%V) = (3.021e+03um 7.132e+03um) = (5806 2830)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Phase 1e route (0:00:00.0 260.2M):
Usage: (2.4%H 3.0%V) = (3.021e+03um 7.132e+03um) = (5806 2830)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Usage: (2.4%H 3.0%V) = (3.021e+03um 7.132e+03um) = (5806 2830)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.02%
--------------------------------------
  0:	0	 0.00%	6	 0.13%
  1:	0	 0.00%	2	 0.04%
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	2	 0.04%
  4:	0	 0.00%	7	 0.15%
  5:	0	 0.00%	4	 0.09%
  6:	0	 0.00%	3	 0.06%
  7:	0	 0.00%	12	 0.26%
  8:	0	 0.00%	21	 0.45%
  9:	0	 0.00%	33	 0.71%
 10:	0	 0.00%	45	 0.97%
 11:	0	 0.00%	127	 2.72%
 12:	0	 0.00%	167	 3.58%
 13:	0	 0.00%	192	 4.12%
 14:	0	 0.00%	206	 4.42%
 15:	0	 0.00%	231	 4.95%
 16:	0	 0.00%	248	 5.32%
 17:	0	 0.00%	218	 4.68%
 18:	0	 0.00%	742	15.92%
 19:	0	 0.00%	846	18.15%
 20:	4662	100.00%	1548	33.20%

Global route (cpu=0.0s real=0.0s 259.0M)
Phase 1l route (0:00:00.0 259.0M):


*** After '-updateRemainTrks' operation: 

Usage: (2.6%H 3.0%V) = (3.176e+03um 7.222e+03um) = (6112 2866)
Overflow: 2 = 0 (0.00% H) + 2 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
--------------------------------------
  3:	0	 0.00%	3	 0.06%
  4:	0	 0.00%	4	 0.09%
  5:	0	 0.00%	4	 0.09%
  6:	0	 0.00%	5	 0.11%
  7:	0	 0.00%	11	 0.24%
  8:	0	 0.00%	19	 0.41%
  9:	0	 0.00%	19	 0.41%
 10:	0	 0.00%	70	 1.50%
 11:	0	 0.00%	142	 3.05%
 12:	0	 0.00%	183	 3.93%
 13:	0	 0.00%	193	 4.14%
 14:	0	 0.00%	202	 4.33%
 15:	0	 0.00%	230	 4.93%
 16:	0	 0.00%	234	 5.02%
 17:	0	 0.00%	209	 4.48%
 18:	0	 0.00%	739	15.85%
 19:	0	 0.00%	846	18.15%
 20:	4662	100.00%	1548	33.20%



*** Completed Phase 1 route (0:00:00.1 257.0M) ***


Total length: 6.625e+03um, number of vias: 4189
M1(H) length: 5.892e+01um, number of vias: 1504
M2(V) length: 1.797e+03um, number of vias: 1972
M3(H) length: 2.618e+03um, number of vias: 687
M4(V) length: 2.091e+03um, number of vias: 14
M5(H) length: 2.500e+00um, number of vias: 12
M6(V) length: 5.780e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 257.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=257.3M) ***
Peak Memory Usage was 263.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=257.3M) ***

Extraction called for design 'dsp_slice' of instances=733 and nets=760 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 248.797M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 257.3M, InitMEM = 257.3M)
Number of Loop : 0
Start delay calculation (mem=257.316M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_VV' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=257.316M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 257.3M) ***
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 257.3M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.15 (mem=257.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.1 mem=248.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.1 mem=248.8M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=733 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=757 #term=2235 #term/net=2.95, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 733 single + 0 double + 0 multi
Total standard cell length = 0.9187 (mm), area = 0.0023 (mm^2)
Average module density = 0.945.
Density for the design = 0.945.
       = stdcell_area 3281 (2315 um^2) / alloc_area 3471 (2449 um^2).
Pin Density = 0.681.
            = total # of pins 2235 / total Instance area 3281.

Iteration 12: Total net bbox = 5.825e+03 (2.44e+03 3.39e+03)
              Est.  stn bbox = 6.447e+03 (2.68e+03 3.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 257.8M
Iteration 13: Total net bbox = 6.132e+03 (2.52e+03 3.61e+03)
              Est.  stn bbox = 6.755e+03 (2.76e+03 3.99e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 257.8M
*** cost = 6.132e+03 (2.52e+03 3.61e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:01.0
move report: preRPlace moves 688 insts, mean move: 4.16 um, max move: 34.72 um
	max move on inst (U264): (25.12, 52.84) --> (27.08, 20.08)
Placement tweakage begins.
wire length = 7.932e+03 = 3.121e+03 H + 4.811e+03 V
wire length = 6.521e+03 = 2.271e+03 H + 4.250e+03 V
Placement tweakage ends.
move report: wireLenOpt moves 498 insts, mean move: 4.18 um, max move: 32.20 um
	max move on inst (U264): (27.08, 20.08) --> (25.12, 50.32)
move report: rPlace moves 695 insts, mean move: 4.83 um, max move: 24.64 um
	max move on inst (FE_RC_4_0): (10.84, 45.28) --> (22.88, 32.68)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        24.64 um
  inst (FE_RC_4_0) with max move: (10.84, 45.28) -> (22.88, 32.68)
  mean    (X+Y) =         4.83 um
Total instances flipped for WireLenOpt: 2
Total instances flipped, including legalization: 25
Total instances moved : 695
*** cpu=0:00:00.4   mem=258.0M  mem(used)=0.3M***
Total net length = 6.512e+03 (2.271e+03 4.242e+03) (ext = 9.420e+02)
*** End of Placement (cpu=0:00:00.7, real=0:00:01.0, mem=258.0M) ***
default core: bins with density >  0.75 =  100 % ( 4 / 4 )
*** Free Virtual Timing Model ...(mem=249.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:23, real = 0: 0:24, mem = 249.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
encounter 1> Begin checking placement ... (start mem=249.5M, init mem=249.5M)
*info: Placed = 733
*info: Unplaced = 0
Placement Density:94.53%(2315/2449)
Finished checkPlace (cpu: total=0:00:00.0 vio checks=0:00:00.0; mem=249.5M)
*** Starting trialRoute (mem=249.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 8 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (45020 118280)
coreBox:    (10000 10000) (35020 108280)

Phase 1a route (0:00:00.0 250.4M):
Est net length = 6.960e+03um = 2.647e+03H + 4.313e+03V
Usage: (2.5%H 3.2%V) = (3.063e+03um 7.626e+03um) = (5887 3026)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 251.4M):
Usage: (2.5%H 3.2%V) = (3.053e+03um 7.626e+03um) = (5867 3026)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 251.4M):
Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 251.4M):
Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 252.1M):
Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	3	 0.06%
  8:	0	 0.00%	11	 0.24%
  9:	0	 0.00%	21	 0.45%
 10:	0	 0.00%	64	 1.37%
 11:	0	 0.00%	129	 2.77%
 12:	0	 0.00%	216	 4.63%
 13:	0	 0.00%	295	 6.33%
 14:	0	 0.00%	289	 6.20%
 15:	0	 0.00%	328	 7.04%
 16:	0	 0.00%	248	 5.32%
 17:	0	 0.00%	140	 3.00%
 18:	0	 0.00%	633	13.58%
 19:	0	 0.00%	745	15.98%
 20:	4662	100.00%	1540	33.03%

Global route (cpu=0.0s real=0.0s 251.1M)
Phase 1l route (0:00:00.0 251.1M):


*** After '-updateRemainTrks' operation: 

Usage: (2.6%H 3.5%V) = (3.224e+03um 8.336e+03um) = (6205 3308)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.02%
  7:	0	 0.00%	3	 0.06%
  8:	0	 0.00%	9	 0.19%
  9:	0	 0.00%	30	 0.64%
 10:	0	 0.00%	78	 1.67%
 11:	0	 0.00%	149	 3.20%
 12:	0	 0.00%	202	 4.33%
 13:	0	 0.00%	321	 6.89%
 14:	0	 0.00%	304	 6.52%
 15:	0	 0.00%	292	 6.26%
 16:	0	 0.00%	229	 4.91%
 17:	0	 0.00%	134	 2.87%
 18:	0	 0.00%	626	13.43%
 19:	0	 0.00%	744	15.96%
 20:	4662	100.00%	1540	33.03%



*** Completed Phase 1 route (0:00:00.1 249.5M) ***


Total length: 7.331e+03um, number of vias: 4339
M1(H) length: 6.104e+01um, number of vias: 1533
M2(V) length: 2.121e+03um, number of vias: 2044
M3(H) length: 2.645e+03um, number of vias: 755
M4(V) length: 2.486e+03um, number of vias: 5
M5(H) length: 6.300e+00um, number of vias: 2
M6(V) length: 1.130e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 249.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=249.5M) ***
Peak Memory Usage was 255.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=249.5M) ***

*** Starting trialRoute (mem=249.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 8 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (45020 118280)
coreBox:    (10000 10000) (35020 108280)

Phase 1a route (0:00:00.0 250.4M):
Est net length = 6.960e+03um = 2.647e+03H + 4.313e+03V
Usage: (2.5%H 3.2%V) = (3.063e+03um 7.626e+03um) = (5887 3026)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 251.4M):
Usage: (2.5%H 3.2%V) = (3.053e+03um 7.626e+03um) = (5867 3026)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 251.4M):
Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 251.4M):
Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 252.1M):
Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (2.5%H 3.2%V) = (3.050e+03um 7.623e+03um) = (5862 3025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	3	 0.06%
  8:	0	 0.00%	11	 0.24%
  9:	0	 0.00%	21	 0.45%
 10:	0	 0.00%	64	 1.37%
 11:	0	 0.00%	129	 2.77%
 12:	0	 0.00%	216	 4.63%
 13:	0	 0.00%	295	 6.33%
 14:	0	 0.00%	289	 6.20%
 15:	0	 0.00%	328	 7.04%
 16:	0	 0.00%	248	 5.32%
 17:	0	 0.00%	140	 3.00%
 18:	0	 0.00%	633	13.58%
 19:	0	 0.00%	745	15.98%
 20:	4662	100.00%	1540	33.03%

Global route (cpu=0.0s real=0.0s 251.1M)
Phase 1l route (0:00:00.0 251.1M):


*** After '-updateRemainTrks' operation: 

Usage: (2.6%H 3.5%V) = (3.224e+03um 8.336e+03um) = (6205 3308)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.02%
  7:	0	 0.00%	3	 0.06%
  8:	0	 0.00%	9	 0.19%
  9:	0	 0.00%	30	 0.64%
 10:	0	 0.00%	78	 1.67%
 11:	0	 0.00%	149	 3.20%
 12:	0	 0.00%	202	 4.33%
 13:	0	 0.00%	321	 6.89%
 14:	0	 0.00%	304	 6.52%
 15:	0	 0.00%	292	 6.26%
 16:	0	 0.00%	229	 4.91%
 17:	0	 0.00%	134	 2.87%
 18:	0	 0.00%	626	13.43%
 19:	0	 0.00%	744	15.96%
 20:	4662	100.00%	1540	33.03%



*** Completed Phase 1 route (0:00:00.1 249.5M) ***


Total length: 7.331e+03um, number of vias: 4339
M1(H) length: 6.104e+01um, number of vias: 1533
M2(V) length: 2.121e+03um, number of vias: 2044
M3(H) length: 2.645e+03um, number of vias: 755
M4(V) length: 2.486e+03um, number of vias: 5
M5(H) length: 6.300e+00um, number of vias: 2
M6(V) length: 1.130e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 249.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=249.5M) ***
Peak Memory Usage was 255.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=249.5M) ***

Extraction called for design 'dsp_slice' of instances=733 and nets=760 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 249.496M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.743  | -0.743  | -0.677  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -5.788  | -5.788  | -5.265  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    8    |    8    |    8    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   32    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.010   |     11 (11)      |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.33 sec
Total Real time: 0.0 sec
Total Memory Usage: 258.398438 Mbytes
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 258.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=258.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=258.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.743  |
|           TNS (ns):| -5.788  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.010   |     11 (11)      |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.526%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 258.4M **
*** Starting optimizing excluded clock nets MEM= 258.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 258.4M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=258.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.743  |
|           TNS (ns):| -5.788  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.010   |     11 (11)      |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 258.4M **
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 94.526% **

*** starting 1-st reclaim pass: 702 instances 
*** starting 2-nd reclaim pass: 696 instances 
*** starting 3-rd reclaim pass: 137 instances 


** Area Reclaim Summary: Buffer Deletion = 1 Declone = 5 Downsize = 19 **
** Density Change = 1.729% **
** Density after area reclaim = 92.797% **
*** Finished Area Reclaim (0:00:00.3) ***
*** Starting sequential cell resizing ***
density before resizing = 92.797%
*summary:      0 instances changed cell type
density after resizing = 92.797%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=258.4M) ***
default core: bins with density >  0.75 =  100 % ( 4 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=258.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'dsp_slice' of instances=727 and nets=754 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 258.398M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 258.4M, InitMEM = 258.4M)
Number of Loop : 0
Start delay calculation (mem=258.398M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=258.398M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 258.4M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=258.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.711  |
|           TNS (ns):| -5.591  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.010   |     10 (10)      |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.797%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 258.4M **
*info: Start fixing DRV (Mem = 258.40M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (258.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=258.4M) ***
*info: There are 3 candidate Buffer cells
*info: There are 3 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.927975
Start fixing design rules ... (0:00:00.0 258.4M)
Done fixing design rule (0:00:00.1 258.4M)

Summary:
7 buffers added on 6 nets (with 11 drivers resized)

Density after buffering = 0.927110
default core: bins with density >  0.75 =  100 % ( 4 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 284 insts, mean move: 0.52 um, max move: 3.08 um
	max move on inst (FE_RC_478_0): (18.68, 90.64) --> (18.12, 93.16)
move report: rPlace moves 284 insts, mean move: 0.52 um, max move: 3.08 um
	max move on inst (FE_RC_478_0): (18.68, 90.64) --> (18.12, 93.16)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.08 um
  inst (FE_RC_478_0) with max move: (18.68, 90.64) -> (18.12, 93.16)
  mean    (X+Y) =         0.52 um
Total instances moved : 284
*** cpu=0:00:00.2   mem=258.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.3 258.4M)

Re-routed 24 nets
Extraction called for design 'dsp_slice' of instances=734 and nets=761 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 258.398M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 258.4M, InitMEM = 258.4M)
Number of Loop : 0
Start delay calculation (mem=258.398M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=258.398M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 258.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   2
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 258.40M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=258.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.052  |
|           TNS (ns):| -8.165  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.711%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 258.4M **
*** Starting optFanout (258.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=258.4M) ***
Start fixing timing ... (0:00:00.0 258.4M)

Start clock batches slack = -1.052ns
End batches slack = -0.700ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 258.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

6 nets rebuffered with 7 inst removed and 0 inst added
Density after buffering = 0.927110
*** Completed optFanout (0:00:00.1 258.4M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=258.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.799  |
|           TNS (ns):| -5.583  |
|    Violating Paths:|    7    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.164%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 258.4M **
*** Timing NOT met, worst failing slack is -0.799
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 92.164% **

*** starting 1-st reclaim pass: 696 instances 
*** starting 2-nd reclaim pass: 690 instances 
*** starting 3-rd reclaim pass: 363 instances 
*** starting 4-th reclaim pass: 193 instances 
*** starting 5-th reclaim pass: 57 instances 
*** starting 6-th reclaim pass: 13 instances 


** Area Reclaim Summary: Buffer Deletion = 2 Declone = 4 Downsize = 95 **
** Density Change = -0.432% **
** Density after area reclaim = 92.596% **
*** Finished Area Reclaim (0:00:00.7) ***
*** Starting sequential cell resizing ***
density before resizing = 92.596%
*summary:      0 instances changed cell type
density after resizing = 92.596%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=258.4M) ***
density before resizing = 92.596%
* summary of transition time violation fixes:
*summary:     10 instances changed cell type
density after resizing = 92.769%
default core: bins with density >  0.75 =  100 % ( 4 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 281 insts, mean move: 0.43 um, max move: 3.36 um
	max move on inst (U448): (21.48, 42.76) --> (22.32, 45.28)
move report: rPlace moves 281 insts, mean move: 0.43 um, max move: 3.36 um
	max move on inst (U448): (21.48, 42.76) --> (22.32, 45.28)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.36 um
  inst (U448) with max move: (21.48, 42.76) -> (22.32, 45.28)
  mean    (X+Y) =         0.43 um
Total instances moved : 281
*** cpu=0:00:00.2   mem=258.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=258.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 8 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (45020 118280)
coreBox:    (10000 10000) (35020 108280)

Phase 1a route (0:00:00.0 259.7M):
Est net length = 7.012e+03um = 2.682e+03H + 4.330e+03V
Usage: (2.5%H 3.2%V) = (3.098e+03um 7.663e+03um) = (5956 3041)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 260.9M):
Usage: (2.5%H 3.2%V) = (3.088e+03um 7.663e+03um) = (5935 3041)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 260.9M):
Usage: (2.5%H 3.2%V) = (3.084e+03um 7.661e+03um) = (5928 3040)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 260.9M):
Usage: (2.5%H 3.2%V) = (3.084e+03um 7.661e+03um) = (5928 3040)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 261.4M):
Usage: (2.5%H 3.2%V) = (3.084e+03um 7.661e+03um) = (5928 3040)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (2.5%H 3.2%V) = (3.084e+03um 7.661e+03um) = (5928 3040)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	2	 0.04%
  7:	0	 0.00%	4	 0.09%
  8:	0	 0.00%	12	 0.26%
  9:	0	 0.00%	27	 0.58%
 10:	0	 0.00%	73	 1.57%
 11:	0	 0.00%	121	 2.60%
 12:	0	 0.00%	204	 4.38%
 13:	0	 0.00%	259	 5.56%
 14:	0	 0.00%	304	 6.52%
 15:	0	 0.00%	300	 6.44%
 16:	0	 0.00%	273	 5.86%
 17:	0	 0.00%	155	 3.32%
 18:	0	 0.00%	637	13.66%
 19:	0	 0.00%	750	16.09%
 20:	4662	100.00%	1541	33.05%

Global route (cpu=0.0s real=0.0s 260.2M)
Phase 1l route (0:00:00.0 260.2M):


*** After '-updateRemainTrks' operation: 

Usage: (2.7%H 3.5%V) = (3.267e+03um 8.439e+03um) = (6292 3349)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.02%
  6:	0	 0.00%	4	 0.09%
  7:	0	 0.00%	5	 0.11%
  8:	0	 0.00%	13	 0.28%
  9:	0	 0.00%	31	 0.66%
 10:	0	 0.00%	86	 1.84%
 11:	0	 0.00%	133	 2.85%
 12:	0	 0.00%	223	 4.78%
 13:	0	 0.00%	268	 5.75%
 14:	0	 0.00%	303	 6.50%
 15:	0	 0.00%	273	 5.86%
 16:	0	 0.00%	251	 5.38%
 17:	0	 0.00%	145	 3.11%
 18:	0	 0.00%	639	13.71%
 19:	0	 0.00%	747	16.02%
 20:	4662	100.00%	1540	33.03%



*** Completed Phase 1 route (0:00:00.1 258.4M) ***


Total length: 7.366e+03um, number of vias: 4370
M1(H) length: 5.932e+01um, number of vias: 1518
M2(V) length: 2.073e+03um, number of vias: 2042
M3(H) length: 2.657e+03um, number of vias: 795
M4(V) length: 2.506e+03um, number of vias: 9
M5(H) length: 2.900e+01um, number of vias: 6
M6(V) length: 4.230e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 258.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=258.4M) ***
Peak Memory Usage was 264.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=258.4M) ***

Extraction called for design 'dsp_slice' of instances=721 and nets=748 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 249.883M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 258.4M, InitMEM = 258.4M)
Number of Loop : 0
Start delay calculation (mem=258.402M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=258.402M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 258.4M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=258.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.834  |
|           TNS (ns):| -6.511  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.009   |      6 (6)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.769%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 258.4M **
*info: Start fixing DRV (Mem = 258.40M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (258.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=258.4M) ***
Start fixing design rules ... (0:00:00.0 258.4M)
Done fixing design rule (0:00:00.1 258.4M)

Summary:
7 buffers added on 6 nets (with 8 drivers resized)

Density after buffering = 0.927110
default core: bins with density >  0.75 =  100 % ( 4 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 134 insts, mean move: 0.44 um, max move: 3.36 um
	max move on inst (U167): (27.36, 88.12) --> (28.20, 90.64)
move report: rPlace moves 134 insts, mean move: 0.44 um, max move: 3.36 um
	max move on inst (U167): (27.36, 88.12) --> (28.20, 90.64)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.36 um
  inst (U167) with max move: (27.36, 88.12) -> (28.2, 90.64)
  mean    (X+Y) =         0.44 um
Total instances moved : 134
*** cpu=0:00:00.2   mem=258.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.3 258.4M)

Re-routed 21 nets
Extraction called for design 'dsp_slice' of instances=728 and nets=755 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 258.418M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 258.4M, InitMEM = 258.4M)
Number of Loop : 0
Start delay calculation (mem=258.418M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=258.418M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 258.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   2
*info:   Prev Max cap violations:    6
*info:   Prev Max tran violations:   2
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (258.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=258.4M) ***
Start fixing design rules ... (0:00:00.0 258.4M)
Done fixing design rule (0:00:00.1 258.4M)

Summary:
3 buffers added on 3 nets (with 0 driver resized)

Density after buffering = 0.930279
default core: bins with density >  0.75 =  100 % ( 4 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=258.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.1 258.4M)

Re-routed 6 nets
Extraction called for design 'dsp_slice' of instances=731 and nets=758 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 258.418M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 258.4M, InitMEM = 258.4M)
Number of Loop : 0
Start delay calculation (mem=258.418M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=258.418M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 258.4M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   2
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 258.42M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=258.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.036  |
|           TNS (ns):| -8.029  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.028%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 258.4M **
*** Timing NOT met, worst failing slack is -1.036
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
Density : 0.9303
Max route overflow : 0.0000
Current slack : -1.036 ns, density : 0.9303
Current slack : -1.036 ns, density : 0.9303
Current slack : -1.036 ns, density : 0.9303
Current slack : -1.036 ns, density : 0.9277
Current slack : -0.973 ns, density : 0.9277
Current slack : -0.973 ns, density : 0.9277
Current slack : -0.973 ns, density : 0.9277
Current slack : -0.921 ns, density : 0.9268
Current slack : -0.908 ns, density : 0.9257
Current slack : -0.896 ns, density : 0.9257
Current slack : -0.896 ns, density : 0.9257
Current slack : -0.896 ns, density : 0.9257
Current slack : -0.896 ns, density : 0.9257
Current slack : -0.896 ns, density : 0.9257
Current slack : -0.896 ns, density : 0.9257
*** Starting refinePlace (0:00:00.9 mem=260.9M) ***
*** maximum move = 5.0um ***
*** Finished refinePlace (0:00:01.2 mem=260.9M) ***
*** Done re-routing un-routed nets (260.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:01.2 mem=260.9M) ***
*** Finished delays update (0:00:01.3 mem=260.9M) ***
Current slack : -0.896 ns, density : 0.9283
Current slack : -0.896 ns, density : 0.9283
Current slack : -0.773 ns, density : 0.9479
Current slack : -0.773 ns, density : 0.9479
Current slack : -0.726 ns, density : 0.9484
Current slack : -0.719 ns, density : 0.9484
Current slack : -0.719 ns, density : 0.9484
*** Starting refinePlace (0:00:04.1 mem=260.9M) ***
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.007778, incremental np is triggered.
RPlace postIncrNP: Density = 1.007778 -> 1.052222.
*** cpu time = 0:00:00.2.
*** maximum move = 43.1um ***
*** Finished refinePlace (0:00:05.3 mem=260.9M) ***
*** Done re-routing un-routed nets (260.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.3 mem=260.9M) ***
*** Finished delays update (0:00:05.4 mem=260.9M) ***
Current slack : -0.752 ns, density : 0.9484
Current slack : -0.752 ns, density : 0.9484
Current slack : -0.752 ns, density : 0.9484
Current slack : -0.752 ns, density : 0.9484
Current slack : -0.723 ns, density : 0.9493
Current slack : -0.705 ns, density : 0.9504
Current slack : -0.705 ns, density : 0.9504
Current slack : -0.705 ns, density : 0.9504
Current slack : -0.705 ns, density : 0.9490
Current slack : -0.705 ns, density : 0.9493
Current slack : -0.705 ns, density : 0.9493
Current slack : -0.705 ns, density : 0.9493
Current slack : -0.705 ns, density : 0.9493
Current slack : -0.694 ns, density : 0.9502
Current slack : -0.694 ns, density : 0.9502
Current slack : -0.694 ns, density : 0.9502
Current slack : -0.694 ns, density : 0.9502
Current slack : -0.694 ns, density : 0.9502
*** Starting refinePlace (0:00:07.9 mem=261.0M) ***
*** maximum move = 3.1um ***
*** Finished refinePlace (0:00:08.7 mem=261.0M) ***
*** Done re-routing un-routed nets (261.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:08.7 mem=261.0M) ***
*** Finished delays update (0:00:08.8 mem=261.0M) ***
Current slack : -0.694 ns, density : 0.9516
Current slack : -0.694 ns, density : 0.9516
Current slack : -0.694 ns, density : 0.9516
Current slack : -0.694 ns, density : 0.9516
Current slack : -0.694 ns, density : 0.9516
Current slack : -0.694 ns, density : 0.9516
Current slack : -0.691 ns, density : 0.9516
Current slack : -0.691 ns, density : 0.9513
Current slack : -0.691 ns, density : 0.9513
Current slack : -0.691 ns, density : 0.9513
Current slack : -0.691 ns, density : 0.9513
Current slack : -0.691 ns, density : 0.9513
Current slack : -0.691 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
Current slack : -0.685 ns, density : 0.9513
*** Starting refinePlace (0:00:11.3 mem=261.2M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:12.2 mem=261.3M) ***
*** Starting trialRoute (mem=261.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 8 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (45020 118280)
coreBox:    (10000 10000) (35020 108280)

Phase 1a route (0:00:00.0 262.6M):
Est net length = 6.720e+03um = 2.714e+03H + 4.006e+03V
Usage: (2.6%H 3.1%V) = (3.147e+03um 7.484e+03um) = (6059 2970)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 263.9M):
Usage: (2.5%H 3.1%V) = (3.136e+03um 7.484e+03um) = (6038 2970)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 263.9M):
Usage: (2.5%H 3.1%V) = (3.133e+03um 7.487e+03um) = (6032 2971)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 263.9M):
Usage: (2.5%H 3.1%V) = (3.133e+03um 7.487e+03um) = (6032 2971)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 264.5M):
Usage: (2.5%H 3.1%V) = (3.133e+03um 7.487e+03um) = (6032 2971)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (2.5%H 3.1%V) = (3.133e+03um 7.487e+03um) = (6032 2971)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	3	 0.06%
  8:	0	 0.00%	4	 0.09%
  9:	0	 0.00%	27	 0.58%
 10:	0	 0.00%	49	 1.05%
 11:	0	 0.00%	125	 2.68%
 12:	0	 0.00%	208	 4.46%
 13:	0	 0.00%	277	 5.94%
 14:	0	 0.00%	338	 7.25%
 15:	0	 0.00%	321	 6.89%
 16:	0	 0.00%	264	 5.66%
 17:	0	 0.00%	175	 3.75%
 18:	0	 0.00%	619	13.28%
 19:	0	 0.00%	707	15.17%
 20:	4662	100.00%	1545	33.14%

Global route (cpu=0.0s real=0.0s 263.3M)
Phase 1l route (0:00:00.0 263.3M):


*** After '-updateRemainTrks' operation: 

Usage: (2.7%H 3.4%V) = (3.278e+03um 7.996e+03um) = (6320 3173)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	3	 0.06%
  8:	0	 0.00%	8	 0.17%
  9:	0	 0.00%	25	 0.54%
 10:	0	 0.00%	40	 0.86%
 11:	0	 0.00%	146	 3.13%
 12:	0	 0.00%	234	 5.02%
 13:	0	 0.00%	287	 6.16%
 14:	0	 0.00%	340	 7.29%
 15:	0	 0.00%	300	 6.44%
 16:	0	 0.00%	243	 5.21%
 17:	0	 0.00%	169	 3.63%
 18:	0	 0.00%	615	13.19%
 19:	0	 0.00%	708	15.19%
 20:	4662	100.00%	1544	33.12%



*** Completed Phase 1 route (0:00:00.1 261.3M) ***


Total length: 7.073e+03um, number of vias: 4348
M1(H) length: 5.942e+01um, number of vias: 1552
M2(V) length: 2.246e+03um, number of vias: 2121
M3(H) length: 2.707e+03um, number of vias: 673
M4(V) length: 2.043e+03um, number of vias: 2
M5(H) length: 1.820e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 261.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=261.3M) ***
Peak Memory Usage was 267.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=261.3M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:12.3 mem=261.3M) ***
*** Finished delays update (0:00:12.4 mem=261.3M) ***
post refinePlace cleanup
post refinePlace cleanup
*** Done optCritPath (0:00:12.5 261.37M) ***

------------------------------------------------------------
     Summary (cpu=0.21min real=0.20min mem=259.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.707  |
|           TNS (ns):| -5.455  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |      3 (3)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.390%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 259.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 259.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.707  | -0.707  | -0.702  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -5.455  | -5.455  | -5.409  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    8    |    8    |    8    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   32    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |      3 (3)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.390%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 259.4M **
*** Finished optDesign ***
*INFO: Adding fillers to top-module.
*INFO:   Added 6 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 10 filler insts (cell FILL3 / prefix FILL).
*INFO:   Added 16 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 74 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 106 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Begin SPECIAL ROUTE on Mon Jun  8 01:01:20 2020 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/projects/ljohn/aarora1/coffe2/COFFE/input_files/myexp/mydesign
SPECIAL ROUTE ran on machine: luigi (Linux 2.6.32-754.29.2.el6.x86_64 Xeon 1.99Ghz)

Begin option processing ...
(from .sroute_80702.conf) srouteConnectPowerBump set to false
(from .sroute_80702.conf) routeSelectNet set to "gnd! vdd!"
(from .sroute_80702.conf) routeSpecial set to true
(from .sroute_80702.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_80702.conf) srouteFollowCorePinEnd set to 3
(from .sroute_80702.conf) srouteFollowPadPin set to true
(from .sroute_80702.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_80702.conf) sroutePadPinAllPorts set to true
(from .sroute_80702.conf) sroutePreserveExistingRoutes set to true
(from .sroute_80702.conf) srouteTopLayerLimit set to 8
(from .sroute_80702.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 453.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
   **WARN: width of LAYER ME8 of VIA M8_M7_HH less than minimum width
   **WARN: width of LAYER ME8 of VIA M8_M7_VH less than minimum width
   **WARN: width of LAYER ME8 of VIA M8_M7_HV less than minimum width
   **WARN: width of LAYER ME8 of VIA M8_M7_VV less than minimum width
   **WARN: width of LAYER ME6 of VIA M6_M5_HH less than minimum width
   **WARN: width of LAYER ME6 of VIA M6_M5_VH less than minimum width
   **WARN: width of LAYER ME6 of VIA M6_M5_HV less than minimum width
   **WARN: width of LAYER ME6 of VIA M6_M5_VV less than minimum width
   A total of 8 warnings.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 78 macros, 43 used
Read in 857 components
  857 core components: 0 unplaced, 857 placed, 0 fixed
Read in 31 physical pins
  31 physical pins: 0 unplaced, 31 placed, 0 fixed
Read in 31 nets
Read in 2 special nets, 2 routed
Read in 1745 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd! does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd! does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd! does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd! does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd! does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd! does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd! does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd! does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 80
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 40
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 462.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 31 io pins ...
 Updating DB with 30 via definition ...

sroute post-processing starts at Mon Jun  8 01:01:20 2020
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Mon Jun  8 01:01:20 2020

sroute post-processing starts at Mon Jun  8 01:01:20 2020
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Mon Jun  8 01:01:20 2020


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 1.88 megs
sroute: Total Peak Memory used = 261.24 megs
encounter 1> Begin checking placement ... (start mem=261.2M, init mem=261.2M)
*info: Placed = 857
*info: Unplaced = 0
Placement Density:100.00%(2449/2449)
Finished checkPlace (cpu: total=0:00:00.0 vio checks=0:00:00.0; mem=261.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=261.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Jun  8 01:01:20 2020
#
#Generating timing graph information, please wait...
#775 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
#Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 252.00 (Mb)
#Done generating timing graph information.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 252.00 (Mb)
#WARNING (NRDB-407) pitch for LAYER ME1 is defined too small, reset to 100
#WARNING (NRDB-407) pitch for LAYER ME2 is defined too small, reset to 100
#WARNING (NRDB-407) pitch for LAYER ME3 is defined too small, reset to 100
#WARNING (NRDB-407) pitch for LAYER ME4 is defined too small, reset to 100
#WARNING (NRDB-407) pitch for LAYER ME5 is defined too small, reset to 100
#WARNING (NRDB-407) pitch for LAYER ME6 is defined too small, reset to 100
#WARNING (NRDB-407) pitch for LAYER ME7 is defined too small, reset to 140
#WARNING (NRDB-407) pitch for LAYER ME8 is defined too small, reset to 140
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.180000 for LAYER ME1. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME2. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.250000 for LAYER ME6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.140000 for preferred direction tracks is smaller than the pitch 0.400000 for LAYER ME7. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.140000 for preferred direction tracks is smaller than the pitch 0.800000 for LAYER ME8. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is -0.707 
#
#No hold time constraints read in
#Read in timing information for 31 ports, 751 instances from timing file .timing_file.tif.
#NanoRoute Version v09.12-s013 NR100629-2344/USR64-UB
#WARNING (NREX-28) The height of the first routing layer ME1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer ME1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#WARNING (NRDB-778) No multicut vias are defined for LAYER ME1 in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias are defined for LAYER ME2 in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias are defined for LAYER ME3 in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias are defined for LAYER ME4 in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias are defined for LAYER ME5 in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias are defined for LAYER ME6 in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias are defined for LAYER ME7 in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#Using simple access mode
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3
#Merging special wires...
#Using simple access mode
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer ME2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Mon Jun  8 01:01:20 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Jun  8 01:01:20 2020
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         585      48.38%
#  Metal 2        V         585       0.34%
#  Metal 3        H         585       0.00%
#  Metal 4        V         585       0.00%
#  Metal 5        H         585       0.00%
#  Metal 6        V         585       0.00%
#  Metal 7        H         585       0.00%
#  Metal 8        V         585       0.00%
#  ------------------------------------------
#  Total                   4680       6.09%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 268.00 (Mb)
#
#start global routing iteration 1...
#
#setting timing driven routing constraints ...
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 268.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 268.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 268.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 268.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 268.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    101(17.3%)     82(14.0%)     23(3.93%)      7(1.20%)   (36.4%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    101(2.26%)     82(1.84%)     23(0.52%)      7(0.16%)   (4.77%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#
#Complete Global Routing.
#Total wire length = 8613 um.
#Total half perimeter of net bounding box = 7289 um.
#Total wire length on LAYER ME1 = 66 um.
#Total wire length on LAYER ME2 = 1851 um.
#Total wire length on LAYER ME3 = 3897 um.
#Total wire length on LAYER ME4 = 2532 um.
#Total wire length on LAYER ME5 = 153 um.
#Total wire length on LAYER ME6 = 114 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total number of vias = 3085
#Up-Via Summary (total 3085):
#           
#-----------------------
#  Metal 1         1079
#  Metal 2         1303
#  Metal 3          651
#  Metal 4           37
#  Metal 5           15
#-----------------------
#                  3085 
#
#Max overcon = 10 tracks.
#Total overcon = 4.77%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 268.00 (Mb)
#Peak memory = 269.00 (Mb)
#Using simple access mode
#Using simple access mode
#Worst slack with path group effect -0.707200
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 259
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 281.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 47
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 281.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 281.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 281.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 281.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 11
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 281.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 10
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 281.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 281.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 10
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 281.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 281.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 281.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 9
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 285.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 286.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 9
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 286.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 286.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 286.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 292.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 292.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 11
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 293.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 293.00 (Mb)
#Complete Detail Routing.
#Total wire length = 7460 um.
#Total half perimeter of net bounding box = 7289 um.
#Total wire length on LAYER ME1 = 277 um.
#Total wire length on LAYER ME2 = 1993 um.
#Total wire length on LAYER ME3 = 2526 um.
#Total wire length on LAYER ME4 = 2139 um.
#Total wire length on LAYER ME5 = 416 um.
#Total wire length on LAYER ME6 = 109 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total number of vias = 5044
#Up-Via Summary (total 5044):
#           
#-----------------------
#  Metal 1         1505
#  Metal 2         2329
#  Metal 3         1022
#  Metal 4          164
#  Metal 5           24
#-----------------------
#                  5044 
#
#Total number of DRC violations = 8
#Total number of violations on LAYER ME1 = 4
#Total number of violations on LAYER ME2 = 4
#Total number of violations on LAYER ME3 = 0
#Total number of violations on LAYER ME4 = 0
#Total number of violations on LAYER ME5 = 0
#Total number of violations on LAYER ME6 = 0
#Total number of violations on LAYER ME7 = 0
#Total number of violations on LAYER ME8 = 0
#Cpu time = 00:01:46
#Elapsed time = 00:01:46
#Increased memory = 1.00 (Mb)
#Total memory = 269.00 (Mb)
#Peak memory = 685.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 269.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 269.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 269.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = 0.00 (Mb)
#Total memory = 269.00 (Mb)
#Peak memory = 685.00 (Mb)
#Total wire length = 7395 um.
#Total half perimeter of net bounding box = 7289 um.
#Total wire length on LAYER ME1 = 270 um.
#Total wire length on LAYER ME2 = 2017 um.
#Total wire length on LAYER ME3 = 2559 um.
#Total wire length on LAYER ME4 = 2111 um.
#Total wire length on LAYER ME5 = 354 um.
#Total wire length on LAYER ME6 = 83 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total number of vias = 4926
#Up-Via Summary (total 4926):
#           
#-----------------------
#  Metal 1         1496
#  Metal 2         2296
#  Metal 3          988
#  Metal 4          130
#  Metal 5           16
#-----------------------
#                  4926 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER ME1 = 1
#Total number of violations on LAYER ME2 = 0
#Total number of violations on LAYER ME3 = 0
#Total number of violations on LAYER ME4 = 0
#Total number of violations on LAYER ME5 = 0
#Total number of violations on LAYER ME6 = 0
#Total number of violations on LAYER ME7 = 0
#Total number of violations on LAYER ME8 = 0
#detailRoute Statistics:
#Cpu time = 00:02:38
#Elapsed time = 00:02:38
#Increased memory = 1.00 (Mb)
#Total memory = 269.00 (Mb)
#Peak memory = 685.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:39
#Elapsed time = 00:02:39
#Increased memory = 7.00 (Mb)
#Total memory = 268.00 (Mb)
#Peak memory = 685.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun  8 01:03:59 2020
#
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'dsp_slice' of instances=857 and nets=778 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./dsp_slice_cVWJJK_80702.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 268.0M)
Creating parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for storing RC.
Extracted 10.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 20.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 30.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 40.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 50.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 60.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 70.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 80.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 90.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 270.0M)
Nr. Extracted Resistors     : 11261
Nr. Extracted Ground Cap.   : 12030
Nr. Extracted Coupling Cap. : 17588
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 270.0M)
Creating parasitic data file './dsp_slice_cVWJJK_80702.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq'. 775 times net's RC data read were performed.
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 268.016M)
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'dsp_slice' of instances=857 and nets=778 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./dsp_slice_cVWJJK_80702.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 268.0M)
Creating parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for storing RC.
Extracted 10.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 20.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 30.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 40.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 50.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 60.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 70.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 80.0316% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 90.0237% (CPU Time= 0:00:00.0  MEM= 270.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 270.0M)
Nr. Extracted Resistors     : 11261
Nr. Extracted Ground Cap.   : 12030
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 268.016M)


------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.739  | -0.723  | -0.739  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -5.677  | -5.565  | -5.677  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    8    |    8    |    8    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   32    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.001   |      4 (4)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.31 sec
Total Real time: 1.0 sec
Total Memory Usage: 276.535156 Mbytes
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 276.5M **
#Created 79 library cell signatures
#Created 778 NETS and 0 SPECIALNETS signatures
#Created 858 instance signatures
Begin checking placement ... (start mem=286.5M, init mem=286.5M)
*info: Placed = 857
*info: Unplaced = 0
Placement Density:100.00%(2449/2449)
Finished checkPlace (cpu: total=0:00:00.0 vio checks=0:00:00.0; mem=286.5M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'dsp_slice' of instances=857 and nets=778 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./dsp_slice_cVWJJK_80702.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 286.5M)
Creating parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for storing RC.
Extracted 10.0237% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 20.0316% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 30.0237% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 40.0316% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 50.0237% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 60.0316% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 70.0237% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 80.0316% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 90.0237% (CPU Time= 0:00:00.0  MEM= 288.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 288.6M)
Nr. Extracted Resistors     : 11261
Nr. Extracted Ground Cap.   : 12030
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 286.539M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 286.5M, InitMEM = 286.5M)
Number of Loop : 0
Start delay calculation (mem=286.539M)...
delayCal using detail RC...
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.0  MEM= 288.6M)
Closing parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq'. 775 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=286.539M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 286.5M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.739  |
|           TNS (ns):| -5.677  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.001   |      4 (4)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 286.5M **
*info: Start fixing DRV (Mem = 286.54M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (286.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 3 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 1.000000
Start fixing design rules ... (0:00:00.0 286.5M)
Done fixing design rule (0:00:00.0 286.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 1.000000 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 286.5M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 286.54M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=286.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.739  |
|           TNS (ns):| -5.677  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.001   |      4 (4)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 286.5M **
*** Timing NOT met, worst failing slack is -0.739
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.739
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=286.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 775 net, 0 ipo_ignored
total 2248 term, 0 ipo_ignored
total 825 comb inst, 0 fixed, 0 dont_touch, 106 no_footp
total 32 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 40 footprint(s)
   0 footprint(s) with 0 cell(s)
  24 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  14 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -0.739ns, TNS = -5.677ns (cpu=0:00:00.1 mem=286.5M)

Iter 0 ...

Collected 571 nets for fixing
Evaluate 582(506) resize, Select 99 cand. (cpu=0:00:01.6 mem=286.5M)

Commit 9 cand, 0 upSize, 5 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.6 mem=286.5M)

Calc. DC (cpu=0:00:01.6 mem=286.5M) ***

Estimated WNS = -0.739ns, TNS = -5.677ns (cpu=0:00:01.6 mem=286.5M)

Iter 1 ...

Collected 571 nets for fixing
Evaluate 580(1012) resize, Select 113 cand. (cpu=0:00:04.0 mem=286.5M)

Commit 24 cand, 0 upSize, 10 downSize, 14 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.0 mem=286.5M)

Calc. DC (cpu=0:00:04.1 mem=286.5M) ***

Estimated WNS = -0.728ns, TNS = -5.596ns (cpu=0:00:04.1 mem=286.5M)

Iter 2 ...

Collected 571 nets for fixing
Evaluate 580(482) resize, Select 108 cand. (cpu=0:00:05.5 mem=286.5M)

Commit 6 cand, 0 upSize, 3 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.5 mem=286.5M)

Calc. DC (cpu=0:00:05.5 mem=286.5M) ***

Estimated WNS = -0.728ns, TNS = -5.596ns (cpu=0:00:05.5 mem=286.5M)

Iter 3 ...

Collected 571 nets for fixing
Evaluate 580(1002) resize, Select 92 cand. (cpu=0:00:07.9 mem=286.5M)

Commit 14 cand, 0 upSize, 3 downSize, 11 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.9 mem=286.5M)

Calc. DC (cpu=0:00:08.0 mem=286.5M) ***

Estimated WNS = -0.728ns, TNS = -5.591ns (cpu=0:00:08.0 mem=286.5M)

Calc. DC (cpu=0:00:08.0 mem=286.5M) ***
*summary:     53 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 98.559%

*** Finish Post Route Setup Fixing (cpu=0:00:08.0 mem=286.5M) ***

Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=286.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 98.559%
total 775 net, 0 ipo_ignored
total 2248 term, 0 ipo_ignored
total 825 comb inst, 0 fixed, 0 dont_touch, 106 no_footp
total 32 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 40 footprint(s)
   0 footprint(s) with 0 cell(s)
  24 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  14 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX1 BUFX2 BUFX4


Estimated WNS = -0.728ns, TNS = -5.591ns (cpu=0:00:00.0 mem=286.5M)

Iter 0 ...

Collected 574 nets for fixing
Evaluate 580(481) resize, Select 114 cand. (cpu=0:00:01.5 mem=286.5M)
Evaluate 21(160) addBuf, Select 0 cand. (cpu=0:00:01.7 mem=286.5M)
Evaluate 16(16) delBuf, Select 1 cand. (cpu=0:00:01.8 mem=286.5M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:01.8 mem=286.5M)

Calc. DC (cpu=0:00:01.8 mem=286.5M) ***

Estimated WNS = -0.728ns, TNS = -5.591ns (cpu=0:00:01.8 mem=286.5M)
*summary:      1 instance  changed cell type
*info: stop prematurely due to density > 0.950
density after = 98.387%

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 mem=286.5M) ***

*** Timing NOT met, worst failing slack is -0.738
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=286.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 98.444%
total 774 net, 0 ipo_ignored
total 2246 term, 0 ipo_ignored
total 824 comb inst, 0 fixed, 0 dont_touch, 106 no_footp
total 32 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 40 footprint(s)
   0 footprint(s) with 0 cell(s)
  24 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  14 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -0.738ns, TNS = -5.672ns (cpu=0:00:00.0 mem=286.5M)

Iter 0 ...

Collected 573 nets for fixing
Evaluate 579(474) resize, Select 112 cand. (cpu=0:00:01.5 mem=286.5M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.5 mem=286.5M)

Calc. DC (cpu=0:00:01.5 mem=286.5M) ***

Estimated WNS = -0.738ns, TNS = -5.672ns (cpu=0:00:01.5 mem=286.5M)

Calc. DC (cpu=0:00:01.5 mem=286.5M) ***
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 98.444%

*** Finish Post Route Setup Fixing (cpu=0:00:01.5 mem=286.5M) ***

Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=286.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 98.444%
total 774 net, 0 ipo_ignored
total 2246 term, 0 ipo_ignored
total 824 comb inst, 0 fixed, 0 dont_touch, 106 no_footp
total 32 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 40 footprint(s)
   0 footprint(s) with 0 cell(s)
  24 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  14 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX1 BUFX2 BUFX4


Estimated WNS = -0.738ns, TNS = -5.672ns (cpu=0:00:00.0 mem=286.5M)

Iter 0 ...

Collected 573 nets for fixing
Evaluate 579(474) resize, Select 112 cand. (cpu=0:00:01.5 mem=286.5M)
Evaluate 21(167) addBuf, Select 1 cand. (cpu=0:00:01.7 mem=286.5M)
Evaluate 15(15) delBuf, Select 0 cand. (cpu=0:00:01.7 mem=286.5M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=286.5M)

Calc. DC (cpu=0:00:01.7 mem=286.5M) ***

Estimated WNS = -0.738ns, TNS = -5.672ns (cpu=0:00:01.8 mem=286.5M)
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 98.444%

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 mem=286.5M) ***

*** Timing NOT met, worst failing slack is -0.738
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 10 insts, mean move: 0.76 um, max move: 2.52 um
	max move on inst (U470): (34.36, 78.04) --> (34.36, 75.52)
move report: rPlace moves 10 insts, mean move: 0.76 um, max move: 2.52 um
	max move on inst (U470): (34.36, 78.04) --> (34.36, 75.52)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.52 um
  inst (U470) with max move: (34.36, 78.04) -> (34.36, 75.52)
  mean    (X+Y) =         0.78 um
Total instances moved : 9
*** cpu=0:00:00.0   mem=286.5M  mem(used)=0.0M***
Total net length = 6.890e+03 (2.734e+03 4.156e+03) (ext = 9.689e+02)
default core: bins with density >  0.75 =  100 % ( 4 / 4 )

------------------------------------------------------------
     Summary (cpu=0.22min real=0.22min mem=286.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.738  |
|           TNS (ns):| -5.672  |
|    Violating Paths:|    8    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.444%
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 286.5M **
*** Timing NOT met, worst failing slack is -0.738
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.738
*** Check timing (0:00:00.0)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon Jun  8 01:04:13 2020
#
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.180000 for LAYER ME1. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME2. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.200000 for LAYER ME5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.100000 for preferred direction tracks is smaller than the pitch 0.250000 for LAYER ME6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.140000 for preferred direction tracks is smaller than the pitch 0.400000 for LAYER ME7. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.140000 for preferred direction tracks is smaller than the pitch 0.800000 for LAYER ME8. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.12-s013 NR100629-2344/USR64-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 8
#  Number of instances deleted (including moved) = 9
#  Number of instances resized = 50
#  Total number of placement changes (moved instances are counted twice) = 67
#WARNING (NREX-28) The height of the first routing layer ME1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer ME1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Using simple access mode
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3
#Merging special wires...
#Using simple access mode
#WARNING (NRDB-1005) Can not establish connection to PIN A at (17.845 66.810) on ME1 for NET FE_OCPN47_n345. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B2 at (28.135 51.845) on ME1 for NET FE_OCP_RBN276_mode_1_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (21.890 77.050) on ME1 for NET FE_OFCN231_n305. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (20.925 59.030) on ME1 for NET FE_OFN228_n186. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (17.515 74.255) on ME1 for NET FE_OFN228_n186. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (20.775 86.890) on ME1 for NET FE_RN_113_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (25.905 76.775) on ME1 for NET FE_RN_1222_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (28.160 71.770) on ME2 for NET FE_RN_1230_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (28.080 71.775) on ME1 for NET FE_RN_1231_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (27.285 58.870) on ME1 for NET FE_RN_128_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (33.960 84.305) on ME1 for NET FE_RN_1303_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN C at (27.695 59.100) on ME1 for NET FE_RN_131_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (27.825 58.870) on ME1 for NET FE_RN_132_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (23.165 84.230) on ME1 for NET FE_RN_142_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (19.810 81.715) on ME2 for NET FE_RN_142_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (20.025 81.815) on ME1 for NET FE_RN_143_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (32.115 89.350) on ME2 for NET FE_RN_1445_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (32.370 89.150) on ME1 for NET FE_RN_1446_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (32.075 89.375) on ME1 for NET FE_RN_1447_0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (34.040 84.310) on ME2 for NET FE_RN_1447_0. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET FE_RN_452_0 are dangling and deleted.
#140 routed nets are extracted.
#    96 (12.36%) extracted nets are partially routed.
#634 routed nets are imported.
#3 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 777.
#Number of eco nets is 96
#
#Start data preparation...
#
#Data preparation is done on Mon Jun  8 01:04:13 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Jun  8 01:04:13 2020
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         585      48.38%
#  Metal 2        V         585       0.34%
#  Metal 3        H         585       0.00%
#  Metal 4        V         585       0.00%
#  Metal 5        H         585       0.00%
#  Metal 6        V         585       0.00%
#  Metal 7        H         585       0.00%
#  Metal 8        V         585       0.00%
#  ------------------------------------------
#  Total                   4680       6.09%
#
#  17 nets (2.19%) with 1 preferred extra spacing.
#  8 nets (1.03%) with 2 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 297.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     14(3.74%)      4(1.07%)      1(0.27%)      1(0.27%)   (5.35%)
#   Metal 2     87(14.9%)     30(5.13%)      2(0.34%)      0(0.00%)   (20.3%)
#   Metal 3      5(0.85%)      1(0.17%)      0(0.00%)      0(0.00%)   (1.03%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    106(2.37%)     35(0.78%)      3(0.07%)      1(0.02%)   (3.24%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total wire length = 7376 um.
#Total half perimeter of net bounding box = 7289 um.
#Total wire length on LAYER ME1 = 259 um.
#Total wire length on LAYER ME2 = 2007 um.
#Total wire length on LAYER ME3 = 2565 um.
#Total wire length on LAYER ME4 = 2108 um.
#Total wire length on LAYER ME5 = 354 um.
#Total wire length on LAYER ME6 = 83 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total number of vias = 4899
#Up-Via Summary (total 4899):
#           
#-----------------------
#  Metal 1         1483
#  Metal 2         2283
#  Metal 3          987
#  Metal 4          130
#  Metal 5           16
#-----------------------
#                  4899 
#
#Max overcon = 12 tracks.
#Total overcon = 3.24%.
#Worst layer Gcell overcon rate = 1.03%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 297.00 (Mb)
#Peak memory = 685.00 (Mb)
#Using simple access mode
#Using simple access mode
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 75.0% required routing.
#    number of violations = 48
#25.0% of the total area is being checked for drcs
#25.0% of the total area was checked
#    number of violations = 121
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 305.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 305.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 305.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 305.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 305.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 305.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 308.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 308.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 308.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 308.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 308.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 311.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 311.00 (Mb)
#Complete Detail Routing.
#Total wire length = 7393 um.
#Total half perimeter of net bounding box = 7289 um.
#Total wire length on LAYER ME1 = 274 um.
#Total wire length on LAYER ME2 = 2016 um.
#Total wire length on LAYER ME3 = 2568 um.
#Total wire length on LAYER ME4 = 2108 um.
#Total wire length on LAYER ME5 = 344 um.
#Total wire length on LAYER ME6 = 83 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total number of vias = 4932
#Up-Via Summary (total 4932):
#           
#-----------------------
#  Metal 1         1507
#  Metal 2         2284
#  Metal 3          991
#  Metal 4          134
#  Metal 5           16
#-----------------------
#                  4932 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER ME1 = 1
#Total number of violations on LAYER ME2 = 1
#Total number of violations on LAYER ME3 = 0
#Total number of violations on LAYER ME4 = 0
#Total number of violations on LAYER ME5 = 0
#Total number of violations on LAYER ME6 = 0
#Total number of violations on LAYER ME7 = 0
#Total number of violations on LAYER ME8 = 0
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 3.00 (Mb)
#Total memory = 300.00 (Mb)
#Peak memory = 685.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 3.00 (Mb)
#Total memory = 300.00 (Mb)
#Peak memory = 685.00 (Mb)
#Updating routing design signature
#Created 79 library cell signatures
#Created 777 NETS and 0 SPECIALNETS signatures
#Created 857 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 15.00 (Mb)
#Total memory = 301.00 (Mb)
#Peak memory = 685.00 (Mb)
#Number of warnings = 34
#Total number of warnings = 61
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun  8 01:04:34 2020
#
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 301.3M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'dsp_slice' of instances=856 and nets=777 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design dsp_slice.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.36
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./dsp_slice_cVWJJK_80702.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 301.3M)
Creating parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for storing RC.
Extracted 10.019% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 20.0222% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 30.0253% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 40.0285% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 50.0317% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 60.019% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 70.0222% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 80.0253% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 90.0285% (CPU Time= 0:00:00.0  MEM= 301.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 301.3M)
Nr. Extracted Resistors     : 11250
Nr. Extracted Ground Cap.   : 12017
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 301.285M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 308.3M, InitMEM = 308.3M)
Number of Loop : 0
Start delay calculation (mem=308.301M)...
delayCal using detail RC...
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.0  MEM= 309.3M)
Closing parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq'. 774 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=308.301M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 308.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 308.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.741  | -0.741  | -0.717  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -5.699  | -5.699  | -5.497  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    8    |    8    |    8    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   32    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.000   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.444%
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 308.3M **
*** Finished optDesign ***
 *** Starting Verify Geometry (MEM: 308.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1120
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 1000
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 42.7M)


******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Jun  8 01:04:35 2020

Design Name: dsp_slice
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (45.0200, 118.2800)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Jun  8 01:04:35 2020
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.008M)

Start to collect the design information.
Build netlist information for Cell dsp_slice.
Finish to collect the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrpr_report.txt.
Writing Netlist "/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v" ...
**WARN: (ENCSYT-3036):	Design directory /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrdesign.enc.dat exists, rename it to /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrdesign.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrdesign.enc.dat/dsp_slice.v.gz" ...
Saving configuration ...
Saving preference file /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrdesign.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 1000 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=311.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=311.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
Opening parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
.......Done!
Detail RC Out Completed (CPU Time= 0:00:00.0  MEM= 312.1M)
Closing parasitic data file './dsp_slice_cVWJJK_80702.rcdb.d/header.seq'. 774 times net's RC data read were performed.
Topological Sorting (CPU = 0:00:00.0, MEM = 311.0M, InitMEM = 311.0M)
Number of Loop : 0
Start delay calculation (mem=311.035M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=311.035M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 311.0M, InitMEM = 311.0M)
Number of Loop : 0
Start delay calculation (mem=311.035M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=311.035M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 311.0M) ***
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    163                             COMP
    164                          DIEAREA
    1                                ME1
    2                                ME1
    3                                ME1
    4                                ME1
    7                                ME1
    5                                ME1
    6                                ME1
    8                                ME1
    9                                ME1
    10                               ME1
    15                               VI1
    16                               VI1
    19                               VI1
    17                               VI1
    18                               VI1
    20                               VI1
    21                               VI1
    22                               ME2
    23                               ME2
    24                               ME2
    25                               ME2
    28                               ME2
    26                               ME2
    27                               ME2
    29                               ME2
    30                               ME2
    31                               ME2
    36                               VI2
    37                               VI2
    40                               VI2
    38                               VI2
    39                               VI2
    41                               VI2
    42                               VI2
    43                               ME3
    44                               ME3
    45                               ME3
    46                               ME3
    49                               ME3
    47                               ME3
    48                               ME3
    50                               ME3
    51                               ME3
    52                               ME3
    57                               VI3
    58                               VI3
    61                               VI3
    59                               VI3
    60                               VI3
    62                               VI3
    63                               VI3
    64                               ME4
    65                               ME4
    66                               ME4
    67                               ME4
    70                               ME4
    68                               ME4
    69                               ME4
    71                               ME4
    72                               ME4
    73                               ME4
    78                               VI4
    79                               VI4
    82                               VI4
    80                               VI4
    81                               VI4
    83                               VI4
    84                               VI4
    85                               ME5
    86                               ME5
    87                               ME5
    88                               ME5
    91                               ME5
    89                               ME5
    90                               ME5
    92                               ME5
    93                               ME5
    94                               ME5
    99                               VI5
    100                              VI5
    103                              VI5
    101                              VI5
    102                              VI5
    104                              VI5
    105                              VI5
    106                              ME6
    107                              ME6
    108                              ME6
    109                              ME6
    112                              ME6
    110                              ME6
    111                              ME6
    113                              ME6
    114                              ME6
    115                              ME6
    120                              VI6
    121                              VI6
    124                              VI6
    122                              VI6
    123                              VI6
    125                              VI6
    126                              VI6
    127                              ME7
    128                              ME7
    129                              ME7
    130                              ME7
    133                              ME7
    131                              ME7
    132                              ME7
    134                              ME7
    135                              ME7
    136                              ME7
    141                              VI7
    142                              VI7
    145                              VI7
    143                              VI7
    144                              VI7
    146                              VI7
    147                              VI7
    148                              ME8
    149                              ME8
    150                              ME8
    151                              ME8
    154                              ME8
    152                              ME8
    153                              ME8
    155                              ME8
    156                              ME8
    157                              ME8
    11                               ME1
    12                               ME1
    13                               ME1
    14                               ME1
    32                               ME2
    33                               ME2
    34                               ME2
    35                               ME2
    53                               ME3
    54                               ME3
    55                               ME3
    56                               ME3
    74                               ME4
    75                               ME4
    76                               ME4
    77                               ME4
    95                               ME5
    96                               ME5
    97                               ME5
    98                               ME5
    116                              ME6
    117                              ME6
    118                              ME6
    119                              ME6
    137                              ME7
    138                              ME7
    139                              ME7
    140                              ME7
    158                              ME8
    159                              ME8
    160                              ME8
    161                              ME8


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            856

Ports/Pins                            31
    metal layer ME3                   29
    metal layer ME5                    2

Nets                                6318
    metal layer ME1                  793
    metal layer ME2                 2800
    metal layer ME3                 1998
    metal layer ME4                  631
    metal layer ME5                   87
    metal layer ME6                    9

    Via Instances                   4932

Special Nets                         128
    metal layer ME1                  124
    metal layer ME2                    4

    Via Instances                     88

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 807
    metal layer ME1                   93
    metal layer ME2                  323
    metal layer ME3                  360
    metal layer ME4                   26
    metal layer ME5                    5


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!

*** Memory Usage v0.159.2.9 (Current mem = 304.020M, initial mem = 46.621M) ***
--- Ending "Encounter" (totcpu=0:04:00, real=0:04:02, mem=304.0M) ---
mv: cannot move `encounter.log' to `/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnr/encounter_log.log': No such file or directory
mv: cannot move `encounter.cmd' to `/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnr/encounter.cmd': No such file or directory
mkdir: cannot create directory `/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pt': File exists
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP4 for linux64 - Dec 01, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecelrc/students/aarora1/.synopsys_dv_prefs.tcl
set sh_enable_page_mode true 
false
set search_path "/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys" 
/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys
set link_path "* ceid_vlsiLab_umc65ll_stdCells.db" 
* ceid_vlsiLab_umc65ll_stdCells.db
read_verilog /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v 
Loading db file '/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/standard.sldb'
  Loading link library 'ceid_vlsiLab_umc65ll_stdCells'
  Loading link library 'gtech'
Loading verilog file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db:dsp_slice'
Loaded 1 design.
Current design is 'dsp_slice'.
dsp_slice
link 

  Linking design 'dsp_slice'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  dsp_slice                   /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db
  ceid_vlsiLab_umc65ll_stdCells (library) /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db

1
create_clock -period 2.0 clk 
1
read_parasitics -increment /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef 
Information: Library unit = 1.000000 ns. (SPEF-10)
Information: Derived delay scale factor = 0.001000. (SPEF-11)
Information: Library unit = 1.000000 pF. (SPEF-10)
Information: Derived capacitance scale factor = 1.000000. (SPEF-12)
Information: Library unit = 1.000000 kOhm. (SPEF-10)
Information: Derived resistance scale factor = 0.001000. (SPEF-13)

Reading /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef ...

Information: Path delimiter = /. (SPEF-2)
Information: Pin delimiter = :. (SPEF-3)

774 RNETs/DNETs have been read.


0 net completion steps have been performed.
0 nets have been skipped due to partial parasitics

1
report_timing > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pttiming.rpt 
quit 

Thank you...
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP4 for linux64 - Dec 01, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecelrc/students/aarora1/.synopsys_dv_prefs.tcl
set sh_enable_page_mode true 
false
set search_path "/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys" 
/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys
set link_path "* ceid_vlsiLab_umc65ll_stdCells.db" 
* ceid_vlsiLab_umc65ll_stdCells.db
read_verilog /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v 
Loading db file '/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/standard.sldb'
  Loading link library 'ceid_vlsiLab_umc65ll_stdCells'
  Loading link library 'gtech'
Loading verilog file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db:dsp_slice'
Loaded 1 design.
Current design is 'dsp_slice'.
dsp_slice
link 

  Linking design 'dsp_slice'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  dsp_slice                   /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db
  ceid_vlsiLab_umc65ll_stdCells (library) /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db

1
create_clock -period 2.73 clk 
1
set power_enable_analysis TRUE 
TRUE
set power_analysis_mode "averaged"
averaged
set_switching_activity -static_probability 0.5 -toggle_rate 25 [get_nets] 
1
read_parasitics -increment /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef
Information: Library unit = 1.000000 ns. (SPEF-10)
Information: Derived delay scale factor = 0.001000. (SPEF-11)
Information: Library unit = 1.000000 pF. (SPEF-10)
Information: Derived capacitance scale factor = 1.000000. (SPEF-12)
Information: Library unit = 1.000000 kOhm. (SPEF-10)
Information: Derived resistance scale factor = 0.001000. (SPEF-13)

Reading /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef ...

Information: Path delimiter = /. (SPEF-2)
Information: Pin delimiter = :. (SPEF-3)

774 RNETs/DNETs have been read.


0 net completion steps have been performed.
0 nets have been skipped due to partial parasitics

1
report_power > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_ptpower.rpt 
quit

Thank you...
mkdir: cannot create directory `/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pt': File exists
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP4 for linux64 - Dec 01, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecelrc/students/aarora1/.synopsys_dv_prefs.tcl
set sh_enable_page_mode true 
false
set search_path "/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys" 
/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys
set link_path "* ceid_vlsiLab_umc65ll_stdCells.db" 
* ceid_vlsiLab_umc65ll_stdCells.db
read_verilog /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v 
Loading db file '/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/standard.sldb'
  Loading link library 'ceid_vlsiLab_umc65ll_stdCells'
  Loading link library 'gtech'
Loading verilog file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db:dsp_slice'
Loaded 1 design.
Current design is 'dsp_slice'.
dsp_slice
link 

  Linking design 'dsp_slice'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  dsp_slice                   /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db
  ceid_vlsiLab_umc65ll_stdCells (library) /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db

1
create_clock -period 2.0 clk 
1
read_parasitics -increment /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef 
Information: Library unit = 1.000000 ns. (SPEF-10)
Information: Derived delay scale factor = 0.001000. (SPEF-11)
Information: Library unit = 1.000000 pF. (SPEF-10)
Information: Derived capacitance scale factor = 1.000000. (SPEF-12)
Information: Library unit = 1.000000 kOhm. (SPEF-10)
Information: Derived resistance scale factor = 0.001000. (SPEF-13)

Reading /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef ...

Information: Path delimiter = /. (SPEF-2)
Information: Pin delimiter = :. (SPEF-3)

774 RNETs/DNETs have been read.


0 net completion steps have been performed.
0 nets have been skipped due to partial parasitics

1
report_timing > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pttiming.rpt 
quit 

Thank you...
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP4 for linux64 - Dec 01, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecelrc/students/aarora1/.synopsys_dv_prefs.tcl
set sh_enable_page_mode true 
false
set search_path "/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys" 
/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys
set link_path "* ceid_vlsiLab_umc65ll_stdCells.db" 
* ceid_vlsiLab_umc65ll_stdCells.db
read_verilog /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v 
Loading db file '/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys_2015/syn/libraries/syn/standard.sldb'
  Loading link library 'ceid_vlsiLab_umc65ll_stdCells'
  Loading link library 'gtech'
Loading verilog file '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrnetlist.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db:dsp_slice'
Loaded 1 design.
Current design is 'dsp_slice'.
dsp_slice
link 

  Linking design 'dsp_slice'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  dsp_slice                   /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice.db
  ceid_vlsiLab_umc65ll_stdCells (library) /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db

1
create_clock -period 2.73 clk 
1
set power_enable_analysis TRUE 
TRUE
set power_analysis_mode "averaged"
averaged
set_switching_activity -static_probability 0.5 -toggle_rate 25 [get_nets] 
1
read_parasitics -increment /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef
Information: Library unit = 1.000000 ns. (SPEF-10)
Information: Derived delay scale factor = 0.001000. (SPEF-11)
Information: Library unit = 1.000000 pF. (SPEF-10)
Information: Derived capacitance scale factor = 1.000000. (SPEF-12)
Information: Library unit = 1.000000 kOhm. (SPEF-10)
Information: Derived resistance scale factor = 0.001000. (SPEF-13)

Reading /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_pnrspef.spef ...

Information: Path delimiter = /. (SPEF-2)
Information: Pin delimiter = :. (SPEF-3)

774 RNETs/DNETs have been read.


0 net completion steps have been performed.
0 nets have been skipped due to partial parasitics

1
report_power > /home/projects/ljohn/aarora1/coffe2/COFFE/output_files/myexp/dsp_slice_ptpower.rpt 
quit

Thank you...

COFFE 2.0

Man is a tool-using animal.
Without tools he is nothing, with tools he is all.
                           - Thomas Carlyle


----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 6


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  LUT fracturability level: 1
  Number of adder bits per ALM: 2
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 2
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = bulk
  switch_type = pass_transistor
  vdd = 0.8
  vsram = 1.0
  vsram_n = 0.0
  gate_length = 22
  min_tran_width = 45
  min_width_tran_area = 33864
  sram_cell_area = 4.0
  model_path = /home/projects/ljohn/aarora1/coffe2/COFFE/spice_models/ptm_22nm_bulk_hp.l
  model_library = 22NM_BULK_HP
  metal = [(0.054824999999999999, 0.000175), (0.0078619999999999992, 0.00021499999999999999), (0.029239999999999999, 0.00013899999999999999), (0.227273, 0.0)]


Generating basic subcircuits
Generating switch block mux
Generating connection block mux
Generating logic cluster
Generating BLE
Generating 5-LUT
Generating lut a-input driver (default)
Generating lut b-input driver (default)
Generating lut c-input driver (reg_fb_rsel)
Generating lut d-input driver (default)
Generating lut e-input driver (default)
Generating lut f-input driver (default)
Generating LUT a-input driver load
Generating LUT b-input driver load
Generating LUT c-input driver load
Generating LUT d-input driver load
Generating LUT e-input driver load
Generating LUT f-input driver load
Generating FF with register select on BLE input c
Generating local BLE output
Generating general BLE output
Generating flut added mux
Generating LUT output load
Generating local mux
Generating local routing wire load
Generating routing wire load
Generating hard block hard_block
Generating HB local mux
Generating local routing wire load
Generating process data file
Generating includes file
Generating top-level switch block mux
Generating top-level connection block mux
Generating top-level local mux
Generating top-level lut
Generating top-level lut a-input
Generating top-level lut c-input
Generating top-level lut b-input
Generating top-level lut e-input
Generating top-level lut d-input
Generating top-level lut f-input
Generating top-level local_ble_output
Generating top-level general_ble_output
Generating top-level flut_mux
Generating top-level submodules
Generating top-level HB local mux
Your design has warnings. Refer to check.rpt in synthesis directory
In spite of the warning, the rest of the flow will continue to execute.
Calculating area...
Calculating wire lengths...
Calculating wire resistance and capacitance...

|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 30:1
  Implemented MUX size: 30:1
  Level 1 size = 6
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 11

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input c type: reg_fb_rsel
  LUT input b type: default
  LUT input e type: default
  LUT input d type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

|------------------------------------------------------------------------------|

*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
Starting transistor sizing...

FPGA TRANSISTOR SIZING ITERATION #1

determining a floorplan for this sizing iteration
searching for a height for the logic tile 32924.9052372
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
found the best tile height: 32924.9052372
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
Sizing will begin now.
Current Cost: 0.23676820288
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: hard_block_local_mux                     |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_hard_block_local_mux_L1
ptran_hard_block_local_mux_L2
inv_hard_block_local_mux_1
inv_hard_block_local_mux_2

Transistor size ranges for hard_block_local_mux:
inv_hard_block_local_mux_1     : [1 -> 4]   
rest_hard_block_local_mux      : [1 -> 1]   
inv_hard_block_local_mux_2     : [4 -> 8]   
ptran_hard_block_local_mux_L2  : [1 -> 4]   
ptran_hard_block_local_mux_L1  : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.849e-11 trise=1.243e-11 diff=6.06e-12
NMOS=180.0  PMOS=90.0: tfall=1.938e-11 trise=1.396e-11 diff=5.42e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=4.046e-11 trise=3.315e-11 diff=7.31e-12
NMOS=540.0  PMOS=270.0: tfall=4.088e-11 trise=3.777e-11 diff=3.11e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=540.0
ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.94e-11, trise=1.399e-11, erf_err=27.9%)
inv_hard_block_local_mux_2 (N=540 P=270, tfall=4.088e-11, trise=3.777e-11, erf_err=7.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.854e-11 trise=1.203e-11 diff=6.51e-12
NMOS=180.0  PMOS=90.0: tfall=1.940e-11 trise=1.399e-11 diff=5.41e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=4.046e-11 trise=3.315e-11 diff=7.31e-12
NMOS=540.0  PMOS=270.0: tfall=4.088e-11 trise=3.777e-11 diff=3.11e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=540.0
ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.94e-11, trise=1.399e-11, erf_err=27.9%)
inv_hard_block_local_mux_2 (N=540 P=270, tfall=4.088e-11, trise=3.777e-11, erf_err=7.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.854e-11 trise=1.203e-11 diff=6.51e-12
NMOS=180.0  PMOS=90.0: tfall=1.940e-11 trise=1.399e-11 diff=5.41e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=4.046e-11 trise=3.315e-11 diff=7.31e-12
NMOS=540.0  PMOS=270.0: tfall=4.088e-11 trise=3.777e-11 diff=3.11e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=540.0
ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.94e-11, trise=1.399e-11, erf_err=27.9%)
inv_hard_block_local_mux_2 (N=540 P=270, tfall=4.088e-11, trise=3.777e-11, erf_err=7.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.854e-11 trise=1.203e-11 diff=6.51e-12
NMOS=180.0  PMOS=90.0: tfall=1.940e-11 trise=1.399e-11 diff=5.41e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=4.046e-11 trise=3.315e-11 diff=7.31e-12
NMOS=540.0  PMOS=270.0: tfall=4.088e-11 trise=3.777e-11 diff=3.11e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=540.0
ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.94e-11, trise=1.399e-11, erf_err=27.9%)
inv_hard_block_local_mux_2 (N=540 P=270, tfall=4.088e-11, trise=3.777e-11, erf_err=7.6%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 320 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #85    cost=3e-05    area=0.781   delay=3.86e-11  tfall=3.98e-11  trise=3.73e-11  
Combo #166   cost=3e-05    area=0.831   delay=3.64e-11  tfall=3.73e-11  trise=3.55e-11  
Combo #86    cost=3e-05    area=0.807   delay=3.76e-11  tfall=3.87e-11  trise=3.64e-11  
Combo #182   cost=3e-05    area=0.831   delay=3.67e-11  tfall=3.8e-11   trise=3.54e-11  
Combo #165   cost=3.1e-05  area=0.805   delay=3.79e-11  tfall=3.9e-11   trise=3.69e-11  
Combo #181   cost=3.1e-05  area=0.805   delay=3.81e-11  tfall=3.95e-11  trise=3.68e-11  
Combo #198   cost=3.1e-05  area=0.831   delay=3.7e-11   tfall=3.84e-11  trise=3.56e-11  
Combo #101   cost=3.1e-05  area=0.781   delay=3.94e-11  tfall=4.08e-11  trise=3.81e-11  
Combo #167   cost=3.1e-05  area=0.854   delay=3.61e-11  tfall=3.71e-11  trise=3.52e-11  
Combo #197   cost=3.1e-05  area=0.805   delay=3.84e-11  tfall=3.98e-11  trise=3.7e-11   

Re-equalizing rise and fall times on combo #85 (ranked #1)

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.843e-11 trise=1.295e-11 diff=5.48e-12
NMOS=180  PMOS=90: tfall=1.935e-11 trise=1.427e-11 diff=5.08e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360  PMOS=180: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540  PMOS=180: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.850e-11 trise=1.209e-11 diff=6.41e-12
NMOS=180  PMOS=90: tfall=1.938e-11 trise=1.411e-11 diff=5.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360  PMOS=180: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540  PMOS=180: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.850e-11 trise=1.209e-11 diff=6.41e-12
NMOS=180  PMOS=90: tfall=1.938e-11 trise=1.411e-11 diff=5.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360  PMOS=180: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540  PMOS=180: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.850e-11 trise=1.209e-11 diff=6.41e-12
NMOS=180  PMOS=90: tfall=1.938e-11 trise=1.411e-11 diff=5.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360  PMOS=180: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540  PMOS=180: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #85    cost=3.1e-05  area=0.781   delay=3.94e-11  tfall=3.91e-11  trise=3.94e-11  

Sizing results for hard_block_local_mux:
inv_hard_block_local_mux_2_pmos    : 4.0 
ptran_hard_block_local_mux_L2_nmos : 2.0 
inv_hard_block_local_mux_1_nmos    : 4.0 
ptran_hard_block_local_mux_L1_nmos : 2.0 
inv_hard_block_local_mux_1_pmos    : 2.0 
inv_hard_block_local_mux_2_nmos    : 11.0
rest_hard_block_local_mux_pmos     : 1.0 

Validating transistor sizes
inv_hard_block_local_mux_2 is on lower bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for hard_block_local_mux:
inv_hard_block_local_mux_1     : [1 -> 4]   [1 -> 4]   
rest_hard_block_local_mux      : [1 -> 1]   [1 -> 1]   
inv_hard_block_local_mux_2     : [4 -> 8]   [1 -> 8]   
ptran_hard_block_local_mux_L2  : [1 -> 4]   [1 -> 4]   
ptran_hard_block_local_mux_L1  : [1 -> 4]   [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.843e-11 trise=1.295e-11 diff=5.48e-12
NMOS=180.0  PMOS=90.0: tfall=1.935e-11 trise=1.427e-11 diff=5.08e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360.0  PMOS=180.0: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540.0  PMOS=180.0: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500.0

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.850e-11 trise=1.209e-11 diff=6.41e-12
NMOS=180.0  PMOS=90.0: tfall=1.938e-11 trise=1.411e-11 diff=5.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360.0  PMOS=180.0: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540.0  PMOS=180.0: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500.0

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.850e-11 trise=1.209e-11 diff=6.41e-12
NMOS=180.0  PMOS=90.0: tfall=1.938e-11 trise=1.411e-11 diff=5.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360.0  PMOS=180.0: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540.0  PMOS=180.0: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500.0

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.850e-11 trise=1.209e-11 diff=6.41e-12
NMOS=180.0  PMOS=90.0: tfall=1.938e-11 trise=1.411e-11 diff=5.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.938e-11 trise=3.279e-11 diff=6.59e-12
NMOS=360.0  PMOS=180.0: tfall=3.898e-11 trise=3.639e-11 diff=2.59e-12
NMOS=540.0  PMOS=180.0: tfall=3.951e-11 trise=4.006e-11 diff=-5.5e-13
Upper bound found, NMOS=540.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 500.0

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.938e-11, trise=1.411e-11, erf_err=27.2%)
inv_hard_block_local_mux_2 (N=500 P=180, tfall=3.93e-11, trise=3.931e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #293   cost=3.1e-05  area=0.805   delay=3.85e-11  tfall=3.79e-11  trise=3.92e-11  
Combo #165   cost=3.1e-05  area=0.781   delay=3.98e-11  tfall=3.91e-11  trise=4.04e-11  
Combo #294   cost=3.1e-05  area=0.831   delay=3.76e-11  tfall=3.67e-11  trise=3.84e-11  
Combo #310   cost=3.1e-05  area=0.831   delay=3.76e-11  tfall=3.73e-11  trise=3.78e-11  
Combo #166   cost=3.1e-05  area=0.807   delay=3.87e-11  tfall=3.81e-11  trise=3.94e-11  
Combo #149   cost=3.1e-05  area=0.781   delay=4.01e-11  tfall=3.88e-11  trise=4.13e-11  
Combo #309   cost=3.1e-05  area=0.805   delay=3.89e-11  tfall=3.87e-11  trise=3.91e-11  
Combo #181   cost=3.2e-05  area=0.781   delay=4.04e-11  tfall=4.03e-11  trise=4.04e-11  
Combo #150   cost=3.2e-05  area=0.807   delay=3.92e-11  tfall=3.71e-11  trise=4.14e-11  
Combo #326   cost=3.2e-05  area=0.831   delay=3.81e-11  tfall=3.82e-11  trise=3.8e-11   

Re-equalizing rise and fall times on combo #293 (ranked #1)

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.908e-11 trise=1.467e-11 diff=4.41e-12
NMOS=270  PMOS=135: tfall=2.067e-11 trise=1.657e-11 diff=4.1e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.948e-11 trise=3.422e-11 diff=5.26e-12
NMOS=270  PMOS=135: tfall=3.722e-11 trise=3.666e-11 diff=5.6e-13
NMOS=405  PMOS=135: tfall=3.693e-11 trise=3.928e-11 diff=-2.35e-12
Upper bound found, NMOS=405
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 296

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.056e-11, trise=1.671e-11, erf_err=18.7%)
inv_hard_block_local_mux_2 (N=296 P=135, tfall=3.713e-11, trise=3.713e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.913e-11 trise=1.458e-11 diff=4.55e-12
NMOS=270  PMOS=135: tfall=2.056e-11 trise=1.671e-11 diff=3.85e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.948e-11 trise=3.422e-11 diff=5.26e-12
NMOS=270  PMOS=135: tfall=3.722e-11 trise=3.666e-11 diff=5.6e-13
NMOS=405  PMOS=135: tfall=3.693e-11 trise=3.928e-11 diff=-2.35e-12
Upper bound found, NMOS=405
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 296

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.056e-11, trise=1.671e-11, erf_err=18.7%)
inv_hard_block_local_mux_2 (N=296 P=135, tfall=3.713e-11, trise=3.713e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.913e-11 trise=1.458e-11 diff=4.55e-12
NMOS=270  PMOS=135: tfall=2.056e-11 trise=1.671e-11 diff=3.85e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.948e-11 trise=3.422e-11 diff=5.26e-12
NMOS=270  PMOS=135: tfall=3.722e-11 trise=3.666e-11 diff=5.6e-13
NMOS=405  PMOS=135: tfall=3.693e-11 trise=3.928e-11 diff=-2.35e-12
Upper bound found, NMOS=405
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 296

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.056e-11, trise=1.671e-11, erf_err=18.7%)
inv_hard_block_local_mux_2 (N=296 P=135, tfall=3.713e-11, trise=3.713e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.913e-11 trise=1.458e-11 diff=4.55e-12
NMOS=270  PMOS=135: tfall=2.056e-11 trise=1.671e-11 diff=3.85e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.948e-11 trise=3.422e-11 diff=5.26e-12
NMOS=270  PMOS=135: tfall=3.722e-11 trise=3.666e-11 diff=5.6e-13
NMOS=405  PMOS=135: tfall=3.693e-11 trise=3.928e-11 diff=-2.35e-12
Upper bound found, NMOS=405
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 296

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.056e-11, trise=1.671e-11, erf_err=18.7%)
inv_hard_block_local_mux_2 (N=296 P=135, tfall=3.713e-11, trise=3.713e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #293   cost=3e-05    area=0.805   delay=3.73e-11  tfall=3.68e-11  trise=3.73e-11  

Sizing results for hard_block_local_mux:
inv_hard_block_local_mux_2_pmos    : 4.0 3.0 
ptran_hard_block_local_mux_L2_nmos : 2.0 2.0 
inv_hard_block_local_mux_1_nmos    : 4.0 6.0 
ptran_hard_block_local_mux_L1_nmos : 2.0 2.0 
inv_hard_block_local_mux_1_pmos    : 2.0 3.0 
inv_hard_block_local_mux_2_nmos    : 11.06.0 
rest_hard_block_local_mux_pmos     : 1.0 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: sb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_sb_mux_L1
ptran_sb_mux_L2
inv_sb_mux_1
inv_sb_mux_2

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [2 -> 6]   
ptran_sb_mux_L1  : [1 -> 5]   
inv_sb_mux_1     : [2 -> 6]   
rest_sb_mux      : [1 -> 1]   
inv_sb_mux_2     : [8 -> 12]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.752e-11 trise=8.018e-11 diff=-6.266e-11
NMOS=180.0  PMOS=360.0: tfall=3.558e-11 trise=7.102e-11 diff=-3.544e-11
NMOS=180.0  PMOS=540.0: tfall=4.996e-11 trise=6.776e-11 diff=-1.78e-11
NMOS=180.0  PMOS=720.0: tfall=6.228e-11 trise=6.680e-11 diff=-4.52e-12
NMOS=180.0  PMOS=900.0: tfall=7.279e-11 trise=6.819e-11 diff=4.6e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 787.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.318e-10 trise=3.166e-10 diff=-8.48e-11
NMOS=450.0  PMOS=900.0: tfall=2.358e-10 trise=2.242e-10 diff=1.16e-11
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 800.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=787, tfall=6.166e-11, trise=6.883e-11, erf_err=11.6%)
inv_sb_mux_2 (N=450 P=800, tfall=2.349e-10, trise=2.349e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.457e-11 trise=8.544e-11 diff=-6.087e-11
NMOS=180.0  PMOS=360.0: tfall=3.715e-11 trise=7.405e-11 diff=-3.69e-11
NMOS=180.0  PMOS=540.0: tfall=4.760e-11 trise=7.035e-11 diff=-2.275e-11
NMOS=180.0  PMOS=720.0: tfall=5.775e-11 trise=6.907e-11 diff=-1.132e-11
NMOS=180.0  PMOS=900.0: tfall=6.813e-11 trise=6.891e-11 diff=-7.8e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.329e-10 trise=3.244e-10 diff=-9.15e-11
NMOS=450.0  PMOS=900.0: tfall=2.357e-10 trise=2.320e-10 diff=3.7e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 867.0

ERF SUMMARY (iteration 2):
inv_sb_mux_1 (N=180 P=900, tfall=6.749e-11, trise=6.933e-11, erf_err=2.7%)
inv_sb_mux_2 (N=450 P=867, tfall=2.354e-10, trise=2.354e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #112   cost=0.244319 area=1088.468delay=2.245e-10 tfall=2.312e-10 trise=2.408e-10 
Combo #113   cost=0.244651 area=1092.049delay=2.24e-10  tfall=2.291e-10 trise=2.408e-10 
Combo #111   cost=0.244828 area=1084.684delay=2.257e-10 tfall=2.358e-10 trise=2.423e-10 
Combo #237   cost=0.244926 area=1094.982delay=2.237e-10 tfall=2.31e-10  trise=2.372e-10 
Combo #117   cost=0.245042 area=1103.602delay=2.22e-10  tfall=2.244e-10 trise=2.358e-10 
Combo #238   cost=0.245118 area=1098.563delay=2.231e-10 tfall=2.288e-10 trise=2.367e-10 
Combo #114   cost=0.245129 area=1095.486delay=2.238e-10 tfall=2.279e-10 trise=2.407e-10 
Combo #118   cost=0.245245 area=1107.183delay=2.215e-10 tfall=2.221e-10 trise=2.355e-10 
Combo #242   cost=0.245348 area=1110.116delay=2.21e-10  tfall=2.24e-10  trise=2.312e-10 
Combo #239   cost=0.245365 area=1102.0  delay=2.227e-10 tfall=2.275e-10 trise=2.357e-10 

Re-equalizing rise and fall times on combo #112 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.231e-11 trise=8.858e-11 diff=-5.627e-11
NMOS=90  PMOS=180: tfall=4.268e-11 trise=7.162e-11 diff=-2.894e-11
NMOS=90  PMOS=270: tfall=5.408e-11 trise=6.532e-11 diff=-1.124e-11
NMOS=90  PMOS=360: tfall=6.247e-11 trise=6.196e-11 diff=5.1e-13
Upper bound found, PMOS=360
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 355

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=540  PMOS=540: tfall=2.089e-10 trise=2.804e-10 diff=-7.15e-11
NMOS=540  PMOS=1080: tfall=2.160e-10 trise=2.114e-10 diff=4.6e-12
Upper bound found, PMOS=1080
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [990, 1035]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 1018

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=90 P=355, tfall=6.215e-11, trise=6.68e-11, erf_err=7.5%)
inv_sb_mux_2 (N=540 P=1018, tfall=2.152e-10, trise=2.152e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #112   cost=0.213416 area=1084.162delay=1.968e-10 tfall=2.147e-10 trise=2.179e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 22.0
ptran_sb_mux_L2_nmos : 4.0 
ptran_sb_mux_L1_nmos : 3.0 
inv_sb_mux_1_nmos    : 2.0 
inv_sb_mux_2_nmos    : 12.0
inv_sb_mux_1_pmos    : 7.0 
rest_sb_mux_pmos     : 1.0 

Validating transistor sizes
inv_sb_mux_1 is on lower bound
inv_sb_mux_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [2 -> 6]   [2 -> 6]   
ptran_sb_mux_L1  : [1 -> 5]   [1 -> 5]   
inv_sb_mux_1     : [2 -> 6]   [1 -> 8]   
rest_sb_mux      : [1 -> 1]   [1 -> 1]   
inv_sb_mux_2     : [8 -> 12]  [10 -> 18] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.491e-11 trise=7.617e-11 diff=-5.126e-11
NMOS=180.0  PMOS=360.0: tfall=3.752e-11 trise=6.647e-11 diff=-2.895e-11
NMOS=180.0  PMOS=540.0: tfall=5.043e-11 trise=6.306e-11 diff=-1.263e-11
NMOS=180.0  PMOS=720.0: tfall=6.123e-11 trise=6.243e-11 diff=-1.2e-12
NMOS=180.0  PMOS=900.0: tfall=6.986e-11 trise=6.271e-11 diff=7.15e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 741.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=630.0  PMOS=630.0: tfall=1.950e-10 trise=2.622e-10 diff=-6.72e-11
NMOS=630.0  PMOS=1260.0: tfall=1.995e-10 trise=2.003e-10 diff=-8e-13
NMOS=630.0  PMOS=1890.0: tfall=2.036e-10 trise=1.848e-10 diff=1.88e-11
Upper bound found, PMOS=1890.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [1260, 1305]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 1274.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=741, tfall=6.095e-11, trise=6.545e-11, erf_err=7.4%)
inv_sb_mux_2 (N=630 P=1274, tfall=1.996e-10, trise=1.996e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1800 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #662   cost=0.236985 area=1110.239delay=2.135e-10 tfall=2.041e-10 trise=2.143e-10 
Combo #663   cost=0.237201 area=1113.82 delay=2.13e-10  tfall=2.024e-10 trise=2.136e-10 
Combo #887   cost=0.237451 area=1115.642delay=2.128e-10 tfall=2.036e-10 trise=2.118e-10 
Combo #637   cost=0.237512 area=1107.488delay=2.145e-10 tfall=2.078e-10 trise=2.155e-10 
Combo #893   cost=0.237545 area=1134.358delay=2.094e-10 tfall=1.949e-10 trise=2.038e-10 
Combo #888   cost=0.237593 area=1119.223delay=2.123e-10 tfall=2.014e-10 trise=2.113e-10 
Combo #661   cost=0.237632 area=1106.456delay=2.148e-10 tfall=2.082e-10 trise=2.166e-10 
Combo #668   cost=0.237665 area=1128.955delay=2.105e-10 tfall=1.959e-10 trise=2.082e-10 
Combo #892   cost=0.2377   area=1130.777delay=2.102e-10 tfall=1.969e-10 trise=2.057e-10 
Combo #638   cost=0.23771  area=1111.069delay=2.139e-10 tfall=2.058e-10 trise=2.15e-10  

Re-equalizing rise and fall times on combo #662 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=3.450e-11 trise=7.962e-11 diff=-4.512e-11
NMOS=135  PMOS=270: tfall=4.459e-11 trise=6.589e-11 diff=-2.13e-11
NMOS=135  PMOS=405: tfall=5.326e-11 trise=6.162e-11 diff=-8.36e-12
NMOS=135  PMOS=540: tfall=6.201e-11 trise=5.995e-11 diff=2.06e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 513

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=810  PMOS=810: tfall=1.766e-10 trise=2.324e-10 diff=-5.58e-11
NMOS=810  PMOS=1620: tfall=1.826e-10 trise=1.909e-10 diff=-8.3e-12
NMOS=810  PMOS=2430: tfall=1.880e-10 trise=1.828e-10 diff=5.2e-12
Upper bound found, PMOS=2430
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [1935, 1980]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 1935

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=135 P=513, tfall=6.589e-11, trise=6.581e-11, erf_err=0.1%)
inv_sb_mux_2 (N=810 P=1935, tfall=1.848e-10, trise=1.848e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #662   cost=0.20792  area=1114.609delay=1.865e-10 tfall=1.92e-10  trise=1.928e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 22.043.0
ptran_sb_mux_L2_nmos : 4.0 4.0 
ptran_sb_mux_L1_nmos : 3.0 3.0 
inv_sb_mux_1_nmos    : 2.0 3.0 
inv_sb_mux_2_nmos    : 12.018.0
inv_sb_mux_1_pmos    : 7.0 11.0
rest_sb_mux_pmos     : 1.0 1.0 

Validating transistor sizes
inv_sb_mux_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [2 -> 6]   [2 -> 6]   [2 -> 6]   
ptran_sb_mux_L1  : [1 -> 5]   [1 -> 5]   [1 -> 5]   
inv_sb_mux_1     : [2 -> 6]   [1 -> 8]   [1 -> 8]   
rest_sb_mux      : [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_sb_mux_2     : [8 -> 12]  [10 -> 18] [16 -> 24] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.175e-11 trise=7.510e-11 diff=-4.335e-11
NMOS=180.0  PMOS=360.0: tfall=4.308e-11 trise=6.476e-11 diff=-2.168e-11
NMOS=180.0  PMOS=540.0: tfall=5.287e-11 trise=6.159e-11 diff=-8.72e-12
NMOS=180.0  PMOS=720.0: tfall=6.267e-11 trise=6.077e-11 diff=1.9e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 685.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=900.0  PMOS=900.0: tfall=1.719e-10 trise=2.254e-10 diff=-5.35e-11
NMOS=900.0  PMOS=1800.0: tfall=1.770e-10 trise=1.874e-10 diff=-1.04e-11
NMOS=900.0  PMOS=2700.0: tfall=1.819e-10 trise=1.792e-10 diff=2.7e-12
Upper bound found, PMOS=2700.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2385, 2430]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2385.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=685, tfall=6.7e-11, trise=6.645e-11, erf_err=0.8%)
inv_sb_mux_2 (N=900 P=2385, tfall=1.803e-10, trise=1.804e-10, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1800 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #788   cost=0.240266 area=1134.227delay=2.118e-10 tfall=2.059e-10 trise=2.046e-10 
Combo #787   cost=0.240273 area=1130.646delay=2.125e-10 tfall=2.081e-10 trise=2.057e-10 
Combo #812   cost=0.240275 area=1133.831delay=2.119e-10 tfall=2.058e-10 trise=2.051e-10 
Combo #813   cost=0.240286 area=1137.412delay=2.113e-10 tfall=2.037e-10 trise=2.04e-10  
Combo #863   cost=0.240354 area=1143.734delay=2.101e-10 tfall=1.994e-10 trise=2.029e-10 
Combo #838   cost=0.24037  area=1140.58 delay=2.107e-10 tfall=2.015e-10 trise=2.037e-10 
Combo #763   cost=0.240377 area=1131.025delay=2.125e-10 tfall=2.087e-10 trise=2.052e-10 
Combo #837   cost=0.240409 area=1136.999delay=2.114e-10 tfall=2.034e-10 trise=2.052e-10 
Combo #818   cost=0.240454 area=1152.546delay=2.086e-10 tfall=1.967e-10 trise=1.982e-10 
Combo #762   cost=0.240496 area=1127.444delay=2.133e-10 tfall=2.11e-10  trise=2.067e-10 

Re-equalizing rise and fall times on combo #788 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180  PMOS=180: tfall=3.207e-11 trise=7.360e-11 diff=-4.153e-11
NMOS=180  PMOS=360: tfall=4.241e-11 trise=6.341e-11 diff=-2.1e-11
NMOS=180  PMOS=540: tfall=5.231e-11 trise=6.011e-11 diff=-7.8e-12
NMOS=180  PMOS=720: tfall=6.178e-11 trise=5.915e-11 diff=2.63e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 675

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=900  PMOS=900: tfall=1.710e-10 trise=2.250e-10 diff=-5.4e-11
NMOS=900  PMOS=1800: tfall=1.761e-10 trise=1.855e-10 diff=-9.4e-12
NMOS=900  PMOS=2700: tfall=1.811e-10 trise=1.786e-10 diff=2.5e-12
Upper bound found, PMOS=2700
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2430, 2475]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2443

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=675, tfall=6.6e-11, trise=6.515e-11, erf_err=1.3%)
inv_sb_mux_2 (N=900 P=2443, tfall=1.798e-10, trise=1.798e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #788   cost=0.210485 area=1134.854delay=1.855e-10 tfall=1.883e-10 trise=1.902e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 22.043.054.0
ptran_sb_mux_L2_nmos : 4.0 4.0 5.0 
ptran_sb_mux_L1_nmos : 3.0 3.0 3.0 
inv_sb_mux_1_nmos    : 2.0 3.0 4.0 
inv_sb_mux_2_nmos    : 12.018.020.0
inv_sb_mux_1_pmos    : 7.0 11.015.0
rest_sb_mux_pmos     : 1.0 1.0 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 2458.61648107
Current Cost: 0.210484582865
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: cb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_cb_mux_L1
ptran_cb_mux_L2
inv_cb_mux_1
inv_cb_mux_2

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 4]   
ptran_cb_mux_L1  : [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   
rest_cb_mux      : [1 -> 1]   
inv_cb_mux_2     : [4 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.788e-11 trise=1.254e-10 diff=-8.752e-11
NMOS=90.0  PMOS=180.0: tfall=4.943e-11 trise=1.107e-10 diff=-6.127e-11
NMOS=90.0  PMOS=270.0: tfall=5.935e-11 trise=1.052e-10 diff=-4.585e-11
NMOS=90.0  PMOS=360.0: tfall=6.849e-11 trise=1.023e-10 diff=-3.381e-11
NMOS=90.0  PMOS=450.0: tfall=7.798e-11 trise=1.006e-10 diff=-2.262e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.306e-10 trise=1.402e-10 diff=-9.6e-12
NMOS=270.0  PMOS=540.0: tfall=1.343e-10 trise=1.298e-10 diff=4.5e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 411.0

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=8.035e-11, trise=1.023e-10, erf_err=27.3%)
inv_cb_mux_2 (N=270 P=411, tfall=1.327e-10, trise=1.328e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.167e-11 trise=1.292e-10 diff=-8.753e-11
NMOS=90.0  PMOS=180.0: tfall=5.235e-11 trise=1.131e-10 diff=-6.075e-11
NMOS=90.0  PMOS=270.0: tfall=6.186e-11 trise=1.071e-10 diff=-4.524e-11
NMOS=90.0  PMOS=360.0: tfall=7.108e-11 trise=1.039e-10 diff=-3.282e-11
NMOS=90.0  PMOS=450.0: tfall=8.035e-11 trise=1.023e-10 diff=-2.195e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.306e-10 trise=1.402e-10 diff=-9.6e-12
NMOS=270.0  PMOS=540.0: tfall=1.343e-10 trise=1.298e-10 diff=4.5e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 411.0

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=8.035e-11, trise=1.023e-10, erf_err=27.3%)
inv_cb_mux_2 (N=270 P=411, tfall=1.327e-10, trise=1.328e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.167e-11 trise=1.292e-10 diff=-8.753e-11
NMOS=90.0  PMOS=180.0: tfall=5.235e-11 trise=1.131e-10 diff=-6.075e-11
NMOS=90.0  PMOS=270.0: tfall=6.186e-11 trise=1.071e-10 diff=-4.524e-11
NMOS=90.0  PMOS=360.0: tfall=7.108e-11 trise=1.039e-10 diff=-3.282e-11
NMOS=90.0  PMOS=450.0: tfall=8.035e-11 trise=1.023e-10 diff=-2.195e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.306e-10 trise=1.402e-10 diff=-9.6e-12
NMOS=270.0  PMOS=540.0: tfall=1.343e-10 trise=1.298e-10 diff=4.5e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 411.0

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=8.035e-11, trise=1.023e-10, erf_err=27.3%)
inv_cb_mux_2 (N=270 P=411, tfall=1.327e-10, trise=1.328e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.167e-11 trise=1.292e-10 diff=-8.753e-11
NMOS=90.0  PMOS=180.0: tfall=5.235e-11 trise=1.131e-10 diff=-6.075e-11
NMOS=90.0  PMOS=270.0: tfall=6.186e-11 trise=1.071e-10 diff=-4.524e-11
NMOS=90.0  PMOS=360.0: tfall=7.108e-11 trise=1.039e-10 diff=-3.282e-11
NMOS=90.0  PMOS=450.0: tfall=8.035e-11 trise=1.023e-10 diff=-2.195e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.306e-10 trise=1.402e-10 diff=-9.6e-12
NMOS=270.0  PMOS=540.0: tfall=1.343e-10 trise=1.298e-10 diff=4.5e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 411.0

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=8.035e-11, trise=1.023e-10, erf_err=27.3%)
inv_cb_mux_2 (N=270 P=411, tfall=1.327e-10, trise=1.328e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 320 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1     cost=0.227509 area=1108.099delay=2.053e-10 tfall=1.961e-10 trise=1.867e-10 
Combo #17    cost=0.227568 area=1108.838delay=2.052e-10 tfall=1.949e-10 trise=1.862e-10 
Combo #113   cost=0.227672 area=1111.358delay=2.049e-10 tfall=1.934e-10 trise=1.802e-10 
Combo #97    cost=0.227697 area=1110.647delay=2.05e-10  tfall=1.949e-10 trise=1.818e-10 
Combo #33    cost=0.227752 area=1109.548delay=2.053e-10 tfall=1.947e-10 trise=1.871e-10 
Combo #129   cost=0.227758 area=1112.046delay=2.048e-10 tfall=1.931e-10 trise=1.795e-10 
Combo #2     cost=0.227829 area=1110.832delay=2.051e-10 tfall=1.907e-10 trise=1.877e-10 
Combo #114   cost=0.227841 area=1114.092delay=2.045e-10 tfall=1.876e-10 trise=1.789e-10 
Combo #145   cost=0.227852 area=1112.716delay=2.048e-10 tfall=1.924e-10 trise=1.794e-10 
Combo #81    cost=0.227858 area=1109.908delay=2.053e-10 tfall=1.974e-10 trise=1.85e-10  

Re-equalizing rise and fall times on combo #1 (ranked #1)

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:13
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:14
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.759e-11 trise=1.767e-10 diff=-1.1911e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:14
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.816e-11 trise=1.514e-10 diff=-8.324e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:15
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.771e-11 trise=1.409e-10 diff=-6.319e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:16
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.719e-11 trise=1.361e-10 diff=-4.891e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:17
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.625e-11 trise=1.326e-10 diff=-3.635e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:18
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:19
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:20
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:21
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:23
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:2:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:44
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:45
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:46
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.856e-11 trise=1.779e-10 diff=-1.1934e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:47
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.896e-11 trise=1.521e-10 diff=-8.314e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:48
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.855e-11 trise=1.415e-10 diff=-6.295e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:48
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.795e-11 trise=1.366e-10 diff=-4.865e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:49
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.700e-11 trise=1.331e-10 diff=-3.61e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:50
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:51
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:52
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:53
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:2:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:2:55
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:3:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:16
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:17
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:18
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.856e-11 trise=1.779e-10 diff=-1.1934e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:19
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.896e-11 trise=1.521e-10 diff=-8.314e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:20
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.855e-11 trise=1.415e-10 diff=-6.295e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:20
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.795e-11 trise=1.366e-10 diff=-4.865e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:21
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.700e-11 trise=1.331e-10 diff=-3.61e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:22
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:23
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:24
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:25
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:28
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:3:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:48
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:49
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:50
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.856e-11 trise=1.779e-10 diff=-1.1934e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:51
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.896e-11 trise=1.521e-10 diff=-8.314e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:52
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.855e-11 trise=1.415e-10 diff=-6.295e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:52
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.795e-11 trise=1.366e-10 diff=-4.865e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:53
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.700e-11 trise=1.331e-10 diff=-3.61e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:54
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:55
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:56
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:57
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:3:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:3:59
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:4:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:20
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

-----------------------------------------------------------------
      Entered the check for time function @ 2:4:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:21
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1     cost=0.203028 area=1107.468delay=1.833e-10 tfall=1.731e-10 trise=1.69e-10  

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 1.0 
inv_cb_mux_2_nmos    : 4.0 
inv_cb_mux_1_pmos    : 5.0 
inv_cb_mux_2_pmos    : 4.0 
rest_cb_mux_pmos     : 1.0 
ptran_cb_mux_L2_nmos : 2.0 
ptran_cb_mux_L1_nmos : 1.0 

Validating transistor sizes
inv_cb_mux_2 is on lower bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 4]   [1 -> 4]   
ptran_cb_mux_L1  : [1 -> 4]   [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   [1 -> 4]   
rest_cb_mux      : [1 -> 1]   [1 -> 1]   
inv_cb_mux_2     : [4 -> 8]   [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:22
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:23
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=3.184e-11 trise=1.207e-10 diff=-8.886e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:24
-----------------------------------------------------------------

NMOS=90.0  PMOS=180.0: tfall=4.542e-11 trise=1.076e-10 diff=-6.218e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:25
-----------------------------------------------------------------

NMOS=90.0  PMOS=270.0: tfall=5.575e-11 trise=1.026e-10 diff=-4.685e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:26
-----------------------------------------------------------------

NMOS=90.0  PMOS=360.0: tfall=6.505e-11 trise=1.002e-10 diff=-3.515e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:27
-----------------------------------------------------------------

NMOS=90.0  PMOS=450.0: tfall=7.475e-11 trise=9.920e-11 diff=-2.445e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:27
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:28
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.357e-10 trise=1.497e-10 diff=-1.4e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:29
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.381e-10 trise=1.317e-10 diff=6.4e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:30
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:33
-----------------------------------------------------------------

ERF PMOS size is 277.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:4:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:53
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.636e-11, trise=9.996e-11, erf_err=30.9%)
inv_cb_mux_2 (N=180 P=277, tfall=1.367e-10, trise=1.367e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:54
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:55
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=3.504e-11 trise=1.234e-10 diff=-8.836e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:56
-----------------------------------------------------------------

NMOS=90.0  PMOS=180.0: tfall=4.734e-11 trise=1.093e-10 diff=-6.196e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:57
-----------------------------------------------------------------

NMOS=90.0  PMOS=270.0: tfall=5.754e-11 trise=1.040e-10 diff=-4.646e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:57
-----------------------------------------------------------------

NMOS=90.0  PMOS=360.0: tfall=6.674e-11 trise=1.013e-10 diff=-3.456e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:58
-----------------------------------------------------------------

NMOS=90.0  PMOS=450.0: tfall=7.636e-11 trise=9.996e-11 diff=-2.36e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:4:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:4:59
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:0
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.357e-10 trise=1.497e-10 diff=-1.4e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:1
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.381e-10 trise=1.317e-10 diff=6.4e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:2
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:5
-----------------------------------------------------------------

ERF PMOS size is 277.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:5:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:25
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.636e-11, trise=9.996e-11, erf_err=30.9%)
inv_cb_mux_2 (N=180 P=277, tfall=1.367e-10, trise=1.367e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:26
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:27
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=3.504e-11 trise=1.234e-10 diff=-8.836e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:28
-----------------------------------------------------------------

NMOS=90.0  PMOS=180.0: tfall=4.734e-11 trise=1.093e-10 diff=-6.196e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:29
-----------------------------------------------------------------

NMOS=90.0  PMOS=270.0: tfall=5.754e-11 trise=1.040e-10 diff=-4.646e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:29
-----------------------------------------------------------------

NMOS=90.0  PMOS=360.0: tfall=6.674e-11 trise=1.013e-10 diff=-3.456e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:30
-----------------------------------------------------------------

NMOS=90.0  PMOS=450.0: tfall=7.636e-11 trise=9.996e-11 diff=-2.36e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:31
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:32
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.357e-10 trise=1.497e-10 diff=-1.4e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:33
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.381e-10 trise=1.317e-10 diff=6.4e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:34
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:37
-----------------------------------------------------------------

ERF PMOS size is 277.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:5:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:57
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.636e-11, trise=9.996e-11, erf_err=30.9%)
inv_cb_mux_2 (N=180 P=277, tfall=1.367e-10, trise=1.367e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:58
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:5:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:5:59
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=3.504e-11 trise=1.234e-10 diff=-8.836e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:0
-----------------------------------------------------------------

NMOS=90.0  PMOS=180.0: tfall=4.734e-11 trise=1.093e-10 diff=-6.196e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:0
-----------------------------------------------------------------

NMOS=90.0  PMOS=270.0: tfall=5.754e-11 trise=1.040e-10 diff=-4.646e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:1
-----------------------------------------------------------------

NMOS=90.0  PMOS=360.0: tfall=6.674e-11 trise=1.013e-10 diff=-3.456e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:2
-----------------------------------------------------------------

NMOS=90.0  PMOS=450.0: tfall=7.636e-11 trise=9.996e-11 diff=-2.36e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:3
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.357e-10 trise=1.497e-10 diff=-1.4e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:5
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.381e-10 trise=1.317e-10 diff=6.4e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:6
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:9
-----------------------------------------------------------------

ERF PMOS size is 277.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:6:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:29
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.636e-11, trise=9.996e-11, erf_err=30.9%)
inv_cb_mux_2 (N=180 P=277, tfall=1.367e-10, trise=1.367e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 2:6:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:6:31
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #49    cost=0.227507 area=1108.118delay=2.053e-10 tfall=1.962e-10 trise=1.865e-10 
Combo #65    cost=0.227572 area=1108.861delay=2.052e-10 tfall=1.95e-10  trise=1.861e-10 
Combo #209   cost=0.227667 area=1111.385delay=2.048e-10 tfall=1.934e-10 trise=1.8e-10   
Combo #193   cost=0.227696 area=1110.671delay=2.05e-10  tfall=1.95e-10  trise=1.816e-10 
Combo #225   cost=0.227737 area=1112.076delay=2.048e-10 tfall=1.927e-10 trise=1.794e-10 
Combo #81    cost=0.227763 area=1109.575delay=2.053e-10 tfall=1.948e-10 trise=1.871e-10 
Combo #33    cost=0.227817 area=1107.333delay=2.057e-10 tfall=2.012e-10 trise=1.901e-10 
Combo #50    cost=0.227827 area=1110.852delay=2.051e-10 tfall=1.908e-10 trise=1.875e-10 
Combo #210   cost=0.227841 area=1114.118delay=2.045e-10 tfall=1.876e-10 trise=1.788e-10 
Combo #177   cost=0.227851 area=1109.927delay=2.053e-10 tfall=1.974e-10 trise=1.848e-10 

Re-equalizing rise and fall times on combo #49 (ranked #1)

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:16
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:17
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.759e-11 trise=1.767e-10 diff=-1.1911e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:18
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.816e-11 trise=1.514e-10 diff=-8.324e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:19
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.771e-11 trise=1.409e-10 diff=-6.319e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:20
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.719e-11 trise=1.361e-10 diff=-4.891e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:21
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.625e-11 trise=1.326e-10 diff=-3.635e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:22
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:23
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:24
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:25
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:27
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:10:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:48
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:49
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:50
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.856e-11 trise=1.779e-10 diff=-1.1934e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:51
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.896e-11 trise=1.521e-10 diff=-8.314e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:51
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.855e-11 trise=1.415e-10 diff=-6.295e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:52
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.795e-11 trise=1.366e-10 diff=-4.865e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:53
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.700e-11 trise=1.331e-10 diff=-3.61e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:54
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:55
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:56
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:57
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:10:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:10:59
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:11:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:20
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:21
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:22
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.856e-11 trise=1.779e-10 diff=-1.1934e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:23
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.896e-11 trise=1.521e-10 diff=-8.314e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:23
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.855e-11 trise=1.415e-10 diff=-6.295e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:24
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.795e-11 trise=1.366e-10 diff=-4.865e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:25
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.700e-11 trise=1.331e-10 diff=-3.61e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:26
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:27
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:28
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:29
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:31
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:11:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:52
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:53
-----------------------------------------------------------------

Looking for inv_cb_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:54
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=5.856e-11 trise=1.779e-10 diff=-1.1934e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:55
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=6.896e-11 trise=1.521e-10 diff=-8.314e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:55
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=7.855e-11 trise=1.415e-10 diff=-6.295e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:56
-----------------------------------------------------------------

NMOS=45  PMOS=180: tfall=8.795e-11 trise=1.366e-10 diff=-4.865e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:57
-----------------------------------------------------------------

NMOS=45  PMOS=225: tfall=9.700e-11 trise=1.331e-10 diff=-3.61e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=225

ERF MONITOR: inv_cb_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:58
-----------------------------------------------------------------

Looking for inv_cb_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:11:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:11:59
-----------------------------------------------------------------

NMOS=180  PMOS=180: tfall=1.689e-10 trise=1.731e-10 diff=-4.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:0
-----------------------------------------------------------------

NMOS=180  PMOS=360: tfall=1.741e-10 trise=1.599e-10 diff=1.42e-11
Upper bound found, PMOS=360
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:1
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: cb_mux/cb_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:3
-----------------------------------------------------------------

ERF PMOS size is 201

-----------------------------------------------------------------
      Entered the check for time function @ 2:12:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:24
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=45 P=225, tfall=9.7e-11, trise=1.331e-10, erf_err=37.2%)
inv_cb_mux_2 (N=180 P=201, tfall=1.695e-10, trise=1.695e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

-----------------------------------------------------------------
      Entered the check for time function @ 2:12:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:25
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #49    cost=0.203028 area=1107.468delay=1.833e-10 tfall=1.731e-10 trise=1.69e-10  

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 1.0 1.0 
inv_cb_mux_2_nmos    : 4.0 4.0 
inv_cb_mux_1_pmos    : 5.0 5.0 
inv_cb_mux_2_pmos    : 4.0 4.0 
rest_cb_mux_pmos     : 1.0 1.0 
ptran_cb_mux_L2_nmos : 2.0 2.0 
ptran_cb_mux_L1_nmos : 1.0 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 885.050143957
Current Cost: 0.203028407012
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_mux                                |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_mux_L1
ptran_local_mux_L2
inv_local_mux_1

Transistor size ranges for local_mux:
inv_local_mux_1     : [1 -> 8]   
ptran_local_mux_L2  : [1 -> 8]   
ptran_local_mux_L1  : [1 -> 8]   
rest_local_mux      : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:26
-----------------------------------------------------------------

Looking for inv_local_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:27
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.977e-11 trise=4.575e-11 diff=-2.598e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:28
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=2.926e-11 trise=4.281e-11 diff=-1.355e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:29
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=3.753e-11 trise=4.242e-11 diff=-4.89e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:29
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=4.530e-11 trise=4.275e-11 diff=2.55e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: local_mux/local_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:30
-----------------------------------------------------------------

ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: local_mux/local_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:33
-----------------------------------------------------------------

ERF PMOS size is 656.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:12:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:53
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=180 P=656, tfall=4.26e-11, trise=4.258e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 2:12:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:12:55
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1     cost=0.225118 area=1090.03 delay=2.065e-10 tfall=9.33e-11  trise=8.52e-11  
Combo #2     cost=0.225476 area=1092.593delay=2.064e-10 tfall=9.15e-11  trise=8.28e-11  
Combo #65    cost=0.225532 area=1092.276delay=2.065e-10 tfall=9.19e-11  trise=8.54e-11  
Combo #0     cost=0.225606 area=1087.084delay=2.075e-10 tfall=1.064e-10 trise=9.95e-11  
Combo #66    cost=0.225841 area=1094.839delay=2.063e-10 tfall=8.91e-11  trise=8.27e-11  
Combo #3     cost=0.22599  area=1094.958delay=2.064e-10 tfall=9.22e-11  trise=8.27e-11  
Combo #64    cost=0.226183 area=1089.331delay=2.076e-10 tfall=1.08e-10  trise=1.007e-10 
Combo #129   cost=0.226283 area=1094.279delay=2.068e-10 tfall=9.76e-11  trise=8.81e-11  
Combo #67    cost=0.226323 area=1097.204delay=2.063e-10 tfall=8.92e-11  trise=8.25e-11  
Combo #130   cost=0.226532 area=1096.842delay=2.065e-10 tfall=9.37e-11  trise=8.5e-11   

Re-equalizing rise and fall times on combo #1 (ranked #1)

ERF MONITOR: inv_local_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:16:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:16:34
-----------------------------------------------------------------

Looking for inv_local_mux_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:16:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:16:35
-----------------------------------------------------------------

NMOS=45  PMOS=45: tfall=4.416e-11 trise=7.340e-11 diff=-2.924e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:16:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:16:36
-----------------------------------------------------------------

NMOS=45  PMOS=90: tfall=5.130e-11 trise=6.156e-11 diff=-1.026e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:16:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:16:37
-----------------------------------------------------------------

NMOS=45  PMOS=135: tfall=5.821e-11 trise=5.758e-11 diff=6.3e-13
Upper bound found, PMOS=135
Running HSPICE sweep on: local_mux/local_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:16:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:16:38
-----------------------------------------------------------------

ERF PMOS size in range: [90, 135]
Running HSPICE sweep on: local_mux/local_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:16:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:16:39
-----------------------------------------------------------------

ERF PMOS size is 132

-----------------------------------------------------------------
      Entered the check for time function @ 2:17:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:0
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=45 P=132, tfall=5.772e-11, trise=5.776e-11, erf_err=0.1%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 2:17:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:1
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1     cost=0.200757 area=1089.175delay=1.843e-10 tfall=6.17e-11  trise=5.14e-11  

Sizing results for local_mux:
inv_local_mux_1_nmos    : 1.0 
inv_local_mux_1_pmos    : 2.0 
ptran_local_mux_L1_nmos : 1.0 
rest_local_mux_pmos     : 1.0 
ptran_local_mux_L2_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 276.077605963
Current Cost: 0.200757077706
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut                                      |
|------------------------------------------------------------------------------|

Found 10 elements to size
Too many elements to size at once...
Creating the following groups:

GROUP 1
inv_lut_0sram_driver_2
ptran_lut_L1
ptran_lut_L2
ptran_lut_L3
inv_lut_int_buffer_1

GROUP 2
inv_lut_int_buffer_2
ptran_lut_L4
ptran_lut_L5
inv_lut_out_buffer_1
inv_lut_out_buffer_2

Determining initial inverter P/N ratios for all transistor groups...
ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:2
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:2
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.226e-12 trise=1.114e-11 diff=-2.914e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:3
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.099e-11 trise=1.124e-11 diff=-2.5e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:3
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:4
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.609e-10 trise=5.837e-11 diff=1.0253e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.271e-10 trise=6.655e-11 diff=6.055e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:5
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.147e-10 trise=7.531e-11 diff=3.939e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:5
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.091e-10 trise=8.407e-11 diff=2.503e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:6
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.066e-10 trise=9.344e-11 diff=1.316e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:6
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:7
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=9.818e-11 trise=1.205e-10 diff=-2.232e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:7
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.028e-10 trise=1.202e-10 diff=-1.74e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:8
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.084e-10 trise=1.195e-10 diff=-1.11e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:8
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.130e-10 trise=1.202e-10 diff=-7.2e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:9
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:9
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=2.202e-10 trise=1.478e-10 diff=7.24e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:10
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.902e-10 trise=1.504e-10 diff=3.98e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:10
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.793e-10 trise=1.534e-10 diff=2.59e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:11
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.745e-10 trise=1.563e-10 diff=1.82e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:11
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.716e-10 trise=1.589e-10 diff=1.27e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:12
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:12
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.722e-10 trise=2.020e-10 diff=-2.98e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:13
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.752e-10 trise=1.952e-10 diff=-2e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:13
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.784e-10 trise=1.933e-10 diff=-1.49e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:14
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.821e-10 trise=1.927e-10 diff=-1.06e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:14
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.853e-10 trise=1.927e-10 diff=-7.4e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:17:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:15
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.037e-10, erf_err=12.5%)
inv_lut_int_buffer_2 (N=180 P=720, tfall=1.13e-10, trise=1.206e-10, erf_err=6.7%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.837e-10, trise=1.67e-10, erf_err=9.1%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.853e-10, trise=1.927e-10, erf_err=4.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:15
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:16
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.227e-12 trise=1.121e-11 diff=-2.983e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:16
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.104e-11 trise=1.126e-11 diff=-2.2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:17
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:17
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.972e-10 trise=6.903e-11 diff=1.2817e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:18
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.468e-10 trise=7.729e-11 diff=6.951e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:18
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.291e-10 trise=8.563e-11 diff=4.347e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:19
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.216e-10 trise=9.489e-11 diff=2.671e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:19
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.185e-10 trise=1.037e-10 diff=1.48e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:20
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:20
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=9.805e-11 trise=1.209e-10 diff=-2.285e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:21
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.034e-10 trise=1.201e-10 diff=-1.67e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:21
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.084e-10 trise=1.199e-10 diff=-1.15e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:21
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.130e-10 trise=1.206e-10 diff=-7.6e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:22
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:22
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=2.552e-10 trise=1.558e-10 diff=9.94e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:23
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=2.119e-10 trise=1.588e-10 diff=5.31e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:23
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.963e-10 trise=1.615e-10 diff=3.48e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:24
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.882e-10 trise=1.643e-10 diff=2.39e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:24
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.837e-10 trise=1.670e-10 diff=1.67e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:25
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:25
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.722e-10 trise=2.020e-10 diff=-2.98e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:26
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.752e-10 trise=1.952e-10 diff=-2e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:26
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.784e-10 trise=1.933e-10 diff=-1.49e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:27
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.821e-10 trise=1.927e-10 diff=-1.06e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:27
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.853e-10 trise=1.927e-10 diff=-7.4e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:17:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:28
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.037e-10, erf_err=12.5%)
inv_lut_int_buffer_2 (N=180 P=720, tfall=1.13e-10, trise=1.206e-10, erf_err=6.7%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.837e-10, trise=1.67e-10, erf_err=9.1%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.853e-10, trise=1.927e-10, erf_err=4.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:28
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:29
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.227e-12 trise=1.121e-11 diff=-2.983e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:30
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.104e-11 trise=1.126e-11 diff=-2.2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:30
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:31
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.972e-10 trise=6.903e-11 diff=1.2817e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:31
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.468e-10 trise=7.729e-11 diff=6.951e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:32
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.291e-10 trise=8.563e-11 diff=4.347e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:32
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.216e-10 trise=9.489e-11 diff=2.671e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:33
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.185e-10 trise=1.037e-10 diff=1.48e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:33
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:34
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=9.805e-11 trise=1.209e-10 diff=-2.285e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:34
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.034e-10 trise=1.201e-10 diff=-1.67e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:35
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.084e-10 trise=1.199e-10 diff=-1.15e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:35
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.130e-10 trise=1.206e-10 diff=-7.6e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:36
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:36
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=2.552e-10 trise=1.558e-10 diff=9.94e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:36
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=2.119e-10 trise=1.588e-10 diff=5.31e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:37
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.963e-10 trise=1.615e-10 diff=3.48e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:37
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.882e-10 trise=1.643e-10 diff=2.39e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:38
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.837e-10 trise=1.670e-10 diff=1.67e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:38
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:39
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.722e-10 trise=2.020e-10 diff=-2.98e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:39
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.752e-10 trise=1.952e-10 diff=-2e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:40
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.784e-10 trise=1.933e-10 diff=-1.49e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:40
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.821e-10 trise=1.927e-10 diff=-1.06e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:41
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.853e-10 trise=1.927e-10 diff=-7.4e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:17:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:41
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.037e-10, erf_err=12.5%)
inv_lut_int_buffer_2 (N=180 P=720, tfall=1.13e-10, trise=1.206e-10, erf_err=6.7%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.837e-10, trise=1.67e-10, erf_err=9.1%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.853e-10, trise=1.927e-10, erf_err=4.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:42
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:42
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.227e-12 trise=1.121e-11 diff=-2.983e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:43
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.104e-11 trise=1.126e-11 diff=-2.2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:43
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:44
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.972e-10 trise=6.903e-11 diff=1.2817e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:44
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.468e-10 trise=7.729e-11 diff=6.951e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:45
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.291e-10 trise=8.563e-11 diff=4.347e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:45
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.216e-10 trise=9.489e-11 diff=2.671e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:46
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.185e-10 trise=1.037e-10 diff=1.48e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:46
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:47
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=9.805e-11 trise=1.209e-10 diff=-2.285e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:47
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.034e-10 trise=1.201e-10 diff=-1.67e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:48
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.084e-10 trise=1.199e-10 diff=-1.15e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:48
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.130e-10 trise=1.206e-10 diff=-7.6e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:49
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:49
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=2.552e-10 trise=1.558e-10 diff=9.94e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:50
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=2.119e-10 trise=1.588e-10 diff=5.31e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:50
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.963e-10 trise=1.615e-10 diff=3.48e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:50
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.882e-10 trise=1.643e-10 diff=2.39e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:51
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.837e-10 trise=1.670e-10 diff=1.67e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:51
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:52
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.722e-10 trise=2.020e-10 diff=-2.98e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:52
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.752e-10 trise=1.952e-10 diff=-2e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:53
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.784e-10 trise=1.933e-10 diff=-1.49e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:53
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.821e-10 trise=1.927e-10 diff=-1.06e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:54
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.853e-10 trise=1.927e-10 diff=-7.4e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 2:17:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:54
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.037e-10, erf_err=12.5%)
inv_lut_int_buffer_2 (N=180 P=720, tfall=1.13e-10, trise=1.206e-10, erf_err=6.7%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.837e-10, trise=1.67e-10, erf_err=9.1%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.853e-10, trise=1.927e-10, erf_err=4.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [2 -> 6]   
rest_lut_int_buffer     : [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   
ptran_lut_L1            : [1 -> 4]   
ptran_lut_L2            : [1 -> 4]   
ptran_lut_L3            : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:55
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:55
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.474e-12 trise=1.114e-11 diff=-2.666e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:56
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.104e-11 trise=1.124e-11 diff=-2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:56
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:57
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.976e-10 trise=6.910e-11 diff=1.285e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:57
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.462e-10 trise=7.735e-11 diff=6.885e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:58
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.292e-10 trise=8.570e-11 diff=4.35e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:58
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.216e-10 trise=9.495e-11 diff=2.665e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:59
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.185e-10 trise=1.038e-10 diff=1.47e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:17:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:17:59
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.038e-10, erf_err=12.4%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:0
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:0
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.226e-12 trise=1.121e-11 diff=-2.984e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:1
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.104e-11 trise=1.126e-11 diff=-2.2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:1
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:2
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.976e-10 trise=6.910e-11 diff=1.285e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:2
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.462e-10 trise=7.735e-11 diff=6.885e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:3
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.292e-10 trise=8.570e-11 diff=4.35e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:3
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.216e-10 trise=9.495e-11 diff=2.665e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:4
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.185e-10 trise=1.038e-10 diff=1.47e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:4
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.038e-10, erf_err=12.4%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:5
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:5
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.226e-12 trise=1.121e-11 diff=-2.984e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:6
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.104e-11 trise=1.126e-11 diff=-2.2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:6
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:7
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.976e-10 trise=6.910e-11 diff=1.285e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:7
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.462e-10 trise=7.735e-11 diff=6.885e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:7
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.292e-10 trise=8.570e-11 diff=4.35e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:8
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.216e-10 trise=9.495e-11 diff=2.665e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:8
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.185e-10 trise=1.038e-10 diff=1.47e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:9
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.038e-10, erf_err=12.4%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:9
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:10
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=8.226e-12 trise=1.121e-11 diff=-2.984e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:10
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.104e-11 trise=1.126e-11 diff=-2.2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:11
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:11
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.976e-10 trise=6.910e-11 diff=1.285e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:12
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.462e-10 trise=7.735e-11 diff=6.885e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:12
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.292e-10 trise=8.570e-11 diff=4.35e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:13
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.216e-10 trise=9.495e-11 diff=2.665e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:13
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.185e-10 trise=1.038e-10 diff=1.47e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:14
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=180 P=360, tfall=1.104e-11, trise=1.126e-11, erf_err=2.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=1.185e-10, trise=1.038e-10, erf_err=12.4%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1280 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 2:18:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:18:18
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #111   cost=0.192869 area=1094.917delay=1.761e-10 tfall=1.629e-10 trise=1.699e-10 
Combo #127   cost=0.192883 area=1099.962delay=1.754e-10 tfall=1.571e-10 trise=1.677e-10 
Combo #126   cost=0.193142 area=1098.701delay=1.758e-10 tfall=1.592e-10 trise=1.7e-10   
Combo #110   cost=0.193169 area=1093.656delay=1.766e-10 tfall=1.65e-10  trise=1.726e-10 
Combo #123   cost=0.193564 area=1097.44 delay=1.764e-10 tfall=1.617e-10 trise=1.734e-10 
Combo #107   cost=0.19363  area=1092.395delay=1.773e-10 tfall=1.678e-10 trise=1.761e-10 
Combo #106   cost=0.193699 area=1091.134delay=1.775e-10 tfall=1.696e-10 trise=1.77e-10  
Combo #122   cost=0.193767 area=1096.178delay=1.768e-10 tfall=1.646e-10 trise=1.744e-10 
Combo #47    cost=0.193848 area=1091.299delay=1.776e-10 tfall=1.784e-10 trise=1.693e-10 
Combo #46    cost=0.193906 area=1090.037delay=1.779e-10 tfall=1.806e-10 trise=1.697e-10 

Re-equalizing rise and fall times on combo #111 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:19:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:19:57
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:19:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:19:57
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.460e-12 trise=1.387e-11 diff=-6.41e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:19:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:19:58
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.128e-12 trise=1.031e-11 diff=-1.182e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:19:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:19:58
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.115e-11 trise=9.989e-12 diff=1.161e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:19:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:19:59
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:0
-----------------------------------------------------------------

ERF PMOS size is 212

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:4
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:4
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.597e-10 trise=5.991e-11 diff=9.979e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:5
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.168e-10 trise=6.421e-11 diff=5.259e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:5
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=1.006e-10 trise=6.901e-11 diff=3.159e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:6
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.424e-11 trise=7.403e-11 diff=2.021e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:6
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.974e-11 trise=7.899e-11 diff=1.075e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:7
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=212, tfall=1.012e-11, trise=1.015e-11, erf_err=0.3%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.974e-11, trise=7.899e-11, erf_err=12.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:7
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:8
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.460e-12 trise=1.412e-11 diff=-6.66e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:8
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.126e-12 trise=1.037e-11 diff=-1.244e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:9
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.115e-11 trise=1.004e-11 diff=1.11e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:9
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:10
-----------------------------------------------------------------

ERF PMOS size is 212

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:14
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:15
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.597e-10 trise=5.991e-11 diff=9.979e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:15
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.168e-10 trise=6.421e-11 diff=5.259e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:16
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=1.006e-10 trise=6.901e-11 diff=3.159e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:16
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.424e-11 trise=7.403e-11 diff=2.021e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:17
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.974e-11 trise=7.899e-11 diff=1.075e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:17
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=90 P=212, tfall=1.012e-11, trise=1.015e-11, erf_err=0.3%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.974e-11, trise=7.899e-11, erf_err=12.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:18
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:18
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.460e-12 trise=1.412e-11 diff=-6.66e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:19
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.126e-12 trise=1.037e-11 diff=-1.244e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:19
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.115e-11 trise=1.004e-11 diff=1.11e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:20
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:20
-----------------------------------------------------------------

ERF PMOS size is 212

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:25
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:25
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.597e-10 trise=5.991e-11 diff=9.979e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:26
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.168e-10 trise=6.421e-11 diff=5.259e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:26
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=1.006e-10 trise=6.901e-11 diff=3.159e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:27
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.424e-11 trise=7.403e-11 diff=2.021e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:27
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.974e-11 trise=7.899e-11 diff=1.075e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:28
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=90 P=212, tfall=1.012e-11, trise=1.015e-11, erf_err=0.3%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.974e-11, trise=7.899e-11, erf_err=12.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:28
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:28
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.460e-12 trise=1.412e-11 diff=-6.66e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:29
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.126e-12 trise=1.037e-11 diff=-1.244e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:29
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.115e-11 trise=1.004e-11 diff=1.11e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:30
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:31
-----------------------------------------------------------------

ERF PMOS size is 212

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:35
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:35
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.597e-10 trise=5.991e-11 diff=9.979e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:36
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.168e-10 trise=6.421e-11 diff=5.259e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:36
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=1.006e-10 trise=6.901e-11 diff=3.159e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:37
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.424e-11 trise=7.403e-11 diff=2.021e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:37
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.974e-11 trise=7.899e-11 diff=1.075e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:38
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=90 P=212, tfall=1.012e-11, trise=1.015e-11, erf_err=0.3%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.974e-11, trise=7.899e-11, erf_err=12.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

-----------------------------------------------------------------
      Entered the check for time function @ 2:20:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:38
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #111   cost=0.171255 area=1094.917delay=1.564e-10 tfall=1.686e-10 trise=1.612e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 3.0 
rest_lut_int_buffer_pmos    : 1.0 
inv_lut_0sram_driver_2_pmos : 4.0 
inv_lut_int_buffer_1_nmos   : 10.0
ptran_lut_L2_nmos           : 4.0 
inv_lut_0sram_driver_2_nmos : 2.0 
ptran_lut_L3_nmos           : 4.0 
inv_lut_int_buffer_1_pmos   : 2.0 

Validating transistor sizes
inv_lut_0sram_driver_2 is on lower bound
ptran_lut_L2 is on upper bound
ptran_lut_L3 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [2 -> 6]   [1 -> 6]   
rest_lut_int_buffer     : [1 -> 1]   [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   [1 -> 4]   
ptran_lut_L1            : [1 -> 4]   [1 -> 4]   
ptran_lut_L2            : [1 -> 4]   [2 -> 8]   
ptran_lut_L3            : [1 -> 4]   [2 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:39
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:39
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=7.567e-12 trise=1.158e-11 diff=-4.013e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:40
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.028e-11 trise=1.055e-11 diff=-2.7e-13
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:40
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.237e-11 trise=1.087e-11 diff=1.5e-12
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:41
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:42
-----------------------------------------------------------------

ERF PMOS size is 301.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:46
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:46
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.646e-10 trise=5.888e-11 diff=1.0572e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:47
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.198e-10 trise=6.330e-11 diff=5.65e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:47
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.027e-10 trise=6.786e-11 diff=3.484e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:48
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=9.503e-11 trise=7.196e-11 diff=2.307e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:48
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=9.097e-11 trise=7.588e-11 diff=1.509e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:49
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=135 P=301, tfall=1.058e-11, trise=1.053e-11, erf_err=0.5%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=9.097e-11, trise=7.588e-11, erf_err=16.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:49
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:50
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=7.564e-12 trise=1.166e-11 diff=-4.096e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:50
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.028e-11 trise=1.058e-11 diff=-3e-13
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:51
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.238e-11 trise=1.089e-11 diff=1.49e-12
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:51
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:52
-----------------------------------------------------------------

ERF PMOS size is 292.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:56
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:57
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.647e-10 trise=5.886e-11 diff=1.0584e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:57
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.198e-10 trise=6.287e-11 diff=5.693e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:58
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.027e-10 trise=6.745e-11 diff=3.525e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:58
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=9.506e-11 trise=7.181e-11 diff=2.325e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:59
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=9.101e-11 trise=7.583e-11 diff=1.518e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:20:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:20:59
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=135 P=292, tfall=1.05e-11, trise=1.051e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=9.101e-11, trise=7.583e-11, erf_err=16.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:0
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:0
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=7.564e-12 trise=1.166e-11 diff=-4.096e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:1
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.028e-11 trise=1.058e-11 diff=-3e-13
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:1
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.238e-11 trise=1.089e-11 diff=1.49e-12
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:2
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:3
-----------------------------------------------------------------

ERF PMOS size is 292.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:7
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:7
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.647e-10 trise=5.886e-11 diff=1.0584e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:8
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.198e-10 trise=6.287e-11 diff=5.693e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:8
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.027e-10 trise=6.745e-11 diff=3.525e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:9
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=9.506e-11 trise=7.181e-11 diff=2.325e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:9
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=9.101e-11 trise=7.583e-11 diff=1.518e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:10
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=135 P=292, tfall=1.05e-11, trise=1.051e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=9.101e-11, trise=7.583e-11, erf_err=16.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:10
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:11
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=7.564e-12 trise=1.166e-11 diff=-4.096e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:11
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.028e-11 trise=1.058e-11 diff=-3e-13
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:12
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.238e-11 trise=1.089e-11 diff=1.49e-12
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:12
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:13
-----------------------------------------------------------------

ERF PMOS size is 292.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:17
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:18
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.647e-10 trise=5.886e-11 diff=1.0584e-10
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:18
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.198e-10 trise=6.287e-11 diff=5.693e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:19
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.027e-10 trise=6.745e-11 diff=3.525e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:19
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=9.506e-11 trise=7.181e-11 diff=2.325e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:20
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=9.101e-11 trise=7.583e-11 diff=1.518e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:20
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=135 P=292, tfall=1.05e-11, trise=1.051e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=9.101e-11, trise=7.583e-11, erf_err=16.7%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 4704 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 2:21:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:21:35
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1150  cost=0.192974 area=1103.987delay=1.748e-10 tfall=1.552e-10 trise=1.64e-10  
Combo #1101  cost=0.192999 area=1098.943delay=1.756e-10 tfall=1.608e-10 trise=1.667e-10 
Combo #1157  cost=0.193001 area=1106.279delay=1.745e-10 tfall=1.541e-10 trise=1.617e-10 
Combo #1151  cost=0.193018 area=1105.181delay=1.746e-10 tfall=1.549e-10 trise=1.628e-10 
Combo #1158  cost=0.193033 area=1107.472delay=1.743e-10 tfall=1.539e-10 trise=1.603e-10 
Combo #1108  cost=0.193051 area=1101.234delay=1.753e-10 tfall=1.595e-10 trise=1.648e-10 
Combo #1102  cost=0.193067 area=1100.136delay=1.755e-10 tfall=1.602e-10 trise=1.66e-10  
Combo #1109  cost=0.193096 area=1102.428delay=1.752e-10 tfall=1.59e-10  trise=1.638e-10 
Combo #1094  cost=0.193158 area=1096.555delay=1.761e-10 tfall=1.631e-10 trise=1.697e-10 
Combo #1164  cost=0.19319  area=1108.497delay=1.743e-10 tfall=1.538e-10 trise=1.602e-10 

Re-equalizing rise and fall times on combo #1150 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:27:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:27:53
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:27:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:27:54
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.752e-12 trise=1.557e-11 diff=-7.818e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:27:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:27:54
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.258e-12 trise=1.119e-11 diff=-1.932e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:27:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:27:55
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.168e-11 trise=1.051e-11 diff=1.17e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:27:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:27:55
-----------------------------------------------------------------

ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:27:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:27:56
-----------------------------------------------------------------

ERF PMOS size is 225

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:0
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:1
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.507e-10 trise=5.682e-11 diff=9.388e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:1
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.083e-10 trise=6.106e-11 diff=4.724e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:2
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.501e-11 trise=6.492e-11 diff=3.009e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:2
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=8.739e-11 trise=6.849e-11 diff=1.89e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:3
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.294e-11 trise=7.248e-11 diff=1.046e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:3
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=225, tfall=1.066e-11, trise=1.07e-11, erf_err=0.4%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.294e-11, trise=7.248e-11, erf_err=12.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:3
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:4
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.592e-12 trise=1.593e-11 diff=-8.338e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:4
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.256e-12 trise=1.125e-11 diff=-1.994e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:5
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.168e-11 trise=1.056e-11 diff=1.12e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:5
-----------------------------------------------------------------

ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:6
-----------------------------------------------------------------

ERF PMOS size is 226

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:10
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:11
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.507e-10 trise=5.684e-11 diff=9.386e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:11
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.083e-10 trise=6.108e-11 diff=4.722e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:12
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.481e-11 trise=6.495e-11 diff=2.986e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:12
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=8.739e-11 trise=6.852e-11 diff=1.887e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:13
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.293e-11 trise=7.251e-11 diff=1.042e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:13
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=90 P=226, tfall=1.069e-11, trise=1.07e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.293e-11, trise=7.251e-11, erf_err=12.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:14
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:14
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.592e-12 trise=1.593e-11 diff=-8.338e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:15
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.256e-12 trise=1.125e-11 diff=-1.994e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:15
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.168e-11 trise=1.056e-11 diff=1.12e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:16
-----------------------------------------------------------------

ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:17
-----------------------------------------------------------------

ERF PMOS size is 226

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:21
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:21
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.507e-10 trise=5.684e-11 diff=9.386e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:22
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.083e-10 trise=6.108e-11 diff=4.722e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:22
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.481e-11 trise=6.495e-11 diff=2.986e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:23
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=8.739e-11 trise=6.852e-11 diff=1.887e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:23
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.293e-11 trise=7.251e-11 diff=1.042e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:24
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=90 P=226, tfall=1.069e-11, trise=1.07e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.293e-11, trise=7.251e-11, erf_err=12.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:24
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:25
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.592e-12 trise=1.593e-11 diff=-8.338e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:25
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.256e-12 trise=1.125e-11 diff=-1.994e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:26
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.168e-11 trise=1.056e-11 diff=1.12e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:26
-----------------------------------------------------------------

ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:27
-----------------------------------------------------------------

ERF PMOS size is 226

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:31
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:31
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.507e-10 trise=5.684e-11 diff=9.386e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:32
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.083e-10 trise=6.108e-11 diff=4.722e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:32
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.481e-11 trise=6.495e-11 diff=2.986e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:33
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=8.739e-11 trise=6.852e-11 diff=1.887e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:33
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.293e-11 trise=7.251e-11 diff=1.042e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:34
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=90 P=226, tfall=1.069e-11, trise=1.07e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.293e-11, trise=7.251e-11, erf_err=12.6%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

-----------------------------------------------------------------
      Entered the check for time function @ 2:28:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:34
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1150  cost=0.172089 area=1107.292delay=1.554e-10 tfall=1.636e-10 trise=1.557e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 3.0 4.0 
rest_lut_int_buffer_pmos    : 1.0 1.0 
inv_lut_0sram_driver_2_pmos : 4.0 5.0 
inv_lut_int_buffer_1_nmos   : 10.010.0
ptran_lut_L2_nmos           : 4.0 5.0 
inv_lut_0sram_driver_2_nmos : 2.0 2.0 
ptran_lut_L3_nmos           : 4.0 4.0 
inv_lut_int_buffer_1_pmos   : 2.0 2.0 

Validating transistor sizes
ptran_lut_L1 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [2 -> 6]   [1 -> 6]   [1 -> 6]   
rest_lut_int_buffer     : [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   [1 -> 4]   [1 -> 4]   
ptran_lut_L1            : [1 -> 4]   [1 -> 4]   [2 -> 8]   
ptran_lut_L2            : [1 -> 4]   [2 -> 8]   [2 -> 8]   
ptran_lut_L3            : [1 -> 4]   [2 -> 8]   [2 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:35
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:36
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=8.366e-12 trise=1.430e-11 diff=-5.934e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:36
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.096e-11 trise=1.193e-11 diff=-9.7e-13
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:37
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.270e-11 trise=1.207e-11 diff=6.3e-13
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:37
-----------------------------------------------------------------

ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:38
-----------------------------------------------------------------

ERF PMOS size is 358.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:42
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:43
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.491e-10 trise=5.106e-11 diff=9.804e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:43
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.072e-10 trise=5.404e-11 diff=5.316e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:44
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=9.330e-11 trise=5.707e-11 diff=3.623e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:44
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=8.518e-11 trise=5.974e-11 diff=2.544e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:45
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=8.103e-11 trise=6.236e-11 diff=1.867e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:45
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=135 P=358, tfall=1.192e-11, trise=1.197e-11, erf_err=0.4%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.103e-11, trise=6.236e-11, erf_err=23.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:46
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:46
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=8.029e-12 trise=1.447e-11 diff=-6.441e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:47
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.096e-11 trise=1.197e-11 diff=-1.01e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:47
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.278e-11 trise=1.212e-11 diff=6.6e-13
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:48
-----------------------------------------------------------------

ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:48
-----------------------------------------------------------------

ERF PMOS size is 365.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:53
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:53
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.491e-10 trise=5.122e-11 diff=9.788e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:54
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.067e-10 trise=5.420e-11 diff=5.25e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:54
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=9.332e-11 trise=5.722e-11 diff=3.61e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:55
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=8.519e-11 trise=5.994e-11 diff=2.525e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:55
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=8.103e-11 trise=6.252e-11 diff=1.851e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:56
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=135 P=365, tfall=1.199e-11, trise=1.199e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.103e-11, trise=6.252e-11, erf_err=22.8%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:56
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:56
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=8.029e-12 trise=1.447e-11 diff=-6.441e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:57
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.096e-11 trise=1.197e-11 diff=-1.01e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:58
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.278e-11 trise=1.212e-11 diff=6.6e-13
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:58
-----------------------------------------------------------------

ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:28:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:28:59
-----------------------------------------------------------------

ERF PMOS size is 365.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:3
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:4
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.491e-10 trise=5.122e-11 diff=9.788e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.067e-10 trise=5.420e-11 diff=5.25e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:5
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=9.332e-11 trise=5.722e-11 diff=3.61e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:5
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=8.519e-11 trise=5.994e-11 diff=2.525e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:6
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=8.103e-11 trise=6.252e-11 diff=1.851e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:6
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=135 P=365, tfall=1.199e-11, trise=1.199e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.103e-11, trise=6.252e-11, erf_err=22.8%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:7
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:7
-----------------------------------------------------------------

NMOS=135.0  PMOS=135.0: tfall=8.029e-12 trise=1.447e-11 diff=-6.441e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:8
-----------------------------------------------------------------

NMOS=135.0  PMOS=270.0: tfall=1.096e-11 trise=1.197e-11 diff=-1.01e-12
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:8
-----------------------------------------------------------------

NMOS=135.0  PMOS=405.0: tfall=1.278e-11 trise=1.212e-11 diff=6.6e-13
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:9
-----------------------------------------------------------------

ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:9
-----------------------------------------------------------------

ERF PMOS size is 365.0

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:14
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:14
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.491e-10 trise=5.122e-11 diff=9.788e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:15
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.067e-10 trise=5.420e-11 diff=5.25e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:15
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=9.332e-11 trise=5.722e-11 diff=3.61e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:16
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=8.519e-11 trise=5.994e-11 diff=2.525e-11
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:16
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=8.103e-11 trise=6.252e-11 diff=1.851e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:17
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=135 P=365, tfall=1.199e-11, trise=1.199e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.103e-11, trise=6.252e-11, erf_err=22.8%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8232 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 2:29:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 2:29:42
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1787  cost=0.194954 area=1104.197delay=1.766e-10 tfall=1.657e-10 trise=1.712e-10 
Combo #1836  cost=0.194973 area=1109.241delay=1.758e-10 tfall=1.603e-10 trise=1.687e-10 
Combo #1794  cost=0.195028 area=1106.488delay=1.763e-10 tfall=1.644e-10 trise=1.695e-10 
Combo #1788  cost=0.195044 area=1105.39 delay=1.764e-10 tfall=1.654e-10 trise=1.704e-10 
Combo #1843  cost=0.195056 area=1111.533delay=1.755e-10 tfall=1.595e-10 trise=1.666e-10 
Combo #1837  cost=0.195062 area=1110.435delay=1.757e-10 tfall=1.601e-10 trise=1.678e-10 
Combo #1795  cost=0.195096 area=1107.682delay=1.761e-10 tfall=1.641e-10 trise=1.685e-10 
Combo #1844  cost=0.19511  area=1112.726delay=1.753e-10 tfall=1.595e-10 trise=1.652e-10 
Combo #1829  cost=0.195192 area=1106.854delay=1.763e-10 tfall=1.625e-10 trise=1.723e-10 
Combo #1801  cost=0.195221 area=1108.707delay=1.761e-10 tfall=1.638e-10 trise=1.683e-10 

Re-equalizing rise and fall times on combo #1787 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 2:40:52
-----------------------------------------------------------------

	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	Execution is resumed
-----------------------------------------------------------------
      Exited the check for time function  @ 3:30:56
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:30:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:30:57
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.462e-12 trise=1.434e-11 diff=-6.878e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:30:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:30:58
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.127e-12 trise=1.050e-11 diff=-1.373e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:30:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:30:58
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.116e-11 trise=1.010e-11 diff=1.06e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:30:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:30:59
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:0
-----------------------------------------------------------------

ERF PMOS size is 216

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:4
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:4
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.541e-10 trise=5.922e-11 diff=9.488e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:5
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.116e-10 trise=6.353e-11 diff=4.807e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:5
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.683e-11 trise=6.747e-11 diff=2.936e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:6
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.028e-11 trise=7.196e-11 diff=1.832e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:6
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.586e-11 trise=7.668e-11 diff=9.18e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:7
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=216, tfall=1.019e-11, trise=1.027e-11, erf_err=0.8%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.586e-11, trise=7.668e-11, erf_err=10.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:7
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:8
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.462e-12 trise=1.464e-11 diff=-7.178e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:8
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.128e-12 trise=1.053e-11 diff=-1.402e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:9
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.115e-11 trise=1.016e-11 diff=9.9e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:9
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:10
-----------------------------------------------------------------

ERF PMOS size is 218

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:14
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:15
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.541e-10 trise=5.926e-11 diff=9.484e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:15
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.117e-10 trise=6.363e-11 diff=4.807e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:16
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.681e-11 trise=6.753e-11 diff=2.928e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:16
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.027e-11 trise=7.202e-11 diff=1.825e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:17
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.585e-11 trise=7.671e-11 diff=9.14e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:17
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=90 P=218, tfall=1.025e-11, trise=1.026e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.585e-11, trise=7.671e-11, erf_err=10.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:18
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:18
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.462e-12 trise=1.464e-11 diff=-7.178e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:19
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.128e-12 trise=1.053e-11 diff=-1.402e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:19
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.115e-11 trise=1.016e-11 diff=9.9e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:20
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:20
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:21
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:21
-----------------------------------------------------------------

ERF PMOS size is 218

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:25
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:25
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.541e-10 trise=5.926e-11 diff=9.484e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:26
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.117e-10 trise=6.363e-11 diff=4.807e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:26
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.681e-11 trise=6.753e-11 diff=2.928e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:27
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.027e-11 trise=7.202e-11 diff=1.825e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:27
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.585e-11 trise=7.671e-11 diff=9.14e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:28
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=90 P=218, tfall=1.025e-11, trise=1.026e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.585e-11, trise=7.671e-11, erf_err=10.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:28
-----------------------------------------------------------------

Looking for inv_lut_0sram_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:29
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=7.462e-12 trise=1.464e-11 diff=-7.178e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:29
-----------------------------------------------------------------

NMOS=90  PMOS=180: tfall=9.128e-12 trise=1.053e-11 diff=-1.402e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:30
-----------------------------------------------------------------

NMOS=90  PMOS=270: tfall=1.115e-11 trise=1.016e-11 diff=9.9e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:30
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:31
-----------------------------------------------------------------

ERF PMOS size is 218

ERF MONITOR: inv_lut_int_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:35
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:36
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.541e-10 trise=5.926e-11 diff=9.484e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:36
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.117e-10 trise=6.363e-11 diff=4.807e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:37
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=9.681e-11 trise=6.753e-11 diff=2.928e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:37
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=9.027e-11 trise=7.202e-11 diff=1.825e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:38
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=8.585e-11 trise=7.671e-11 diff=9.14e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:38
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=90 P=218, tfall=1.025e-11, trise=1.026e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.585e-11, trise=7.671e-11, erf_err=10.6%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

-----------------------------------------------------------------
      Entered the check for time function @ 3:31:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:39
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1787  cost=0.170843 area=1097.305delay=1.557e-10 tfall=1.65e-10  trise=1.585e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 3.0 4.0 3.0 
rest_lut_int_buffer_pmos    : 1.0 1.0 1.0 
inv_lut_0sram_driver_2_pmos : 4.0 5.0 4.0 
inv_lut_int_buffer_1_nmos   : 10.010.010.0
ptran_lut_L2_nmos           : 4.0 5.0 5.0 
inv_lut_0sram_driver_2_nmos : 2.0 2.0 2.0 
ptran_lut_L3_nmos           : 4.0 4.0 4.0 
inv_lut_int_buffer_1_pmos   : 2.0 2.0 2.0 

Validating transistor sizes
Sizing results are valid

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   
inv_lut_out_buffer_1  : [1 -> 4]   
inv_lut_int_buffer_2  : [2 -> 6]   
ptran_lut_L4          : [1 -> 5]   
ptran_lut_L5          : [1 -> 5]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:39
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:40
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=7.237e-11 trise=9.067e-11 diff=-1.83e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:40
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=7.674e-11 trise=8.875e-11 diff=-1.201e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:41
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=8.106e-11 trise=8.840e-11 diff=-7.34e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:41
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=8.506e-11 trise=8.907e-11 diff=-4.01e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:42
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:42
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.956e-10 trise=1.196e-10 diff=7.6e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:43
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.632e-10 trise=1.227e-10 diff=4.05e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:43
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.519e-10 trise=1.257e-10 diff=2.62e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:44
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.460e-10 trise=1.283e-10 diff=1.77e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:45
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.431e-10 trise=1.314e-10 diff=1.17e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:45
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:45
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.444e-10 trise=1.732e-10 diff=-2.88e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:46
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.475e-10 trise=1.669e-10 diff=-1.94e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:46
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.515e-10 trise=1.652e-10 diff=-1.37e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:47
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.553e-10 trise=1.647e-10 diff=-9.4e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:47
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.583e-10 trise=1.648e-10 diff=-6.5e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:31:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:48
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=180 P=720, tfall=8.506e-11, trise=8.931e-11, erf_err=5.0%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.558e-10, trise=1.392e-10, erf_err=10.7%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.583e-10, trise=1.648e-10, erf_err=4.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:48
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:49
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=7.275e-11 trise=9.274e-11 diff=-1.999e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:49
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=7.682e-11 trise=8.972e-11 diff=-1.29e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:50
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=8.106e-11 trise=8.867e-11 diff=-7.61e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:50
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=8.506e-11 trise=8.931e-11 diff=-4.25e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:51
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:51
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=2.298e-10 trise=1.281e-10 diff=1.017e-10
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:52
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.849e-10 trise=1.311e-10 diff=5.38e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:52
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.688e-10 trise=1.338e-10 diff=3.5e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:53
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.605e-10 trise=1.366e-10 diff=2.39e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:53
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.558e-10 trise=1.392e-10 diff=1.66e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:54
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:54
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.444e-10 trise=1.732e-10 diff=-2.88e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:55
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.475e-10 trise=1.669e-10 diff=-1.94e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:55
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.515e-10 trise=1.652e-10 diff=-1.37e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:56
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.553e-10 trise=1.647e-10 diff=-9.4e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:56
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.583e-10 trise=1.648e-10 diff=-6.5e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:31:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:57
-----------------------------------------------------------------

ERF SUMMARY (iteration 2):
inv_lut_int_buffer_2 (N=180 P=720, tfall=8.506e-11, trise=8.931e-11, erf_err=5.0%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.558e-10, trise=1.392e-10, erf_err=10.7%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.583e-10, trise=1.648e-10, erf_err=4.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:57
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:58
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=7.275e-11 trise=9.274e-11 diff=-1.999e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:58
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=7.682e-11 trise=8.972e-11 diff=-1.29e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:59
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=8.106e-11 trise=8.867e-11 diff=-7.61e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:31:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:31:59
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=8.506e-11 trise=8.931e-11 diff=-4.25e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:0
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:0
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:0
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=2.298e-10 trise=1.281e-10 diff=1.017e-10
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:1
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.849e-10 trise=1.311e-10 diff=5.38e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:1
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:1
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.688e-10 trise=1.338e-10 diff=3.5e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:2
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.605e-10 trise=1.366e-10 diff=2.39e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:2
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.558e-10 trise=1.392e-10 diff=1.66e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:3
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:3
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.444e-10 trise=1.732e-10 diff=-2.88e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.475e-10 trise=1.669e-10 diff=-1.94e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.515e-10 trise=1.652e-10 diff=-1.37e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.553e-10 trise=1.647e-10 diff=-9.4e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:5
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.583e-10 trise=1.648e-10 diff=-6.5e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:32:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:5
-----------------------------------------------------------------

ERF SUMMARY (iteration 3):
inv_lut_int_buffer_2 (N=180 P=720, tfall=8.506e-11, trise=8.931e-11, erf_err=5.0%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.558e-10, trise=1.392e-10, erf_err=10.7%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.583e-10, trise=1.648e-10, erf_err=4.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:6
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:6
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=7.275e-11 trise=9.274e-11 diff=-1.999e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:7
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=7.682e-11 trise=8.972e-11 diff=-1.29e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:7
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=8.106e-11 trise=8.867e-11 diff=-7.61e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:8
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=8.506e-11 trise=8.931e-11 diff=-4.25e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:8
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:9
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=2.298e-10 trise=1.281e-10 diff=1.017e-10
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:9
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.849e-10 trise=1.311e-10 diff=5.38e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:10
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.688e-10 trise=1.338e-10 diff=3.5e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:10
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.605e-10 trise=1.366e-10 diff=2.39e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:11
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.558e-10 trise=1.392e-10 diff=1.66e-11
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:11
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:12
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.444e-10 trise=1.732e-10 diff=-2.88e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:12
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.475e-10 trise=1.669e-10 diff=-1.94e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:13
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.515e-10 trise=1.652e-10 diff=-1.37e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:13
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.553e-10 trise=1.647e-10 diff=-9.4e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:14
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.583e-10 trise=1.648e-10 diff=-6.5e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:32:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:14
-----------------------------------------------------------------

ERF SUMMARY (iteration 4):
inv_lut_int_buffer_2 (N=180 P=720, tfall=8.506e-11, trise=8.931e-11, erf_err=5.0%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.558e-10, trise=1.392e-10, erf_err=10.7%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.583e-10, trise=1.648e-10, erf_err=4.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2500 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:32:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:32:22
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #674   cost=0.189254 area=1095.726delay=1.727e-10 tfall=1.504e-10 trise=1.479e-10 
Combo #799   cost=0.189275 area=1096.54 delay=1.726e-10 tfall=1.469e-10 trise=1.503e-10 
Combo #669   cost=0.189412 area=1095.129delay=1.73e-10  tfall=1.51e-10  trise=1.497e-10 
Combo #174   cost=0.189418 area=1092.9  delay=1.733e-10 tfall=1.573e-10 trise=1.47e-10  
Combo #824   cost=0.189527 area=1097.308delay=1.727e-10 tfall=1.479e-10 trise=1.504e-10 
Combo #699   cost=0.189583 area=1096.493delay=1.729e-10 tfall=1.51e-10  trise=1.491e-10 
Combo #299   cost=0.189602 area=1093.714delay=1.734e-10 tfall=1.552e-10 trise=1.495e-10 
Combo #673   cost=0.189649 area=1095.427delay=1.731e-10 tfall=1.513e-10 trise=1.511e-10 
Combo #199   cost=0.189659 area=1093.667delay=1.734e-10 tfall=1.57e-10  trise=1.483e-10 
Combo #324   cost=0.189735 area=1094.482delay=1.734e-10 tfall=1.552e-10 trise=1.495e-10 

Re-equalizing rise and fall times on combo #674 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:49
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:49
-----------------------------------------------------------------

NMOS=135  PMOS=135: tfall=7.220e-11 trise=9.514e-11 diff=-2.294e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:50
-----------------------------------------------------------------

NMOS=135  PMOS=270: tfall=7.561e-11 trise=8.963e-11 diff=-1.402e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:50
-----------------------------------------------------------------

NMOS=135  PMOS=405: tfall=7.890e-11 trise=8.794e-11 diff=-9.04e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:51
-----------------------------------------------------------------

NMOS=135  PMOS=540: tfall=8.231e-11 trise=8.760e-11 diff=-5.29e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:51
-----------------------------------------------------------------

NMOS=135  PMOS=675: tfall=8.557e-11 trise=8.788e-11 diff=-2.31e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:52
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:52
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:52
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.670e-10 trise=1.169e-10 diff=5.01e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:53
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.424e-10 trise=1.193e-10 diff=2.31e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:53
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:53
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=1.338e-10 trise=1.218e-10 diff=1.2e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:54
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=1.294e-10 trise=1.243e-10 diff=5.1e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:54
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=1.270e-10 trise=1.267e-10 diff=3e-13
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:55
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:55
-----------------------------------------------------------------

NMOS=135  PMOS=135: tfall=1.408e-10 trise=1.609e-10 diff=-2.01e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:55
-----------------------------------------------------------------

NMOS=135  PMOS=270: tfall=1.447e-10 trise=1.527e-10 diff=-8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:56
-----------------------------------------------------------------

NMOS=135  PMOS=405: tfall=1.469e-10 trise=1.497e-10 diff=-2.8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:56
-----------------------------------------------------------------

NMOS=135  PMOS=540: tfall=1.490e-10 trise=1.484e-10 diff=6e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:57
-----------------------------------------------------------------

ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:35:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:35:58
-----------------------------------------------------------------

ERF PMOS size is 483

-----------------------------------------------------------------
      Entered the check for time function @ 3:36:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:2
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.541e-11, trise=8.825e-11, erf_err=3.3%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.322e-10, trise=1.303e-10, erf_err=1.4%)
inv_lut_out_buffer_2 (N=135 P=483, tfall=1.488e-10, trise=1.488e-10, erf_err=0.0%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:36:2
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:2
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #674   cost=0.16731  area=1096.596delay=1.526e-10 tfall=1.493e-10 trise=1.478e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 2.0 
ptran_lut_L5_nmos         : 5.0 
inv_lut_out_buffer_2_nmos : 3.0 
inv_lut_out_buffer_1_nmos : 10.0
inv_lut_out_buffer_2_pmos : 10.0
rest_lut_out_buffer_pmos  : 1.0 
ptran_lut_L4_nmos         : 5.0 
inv_lut_int_buffer_2_pmos : 15.0
inv_lut_int_buffer_2_nmos : 3.0 

Validating transistor sizes
ptran_lut_L4 is on upper bound
ptran_lut_L5 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   [2 -> 6]   
inv_lut_out_buffer_1  : [1 -> 4]   [1 -> 4]   
inv_lut_int_buffer_2  : [2 -> 6]   [2 -> 6]   
ptran_lut_L4          : [1 -> 5]   [3 -> 9]   
ptran_lut_L5          : [1 -> 5]   [3 -> 9]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:3
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:3
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=7.345e-11 trise=9.324e-11 diff=-1.979e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=7.766e-11 trise=9.114e-11 diff=-1.348e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=8.164e-11 trise=9.057e-11 diff=-8.93e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:5
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=8.570e-11 trise=9.052e-11 diff=-4.82e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:5
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=8.930e-11 trise=9.164e-11 diff=-2.34e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:6
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:6
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.682e-10 trise=1.192e-10 diff=4.9e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:7
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.436e-10 trise=1.211e-10 diff=2.25e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:7
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.349e-10 trise=1.230e-10 diff=1.19e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:8
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.305e-10 trise=1.251e-10 diff=5.4e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:8
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.280e-10 trise=1.272e-10 diff=8e-13
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:9
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:9
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:9
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.397e-10 trise=1.573e-10 diff=-1.76e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:10
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.419e-10 trise=1.509e-10 diff=-9e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:10
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.450e-10 trise=1.487e-10 diff=-3.7e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:11
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.480e-10 trise=1.481e-10 diff=-1e-13
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:11
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:11
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=1.527e-10 trise=1.482e-10 diff=4.5e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:12
-----------------------------------------------------------------

ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:13
-----------------------------------------------------------------

ERF PMOS size is 725.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:36:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:17
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=180 P=900, tfall=8.93e-11, trise=9.198e-11, erf_err=3.0%)
inv_lut_out_buffer_1 (N=450 P=90, tfall=1.358e-10, trise=1.327e-10, erf_err=2.3%)
inv_lut_out_buffer_2 (N=180 P=725, tfall=1.481e-10, trise=1.481e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 4900 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:36:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:36:32
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1315  cost=0.188759 area=1099.632delay=1.717e-10 tfall=1.471e-10 trise=1.405e-10 
Combo #1314  cost=0.188768 area=1099.368delay=1.717e-10 tfall=1.469e-10 trise=1.412e-10 
Combo #1322  cost=0.188773 area=1100.161delay=1.716e-10 tfall=1.471e-10 trise=1.398e-10 
Combo #1321  cost=0.188783 area=1099.896delay=1.716e-10 tfall=1.468e-10 trise=1.406e-10 
Combo #1560  cost=0.188811 area=1100.446delay=1.716e-10 tfall=1.452e-10 trise=1.416e-10 
Combo #335   cost=0.188821 area=1096.375delay=1.722e-10 tfall=1.544e-10 trise=1.389e-10 
Combo #1567  cost=0.188826 area=1100.975delay=1.715e-10 tfall=1.452e-10 trise=1.409e-10 
Combo #1320  cost=0.188846 area=1099.626delay=1.717e-10 tfall=1.467e-10 trise=1.417e-10 
Combo #1566  cost=0.188846 area=1100.711delay=1.716e-10 tfall=1.448e-10 trise=1.419e-10 
Combo #1616  cost=0.188852 area=1101.641delay=1.714e-10 tfall=1.449e-10 trise=1.404e-10 

Re-equalizing rise and fall times on combo #1315 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:12
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:12
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:12
-----------------------------------------------------------------

NMOS=135  PMOS=135: tfall=7.298e-11 trise=9.778e-11 diff=-2.48e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:13
-----------------------------------------------------------------

NMOS=135  PMOS=270: tfall=7.660e-11 trise=9.086e-11 diff=-1.426e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:13
-----------------------------------------------------------------

NMOS=135  PMOS=405: tfall=7.955e-11 trise=8.966e-11 diff=-1.011e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:14
-----------------------------------------------------------------

NMOS=135  PMOS=540: tfall=8.317e-11 trise=8.987e-11 diff=-6.7e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=540

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:14
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:15
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.519e-10 trise=1.132e-10 diff=3.87e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:15
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.320e-10 trise=1.147e-10 diff=1.73e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:16
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=1.252e-10 trise=1.172e-10 diff=8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:16
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=1.219e-10 trise=1.192e-10 diff=2.7e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:17
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=1.197e-10 trise=1.214e-10 diff=-1.7e-12
Upper bound found, NMOS=450
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:17
-----------------------------------------------------------------

ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:18
-----------------------------------------------------------------

ERF PMOS size is 411

ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:22
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:22
-----------------------------------------------------------------

NMOS=135  PMOS=135: tfall=1.342e-10 trise=1.535e-10 diff=-1.93e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:23
-----------------------------------------------------------------

NMOS=135  PMOS=270: tfall=1.371e-10 trise=1.451e-10 diff=-8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:23
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:23
-----------------------------------------------------------------

NMOS=135  PMOS=405: tfall=1.395e-10 trise=1.425e-10 diff=-3e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:24
-----------------------------------------------------------------

NMOS=135  PMOS=540: tfall=1.431e-10 trise=1.412e-10 diff=1.9e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:24
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:24
-----------------------------------------------------------------

ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:25
-----------------------------------------------------------------

ERF PMOS size is 481

-----------------------------------------------------------------
      Entered the check for time function @ 3:43:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:29
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=540, tfall=8.296e-11, trise=9.023e-11, erf_err=8.8%)
inv_lut_out_buffer_1 (N=411 P=90, tfall=1.252e-10, trise=1.243e-10, erf_err=0.7%)
inv_lut_out_buffer_2 (N=135 P=481, tfall=1.416e-10, trise=1.416e-10, erf_err=0.0%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:43:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:30
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1315  cost=0.165932 area=1097.723delay=1.512e-10 tfall=1.422e-10 trise=1.408e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 2.0 2.0 
ptran_lut_L5_nmos         : 5.0 9.0 
inv_lut_out_buffer_2_nmos : 3.0 3.0 
inv_lut_out_buffer_1_nmos : 10.09.0 
inv_lut_out_buffer_2_pmos : 10.010.0
rest_lut_out_buffer_pmos  : 1.0 1.0 
ptran_lut_L4_nmos         : 5.0 8.0 
inv_lut_int_buffer_2_pmos : 15.012.0
inv_lut_int_buffer_2_nmos : 3.0 3.0 

Validating transistor sizes
ptran_lut_L5 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   [2 -> 6]   [2 -> 6]   
inv_lut_out_buffer_1  : [1 -> 4]   [1 -> 4]   [1 -> 4]   
inv_lut_int_buffer_2  : [2 -> 6]   [2 -> 6]   [2 -> 6]   
ptran_lut_L4          : [1 -> 5]   [3 -> 9]   [3 -> 9]   
ptran_lut_L5          : [1 -> 5]   [3 -> 9]   [7 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:30
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:31
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=7.349e-11 trise=9.410e-11 diff=-2.061e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:31
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:31
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=7.749e-11 trise=9.225e-11 diff=-1.476e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:32
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=8.164e-11 trise=9.130e-11 diff=-9.66e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:32
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=8.571e-11 trise=9.112e-11 diff=-5.41e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:33
-----------------------------------------------------------------

NMOS=180.0  PMOS=900.0: tfall=8.933e-11 trise=9.225e-11 diff=-2.92e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:33
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:33
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:34
-----------------------------------------------------------------

NMOS=90.0  PMOS=90.0: tfall=1.621e-10 trise=1.200e-10 diff=4.21e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:34
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:34
-----------------------------------------------------------------

NMOS=180.0  PMOS=90.0: tfall=1.396e-10 trise=1.219e-10 diff=1.77e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:35
-----------------------------------------------------------------

NMOS=270.0  PMOS=90.0: tfall=1.317e-10 trise=1.237e-10 diff=8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:35
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:35
-----------------------------------------------------------------

NMOS=360.0  PMOS=90.0: tfall=1.277e-10 trise=1.256e-10 diff=2.1e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:36
-----------------------------------------------------------------

NMOS=450.0  PMOS=90.0: tfall=1.254e-10 trise=1.276e-10 diff=-2.2e-12
Upper bound found, NMOS=450.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:36
-----------------------------------------------------------------

ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:37
-----------------------------------------------------------------

ERF PMOS size is 398.0

ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:41
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:42
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.388e-10 trise=1.558e-10 diff=-1.7e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:42
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:42
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.419e-10 trise=1.491e-10 diff=-7.2e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:43
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.444e-10 trise=1.472e-10 diff=-2.8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:43
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:43
-----------------------------------------------------------------

NMOS=180.0  PMOS=720.0: tfall=1.474e-10 trise=1.468e-10 diff=6e-13
Upper bound found, PMOS=720.0
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:44
-----------------------------------------------------------------

ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:43:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:45
-----------------------------------------------------------------

ERF PMOS size is 683.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:43:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:43:49
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=180 P=900, tfall=8.933e-11, trise=9.254e-11, erf_err=3.6%)
inv_lut_out_buffer_1 (N=398 P=90, tfall=1.337e-10, trise=1.319e-10, erf_err=1.3%)
inv_lut_out_buffer_2 (N=180 P=683, tfall=1.468e-10, trise=1.468e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 4900 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:44:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:44:4
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1311  cost=0.188728 area=1099.388delay=1.717e-10 tfall=1.454e-10 trise=1.423e-10 
Combo #1563  cost=0.188729 area=1100.669delay=1.715e-10 tfall=1.433e-10 trise=1.424e-10 
Combo #1318  cost=0.188732 area=1099.917delay=1.716e-10 tfall=1.453e-10 trise=1.416e-10 
Combo #1310  cost=0.188738 area=1099.124delay=1.717e-10 tfall=1.451e-10 trise=1.431e-10 
Combo #1557  cost=0.188738 area=1100.4  delay=1.715e-10 tfall=1.437e-10 trise=1.425e-10 
Combo #1317  cost=0.188741 area=1099.653delay=1.716e-10 tfall=1.45e-10  trise=1.424e-10 
Combo #1614  cost=0.188741 area=1101.825delay=1.713e-10 tfall=1.434e-10 trise=1.406e-10 
Combo #1556  cost=0.188748 area=1100.141delay=1.716e-10 tfall=1.435e-10 trise=1.432e-10 
Combo #1558  cost=0.188749 area=1100.655delay=1.715e-10 tfall=1.44e-10  trise=1.419e-10 
Combo #1612  cost=0.188752 area=1101.31 delay=1.714e-10 tfall=1.43e-10  trise=1.419e-10 

Re-equalizing rise and fall times on combo #1311 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:45
-----------------------------------------------------------------

Looking for inv_lut_int_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:45
-----------------------------------------------------------------

NMOS=135  PMOS=135: tfall=7.298e-11 trise=9.778e-11 diff=-2.48e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:46
-----------------------------------------------------------------

NMOS=135  PMOS=270: tfall=7.660e-11 trise=9.086e-11 diff=-1.426e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:46
-----------------------------------------------------------------

NMOS=135  PMOS=405: tfall=7.955e-11 trise=8.966e-11 diff=-1.011e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:47
-----------------------------------------------------------------

NMOS=135  PMOS=540: tfall=8.317e-11 trise=8.987e-11 diff=-6.7e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=540

ERF MONITOR: inv_lut_out_buffer_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:47
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:48
-----------------------------------------------------------------

NMOS=90  PMOS=90: tfall=1.519e-10 trise=1.132e-10 diff=3.87e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:48
-----------------------------------------------------------------

NMOS=180  PMOS=90: tfall=1.320e-10 trise=1.147e-10 diff=1.73e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:49
-----------------------------------------------------------------

NMOS=270  PMOS=90: tfall=1.252e-10 trise=1.172e-10 diff=8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:49
-----------------------------------------------------------------

NMOS=360  PMOS=90: tfall=1.219e-10 trise=1.192e-10 diff=2.7e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:50
-----------------------------------------------------------------

NMOS=450  PMOS=90: tfall=1.197e-10 trise=1.214e-10 diff=-1.7e-12
Upper bound found, NMOS=450
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:50
-----------------------------------------------------------------

ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:51
-----------------------------------------------------------------

ERF PMOS size is 411

ERF MONITOR: inv_lut_out_buffer_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:55
-----------------------------------------------------------------

Looking for inv_lut_out_buffer_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:56
-----------------------------------------------------------------

NMOS=135  PMOS=135: tfall=1.342e-10 trise=1.535e-10 diff=-1.93e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:56
-----------------------------------------------------------------

NMOS=135  PMOS=270: tfall=1.371e-10 trise=1.451e-10 diff=-8e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:57
-----------------------------------------------------------------

NMOS=135  PMOS=405: tfall=1.395e-10 trise=1.425e-10 diff=-3e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:57
-----------------------------------------------------------------

NMOS=135  PMOS=540: tfall=1.431e-10 trise=1.412e-10 diff=1.9e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:58
-----------------------------------------------------------------

ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut/lut.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:50:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:50:58
-----------------------------------------------------------------

ERF PMOS size is 481

-----------------------------------------------------------------
      Entered the check for time function @ 3:51:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:3
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=540, tfall=8.296e-11, trise=9.023e-11, erf_err=8.8%)
inv_lut_out_buffer_1 (N=411 P=90, tfall=1.252e-10, trise=1.243e-10, erf_err=0.7%)
inv_lut_out_buffer_2 (N=135 P=481, tfall=1.416e-10, trise=1.416e-10, erf_err=0.0%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:51:3
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:3
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1311  cost=0.165932 area=1097.723delay=1.512e-10 tfall=1.422e-10 trise=1.408e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 2.0 2.0 2.0 
ptran_lut_L5_nmos         : 5.0 9.0 9.0 
inv_lut_out_buffer_2_nmos : 3.0 3.0 3.0 
inv_lut_out_buffer_1_nmos : 10.09.0 9.0 
inv_lut_out_buffer_2_pmos : 10.010.010.0
rest_lut_out_buffer_pmos  : 1.0 1.0 1.0 
ptran_lut_L4_nmos         : 5.0 8.0 8.0 
inv_lut_int_buffer_2_pmos : 15.012.012.0
inv_lut_int_buffer_2_nmos : 3.0 3.0 3.0 

Validating transistor sizes
Sizing results are valid

Duration: 5641.88446212
Current Cost: 0.165932186307
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: flut_mux                                 |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_flut_mux
inv_flut_mux_1
inv_flut_mux_2

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [1 -> 8]   
ptran_flut_mux  : [1 -> 8]   
inv_flut_mux_2  : [1 -> 9]   
rest_flut_mux   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:4
-----------------------------------------------------------------

Looking for inv_flut_mux_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:4
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=2.928e-11 trise=1.753e-11 diff=1.175e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:5
-----------------------------------------------------------------

NMOS=360.0  PMOS=180.0: tfall=2.311e-11 trise=2.037e-11 diff=2.74e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:5
-----------------------------------------------------------------

NMOS=540.0  PMOS=180.0: tfall=2.114e-11 trise=2.326e-11 diff=-2.12e-12
Upper bound found, NMOS=540.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:6
-----------------------------------------------------------------

ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:7
-----------------------------------------------------------------

ERF PMOS size is 454.0

ERF MONITOR: inv_flut_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:13
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:13
-----------------------------------------------------------------

Looking for inv_flut_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:14
-----------------------------------------------------------------

NMOS=225.0  PMOS=225.0: tfall=6.210e-11 trise=6.833e-11 diff=-6.23e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:14
-----------------------------------------------------------------

NMOS=225.0  PMOS=450.0: tfall=6.483e-11 trise=6.291e-11 diff=1.92e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:15
-----------------------------------------------------------------

ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:16
-----------------------------------------------------------------

ERF PMOS size is 384.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:51:22
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:22
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=454 P=180, tfall=2.297e-11, trise=2.281e-11, erf_err=0.7%)
inv_flut_mux_2 (N=225 P=384, tfall=6.401e-11, trise=6.401e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:51:25
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:51:25
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #359   cost=0.179016 area=1100.81 delay=1.626e-10 tfall=5.7e-11   trise=5.83e-11  
Combo #351   cost=0.179048 area=1100.636delay=1.627e-10 tfall=5.76e-11  trise=5.83e-11  
Combo #287   cost=0.179051 area=1100.57 delay=1.627e-10 tfall=5.76e-11  trise=5.84e-11  
Combo #279   cost=0.179074 area=1100.396delay=1.627e-10 tfall=5.83e-11  trise=5.82e-11  
Combo #431   cost=0.179095 area=1101.041delay=1.627e-10 tfall=5.71e-11  trise=5.86e-11  
Combo #271   cost=0.179137 area=1100.219delay=1.628e-10 tfall=5.92e-11  trise=5.81e-11  
Combo #278   cost=0.179138 area=1100.261delay=1.628e-10 tfall=5.81e-11  trise=5.91e-11  
Combo #286   cost=0.179142 area=1100.435delay=1.628e-10 tfall=5.77e-11  trise=5.93e-11  
Combo #343   cost=0.179145 area=1100.459delay=1.628e-10 tfall=5.86e-11  trise=5.84e-11  
Combo #423   cost=0.179155 area=1100.868delay=1.627e-10 tfall=5.78e-11  trise=5.87e-11  

Re-equalizing rise and fall times on combo #359 (ranked #1)

ERF MONITOR: inv_flut_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:36
-----------------------------------------------------------------

Looking for inv_flut_mux_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:36
-----------------------------------------------------------------

NMOS=225  PMOS=225: tfall=2.719e-11 trise=1.812e-11 diff=9.07e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:37
-----------------------------------------------------------------

NMOS=450  PMOS=225: tfall=2.083e-11 trise=2.087e-11 diff=-4e-14
Upper bound found, NMOS=450
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:37
-----------------------------------------------------------------

ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:39
-----------------------------------------------------------------

ERF PMOS size is 448

ERF MONITOR: inv_flut_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:45
-----------------------------------------------------------------

Looking for inv_flut_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:45
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:45
-----------------------------------------------------------------

NMOS=405  PMOS=405: tfall=5.232e-11 trise=6.178e-11 diff=-9.46e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:46
-----------------------------------------------------------------

NMOS=405  PMOS=810: tfall=5.575e-11 trise=5.933e-11 diff=-3.58e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:46
-----------------------------------------------------------------

NMOS=405  PMOS=1215: tfall=5.893e-11 trise=5.941e-11 diff=-4.8e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1215

-----------------------------------------------------------------
      Entered the check for time function @ 3:52:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:47
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=448 P=225, tfall=2.542e-11, trise=2.408e-11, erf_err=5.3%)
inv_flut_mux_2 (N=405 P=1215, tfall=5.893e-11, trise=5.941e-11, erf_err=0.8%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:52:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:48
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #359   cost=0.166467 area=1101.26 delay=1.512e-10 tfall=6.09e-11  trise=5.93e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 27.0
ptran_flut_mux_nmos : 8.0 
inv_flut_mux_2_nmos : 9.0 
inv_flut_mux_1_pmos : 5.0 
inv_flut_mux_1_nmos : 9.0 
rest_flut_mux_pmos  : 1.0 

Validating transistor sizes
ptran_flut_mux is on upper bound
inv_flut_mux_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [1 -> 8]   [1 -> 8]   
ptran_flut_mux  : [1 -> 8]   [6 -> 22]  
inv_flut_mux_2  : [1 -> 9]   [7 -> 23]  
rest_flut_mux   : [1 -> 1]   [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:48
-----------------------------------------------------------------

Looking for inv_flut_mux_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:49
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=3.117e-11 trise=2.148e-11 diff=9.69e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:49
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:49
-----------------------------------------------------------------

NMOS=360.0  PMOS=180.0: tfall=2.192e-11 trise=2.378e-11 diff=-1.86e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:50
-----------------------------------------------------------------

ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:51
-----------------------------------------------------------------

ERF PMOS size is 309.0

ERF MONITOR: inv_flut_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:57
-----------------------------------------------------------------

Looking for inv_flut_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:58
-----------------------------------------------------------------

NMOS=675.0  PMOS=675.0: tfall=5.259e-11 trise=6.193e-11 diff=-9.34e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:52:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:58
-----------------------------------------------------------------

NMOS=675.0  PMOS=1350.0: tfall=5.830e-11 trise=6.265e-11 diff=-4.35e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1350.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:52:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:52:59
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=309 P=180, tfall=2.821e-11, trise=2.643e-11, erf_err=6.3%)
inv_flut_mux_2 (N=675 P=1350, tfall=5.83e-11, trise=6.265e-11, erf_err=7.5%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2312 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:53:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:53:7
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1777  cost=0.178896 area=1101.961delay=1.623e-10 tfall=5.55e-11  trise=5.7e-11   
Combo #1776  cost=0.178898 area=1101.84 delay=1.624e-10 tfall=5.54e-11  trise=5.73e-11  
Combo #1794  cost=0.178901 area=1102.147delay=1.623e-10 tfall=5.51e-11  trise=5.71e-11  
Combo #1778  cost=0.178901 area=1102.082delay=1.623e-10 tfall=5.57e-11  trise=5.66e-11  
Combo #1793  cost=0.178902 area=1102.026delay=1.623e-10 tfall=5.5e-11   trise=5.75e-11  
Combo #1795  cost=0.178906 area=1102.267delay=1.623e-10 tfall=5.53e-11  trise=5.68e-11  
Combo #1775  cost=0.178909 area=1101.717delay=1.624e-10 tfall=5.52e-11  trise=5.78e-11  
Combo #1487  cost=0.178909 area=1101.657delay=1.624e-10 tfall=5.56e-11  trise=5.75e-11  
Combo #1779  cost=0.178911 area=1102.201delay=1.623e-10 tfall=5.59e-11  trise=5.64e-11  
Combo #1792  cost=0.178912 area=1101.903delay=1.624e-10 tfall=5.48e-11  trise=5.79e-11  

Re-equalizing rise and fall times on combo #1777 (ranked #1)

ERF MONITOR: inv_flut_mux_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:57:54
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:57:54
-----------------------------------------------------------------

Looking for inv_flut_mux_1_nmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:57:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:57:55
-----------------------------------------------------------------

NMOS=315  PMOS=315: tfall=2.284e-11 trise=1.846e-11 diff=4.38e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:57:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:57:55
-----------------------------------------------------------------

NMOS=630  PMOS=315: tfall=1.777e-11 trise=2.210e-11 diff=-4.33e-12
Upper bound found, NMOS=630
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:57:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:57:56
-----------------------------------------------------------------

ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:57:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:57:57
-----------------------------------------------------------------

ERF PMOS size is 449

ERF MONITOR: inv_flut_mux_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:4
-----------------------------------------------------------------

Looking for inv_flut_mux_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:4
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:4
-----------------------------------------------------------------

NMOS=405  PMOS=405: tfall=5.084e-11 trise=6.118e-11 diff=-1.034e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:5
-----------------------------------------------------------------

NMOS=405  PMOS=810: tfall=5.354e-11 trise=5.804e-11 diff=-4.5e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:5
-----------------------------------------------------------------

NMOS=405  PMOS=1215: tfall=5.643e-11 trise=5.789e-11 diff=-1.46e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:6
-----------------------------------------------------------------

NMOS=405  PMOS=1620: tfall=5.901e-11 trise=5.844e-11 diff=5.7e-13
Upper bound found, PMOS=1620
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:6
-----------------------------------------------------------------

ERF PMOS size in range: [1485, 1530]
Running HSPICE sweep on: flut_mux/flut_mux.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:8
-----------------------------------------------------------------

ERF PMOS size is 1498

-----------------------------------------------------------------
      Entered the check for time function @ 3:58:14
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:14
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=449 P=315, tfall=2.546e-11, trise=2.365e-11, erf_err=7.1%)
inv_flut_mux_2 (N=405 P=1498, tfall=5.824e-11, trise=5.824e-11, erf_err=0.0%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:58:15
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:15
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1777  cost=0.166673 area=1102.627delay=1.512e-10 tfall=6.01e-11  trise=5.84e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 27.033.0
ptran_flut_mux_nmos : 8.0 15.0
inv_flut_mux_2_nmos : 9.0 9.0 
inv_flut_mux_1_pmos : 5.0 7.0 
inv_flut_mux_1_nmos : 9.0 9.0 
rest_flut_mux_pmos  : 1.0 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 431.807785034
Current Cost: 0.166673491347
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_a_driver_2

Transistor size ranges for lut_a_driver:
inv_lut_a_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:16
-----------------------------------------------------------------

Looking for inv_lut_a_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:16
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=2.078e-11 trise=3.495e-11 diff=-1.417e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:17
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=2.181e-11 trise=2.523e-11 diff=-3.42e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:17
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=2.364e-11 trise=2.014e-11 diff=3.5e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:18
-----------------------------------------------------------------

ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:19
-----------------------------------------------------------------

ERF PMOS size is 440.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:58:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:26
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=180 P=440, tfall=2.276e-11, trise=2.273e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:26
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #7     cost=0.179188 area=1104.281delay=1.623e-10 tfall=1.82e-11  trise=1.51e-11  
Combo #6     cost=0.179193 area=1104.065delay=1.623e-10 tfall=1.88e-11  trise=1.63e-11  
Combo #5     cost=0.179211 area=1103.844delay=1.624e-10 tfall=1.96e-11  trise=1.8e-11   
Combo #4     cost=0.179254 area=1103.616delay=1.624e-10 tfall=2.09e-11  trise=2.04e-11  
Combo #3     cost=0.179309 area=1103.38 delay=1.625e-10 tfall=2.28e-11  trise=2.27e-11  
Combo #2     cost=0.179408 area=1103.133delay=1.626e-10 tfall=2.61e-11  trise=2.58e-11  
Combo #1     cost=0.179647 area=1102.866delay=1.629e-10 tfall=3.43e-11  trise=3.05e-11  
Combo #0     cost=0.180498 area=1102.564delay=1.637e-10 tfall=6.24e-11  trise=4.36e-11  

Re-equalizing rise and fall times on combo #7 (ranked #1)

ERF MONITOR: inv_lut_a_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:28
-----------------------------------------------------------------

Looking for inv_lut_a_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:28
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:28
-----------------------------------------------------------------

NMOS=360  PMOS=360: tfall=1.532e-11 trise=2.710e-11 diff=-1.178e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:29
-----------------------------------------------------------------

NMOS=360  PMOS=720: tfall=1.725e-11 trise=1.782e-11 diff=-5.7e-13
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:29
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:29
-----------------------------------------------------------------

NMOS=360  PMOS=1080: tfall=1.923e-11 trise=1.183e-11 diff=7.4e-12
Upper bound found, PMOS=1080
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:30
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:30
-----------------------------------------------------------------

ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:32
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:32
-----------------------------------------------------------------

ERF PMOS size is 743

-----------------------------------------------------------------
      Entered the check for time function @ 3:58:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:38
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=360 P=743, tfall=1.739e-11, trise=1.74e-11, erf_err=0.1%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:58:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:39
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #7     cost=0.16602  area=1104.067delay=1.504e-10 tfall=1.78e-11  trise=1.73e-11  

Sizing results for lut_a_driver:
inv_lut_a_driver_2_nmos : 8.0 
inv_lut_a_driver_2_pmos : 16.0

Validating transistor sizes
inv_lut_a_driver_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_a_driver:
inv_lut_a_driver_2  : [1 -> 8]   [6 -> 27]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:40
-----------------------------------------------------------------

Looking for inv_lut_a_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:40
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:40
-----------------------------------------------------------------

NMOS=720.0  PMOS=720.0: tfall=1.174e-11 trise=2.228e-11 diff=-1.054e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:41
-----------------------------------------------------------------

NMOS=720.0  PMOS=1440.0: tfall=1.427e-11 trise=1.066e-11 diff=3.61e-12
Upper bound found, PMOS=1440.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:41
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:41
-----------------------------------------------------------------

ERF PMOS size in range: [1170, 1215]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:44
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:44
-----------------------------------------------------------------

ERF PMOS size is 1207.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:58:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:51
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=720 P=1207, tfall=1.373e-11, trise=1.373e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 22 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:51
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:51
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.179199 area=1104.079delay=1.623e-10 tfall=1.61e-11  trise=1.92e-11  
Combo #7     cost=0.179201 area=1104.74 delay=1.622e-10 tfall=1.44e-11  trise=1.6e-11   
Combo #6     cost=0.179201 area=1104.578delay=1.622e-10 tfall=1.47e-11  trise=1.7e-11   
Combo #4     cost=0.179201 area=1104.248delay=1.623e-10 tfall=1.57e-11  trise=1.85e-11  
Combo #2     cost=0.179202 area=1103.906delay=1.623e-10 tfall=1.66e-11  trise=2.01e-11  
Combo #8     cost=0.179203 area=1104.901delay=1.622e-10 tfall=1.42e-11  trise=1.52e-11  
Combo #5     cost=0.179204 area=1104.414delay=1.623e-10 tfall=1.51e-11  trise=1.79e-11  
Combo #9     cost=0.179206 area=1105.059delay=1.622e-10 tfall=1.39e-11  trise=1.44e-11  
Combo #10    cost=0.179212 area=1105.217delay=1.622e-10 tfall=1.37e-11  trise=1.37e-11  
Combo #1     cost=0.179217 area=1103.73 delay=1.624e-10 tfall=1.72e-11  trise=2.15e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_a_driver_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:55
-----------------------------------------------------------------

Looking for inv_lut_a_driver_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:55
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:55
-----------------------------------------------------------------

NMOS=405  PMOS=405: tfall=1.467e-11 trise=2.592e-11 diff=-1.125e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:56
-----------------------------------------------------------------

NMOS=405  PMOS=810: tfall=1.606e-11 trise=1.685e-11 diff=-7.9e-13
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:56
-----------------------------------------------------------------

NMOS=405  PMOS=1215: tfall=1.877e-11 trise=1.018e-11 diff=8.59e-12
Upper bound found, PMOS=1215
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:57
-----------------------------------------------------------------

ERF PMOS size in range: [810, 855]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:58:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:58:59
-----------------------------------------------------------------

ERF PMOS size is 814

-----------------------------------------------------------------
      Entered the check for time function @ 3:59:5
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:5
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=405 P=814, tfall=1.668e-11, trise=1.678e-11, erf_err=0.6%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:59:6
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:6
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.166006 area=1104.256delay=1.503e-10 tfall=1.69e-11  trise=1.61e-11  

Sizing results for lut_a_driver:
inv_lut_a_driver_2_nmos : 8.0 9.0 
inv_lut_a_driver_2_pmos : 16.018.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_a_driver_not_1
inv_lut_a_driver_not_2

Transistor size ranges for lut_a_driver_not:
inv_lut_a_driver_not_1  : [1 -> 8]   
inv_lut_a_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_not_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:7
-----------------------------------------------------------------

Looking for inv_lut_a_driver_not_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:7
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:7
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=6.089e-12 trise=1.434e-11 diff=-8.251e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:8
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=8.246e-12 trise=4.715e-12 diff=3.531e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:8
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:8
-----------------------------------------------------------------

ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:10
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:10
-----------------------------------------------------------------

ERF PMOS size is 302.0

ERF MONITOR: inv_lut_a_driver_not_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:16
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:16
-----------------------------------------------------------------

Looking for inv_lut_a_driver_not_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:17
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=2.987e-11 trise=3.205e-11 diff=-2.18e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:17
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:17
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=3.247e-11 trise=2.264e-11 diff=9.83e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:18
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:18
-----------------------------------------------------------------

ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:19
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:19
-----------------------------------------------------------------

ERF PMOS size is 198.0

-----------------------------------------------------------------
      Entered the check for time function @ 3:59:26
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:26
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=180 P=302, tfall=7.241e-12, trise=7.295e-12, erf_err=0.7%)
inv_lut_a_driver_not_2 (N=180 P=198, tfall=3.013e-11, trise=3.009e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:27
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:27
-----------------------------------------------------------------

Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #47    cost=0.178738 area=1106.366delay=1.616e-10 tfall=2.31e-11  trise=2.24e-11  
Combo #55    cost=0.178738 area=1106.547delay=1.615e-10 tfall=2.25e-11  trise=2.18e-11  
Combo #38    cost=0.178739 area=1106.035delay=1.616e-10 tfall=2.47e-11  trise=2.34e-11  
Combo #46    cost=0.178744 area=1106.222delay=1.616e-10 tfall=2.38e-11  trise=2.31e-11  
Combo #39    cost=0.178747 area=1106.18 delay=1.616e-10 tfall=2.42e-11  trise=2.31e-11  
Combo #54    cost=0.178748 area=1106.402delay=1.616e-10 tfall=2.33e-11  trise=2.25e-11  
Combo #63    cost=0.178749 area=1106.723delay=1.615e-10 tfall=2.21e-11  trise=2.13e-11  
Combo #62    cost=0.178762 area=1106.578delay=1.615e-10 tfall=2.3e-11   trise=2.21e-11  
Combo #30    cost=0.178765 area=1105.842delay=1.617e-10 tfall=2.61e-11  trise=2.45e-11  
Combo #45    cost=0.178767 area=1106.073delay=1.616e-10 tfall=2.48e-11  trise=2.42e-11  

Re-equalizing rise and fall times on combo #47 (ranked #1)

ERF MONITOR: inv_lut_a_driver_not_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:36
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:36
-----------------------------------------------------------------

Looking for inv_lut_a_driver_not_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:37
-----------------------------------------------------------------

NMOS=270  PMOS=270: tfall=6.418e-12 trise=1.586e-11 diff=-9.442e-12
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:37
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:37
-----------------------------------------------------------------

NMOS=270  PMOS=540: tfall=9.158e-12 trise=5.408e-12 diff=3.75e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:38
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:38
-----------------------------------------------------------------

ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:39
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:39
-----------------------------------------------------------------

ERF PMOS size is 446

ERF MONITOR: inv_lut_a_driver_not_2
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:46
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:46
-----------------------------------------------------------------

Looking for inv_lut_a_driver_not_2_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:47
-----------------------------------------------------------------

NMOS=360  PMOS=360: tfall=2.294e-11 trise=2.312e-11 diff=-1.8e-13
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:47
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:47
-----------------------------------------------------------------

NMOS=360  PMOS=720: tfall=2.663e-11 trise=1.917e-11 diff=7.46e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:48
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:48
-----------------------------------------------------------------

ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:50
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:50
-----------------------------------------------------------------

ERF PMOS size is 366

-----------------------------------------------------------------
      Entered the check for time function @ 3:59:56
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:56
-----------------------------------------------------------------

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=270 P=446, tfall=8.24e-12, trise=8.263e-12, erf_err=0.3%)
inv_lut_a_driver_not_2 (N=360 P=366, tfall=2.3e-11, trise=2.299e-11, erf_err=0.0%)
All inverters met ERF tolerance

-----------------------------------------------------------------
      Entered the check for time function @ 3:59:57
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:57
-----------------------------------------------------------------

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #47    cost=0.165577 area=1106.241delay=1.497e-10 tfall=2.27e-11  trise=2.44e-11  

Sizing results for lut_a_driver_not:
inv_lut_a_driver_not_1_pmos : 9.0 
inv_lut_a_driver_not_2_nmos : 8.0 
inv_lut_a_driver_not_1_nmos : 6.0 
inv_lut_a_driver_not_2_pmos : 8.0 

Validating transistor sizes
inv_lut_a_driver_not_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_a_driver_not:
inv_lut_a_driver_not_1  : [1 -> 8]   [1 -> 8]   
inv_lut_a_driver_not_2  : [1 -> 8]   [6 -> 27]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_not_1
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:58
-----------------------------------------------------------------

Looking for inv_lut_a_driver_not_1_pmos size upper bound
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:58
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:58
-----------------------------------------------------------------

NMOS=180.0  PMOS=180.0: tfall=1.203e-11 trise=2.688e-11 diff=-1.485e-11
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:59
-----------------------------------------------------------------

NMOS=180.0  PMOS=360.0: tfall=1.401e-11 trise=1.432e-11 diff=-3.1e-13
-----------------------------------------------------------------
      Entered the check for time function @ 3:59:59
-----------------------------------------------------------------

-----------------------------------------------------------------
      Exited the check for time function  @ 3:59:59
-----------------------------------------------------------------

NMOS=180.0  PMOS=540.0: tfall=1.600e-11 trise=7.352e-12 diff=8.648e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 365.0

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=720.0  PMOS=720.0: tfall=2.379e-11 trise=2.522e-11 diff=-1.43e-12
NMOS=720.0  PMOS=1440.0: tfall=3.044e-11 trise=2.495e-11 diff=5.49e-12
Upper bound found, PMOS=1440.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [810, 855]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 844.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=180 P=365, tfall=1.462e-11, trise=1.482e-11, erf_err=1.4%)
inv_lut_a_driver_not_2 (N=720 P=844, tfall=2.486e-11, trise=2.486e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 176 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #112   cost=0.178718 area=1106.541delay=1.615e-10 tfall=2.07e-11  trise=2.27e-11  
Combo #89    cost=0.178718 area=1106.187delay=1.616e-10 tfall=2.22e-11  trise=2.38e-11  
Combo #113   cost=0.178723 area=1106.686delay=1.615e-10 tfall=2.02e-11  trise=2.23e-11  
Combo #111   cost=0.178724 area=1106.392delay=1.615e-10 tfall=2.14e-11  trise=2.33e-11  
Combo #90    cost=0.178725 area=1106.336delay=1.615e-10 tfall=2.17e-11  trise=2.35e-11  
Combo #134   cost=0.178727 area=1106.74 delay=1.615e-10 tfall=2.01e-11  trise=2.21e-11  
Combo #91    cost=0.178728 area=1106.481delay=1.615e-10 tfall=2.14e-11  trise=2.28e-11  
Combo #135   cost=0.178729 area=1106.885delay=1.615e-10 tfall=1.96e-11  trise=2.17e-11  
Combo #133   cost=0.178735 area=1106.591delay=1.615e-10 tfall=2.1e-11   trise=2.28e-11  
Combo #114   cost=0.178736 area=1106.829delay=1.615e-10 tfall=2e-11     trise=2.21e-11  

Re-equalizing rise and fall times on combo #112 (ranked #1)

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=270  PMOS=270: tfall=6.418e-12 trise=1.586e-11 diff=-9.442e-12
NMOS=270  PMOS=540: tfall=9.158e-12 trise=5.408e-12 diff=3.75e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 446

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=2.294e-11 trise=2.312e-11 diff=-1.8e-13
NMOS=360  PMOS=720: tfall=2.663e-11 trise=1.917e-11 diff=7.46e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 366

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=270 P=446, tfall=8.24e-12, trise=8.263e-12, erf_err=0.3%)
inv_lut_a_driver_not_2 (N=360 P=366, tfall=2.3e-11, trise=2.299e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #112   cost=0.165577 area=1106.241delay=1.497e-10 tfall=2.27e-11  trise=2.44e-11  

Sizing results for lut_a_driver_not:
inv_lut_a_driver_not_1_pmos : 9.0 9.0 
inv_lut_a_driver_not_2_nmos : 8.0 8.0 
inv_lut_a_driver_not_1_nmos : 6.0 6.0 
inv_lut_a_driver_not_2_pmos : 8.0 8.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver                             |
|------------------------------------------------------------------------------|

Found 4 elements to size
inv_lut_c_driver_0
ptran_lut_c_driver_0
inv_lut_c_driver_1
inv_lut_c_driver_2

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   
inv_lut_c_driver_1    : [1 -> 4]   
inv_lut_c_driver_0    : [1 -> 4]   
ptran_lut_c_driver_0  : [1 -> 4]   
inv_lut_c_driver_2    : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.593e-11 trise=3.221e-11 diff=-1.628e-11
NMOS=90.0  PMOS=180.0: tfall=1.759e-11 trise=2.289e-11 diff=-5.3e-12
NMOS=90.0  PMOS=270.0: tfall=1.886e-11 trise=1.850e-11 diff=3.6e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 263.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.195e-11 trise=4.146e-11 diff=-9.51e-12
NMOS=90.0  PMOS=180.0: tfall=3.588e-11 trise=3.829e-11 diff=-2.41e-12
NMOS=90.0  PMOS=270.0: tfall=3.891e-11 trise=3.737e-11 diff=1.54e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 226.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=5.565e-11 trise=6.462e-11 diff=-8.97e-12
NMOS=90.0  PMOS=180.0: tfall=5.706e-11 trise=5.575e-11 diff=1.31e-12
Upper bound found, PMOS=180.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [135, 180]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 160.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=90 P=263, tfall=1.881e-11, trise=1.95e-11, erf_err=3.7%)
inv_lut_c_driver_1 (N=90 P=226, tfall=3.832e-11, trise=3.818e-11, erf_err=0.4%)
inv_lut_c_driver_2 (N=90 P=160, tfall=5.674e-11, trise=5.672e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 256 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #239   cost=0.177066 area=1108.746delay=1.597e-10 tfall=3.9e-11   trise=4.38e-11  
Combo #255   cost=0.177081 area=1108.997delay=1.597e-10 tfall=3.86e-11  trise=4.36e-11  
Combo #238   cost=0.177098 area=1108.588delay=1.598e-10 tfall=3.94e-11  trise=4.5e-11   
Combo #223   cost=0.177102 area=1108.476delay=1.598e-10 tfall=3.93e-11  trise=4.56e-11  
Combo #219   cost=0.177112 area=1108.266delay=1.598e-10 tfall=4e-11     trise=4.6e-11   
Combo #235   cost=0.177118 area=1108.536delay=1.598e-10 tfall=4.03e-11  trise=4.48e-11  
Combo #222   cost=0.177136 area=1108.318delay=1.598e-10 tfall=3.99e-11  trise=4.65e-11  
Combo #234   cost=0.177141 area=1108.378delay=1.598e-10 tfall=4.04e-11  trise=4.59e-11  
Combo #254   cost=0.177161 area=1108.839delay=1.598e-10 tfall=3.99e-11  trise=4.5e-11   
Combo #251   cost=0.177168 area=1108.787delay=1.598e-10 tfall=4.05e-11  trise=4.49e-11  

Re-equalizing rise and fall times on combo #239 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.178e-11 trise=2.589e-11 diff=-1.411e-11
NMOS=180  PMOS=360: tfall=1.380e-11 trise=1.789e-11 diff=-4.09e-12
NMOS=180  PMOS=540: tfall=1.571e-11 trise=1.338e-11 diff=2.33e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 468

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.745e-11 trise=2.934e-11 diff=-1.89e-12
NMOS=135  PMOS=270: tfall=3.016e-11 trise=2.702e-11 diff=3.14e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [135, 180]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 166

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=3.887e-11 trise=4.441e-11 diff=-5.54e-12
NMOS=180  PMOS=360: tfall=4.105e-11 trise=4.087e-11 diff=1.8e-13
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 347

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=180 P=468, tfall=1.428e-11, trise=1.505e-11, erf_err=5.4%)
inv_lut_c_driver_1 (N=135 P=166, tfall=2.929e-11, trise=2.92e-11, erf_err=0.3%)
inv_lut_c_driver_2 (N=180 P=347, tfall=4.096e-11, trise=4.096e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #239   cost=0.163815 area=1108.286delay=1.478e-10 tfall=4.1e-11   trise=4.22e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 3.0 
inv_lut_c_driver_1_nmos   : 3.0 
inv_lut_c_driver_0_pmos   : 10.0
inv_lut_c_driver_0_nmos   : 4.0 
ptran_lut_c_driver_0_nmos : 4.0 
inv_lut_c_driver_2_nmos   : 4.0 
inv_lut_c_driver_2_pmos   : 7.0 
rest_lut_c_driver_pmos    : 1.0 

Validating transistor sizes
inv_lut_c_driver_0 is on upper bound
ptran_lut_c_driver_0 is on upper bound
inv_lut_c_driver_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   [1 -> 1]   
inv_lut_c_driver_1    : [1 -> 4]   [1 -> 4]   
inv_lut_c_driver_0    : [1 -> 4]   [2 -> 10]  
ptran_lut_c_driver_0  : [1 -> 4]   [2 -> 10]  
inv_lut_c_driver_2    : [1 -> 4]   [2 -> 10]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.070e-11 trise=2.277e-11 diff=-1.207e-11
NMOS=270.0  PMOS=540.0: tfall=1.286e-11 trise=1.533e-11 diff=-2.47e-12
NMOS=270.0  PMOS=810.0: tfall=1.473e-11 trise=9.888e-12 diff=4.842e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 632.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=2.806e-11 trise=2.935e-11 diff=-1.29e-12
NMOS=90.0  PMOS=180.0: tfall=3.048e-11 trise=2.559e-11 diff=4.89e-12
Upper bound found, PMOS=180.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [90, 135]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 103.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=3.793e-11 trise=4.257e-11 diff=-4.64e-12
NMOS=270.0  PMOS=540.0: tfall=4.145e-11 trise=4.158e-11 diff=-1.3e-13
NMOS=270.0  PMOS=810.0: tfall=4.483e-11 trise=4.243e-11 diff=2.4e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 551.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=270 P=632, tfall=1.36e-11, trise=1.363e-11, erf_err=0.2%)
inv_lut_c_driver_1 (N=90 P=103, tfall=3.137e-11, trise=3.061e-11, erf_err=2.4%)
inv_lut_c_driver_2 (N=270 P=551, tfall=4.159e-11, trise=4.159e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2916 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2856  cost=0.176695 area=1109.971delay=1.592e-10 tfall=3.58e-11  trise=3.25e-11  
Combo #2855  cost=0.176699 area=1109.822delay=1.592e-10 tfall=3.61e-11  trise=3.29e-11  
Combo #2532  cost=0.176699 area=1109.768delay=1.592e-10 tfall=3.61e-11  trise=3.32e-11  
Combo #2533  cost=0.176704 area=1109.911delay=1.592e-10 tfall=3.58e-11  trise=3.3e-11   
Combo #2857  cost=0.176704 area=1110.114delay=1.592e-10 tfall=3.57e-11  trise=3.23e-11  
Combo #2531  cost=0.176705 area=1109.619delay=1.592e-10 tfall=3.65e-11  trise=3.35e-11  
Combo #2209  cost=0.176708 area=1109.704delay=1.592e-10 tfall=3.61e-11  trise=3.37e-11  
Combo #2865  cost=0.176709 area=1110.185delay=1.592e-10 tfall=3.52e-11  trise=3.26e-11  
Combo #2541  cost=0.17671  area=1109.982delay=1.592e-10 tfall=3.55e-11  trise=3.32e-11  
Combo #2207  cost=0.176711 area=1109.412delay=1.593e-10 tfall=3.67e-11  trise=3.44e-11  

Re-equalizing rise and fall times on combo #2856 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=450  PMOS=450: tfall=9.122e-12 trise=2.021e-11 diff=-1.1088e-11
NMOS=450  PMOS=900: tfall=1.109e-11 trise=1.103e-11 diff=6e-14
Upper bound found, PMOS=900
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 896

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.112e-11 trise=2.324e-11 diff=-2.12e-12
NMOS=180  PMOS=360: tfall=2.548e-11 trise=2.178e-11 diff=3.7e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 235

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=3.250e-11 trise=3.911e-11 diff=-6.61e-12
NMOS=180  PMOS=360: tfall=3.399e-11 trise=3.540e-11 diff=-1.41e-12
NMOS=180  PMOS=540: tfall=3.557e-11 trise=3.462e-11 diff=9.5e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 460

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=450 P=896, tfall=1.112e-11, trise=1.12e-11, erf_err=0.7%)
inv_lut_c_driver_1 (N=180 P=235, tfall=2.433e-11, trise=2.36e-11, erf_err=3.0%)
inv_lut_c_driver_2 (N=180 P=460, tfall=3.484e-11, trise=3.485e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2856  cost=0.163509 area=1109.867delay=1.473e-10 tfall=3.53e-11  trise=3.47e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 3.0 5.0 
inv_lut_c_driver_1_nmos   : 3.0 4.0 
inv_lut_c_driver_0_pmos   : 10.019.0
inv_lut_c_driver_0_nmos   : 4.0 10.0
ptran_lut_c_driver_0_nmos : 4.0 5.0 
inv_lut_c_driver_2_nmos   : 4.0 4.0 
inv_lut_c_driver_2_pmos   : 7.0 10.0
rest_lut_c_driver_pmos    : 1.0 1.0 

Validating transistor sizes
inv_lut_c_driver_1 is on upper bound
inv_lut_c_driver_0 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_lut_c_driver_1    : [1 -> 4]   [1 -> 4]   [2 -> 10]  
inv_lut_c_driver_0    : [1 -> 4]   [2 -> 10]  [8 -> 16]  
ptran_lut_c_driver_0  : [1 -> 4]   [2 -> 10]  [2 -> 10]  
inv_lut_c_driver_2    : [1 -> 4]   [2 -> 10]  [2 -> 10]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=8.969e-12 trise=1.967e-11 diff=-1.0701e-11
NMOS=540.0  PMOS=1080.0: tfall=1.095e-11 trise=1.053e-11 diff=4.2e-13
Upper bound found, PMOS=1080.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1035, 1080]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1058.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.999e-11 trise=2.328e-11 diff=-3.29e-12
NMOS=270.0  PMOS=540.0: tfall=2.449e-11 trise=2.190e-11 diff=2.59e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 406.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=3.010e-11 trise=3.629e-11 diff=-6.19e-12
NMOS=270.0  PMOS=540.0: tfall=3.141e-11 trise=3.337e-11 diff=-1.96e-12
NMOS=270.0  PMOS=810.0: tfall=3.264e-11 trise=3.283e-11 diff=-1.9e-13
NMOS=270.0  PMOS=1080.0: tfall=3.388e-11 trise=3.296e-11 diff=9.2e-13
Upper bound found, PMOS=1080.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [810, 855]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 848.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=540 P=1058, tfall=1.09e-11, trise=1.115e-11, erf_err=2.3%)
inv_lut_c_driver_1 (N=270 P=406, tfall=2.502e-11, trise=2.362e-11, erf_err=5.6%)
inv_lut_c_driver_2 (N=270 P=848, tfall=3.283e-11, trise=3.283e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 6561 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3180  cost=0.176778 area=1110.687delay=1.592e-10 tfall=3.45e-11  trise=3.31e-11  
Combo #3181  cost=0.176779 area=1110.83 delay=1.591e-10 tfall=3.42e-11  trise=3.28e-11  
Combo #4639  cost=0.176786 area=1111.181delay=1.591e-10 tfall=3.41e-11  trise=3.17e-11  
Combo #3909  cost=0.176787 area=1110.863delay=1.591e-10 tfall=3.43e-11  trise=3.28e-11  
Combo #3910  cost=0.176787 area=1111.006delay=1.591e-10 tfall=3.41e-11  trise=3.24e-11  
Combo #3099  cost=0.176787 area=1110.503delay=1.592e-10 tfall=3.49e-11  trise=3.37e-11  
Combo #3182  cost=0.176789 area=1110.968delay=1.591e-10 tfall=3.41e-11  trise=3.26e-11  
Combo #3100  cost=0.176792 area=1110.646delay=1.592e-10 tfall=3.47e-11  trise=3.34e-11  
Combo #3262  cost=0.176792 area=1111.006delay=1.591e-10 tfall=3.41e-11  trise=3.26e-11  
Combo #4638  cost=0.176792 area=1111.038delay=1.591e-10 tfall=3.45e-11  trise=3.2e-11   

Re-equalizing rise and fall times on combo #3180 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=540  PMOS=540: tfall=8.730e-12 trise=1.915e-11 diff=-1.042e-11
NMOS=540  PMOS=1080: tfall=1.067e-11 trise=1.005e-11 diff=6.2e-13
Upper bound found, PMOS=1080
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1035, 1080]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1047

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.932e-11 trise=2.281e-11 diff=-3.49e-12
NMOS=225  PMOS=450: tfall=2.375e-11 trise=2.151e-11 diff=2.24e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 351

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=3.158e-11 trise=3.891e-11 diff=-7.33e-12
NMOS=180  PMOS=360: tfall=3.294e-11 trise=3.468e-11 diff=-1.74e-12
NMOS=180  PMOS=540: tfall=3.411e-11 trise=3.347e-11 diff=6.4e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 477

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=540 P=1047, tfall=1.057e-11, trise=1.081e-11, erf_err=2.3%)
inv_lut_c_driver_1 (N=225 P=351, tfall=2.354e-11, trise=2.277e-11, erf_err=3.3%)
inv_lut_c_driver_2 (N=180 P=477, tfall=3.372e-11, trise=3.373e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3180  cost=0.163482 area=1110.455delay=1.472e-10 tfall=3.34e-11  trise=3.38e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 3.0 5.0 7.0 
inv_lut_c_driver_1_nmos   : 3.0 4.0 5.0 
inv_lut_c_driver_0_pmos   : 10.019.023.0
inv_lut_c_driver_0_nmos   : 4.0 10.012.0
ptran_lut_c_driver_0_nmos : 4.0 5.0 5.0 
inv_lut_c_driver_2_nmos   : 4.0 4.0 4.0 
inv_lut_c_driver_2_pmos   : 7.0 10.010.0
rest_lut_c_driver_pmos    : 1.0 1.0 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_c_driver_not_1
inv_lut_c_driver_not_2

Transistor size ranges for lut_c_driver_not:
inv_lut_c_driver_not_2  : [1 -> 8]   
inv_lut_c_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.781e-11 trise=3.241e-11 diff=-4.6e-12
NMOS=180.0  PMOS=360.0: tfall=2.918e-11 trise=3.096e-11 diff=-1.78e-12
NMOS=180.0  PMOS=540.0: tfall=3.026e-11 trise=3.082e-11 diff=-5.6e-13
NMOS=180.0  PMOS=720.0: tfall=3.130e-11 trise=3.106e-11 diff=2.4e-13
Upper bound found, PMOS=720.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 662.0

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=4.047e-11 trise=4.354e-11 diff=-3.07e-12
NMOS=180.0  PMOS=360.0: tfall=4.165e-11 trise=3.884e-11 diff=2.81e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 242.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=662, tfall=3.11e-11, trise=3.114e-11, erf_err=0.1%)
inv_lut_c_driver_not_2 (N=180 P=242, tfall=4.087e-11, trise=4.086e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #12    cost=0.174436 area=1111.702delay=1.569e-10 tfall=3.91e-11  trise=4.1e-11   
Combo #13    cost=0.174438 area=1111.869delay=1.569e-10 tfall=3.87e-11  trise=4.07e-11  
Combo #21    cost=0.174446 area=1112.205delay=1.568e-10 tfall=3.87e-11  trise=3.96e-11  
Combo #20    cost=0.174455 area=1112.037delay=1.569e-10 tfall=3.92e-11  trise=4e-11     
Combo #22    cost=0.174455 area=1112.367delay=1.568e-10 tfall=3.85e-11  trise=3.94e-11  
Combo #14    cost=0.174457 area=1112.032delay=1.569e-10 tfall=3.86e-11  trise=4.07e-11  
Combo #11    cost=0.174472 area=1111.527delay=1.57e-10  tfall=3.99e-11  trise=4.18e-11  
Combo #23    cost=0.174474 area=1112.525delay=1.568e-10 tfall=3.83e-11  trise=3.94e-11  
Combo #15    cost=0.174487 area=1112.19 delay=1.569e-10 tfall=3.86e-11  trise=4.09e-11  
Combo #19    cost=0.174504 area=1111.863delay=1.569e-10 tfall=4.02e-11  trise=4.1e-11   

Re-equalizing rise and fall times on combo #12 (ranked #1)

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=2.880e-11 trise=3.463e-11 diff=-5.83e-12
NMOS=90  PMOS=180: tfall=3.016e-11 trise=3.150e-11 diff=-1.34e-12
NMOS=90  PMOS=270: tfall=3.085e-11 trise=3.049e-11 diff=3.6e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 247

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=3.913e-11 trise=4.170e-11 diff=-2.57e-12
NMOS=225  PMOS=450: tfall=4.115e-11 trise=3.886e-11 diff=2.29e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 314

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=90 P=247, tfall=3.114e-11, trise=3.114e-11, erf_err=0.0%)
inv_lut_c_driver_not_2 (N=225 P=314, tfall=3.994e-11, trise=3.992e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #12    cost=0.161151 area=1111.48 delay=1.45e-10  tfall=4.03e-11  trise=3.99e-11  

Sizing results for lut_c_driver_not:
inv_lut_c_driver_not_2_nmos : 5.0 
inv_lut_c_driver_not_1_nmos : 2.0 
inv_lut_c_driver_not_2_pmos : 6.0 
inv_lut_c_driver_not_1_pmos : 5.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_b_driver_2

Transistor size ranges for lut_b_driver:
inv_lut_b_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.939e-11 trise=3.318e-11 diff=-1.379e-11
NMOS=180.0  PMOS=360.0: tfall=2.096e-11 trise=2.385e-11 diff=-2.89e-12
NMOS=180.0  PMOS=540.0: tfall=2.229e-11 trise=1.883e-11 diff=3.46e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 435.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=180 P=435, tfall=2.154e-11, trise=2.153e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #7     cost=0.174027 area=1113.12 delay=1.563e-10 tfall=1.73e-11  trise=1.39e-11  
Combo #6     cost=0.174031 area=1112.906delay=1.564e-10 tfall=1.78e-11  trise=1.52e-11  
Combo #5     cost=0.174047 area=1112.686delay=1.564e-10 tfall=1.84e-11  trise=1.69e-11  
Combo #4     cost=0.174087 area=1112.46 delay=1.565e-10 tfall=1.97e-11  trise=1.93e-11  
Combo #3     cost=0.174137 area=1112.226delay=1.566e-10 tfall=2.15e-11  trise=2.15e-11  
Combo #2     cost=0.174225 area=1111.98 delay=1.567e-10 tfall=2.47e-11  trise=2.44e-11  
Combo #1     cost=0.17443  area=1111.715delay=1.569e-10 tfall=3.17e-11  trise=2.9e-11   
Combo #0     cost=0.175163 area=1111.415delay=1.576e-10 tfall=5.67e-11  trise=4.11e-11  

Re-equalizing rise and fall times on combo #7 (ranked #1)

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=1.419e-11 trise=2.577e-11 diff=-1.158e-11
NMOS=360  PMOS=720: tfall=1.641e-11 trise=1.654e-11 diff=-1.3e-13
NMOS=360  PMOS=1080: tfall=1.835e-11 trise=1.053e-11 diff=7.82e-12
Upper bound found, PMOS=1080
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 725

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=360 P=725, tfall=1.644e-11, trise=1.645e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #7     cost=0.160745 area=1112.919delay=1.444e-10 tfall=1.65e-11  trise=1.64e-11  

Sizing results for lut_b_driver:
inv_lut_b_driver_2_pmos : 16.0
inv_lut_b_driver_2_nmos : 8.0 

Validating transistor sizes
inv_lut_b_driver_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_b_driver:
inv_lut_b_driver_2  : [1 -> 8]   [6 -> 27]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=720.0  PMOS=720.0: tfall=1.095e-11 trise=2.119e-11 diff=-1.024e-11
NMOS=720.0  PMOS=1440.0: tfall=1.355e-11 trise=9.681e-12 diff=3.869e-12
Upper bound found, PMOS=1440.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1170, 1215]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1193.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=720 P=1193, tfall=1.289e-11, trise=1.29e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 22 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.174039 area=1112.92 delay=1.564e-10 tfall=1.52e-11  trise=1.8e-11   
Combo #4     cost=0.174041 area=1113.089delay=1.564e-10 tfall=1.48e-11  trise=1.73e-11  
Combo #2     cost=0.174043 area=1112.749delay=1.564e-10 tfall=1.57e-11  trise=1.9e-11   
Combo #5     cost=0.174043 area=1113.254delay=1.563e-10 tfall=1.42e-11  trise=1.68e-11  
Combo #6     cost=0.174044 area=1113.417delay=1.563e-10 tfall=1.38e-11  trise=1.6e-11   
Combo #7     cost=0.174045 area=1113.578delay=1.563e-10 tfall=1.35e-11  trise=1.51e-11  
Combo #8     cost=0.174047 area=1113.738delay=1.563e-10 tfall=1.33e-11  trise=1.43e-11  
Combo #9     cost=0.174051 area=1113.895delay=1.563e-10 tfall=1.31e-11  trise=1.35e-11  
Combo #1     cost=0.174053 area=1112.574delay=1.564e-10 tfall=1.6e-11   trise=2.04e-11  
Combo #10    cost=0.174058 area=1114.052delay=1.562e-10 tfall=1.29e-11  trise=1.29e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=1.361e-11 trise=2.463e-11 diff=-1.102e-11
NMOS=405  PMOS=810: tfall=1.597e-11 trise=1.557e-11 diff=4e-13
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 792

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=405 P=792, tfall=1.588e-11, trise=1.587e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.160755 area=1113.048delay=1.444e-10 tfall=1.63e-11  trise=1.57e-11  

Sizing results for lut_b_driver:
inv_lut_b_driver_2_pmos : 16.017.0
inv_lut_b_driver_2_nmos : 8.0 9.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_b_driver_not_1
inv_lut_b_driver_not_2

Transistor size ranges for lut_b_driver_not:
inv_lut_b_driver_not_1  : [1 -> 8]   
inv_lut_b_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=6.049e-12 trise=1.428e-11 diff=-8.231e-12
NMOS=180.0  PMOS=360.0: tfall=8.230e-12 trise=5.094e-12 diff=3.136e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 294.0

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.878e-11 trise=2.966e-11 diff=-8.8e-13
NMOS=180.0  PMOS=360.0: tfall=3.139e-11 trise=2.167e-11 diff=9.72e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 188.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=180 P=294, tfall=7.609e-12, trise=7.637e-12, erf_err=0.4%)
inv_lut_b_driver_not_2 (N=180 P=188, tfall=2.889e-11, trise=2.886e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #46    cost=0.173911 area=1114.969delay=1.56e-10  tfall=2.31e-11  trise=2.21e-11  
Combo #47    cost=0.17392  area=1115.111delay=1.56e-10  tfall=2.25e-11  trise=2.2e-11   
Combo #55    cost=0.173921 area=1115.289delay=1.559e-10 tfall=2.18e-11  trise=2.15e-11  
Combo #38    cost=0.173921 area=1114.786delay=1.56e-10  tfall=2.4e-11   trise=2.3e-11   
Combo #39    cost=0.173924 area=1114.927delay=1.56e-10  tfall=2.36e-11  trise=2.25e-11  
Combo #54    cost=0.173928 area=1115.147delay=1.56e-10  tfall=2.25e-11  trise=2.22e-11  
Combo #63    cost=0.173931 area=1115.462delay=1.559e-10 tfall=2.14e-11  trise=2.1e-11   
Combo #37    cost=0.173935 area=1114.64 delay=1.56e-10  tfall=2.47e-11  trise=2.4e-11   
Combo #62    cost=0.17394  area=1115.321delay=1.56e-10  tfall=2.22e-11  trise=2.17e-11  
Combo #30    cost=0.173944 area=1114.594delay=1.561e-10 tfall=2.56e-11  trise=2.39e-11  

Re-equalizing rise and fall times on combo #46 (ranked #1)

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=270  PMOS=270: tfall=6.013e-12 trise=1.510e-11 diff=-9.087e-12
NMOS=270  PMOS=540: tfall=8.742e-12 trise=4.886e-12 diff=3.856e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 446

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_pmos size upper bound
NMOS=315  PMOS=315: tfall=2.273e-11 trise=2.306e-11 diff=-3.3e-13
NMOS=315  PMOS=630: tfall=2.612e-11 trise=1.874e-11 diff=7.38e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 319

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=270 P=446, tfall=7.943e-12, trise=7.689e-12, erf_err=3.2%)
inv_lut_b_driver_not_2 (N=315 P=319, tfall=2.278e-11, trise=2.272e-11, erf_err=0.3%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #46    cost=0.160651 area=1114.894delay=1.441e-10 tfall=2.27e-11  trise=2.41e-11  

Sizing results for lut_b_driver_not:
inv_lut_b_driver_not_2_nmos : 7.0 
inv_lut_b_driver_not_1_pmos : 9.0 
inv_lut_b_driver_not_2_pmos : 7.0 
inv_lut_b_driver_not_1_nmos : 6.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_e_driver_2

Transistor size ranges for lut_e_driver:
inv_lut_e_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.282e-11 trise=2.390e-11 diff=-1.108e-11
NMOS=180.0  PMOS=360.0: tfall=1.401e-11 trise=1.587e-11 diff=-1.86e-12
NMOS=180.0  PMOS=540.0: tfall=1.553e-11 trise=1.150e-11 diff=4.03e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 410.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=180 P=410, tfall=1.449e-11, trise=1.448e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2     cost=0.173915 area=1115.365delay=1.559e-10 tfall=1.62e-11  trise=1.68e-11  
Combo #3     cost=0.173925 area=1115.604delay=1.559e-10 tfall=1.45e-11  trise=1.45e-11  
Combo #1     cost=0.173927 area=1115.109delay=1.56e-10  tfall=2e-11     trise=2.07e-11  
Combo #4     cost=0.173944 area=1115.83 delay=1.559e-10 tfall=1.36e-11  trise=1.3e-11   
Combo #5     cost=0.173962 area=1116.049delay=1.559e-10 tfall=1.29e-11  trise=1.14e-11  
Combo #6     cost=0.173982 area=1116.261delay=1.559e-10 tfall=1.26e-11  trise=9.6e-12   
Combo #7     cost=0.174005 area=1116.469delay=1.559e-10 tfall=1.25e-11  trise=8.5e-12   
Combo #0     cost=0.174022 area=1114.817delay=1.561e-10 tfall=3.17e-11  trise=2.98e-11  

Re-equalizing rise and fall times on combo #2 (ranked #1)

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=1.512e-11 trise=2.708e-11 diff=-1.196e-11
NMOS=135  PMOS=270: tfall=1.617e-11 trise=1.827e-11 diff=-2.1e-12
NMOS=135  PMOS=405: tfall=1.696e-11 trise=1.382e-11 diff=3.14e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 324

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=135 P=324, tfall=1.629e-11, trise=1.628e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2     cost=0.160598 area=1115.377delay=1.44e-10  tfall=1.66e-11  trise=1.62e-11  

Sizing results for lut_e_driver:
inv_lut_e_driver_2_pmos : 7.0 
inv_lut_e_driver_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_e_driver_not_1
inv_lut_e_driver_not_2

Transistor size ranges for lut_e_driver_not:
inv_lut_e_driver_not_1  : [1 -> 8]   
inv_lut_e_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.543e-12 trise=1.277e-11 diff=-7.227e-12
NMOS=180.0  PMOS=360.0: tfall=7.668e-12 trise=5.419e-12 diff=2.249e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 311.0

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.112e-11 trise=2.001e-11 diff=1.11e-12
NMOS=360.0  PMOS=180.0: tfall=1.756e-11 trise=2.178e-11 diff=-4.22e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 204.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=180 P=311, tfall=7.177e-12, trise=7.224e-12, erf_err=0.7%)
inv_lut_e_driver_not_2 (N=204 P=180, tfall=2.028e-11, trise=2.026e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #10    cost=0.173925 area=1115.922delay=1.559e-10 tfall=2.36e-11  trise=2.39e-11  
Combo #11    cost=0.173936 area=1116.093delay=1.558e-10 tfall=2.29e-11  trise=2.24e-11  
Combo #18    cost=0.173941 area=1116.145delay=1.558e-10 tfall=2.24e-11  trise=2.25e-11  
Combo #9     cost=0.173946 area=1115.735delay=1.559e-10 tfall=2.61e-11  trise=2.89e-11  
Combo #19    cost=0.173949 area=1116.317delay=1.558e-10 tfall=2.1e-11   trise=2.1e-11   
Combo #2     cost=0.173949 area=1115.665delay=1.559e-10 tfall=2.88e-11  trise=2.83e-11  
Combo #1     cost=0.173956 area=1115.478delay=1.559e-10 tfall=3.04e-11  trise=3.21e-11  
Combo #12    cost=0.173957 area=1116.256delay=1.558e-10 tfall=2.29e-11  trise=2.18e-11  
Combo #20    cost=0.173964 area=1116.48 delay=1.558e-10 tfall=2.05e-11  trise=2e-11     
Combo #26    cost=0.173966 area=1116.353delay=1.558e-10 tfall=2.17e-11  trise=2.2e-11   

Re-equalizing rise and fall times on combo #10 (ranked #1)

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=6.886e-12 trise=1.501e-11 diff=-8.124e-12
NMOS=90  PMOS=180: tfall=8.060e-12 trise=7.593e-12 diff=4.67e-13
Upper bound found, PMOS=180
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [135, 180]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 173

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.348e-11 trise=2.384e-11 diff=-3.6e-13
NMOS=135  PMOS=270: tfall=2.607e-11 trise=1.941e-11 diff=6.66e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [135, 180]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 139

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=90 P=173, tfall=7.995e-12, trise=8.051e-12, erf_err=0.7%)
inv_lut_e_driver_not_2 (N=135 P=139, tfall=2.356e-11, trise=2.356e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #10    cost=0.160615 area=1115.85 delay=1.439e-10 tfall=2.33e-11  trise=2.58e-11  

Sizing results for lut_e_driver_not:
inv_lut_e_driver_not_2_pmos : 3.0 
inv_lut_e_driver_not_1_pmos : 3.0 
inv_lut_e_driver_not_2_nmos : 3.0 
inv_lut_e_driver_not_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_d_driver_2

Transistor size ranges for lut_d_driver:
inv_lut_d_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.476e-11 trise=2.651e-11 diff=-1.175e-11
NMOS=180.0  PMOS=360.0: tfall=1.591e-11 trise=1.789e-11 diff=-1.98e-12
NMOS=180.0  PMOS=540.0: tfall=1.719e-11 trise=1.345e-11 diff=3.74e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 421.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=180 P=421, tfall=1.617e-11, trise=1.618e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.173808 area=1116.576delay=1.557e-10 tfall=1.62e-11  trise=1.62e-11  
Combo #4     cost=0.173815 area=1116.806delay=1.556e-10 tfall=1.52e-11  trise=1.46e-11  
Combo #5     cost=0.173817 area=1117.028delay=1.556e-10 tfall=1.42e-11  trise=1.27e-11  
Combo #2     cost=0.173823 area=1116.334delay=1.557e-10 tfall=1.85e-11  trise=1.86e-11  
Combo #6     cost=0.173825 area=1117.243delay=1.556e-10 tfall=1.38e-11  trise=1.09e-11  
Combo #7     cost=0.173843 area=1117.454delay=1.556e-10 tfall=1.37e-11  trise=9.7e-12   
Combo #1     cost=0.173877 area=1116.074delay=1.558e-10 tfall=2.28e-11  trise=2.26e-11  
Combo #0     cost=0.174107 area=1115.778delay=1.56e-10  tfall=3.73e-11  trise=3.26e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.476e-11 trise=2.651e-11 diff=-1.175e-11
NMOS=180  PMOS=360: tfall=1.591e-11 trise=1.789e-11 diff=-1.98e-12
NMOS=180  PMOS=540: tfall=1.719e-11 trise=1.345e-11 diff=3.74e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 421

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=180 P=421, tfall=1.617e-11, trise=1.618e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.16048  area=1116.552delay=1.437e-10 tfall=1.66e-11  trise=1.62e-11  

Sizing results for lut_d_driver:
inv_lut_d_driver_2_nmos : 4.0 
inv_lut_d_driver_2_pmos : 9.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_d_driver_not_1
inv_lut_d_driver_not_2

Transistor size ranges for lut_d_driver_not:
inv_lut_d_driver_not_2  : [1 -> 8]   
inv_lut_d_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.753e-12 trise=1.299e-11 diff=-7.237e-12
NMOS=180.0  PMOS=360.0: tfall=7.749e-12 trise=5.116e-12 diff=2.633e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 301.0

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.271e-11 trise=2.144e-11 diff=1.27e-12
NMOS=360.0  PMOS=180.0: tfall=1.872e-11 trise=2.356e-11 diff=-4.84e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 204.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=180 P=301, tfall=7.327e-12, trise=7.374e-12, erf_err=0.6%)
inv_lut_d_driver_not_2 (N=204 P=180, tfall=2.173e-11, trise=2.174e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #19    cost=0.17379  area=1117.48 delay=1.555e-10 tfall=2.32e-11  trise=2.26e-11  
Combo #27    cost=0.173797 area=1117.684delay=1.555e-10 tfall=2.18e-11  trise=2.18e-11  
Combo #20    cost=0.173798 area=1117.642delay=1.555e-10 tfall=2.26e-11  trise=2.15e-11  
Combo #28    cost=0.173801 area=1117.846delay=1.555e-10 tfall=2.1e-11   trise=2.06e-11  
Combo #11    cost=0.173801 area=1117.259delay=1.556e-10 tfall=2.56e-11  trise=2.41e-11  
Combo #18    cost=0.173811 area=1117.308delay=1.556e-10 tfall=2.46e-11  trise=2.53e-11  
Combo #36    cost=0.173811 area=1118.04 delay=1.555e-10 tfall=1.99e-11  trise=1.99e-11  
Combo #35    cost=0.173813 area=1117.877delay=1.555e-10 tfall=2.1e-11   trise=2.13e-11  
Combo #29    cost=0.173814 area=1118.002delay=1.555e-10 tfall=2.06e-11  trise=2e-11     
Combo #12    cost=0.173816 area=1117.422delay=1.556e-10 tfall=2.53e-11  trise=2.34e-11  

Re-equalizing rise and fall times on combo #19 (ranked #1)

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.598e-12 trise=1.452e-11 diff=-7.922e-12
NMOS=135  PMOS=270: tfall=8.327e-12 trise=6.555e-12 diff=1.772e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 237

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=2.346e-11 trise=2.235e-11 diff=1.11e-12
NMOS=360  PMOS=180: tfall=2.004e-11 trise=2.478e-11 diff=-4.74e-12
Upper bound found, NMOS=360
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 202

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=135 P=237, tfall=8.157e-12, trise=8.267e-12, erf_err=1.3%)
inv_lut_d_driver_not_2 (N=202 P=180, tfall=2.264e-11, trise=2.264e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #19    cost=0.160466 area=1117.437delay=1.436e-10 tfall=2.22e-11  trise=2.4e-11   

Sizing results for lut_d_driver_not:
inv_lut_d_driver_not_1_pmos : 5.0 
inv_lut_d_driver_not_2_pmos : 4.0 
inv_lut_d_driver_not_1_nmos : 3.0 
inv_lut_d_driver_not_2_nmos : 4.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_f_driver_2

Transistor size ranges for lut_f_driver:
inv_lut_f_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.260e-11 trise=2.324e-11 diff=-1.064e-11
NMOS=180.0  PMOS=360.0: tfall=1.359e-11 trise=1.534e-11 diff=-1.75e-12
NMOS=180.0  PMOS=540.0: tfall=1.513e-11 trise=1.099e-11 diff=4.14e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 407.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=407, tfall=1.403e-11, trise=1.404e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.173696 area=1118.142delay=1.553e-10 tfall=1.4e-11   trise=1.4e-11   
Combo #2     cost=0.173701 area=1117.904delay=1.554e-10 tfall=1.57e-11  trise=1.64e-11  
Combo #4     cost=0.173708 area=1118.368delay=1.553e-10 tfall=1.32e-11  trise=1.26e-11  
Combo #5     cost=0.173718 area=1118.586delay=1.553e-10 tfall=1.25e-11  trise=1.1e-11   
Combo #6     cost=0.17372  area=1118.797delay=1.553e-10 tfall=1.14e-11  trise=9.2e-12   
Combo #1     cost=0.173739 area=1117.649delay=1.555e-10 tfall=1.93e-11  trise=2.02e-11  
Combo #7     cost=0.17375  area=1119.004delay=1.553e-10 tfall=1.22e-11  trise=8.2e-12   
Combo #0     cost=0.173901 area=1117.358delay=1.556e-10 tfall=3.04e-11  trise=2.9e-11   

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.260e-11 trise=2.324e-11 diff=-1.064e-11
NMOS=180  PMOS=360: tfall=1.359e-11 trise=1.534e-11 diff=-1.75e-12
NMOS=180  PMOS=540: tfall=1.513e-11 trise=1.099e-11 diff=4.14e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 407

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=407, tfall=1.403e-11, trise=1.404e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.160344 area=1118.139delay=1.434e-10 tfall=1.41e-11  trise=1.4e-11   

Sizing results for lut_f_driver:
inv_lut_f_driver_2_pmos : 9.0 
inv_lut_f_driver_2_nmos : 4.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_f_driver_not_1
inv_lut_f_driver_not_2

Transistor size ranges for lut_f_driver_not:
inv_lut_f_driver_not_1  : [1 -> 8]   
inv_lut_f_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.789e-12 trise=1.314e-11 diff=-7.351e-12
NMOS=180.0  PMOS=360.0: tfall=7.800e-12 trise=5.146e-12 diff=2.654e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 302.0

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.130e-11 trise=2.001e-11 diff=1.29e-12
NMOS=360.0  PMOS=180.0: tfall=1.785e-11 trise=2.201e-11 diff=-4.16e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 209.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=180 P=302, tfall=7.359e-12, trise=7.449e-12, erf_err=1.2%)
inv_lut_f_driver_not_2 (N=209 P=180, tfall=2.031e-11, trise=2.032e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #18    cost=0.173684 area=1118.903delay=1.552e-10 tfall=2.28e-11  trise=2.27e-11  
Combo #19    cost=0.173685 area=1119.077delay=1.552e-10 tfall=2.18e-11  trise=2.12e-11  
Combo #10    cost=0.173692 area=1118.682delay=1.553e-10 tfall=2.48e-11  trise=2.47e-11  
Combo #27    cost=0.173693 area=1119.281delay=1.552e-10 tfall=2.03e-11  trise=2.03e-11  
Combo #11    cost=0.173695 area=1118.856delay=1.552e-10 tfall=2.41e-11  trise=2.32e-11  
Combo #26    cost=0.173699 area=1119.107delay=1.552e-10 tfall=2.17e-11  trise=2.22e-11  
Combo #20    cost=0.1737   area=1119.241delay=1.552e-10 tfall=2.15e-11  trise=2.05e-11  
Combo #28    cost=0.173705 area=1119.445delay=1.552e-10 tfall=1.98e-11  trise=1.96e-11  
Combo #12    cost=0.173708 area=1119.02 delay=1.552e-10 tfall=2.4e-11   trise=2.2e-11   
Combo #35    cost=0.173709 area=1119.475delay=1.552e-10 tfall=1.95e-11  trise=1.98e-11  

Re-equalizing rise and fall times on combo #18 (ranked #1)

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.103e-12 trise=1.331e-11 diff=-7.207e-12
NMOS=135  PMOS=270: tfall=7.659e-12 trise=5.548e-12 diff=2.111e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 233

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=2.364e-11 trise=2.240e-11 diff=1.24e-12
NMOS=270  PMOS=135: tfall=1.957e-11 trise=2.448e-11 diff=-4.91e-12
Upper bound found, NMOS=270
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF NMOS size in range: [135, 180]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 153

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=135 P=233, tfall=7.334e-12, trise=7.382e-12, erf_err=0.7%)
inv_lut_f_driver_not_2 (N=153 P=135, tfall=2.264e-11, trise=2.267e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #18    cost=0.160343 area=1118.86 delay=1.433e-10 tfall=2.23e-11  trise=2.4e-11   

Sizing results for lut_f_driver_not:
inv_lut_f_driver_not_1_nmos : 3.0 
inv_lut_f_driver_not_2_nmos : 3.0 
inv_lut_f_driver_not_1_pmos : 5.0 
inv_lut_f_driver_not_2_pmos : 3.0 

Validating transistor sizes
Sizing results are valid

Duration: 2203.20873713
Current Cost: 0.160342576677
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_ble_output                         |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_ble_output
inv_local_ble_output_1
inv_local_ble_output_2

Transistor size ranges for local_ble_output:
inv_local_ble_output_2  : [1 -> 8]   
ptran_local_ble_output  : [1 -> 8]   
inv_local_ble_output_1  : [1 -> 8]   
rest_local_ble_output   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=9.902e-12 trise=2.944e-11 diff=-1.9538e-11
NMOS=180.0  PMOS=360.0: tfall=1.289e-11 trise=2.628e-11 diff=-1.339e-11
NMOS=180.0  PMOS=540.0: tfall=1.559e-11 trise=2.611e-11 diff=-1.052e-11
NMOS=180.0  PMOS=720.0: tfall=1.804e-11 trise=2.641e-11 diff=-8.37e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.415e-10 trise=1.658e-10 diff=-2.43e-11
NMOS=180.0  PMOS=360.0: tfall=1.435e-10 trise=1.455e-10 diff=-2e-12
NMOS=180.0  PMOS=540.0: tfall=1.424e-10 trise=1.406e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 412.0

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=180 P=720, tfall=1.924e-11, trise=2.745e-11, erf_err=42.7%)
inv_local_ble_output_2 (N=180 P=412, tfall=1.439e-10, trise=1.436e-10, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.129e-11 trise=3.225e-11 diff=-2.096e-11
NMOS=180.0  PMOS=360.0: tfall=1.417e-11 trise=2.787e-11 diff=-1.37e-11
NMOS=180.0  PMOS=540.0: tfall=1.677e-11 trise=2.482e-11 diff=-8.05e-12
NMOS=180.0  PMOS=720.0: tfall=1.924e-11 trise=2.745e-11 diff=-8.21e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.415e-10 trise=1.658e-10 diff=-2.43e-11
NMOS=180.0  PMOS=360.0: tfall=1.435e-10 trise=1.455e-10 diff=-2e-12
NMOS=180.0  PMOS=540.0: tfall=1.424e-10 trise=1.406e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 412.0

ERF SUMMARY (iteration 2):
inv_local_ble_output_1 (N=180 P=720, tfall=1.924e-11, trise=2.745e-11, erf_err=42.7%)
inv_local_ble_output_2 (N=180 P=412, tfall=1.439e-10, trise=1.436e-10, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.129e-11 trise=3.225e-11 diff=-2.096e-11
NMOS=180.0  PMOS=360.0: tfall=1.417e-11 trise=2.787e-11 diff=-1.37e-11
NMOS=180.0  PMOS=540.0: tfall=1.677e-11 trise=2.482e-11 diff=-8.05e-12
NMOS=180.0  PMOS=720.0: tfall=1.924e-11 trise=2.745e-11 diff=-8.21e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.415e-10 trise=1.658e-10 diff=-2.43e-11
NMOS=180.0  PMOS=360.0: tfall=1.435e-10 trise=1.455e-10 diff=-2e-12
NMOS=180.0  PMOS=540.0: tfall=1.424e-10 trise=1.406e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 412.0

ERF SUMMARY (iteration 3):
inv_local_ble_output_1 (N=180 P=720, tfall=1.924e-11, trise=2.745e-11, erf_err=42.7%)
inv_local_ble_output_2 (N=180 P=412, tfall=1.439e-10, trise=1.436e-10, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.129e-11 trise=3.225e-11 diff=-2.096e-11
NMOS=180.0  PMOS=360.0: tfall=1.417e-11 trise=2.787e-11 diff=-1.37e-11
NMOS=180.0  PMOS=540.0: tfall=1.677e-11 trise=2.482e-11 diff=-8.05e-12
NMOS=180.0  PMOS=720.0: tfall=1.924e-11 trise=2.745e-11 diff=-8.21e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.415e-10 trise=1.658e-10 diff=-2.43e-11
NMOS=180.0  PMOS=360.0: tfall=1.435e-10 trise=1.455e-10 diff=-2e-12
NMOS=180.0  PMOS=540.0: tfall=1.424e-10 trise=1.406e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 412.0

ERF SUMMARY (iteration 4):
inv_local_ble_output_1 (N=180 P=720, tfall=1.924e-11, trise=2.745e-11, erf_err=42.7%)
inv_local_ble_output_2 (N=180 P=412, tfall=1.439e-10, trise=1.436e-10, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #100   cost=0.174578 area=1122.35 delay=1.555e-10 tfall=1.296e-10 trise=1.424e-10 
Combo #108   cost=0.17458  area=1122.788delay=1.555e-10 tfall=1.251e-10 trise=1.425e-10 
Combo #99    cost=0.174583 area=1122.051delay=1.556e-10 tfall=1.316e-10 trise=1.438e-10 
Combo #109   cost=0.174583 area=1123.074delay=1.555e-10 tfall=1.233e-10 trise=1.415e-10 
Combo #101   cost=0.174588 area=1122.636delay=1.555e-10 tfall=1.276e-10 trise=1.421e-10 
Combo #110   cost=0.174604 area=1123.352delay=1.554e-10 tfall=1.221e-10 trise=1.412e-10 
Combo #98    cost=0.174612 area=1121.736delay=1.557e-10 tfall=1.349e-10 trise=1.457e-10 
Combo #116   cost=0.174612 area=1123.214delay=1.555e-10 tfall=1.225e-10 trise=1.428e-10 
Combo #117   cost=0.174613 area=1123.5  delay=1.554e-10 tfall=1.204e-10 trise=1.42e-10  
Combo #102   cost=0.174613 area=1122.913delay=1.555e-10 tfall=1.265e-10 trise=1.42e-10  

Re-equalizing rise and fall times on combo #100 (ranked #1)

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.281e-11 trise=2.970e-11 diff=-1.689e-11
NMOS=90  PMOS=180: tfall=1.472e-11 trise=2.310e-11 diff=-8.38e-12
NMOS=90  PMOS=270: tfall=1.666e-11 trise=2.044e-11 diff=-3.78e-12
NMOS=90  PMOS=360: tfall=1.838e-11 trise=1.874e-11 diff=-3.6e-13
NMOS=90  PMOS=450: tfall=2.012e-11 trise=1.876e-11 diff=1.36e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 395

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.259e-10 trise=1.578e-10 diff=-3.19e-11
NMOS=225  PMOS=450: tfall=1.281e-10 trise=1.447e-10 diff=-1.66e-11
NMOS=225  PMOS=675: tfall=1.304e-10 trise=1.418e-10 diff=-1.14e-11
NMOS=225  PMOS=900: tfall=1.334e-10 trise=1.417e-10 diff=-8.3e-12
NMOS=225  PMOS=1125: tfall=1.352e-10 trise=1.422e-10 diff=-7e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1125

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=90 P=395, tfall=2.718e-11, trise=2.448e-11, erf_err=9.9%)
inv_local_ble_output_2 (N=225 P=1125, tfall=1.352e-10, trise=1.422e-10, erf_err=5.2%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #100   cost=0.161572 area=1123.984delay=1.437e-10 tfall=1.414e-10 trise=1.364e-10 

Sizing results for local_ble_output:
rest_local_ble_output_pmos  : 1.0 
ptran_local_ble_output_nmos : 5.0 
inv_local_ble_output_2_pmos : 25.0
inv_local_ble_output_2_nmos : 5.0 
inv_local_ble_output_1_pmos : 8.0 
inv_local_ble_output_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 164.739145994
Current Cost: 0.161572064521
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: general_ble_output                       |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_general_ble_output
inv_general_ble_output_1
inv_general_ble_output_2

Transistor size ranges for general_ble_output:
ptran_general_ble_output  : [1 -> 8]   
inv_general_ble_output_1  : [1 -> 8]   
rest_general_ble_output   : [1 -> 1]   
inv_general_ble_output_2  : [1 -> 9]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.069e-11 trise=2.972e-11 diff=-1.903e-11
NMOS=180.0  PMOS=360.0: tfall=1.358e-11 trise=2.593e-11 diff=-1.235e-11
NMOS=180.0  PMOS=540.0: tfall=1.619e-11 trise=2.515e-11 diff=-8.96e-12
NMOS=180.0  PMOS=720.0: tfall=1.884e-11 trise=2.539e-11 diff=-6.55e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=3.356e-11 trise=3.915e-11 diff=-5.59e-12
NMOS=225.0  PMOS=450.0: tfall=3.526e-11 trise=3.368e-11 diff=1.58e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 386.0

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=180 P=720, tfall=1.966e-11, trise=2.607e-11, erf_err=32.6%)
inv_general_ble_output_2 (N=225 P=386, tfall=3.452e-11, trise=3.458e-11, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.166e-11 trise=3.155e-11 diff=-1.989e-11
NMOS=180.0  PMOS=360.0: tfall=1.444e-11 trise=2.711e-11 diff=-1.267e-11
NMOS=180.0  PMOS=540.0: tfall=1.706e-11 trise=2.590e-11 diff=-8.84e-12
NMOS=180.0  PMOS=720.0: tfall=1.966e-11 trise=2.607e-11 diff=-6.41e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=3.356e-11 trise=3.915e-11 diff=-5.59e-12
NMOS=225.0  PMOS=450.0: tfall=3.526e-11 trise=3.368e-11 diff=1.58e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 386.0

ERF SUMMARY (iteration 2):
inv_general_ble_output_1 (N=180 P=720, tfall=1.966e-11, trise=2.607e-11, erf_err=32.6%)
inv_general_ble_output_2 (N=225 P=386, tfall=3.452e-11, trise=3.458e-11, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.166e-11 trise=3.155e-11 diff=-1.989e-11
NMOS=180.0  PMOS=360.0: tfall=1.444e-11 trise=2.711e-11 diff=-1.267e-11
NMOS=180.0  PMOS=540.0: tfall=1.706e-11 trise=2.590e-11 diff=-8.84e-12
NMOS=180.0  PMOS=720.0: tfall=1.966e-11 trise=2.607e-11 diff=-6.41e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=3.356e-11 trise=3.915e-11 diff=-5.59e-12
NMOS=225.0  PMOS=450.0: tfall=3.526e-11 trise=3.368e-11 diff=1.58e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 386.0

ERF SUMMARY (iteration 3):
inv_general_ble_output_1 (N=180 P=720, tfall=1.966e-11, trise=2.607e-11, erf_err=32.6%)
inv_general_ble_output_2 (N=225 P=386, tfall=3.452e-11, trise=3.458e-11, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.166e-11 trise=3.155e-11 diff=-1.989e-11
NMOS=180.0  PMOS=360.0: tfall=1.444e-11 trise=2.711e-11 diff=-1.267e-11
NMOS=180.0  PMOS=540.0: tfall=1.706e-11 trise=2.590e-11 diff=-8.84e-12
NMOS=180.0  PMOS=720.0: tfall=1.966e-11 trise=2.607e-11 diff=-6.41e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=3.356e-11 trise=3.915e-11 diff=-5.59e-12
NMOS=225.0  PMOS=450.0: tfall=3.526e-11 trise=3.368e-11 diff=1.58e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 386.0

ERF SUMMARY (iteration 4):
inv_general_ble_output_1 (N=180 P=720, tfall=1.966e-11, trise=2.607e-11, erf_err=32.6%)
inv_general_ble_output_2 (N=225 P=386, tfall=3.452e-11, trise=3.458e-11, erf_err=0.2%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #92    cost=0.174863 area=1125.982delay=1.553e-10 tfall=3.13e-11  trise=3.67e-11  
Combo #93    cost=0.174866 area=1126.268delay=1.553e-10 tfall=2.97e-11  trise=3.6e-11   
Combo #91    cost=0.174869 area=1125.684delay=1.553e-10 tfall=3.32e-11  trise=3.77e-11  
Combo #94    cost=0.174878 area=1126.546delay=1.552e-10 tfall=2.86e-11  trise=3.55e-11  
Combo #101   cost=0.174887 area=1126.681delay=1.552e-10 tfall=2.86e-11  trise=3.48e-11  
Combo #19    cost=0.174888 area=1124.893delay=1.555e-10 tfall=3.45e-11  trise=4.41e-11  
Combo #12    cost=0.174889 area=1124.745delay=1.555e-10 tfall=3.39e-11  trise=4.6e-11   
Combo #95    cost=0.17489  area=1126.816delay=1.552e-10 tfall=2.73e-11  trise=3.51e-11  
Combo #11    cost=0.174891 area=1124.447delay=1.555e-10 tfall=3.58e-11  trise=4.67e-11  
Combo #20    cost=0.174891 area=1125.192delay=1.554e-10 tfall=3.3e-11   trise=4.32e-11  

Re-equalizing rise and fall times on combo #92 (ranked #1)

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.095e-11 trise=2.829e-11 diff=-1.734e-11
NMOS=90  PMOS=180: tfall=1.297e-11 trise=2.176e-11 diff=-8.79e-12
NMOS=90  PMOS=270: tfall=1.483e-11 trise=1.929e-11 diff=-4.46e-12
NMOS=90  PMOS=360: tfall=1.662e-11 trise=1.831e-11 diff=-1.69e-12
NMOS=90  PMOS=450: tfall=1.844e-11 trise=1.752e-11 diff=9.2e-13
Upper bound found, PMOS=450
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 415

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.896e-11 trise=4.599e-11 diff=-1.703e-11
NMOS=135  PMOS=270: tfall=3.080e-11 trise=3.650e-11 diff=-5.7e-12
NMOS=135  PMOS=405: tfall=3.226e-11 trise=3.450e-11 diff=-2.24e-12
NMOS=135  PMOS=540: tfall=3.398e-11 trise=3.390e-11 diff=8e-14
Upper bound found, PMOS=540
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 534

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=90 P=415, tfall=2.129e-11, trise=2.072e-11, erf_err=2.7%)
inv_general_ble_output_2 (N=135 P=534, tfall=3.391e-11, trise=3.391e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #92    cost=0.161546 area=1126.925delay=1.434e-10 tfall=3.38e-11  trise=3.34e-11  

Sizing results for general_ble_output:
rest_general_ble_output_pmos  : 1.0 
inv_general_ble_output_2_pmos : 11.0
ptran_general_ble_output_nmos : 5.0 
inv_general_ble_output_1_nmos : 2.0 
inv_general_ble_output_2_nmos : 3.0 
inv_general_ble_output_1_pmos : 9.0 

Validating transistor sizes
Sizing results are valid

Duration: 135.443714857
Current Cost: 0.161546201484
FPGA transistor sizing iteration complete!

FPGA TRANSISTOR SIZING RESULTS
------------------------------
cb_mux:
inv_cb_mux_1    : 1   
inv_cb_mux_2    : 4   
ptran_cb_mux_L2 : 2   
rest_cb_mux     : 1   
ptran_cb_mux_L1 : 1   

flut_mux:
inv_flut_mux_1 : 7   
ptran_flut_mux : 15  
inv_flut_mux_2 : 9   
rest_flut_mux  : 1   

general_ble_output:
inv_general_ble_output_2 : 3   
inv_general_ble_output_1 : 2   
rest_general_ble_output  : 1   
ptran_general_ble_output : 5   

hard_block_local_mux:
inv_hard_block_local_mux_1    : 3   
rest_hard_block_local_mux     : 1   
inv_hard_block_local_mux_2    : 3   
ptran_hard_block_local_mux_L2 : 2   
ptran_hard_block_local_mux_L1 : 2   

local_ble_output:
inv_local_ble_output_2 : 5   
ptran_local_ble_output : 5   
inv_local_ble_output_1 : 2   
rest_local_ble_output  : 1   

local_mux:
inv_local_mux_1    : 1   
rest_local_mux     : 1   
ptran_local_mux_L1 : 1   
ptran_local_mux_L2 : 2   

lut:
rest_lut_out_buffer    : 1   
inv_lut_out_buffer_2   : 3   
inv_lut_out_buffer_1   : 2   
inv_lut_0sram_driver_2 : 2   
rest_lut_int_buffer    : 1   
inv_lut_int_buffer_2   : 3   
inv_lut_int_buffer_1   : 2   
ptran_lut_L1           : 3   
ptran_lut_L2           : 5   
ptran_lut_L3           : 4   
ptran_lut_L4           : 8   
ptran_lut_L5           : 9   

lut_a_driver:
inv_lut_a_driver_2 : 9   

lut_a_driver_not:
inv_lut_a_driver_not_1 : 6   
inv_lut_a_driver_not_2 : 8   

lut_b_driver:
inv_lut_b_driver_2 : 9   

lut_b_driver_not:
inv_lut_b_driver_not_1 : 6   
inv_lut_b_driver_not_2 : 7   

lut_c_driver:
rest_lut_c_driver    : 1   
inv_lut_c_driver_2   : 4   
inv_lut_c_driver_1   : 5   
ptran_lut_c_driver_0 : 5   
inv_lut_c_driver_0   : 12  

lut_c_driver_not:
inv_lut_c_driver_not_2 : 5   
inv_lut_c_driver_not_1 : 2   

lut_d_driver:
inv_lut_d_driver_2 : 4   

lut_d_driver_not:
inv_lut_d_driver_not_2 : 4   
inv_lut_d_driver_not_1 : 3   

lut_e_driver:
inv_lut_e_driver_2 : 3   

lut_e_driver_not:
inv_lut_e_driver_not_1 : 2   
inv_lut_e_driver_not_2 : 3   

lut_f_driver:
inv_lut_f_driver_2 : 4   

lut_f_driver_not:
inv_lut_f_driver_not_1 : 3   
inv_lut_f_driver_not_2 : 3   

sb_mux:
ptran_sb_mux_L2 : 5   
ptran_sb_mux_L1 : 3   
inv_sb_mux_1    : 4   
rest_sb_mux     : 1   
inv_sb_mux_2    : 20  


TOTALS:
Area		Delay		Cost
1126.925	2.3772e-10	0.26789

Evaluating termination conditions...
Cannot terminate based on cost: at least one more FPGA sizing iteration required
FPGA TRANSISTOR SIZING ITERATION #2

determining a floorplan for this sizing iteration
searching for a height for the logic tile 32924.9052372
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
searching for a height for the logic tile 33583.403342
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
found the best tile height: 33583.403342
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
Sizing will begin now.
Current Cost: 0.163232335892
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: hard_block_local_mux                     |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_hard_block_local_mux_L1
ptran_hard_block_local_mux_L2
inv_hard_block_local_mux_1
inv_hard_block_local_mux_2

Transistor size ranges for hard_block_local_mux:
inv_hard_block_local_mux_1     : [1 -> 5]   
rest_hard_block_local_mux      : [1 -> 1]   
inv_hard_block_local_mux_2     : [1 -> 5]   
ptran_hard_block_local_mux_L2  : [1 -> 4]   
ptran_hard_block_local_mux_L1  : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.772e-11 trise=1.558e-11 diff=2.14e-12
NMOS=270.0  PMOS=135.0: tfall=2.039e-11 trise=1.751e-11 diff=2.88e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.876e-11 trise=3.522e-11 diff=3.54e-12
NMOS=270.0  PMOS=135.0: tfall=3.713e-11 trise=3.814e-11 diff=-1.01e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 252.0

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.041e-11, trise=1.785e-11, erf_err=12.5%)
inv_hard_block_local_mux_2 (N=252 P=135, tfall=3.72e-11, trise=3.722e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.881e-11 trise=1.731e-11 diff=1.5e-12
NMOS=270.0  PMOS=135.0: tfall=2.041e-11 trise=1.785e-11 diff=2.56e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.876e-11 trise=3.522e-11 diff=3.54e-12
NMOS=270.0  PMOS=135.0: tfall=3.713e-11 trise=3.814e-11 diff=-1.01e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 252.0

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.041e-11, trise=1.785e-11, erf_err=12.5%)
inv_hard_block_local_mux_2 (N=252 P=135, tfall=3.72e-11, trise=3.722e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.881e-11 trise=1.731e-11 diff=1.5e-12
NMOS=270.0  PMOS=135.0: tfall=2.041e-11 trise=1.785e-11 diff=2.56e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.876e-11 trise=3.522e-11 diff=3.54e-12
NMOS=270.0  PMOS=135.0: tfall=3.713e-11 trise=3.814e-11 diff=-1.01e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 252.0

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.041e-11, trise=1.785e-11, erf_err=12.5%)
inv_hard_block_local_mux_2 (N=252 P=135, tfall=3.72e-11, trise=3.722e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.881e-11 trise=1.731e-11 diff=1.5e-12
NMOS=270.0  PMOS=135.0: tfall=2.041e-11 trise=1.785e-11 diff=2.56e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.876e-11 trise=3.522e-11 diff=3.54e-12
NMOS=270.0  PMOS=135.0: tfall=3.713e-11 trise=3.814e-11 diff=-1.01e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 252.0

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=2.041e-11, trise=1.785e-11, erf_err=12.5%)
inv_hard_block_local_mux_2 (N=252 P=135, tfall=3.72e-11, trise=3.722e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 400 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #214   cost=3e-05    area=0.831   delay=3.65e-11  tfall=3.78e-11  trise=3.52e-11  
Combo #197   cost=3e-05    area=0.805   delay=3.78e-11  tfall=3.83e-11  trise=3.73e-11  
Combo #134   cost=3e-05    area=0.807   delay=3.77e-11  tfall=3.94e-11  trise=3.61e-11  
Combo #133   cost=3.1e-05  area=0.781   delay=3.92e-11  tfall=3.99e-11  trise=3.85e-11  
Combo #213   cost=3.1e-05  area=0.805   delay=3.8e-11   tfall=3.83e-11  trise=3.77e-11  
Combo #101   cost=3.1e-05  area=0.781   delay=3.93e-11  tfall=3.91e-11  trise=3.96e-11  
Combo #117   cost=3.1e-05  area=0.781   delay=3.94e-11  tfall=3.96e-11  trise=3.92e-11  
Combo #230   cost=3.1e-05  area=0.831   delay=3.71e-11  tfall=3.8e-11   trise=3.62e-11  
Combo #229   cost=3.1e-05  area=0.805   delay=3.84e-11  tfall=3.93e-11  trise=3.76e-11  
Combo #118   cost=3.1e-05  area=0.807   delay=3.84e-11  tfall=3.85e-11  trise=3.83e-11  

Re-equalizing rise and fall times on combo #214 (ranked #1)

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.794e-11 trise=1.494e-11 diff=3e-12
NMOS=270  PMOS=135: tfall=1.941e-11 trise=1.515e-11 diff=4.26e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.750e-11 trise=3.156e-11 diff=5.94e-12
NMOS=360  PMOS=180: tfall=3.637e-11 trise=3.453e-11 diff=1.84e-12
NMOS=540  PMOS=180: tfall=3.628e-11 trise=3.911e-11 diff=-2.83e-12
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 364

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=1.943e-11, trise=1.655e-11, erf_err=14.8%)
inv_hard_block_local_mux_2 (N=364 P=180, tfall=3.636e-11, trise=3.639e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.799e-11 trise=1.351e-11 diff=4.48e-12
NMOS=270  PMOS=135: tfall=1.943e-11 trise=1.655e-11 diff=2.88e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.750e-11 trise=3.156e-11 diff=5.94e-12
NMOS=360  PMOS=180: tfall=3.637e-11 trise=3.453e-11 diff=1.84e-12
NMOS=540  PMOS=180: tfall=3.628e-11 trise=3.911e-11 diff=-2.83e-12
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 364

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=1.943e-11, trise=1.655e-11, erf_err=14.8%)
inv_hard_block_local_mux_2 (N=364 P=180, tfall=3.636e-11, trise=3.639e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.799e-11 trise=1.351e-11 diff=4.48e-12
NMOS=270  PMOS=135: tfall=1.943e-11 trise=1.655e-11 diff=2.88e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.750e-11 trise=3.156e-11 diff=5.94e-12
NMOS=360  PMOS=180: tfall=3.637e-11 trise=3.453e-11 diff=1.84e-12
NMOS=540  PMOS=180: tfall=3.628e-11 trise=3.911e-11 diff=-2.83e-12
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 364

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=1.943e-11, trise=1.655e-11, erf_err=14.8%)
inv_hard_block_local_mux_2 (N=364 P=180, tfall=3.636e-11, trise=3.639e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.799e-11 trise=1.351e-11 diff=4.48e-12
NMOS=270  PMOS=135: tfall=1.943e-11 trise=1.655e-11 diff=2.88e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.750e-11 trise=3.156e-11 diff=5.94e-12
NMOS=360  PMOS=180: tfall=3.637e-11 trise=3.453e-11 diff=1.84e-12
NMOS=540  PMOS=180: tfall=3.628e-11 trise=3.911e-11 diff=-2.83e-12
Upper bound found, NMOS=540
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 364

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=1.943e-11, trise=1.655e-11, erf_err=14.8%)
inv_hard_block_local_mux_2 (N=364 P=180, tfall=3.636e-11, trise=3.639e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #214   cost=3e-05    area=0.831   delay=3.65e-11  tfall=3.59e-11  trise=3.65e-11  

Sizing results for hard_block_local_mux:
inv_hard_block_local_mux_2_pmos    : 4.0 
ptran_hard_block_local_mux_L2_nmos : 3.0 
inv_hard_block_local_mux_1_nmos    : 6.0 
ptran_hard_block_local_mux_L1_nmos : 2.0 
inv_hard_block_local_mux_1_pmos    : 3.0 
inv_hard_block_local_mux_2_nmos    : 8.0 
rest_hard_block_local_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: sb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_sb_mux_L1
ptran_sb_mux_L2
inv_sb_mux_1
inv_sb_mux_2

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [3 -> 7]   
ptran_sb_mux_L1  : [1 -> 5]   
inv_sb_mux_1     : [2 -> 6]   
rest_sb_mux      : [1 -> 1]   
inv_sb_mux_2     : [18 -> 22] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.208e-11 trise=7.299e-11 diff=-4.091e-11
NMOS=180.0  PMOS=360.0: tfall=4.252e-11 trise=6.271e-11 diff=-2.019e-11
NMOS=180.0  PMOS=540.0: tfall=5.216e-11 trise=5.953e-11 diff=-7.37e-12
NMOS=180.0  PMOS=720.0: tfall=6.147e-11 trise=5.859e-11 diff=2.88e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 670.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=900.0  PMOS=900.0: tfall=1.713e-10 trise=2.247e-10 diff=-5.34e-11
NMOS=900.0  PMOS=1800.0: tfall=1.766e-10 trise=1.857e-10 diff=-9.1e-12
NMOS=900.0  PMOS=2700.0: tfall=1.813e-10 trise=1.784e-10 diff=2.9e-12
Upper bound found, PMOS=2700.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2430, 2475]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2435.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=670, tfall=6.563e-11, trise=6.456e-11, erf_err=1.6%)
inv_sb_mux_2 (N=900 P=2435, tfall=1.8e-10, trise=1.8e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #492   cost=0.182808 area=1153.335delay=1.585e-10 tfall=1.835e-10 trise=1.848e-10 
Combo #493   cost=0.18283  area=1156.772delay=1.581e-10 tfall=1.821e-10 trise=1.84e-10  
Combo #467   cost=0.182866 area=1150.124delay=1.59e-10  tfall=1.855e-10 trise=1.852e-10 
Combo #468   cost=0.182867 area=1153.561delay=1.585e-10 tfall=1.842e-10 trise=1.842e-10 
Combo #343   cost=0.182947 area=1148.708delay=1.593e-10 tfall=1.851e-10 trise=1.869e-10 
Combo #368   cost=0.182962 area=1151.919delay=1.588e-10 tfall=1.83e-10  trise=1.869e-10 
Combo #367   cost=0.182982 area=1148.482delay=1.593e-10 tfall=1.842e-10 trise=1.881e-10 
Combo #342   cost=0.182988 area=1145.271delay=1.598e-10 tfall=1.864e-10 trise=1.881e-10 
Combo #443   cost=0.182993 area=1150.334delay=1.591e-10 tfall=1.865e-10 trise=1.846e-10 
Combo #442   cost=0.183012 area=1146.897delay=1.596e-10 tfall=1.878e-10 trise=1.857e-10 

Re-equalizing rise and fall times on combo #492 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.909e-11 trise=6.502e-11 diff=-3.593e-11
NMOS=225  PMOS=450: tfall=3.942e-11 trise=5.646e-11 diff=-1.704e-11
NMOS=225  PMOS=675: tfall=4.920e-11 trise=5.402e-11 diff=-4.82e-12
NMOS=225  PMOS=900: tfall=5.816e-11 trise=5.352e-11 diff=4.64e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 780

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=990  PMOS=990: tfall=1.626e-10 trise=2.124e-10 diff=-4.98e-11
NMOS=990  PMOS=1980: tfall=1.677e-10 trise=1.768e-10 diff=-9.1e-12
NMOS=990  PMOS=2970: tfall=1.720e-10 trise=1.699e-10 diff=2.1e-12
Upper bound found, PMOS=2970
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2700, 2745]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2735

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=780, tfall=6.008e-11, trise=5.934e-11, erf_err=1.2%)
inv_sb_mux_2 (N=990 P=2735, tfall=1.71e-10, trise=1.71e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #492   cost=0.164288 area=1152.184delay=1.426e-10 tfall=1.759e-10 trise=1.777e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 60.0
ptran_sb_mux_L2_nmos : 5.0 
ptran_sb_mux_L1_nmos : 4.0 
inv_sb_mux_1_nmos    : 5.0 
inv_sb_mux_2_nmos    : 22.0
inv_sb_mux_1_pmos    : 17.0
rest_sb_mux_pmos     : 1.0 

Validating transistor sizes
inv_sb_mux_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [3 -> 7]   [3 -> 7]   
ptran_sb_mux_L1  : [1 -> 5]   [1 -> 5]   
inv_sb_mux_1     : [2 -> 6]   [2 -> 6]   
rest_sb_mux      : [1 -> 1]   [1 -> 1]   
inv_sb_mux_2     : [18 -> 22] [20 -> 28] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.596e-11 trise=7.407e-11 diff=-3.811e-11
NMOS=180.0  PMOS=360.0: tfall=4.562e-11 trise=6.334e-11 diff=-1.772e-11
NMOS=180.0  PMOS=540.0: tfall=5.431e-11 trise=5.974e-11 diff=-5.43e-12
NMOS=180.0  PMOS=720.0: tfall=6.280e-11 trise=5.833e-11 diff=4.47e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 635.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1080.0  PMOS=1080.0: tfall=1.637e-10 trise=2.114e-10 diff=-4.77e-11
NMOS=1080.0  PMOS=2160.0: tfall=1.696e-10 trise=1.823e-10 diff=-1.27e-11
NMOS=1080.0  PMOS=3240.0: tfall=1.749e-10 trise=1.778e-10 diff=-2.9e-12
NMOS=1080.0  PMOS=4320.0: tfall=1.800e-10 trise=1.795e-10 diff=5e-13
Upper bound found, PMOS=4320.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [4095, 4140]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 4095.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=635, tfall=7.625e-11, trise=6.956e-11, erf_err=8.8%)
inv_sb_mux_2 (N=1080 P=4095, tfall=1.79e-10, trise=1.79e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #692   cost=0.190147 area=1164.046delay=1.633e-10 tfall=2.034e-10 trise=1.885e-10 
Combo #693   cost=0.190181 area=1167.483delay=1.629e-10 tfall=2.02e-10  trise=1.877e-10 
Combo #918   cost=0.190198 area=1172.023delay=1.623e-10 tfall=2.008e-10 trise=1.859e-10 
Combo #717   cost=0.190281 area=1168.098delay=1.629e-10 tfall=2.011e-10 trise=1.886e-10 
Combo #943   cost=0.190325 area=1176.075delay=1.618e-10 tfall=1.985e-10 trise=1.86e-10  
Combo #917   cost=0.190337 area=1168.586delay=1.629e-10 tfall=2.025e-10 trise=1.871e-10 
Combo #718   cost=0.19036  area=1171.535delay=1.625e-10 tfall=1.998e-10 trise=1.879e-10 
Combo #942   cost=0.190419 area=1172.638delay=1.624e-10 tfall=2.001e-10 trise=1.871e-10 
Combo #919   cost=0.190425 area=1175.351delay=1.62e-10  tfall=2e-10     trise=1.854e-10 
Combo #694   cost=0.190434 area=1170.811delay=1.627e-10 tfall=2.012e-10 trise=1.873e-10 

Re-equalizing rise and fall times on combo #692 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.743e-11 trise=6.466e-11 diff=-3.723e-11
NMOS=225  PMOS=450: tfall=3.807e-11 trise=5.637e-11 diff=-1.83e-11
NMOS=225  PMOS=675: tfall=4.857e-11 trise=5.420e-11 diff=-5.63e-12
NMOS=225  PMOS=900: tfall=5.780e-11 trise=5.391e-11 diff=3.89e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 807

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=900  PMOS=900: tfall=1.672e-10 trise=2.208e-10 diff=-5.36e-11
NMOS=900  PMOS=1800: tfall=1.716e-10 trise=1.799e-10 diff=-8.3e-12
NMOS=900  PMOS=2700: tfall=1.758e-10 trise=1.712e-10 diff=4.6e-12
Upper bound found, PMOS=2700
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2250, 2295]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2267

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=807, tfall=5.766e-11, trise=5.826e-11, erf_err=1.0%)
inv_sb_mux_2 (N=900 P=2267, tfall=1.739e-10, trise=1.739e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #692   cost=0.163238 area=1141.855delay=1.43e-10  tfall=1.764e-10 trise=1.786e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 60.050.0
ptran_sb_mux_L2_nmos : 5.0 5.0 
ptran_sb_mux_L1_nmos : 4.0 4.0 
inv_sb_mux_1_nmos    : 5.0 5.0 
inv_sb_mux_2_nmos    : 22.020.0
inv_sb_mux_1_pmos    : 17.017.0
rest_sb_mux_pmos     : 1.0 1.0 

Validating transistor sizes
inv_sb_mux_2 is on lower bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [3 -> 7]   [3 -> 7]   [3 -> 7]   
ptran_sb_mux_L1  : [1 -> 5]   [1 -> 5]   [1 -> 5]   
inv_sb_mux_1     : [2 -> 6]   [2 -> 6]   [2 -> 6]   
rest_sb_mux      : [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_sb_mux_2     : [18 -> 22] [20 -> 28] [15 -> 23] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.056e-11 trise=7.295e-11 diff=-4.239e-11
NMOS=180.0  PMOS=360.0: tfall=4.172e-11 trise=6.268e-11 diff=-2.096e-11
NMOS=180.0  PMOS=540.0: tfall=5.147e-11 trise=5.965e-11 diff=-8.18e-12
NMOS=180.0  PMOS=720.0: tfall=6.083e-11 trise=5.884e-11 diff=1.99e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 685.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=855.0  PMOS=855.0: tfall=1.742e-10 trise=2.293e-10 diff=-5.51e-11
NMOS=855.0  PMOS=1710.0: tfall=1.791e-10 trise=1.875e-10 diff=-8.4e-12
NMOS=855.0  PMOS=2565.0: tfall=1.837e-10 trise=1.793e-10 diff=4.4e-12
Upper bound found, PMOS=2565.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2160, 2205]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2180.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=685, tfall=6.396e-11, trise=6.394e-11, erf_err=0.0%)
inv_sb_mux_2 (N=855 P=2180, tfall=1.816e-10, trise=1.816e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #893   cost=0.182686 area=1157.365delay=1.578e-10 tfall=1.795e-10 trise=1.856e-10 
Combo #892   cost=0.182689 area=1153.928delay=1.583e-10 tfall=1.808e-10 trise=1.866e-10 
Combo #643   cost=0.182722 area=1149.366delay=1.59e-10  tfall=1.821e-10 trise=1.885e-10 
Combo #868   cost=0.182722 area=1154.288delay=1.583e-10 tfall=1.814e-10 trise=1.859e-10 
Combo #668   cost=0.182737 area=1152.443delay=1.586e-10 tfall=1.802e-10 trise=1.884e-10 
Combo #867   cost=0.182745 area=1150.851delay=1.588e-10 tfall=1.827e-10 trise=1.87e-10  
Combo #642   cost=0.182763 area=1145.929delay=1.595e-10 tfall=1.834e-10 trise=1.897e-10 
Combo #618   cost=0.182795 area=1146.274delay=1.595e-10 tfall=1.843e-10 trise=1.887e-10 
Combo #843   cost=0.1828   area=1151.196delay=1.588e-10 tfall=1.834e-10 trise=1.863e-10 
Combo #667   cost=0.182806 area=1149.006delay=1.591e-10 tfall=1.815e-10 trise=1.897e-10 

Re-equalizing rise and fall times on combo #893 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.918e-11 trise=6.435e-11 diff=-3.517e-11
NMOS=225  PMOS=450: tfall=3.989e-11 trise=5.560e-11 diff=-1.571e-11
NMOS=225  PMOS=675: tfall=4.897e-11 trise=5.291e-11 diff=-3.94e-12
NMOS=225  PMOS=900: tfall=5.736e-11 trise=5.237e-11 diff=4.99e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 770

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1035  PMOS=1035: tfall=1.598e-10 trise=2.092e-10 diff=-4.94e-11
NMOS=1035  PMOS=2070: tfall=1.650e-10 trise=1.754e-10 diff=-1.04e-11
NMOS=1035  PMOS=3105: tfall=1.696e-10 trise=1.687e-10 diff=9e-13
Upper bound found, PMOS=3105
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2970, 3015]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2988

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=770, tfall=6.037e-11, trise=5.89e-11, erf_err=2.4%)
inv_sb_mux_2 (N=1035 P=2988, tfall=1.691e-10, trise=1.691e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #893   cost=0.165387 area=1161.559delay=1.424e-10 tfall=1.765e-10 trise=1.772e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 60.050.066.0
ptran_sb_mux_L2_nmos : 5.0 5.0 6.0 
ptran_sb_mux_L1_nmos : 4.0 4.0 4.0 
inv_sb_mux_1_nmos    : 5.0 5.0 5.0 
inv_sb_mux_2_nmos    : 22.020.023.0
inv_sb_mux_1_pmos    : 17.017.017.0
rest_sb_mux_pmos     : 1.0 1.0 1.0 

Validating transistor sizes
inv_sb_mux_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [3 -> 7]   [3 -> 7]   [3 -> 7]   [3 -> 7]   
ptran_sb_mux_L1  : [1 -> 5]   [1 -> 5]   [1 -> 5]   [1 -> 5]   
inv_sb_mux_1     : [2 -> 6]   [2 -> 6]   [2 -> 6]   [2 -> 6]   
rest_sb_mux      : [1 -> 1]   [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_sb_mux_2     : [18 -> 22] [20 -> 28] [15 -> 23] [21 -> 29] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.696e-11 trise=7.442e-11 diff=-3.746e-11
NMOS=180.0  PMOS=360.0: tfall=4.640e-11 trise=6.351e-11 diff=-1.711e-11
NMOS=180.0  PMOS=540.0: tfall=5.489e-11 trise=5.986e-11 diff=-4.97e-12
NMOS=180.0  PMOS=720.0: tfall=6.335e-11 trise=5.839e-11 diff=4.96e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [585, 630]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 629.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1125.0  PMOS=1125.0: tfall=1.624e-10 trise=2.089e-10 diff=-4.65e-11
NMOS=1125.0  PMOS=2250.0: tfall=1.684e-10 trise=1.821e-10 diff=-1.37e-11
NMOS=1125.0  PMOS=3375.0: tfall=1.740e-10 trise=1.781e-10 diff=-4.1e-12
NMOS=1125.0  PMOS=4500.0: tfall=1.792e-10 trise=1.802e-10 diff=-1e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=4500.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=180 P=629, tfall=7.895e-11, trise=7.077e-11, erf_err=10.4%)
inv_sb_mux_2 (N=1125 P=4500, tfall=1.792e-10, trise=1.802e-10, erf_err=0.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=6.189e-11 trise=1.021e-10 diff=-4.021e-11
NMOS=180.0  PMOS=360.0: tfall=6.843e-11 trise=7.995e-11 diff=-1.152e-11
NMOS=180.0  PMOS=540.0: tfall=7.561e-11 trise=7.247e-11 diff=3.14e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 493.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1125.0  PMOS=1125.0: tfall=1.645e-10 trise=2.009e-10 diff=-3.64e-11
NMOS=1125.0  PMOS=2250.0: tfall=1.715e-10 trise=1.749e-10 diff=-3.4e-12
NMOS=1125.0  PMOS=3375.0: tfall=1.779e-10 trise=1.715e-10 diff=6.4e-12
Upper bound found, PMOS=3375.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2565, 2610]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2565.0

ERF SUMMARY (iteration 2):
inv_sb_mux_1 (N=180 P=492, tfall=6.151e-11, trise=6.688e-11, erf_err=8.7%)
inv_sb_mux_2 (N=1125 P=2565, tfall=1.733e-10, trise=1.733e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #742   cost=0.179838 area=1143.49 delay=1.573e-10 tfall=1.84e-10  trise=1.783e-10 
Combo #767   cost=0.179841 area=1146.348delay=1.569e-10 tfall=1.823e-10 trise=1.781e-10 
Combo #1042  cost=0.17987  area=1155.913delay=1.556e-10 tfall=1.784e-10 trise=1.758e-10 
Combo #1017  cost=0.179879 area=1153.08 delay=1.56e-10  tfall=1.799e-10 trise=1.762e-10 
Combo #792   cost=0.179909 area=1149.193delay=1.566e-10 tfall=1.808e-10 trise=1.78e-10  
Combo #717   cost=0.179949 area=1140.62 delay=1.578e-10 tfall=1.86e-10  trise=1.787e-10 
Combo #1067  cost=0.179952 area=1158.735delay=1.553e-10 tfall=1.771e-10 trise=1.756e-10 
Combo #992   cost=0.179954 area=1150.234delay=1.565e-10 tfall=1.816e-10 trise=1.767e-10 
Combo #817   cost=0.180022 area=1152.026delay=1.563e-10 tfall=1.794e-10 trise=1.78e-10  
Combo #967   cost=0.180026 area=1147.377delay=1.569e-10 tfall=1.833e-10 trise=1.772e-10 

Re-equalizing rise and fall times on combo #742 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.994e-11 trise=6.529e-11 diff=-3.535e-11
NMOS=225  PMOS=450: tfall=4.006e-11 trise=5.653e-11 diff=-1.647e-11
NMOS=225  PMOS=675: tfall=4.965e-11 trise=5.396e-11 diff=-4.31e-12
NMOS=225  PMOS=900: tfall=5.854e-11 trise=5.346e-11 diff=5.08e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 778

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1035  PMOS=1035: tfall=1.607e-10 trise=2.091e-10 diff=-4.84e-11
NMOS=1035  PMOS=2070: tfall=1.658e-10 trise=1.761e-10 diff=-1.03e-11
NMOS=1035  PMOS=3105: tfall=1.703e-10 trise=1.698e-10 diff=5e-13
Upper bound found, PMOS=3105
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [3015, 3060]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 3021

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=778, tfall=6.173e-11, trise=6e-11, erf_err=2.8%)
inv_sb_mux_2 (N=1035 P=3021, tfall=1.7e-10, trise=1.701e-10, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #742   cost=0.165396 area=1158.952delay=1.427e-10 tfall=1.765e-10 trise=1.78e-10  

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 60.050.066.067.0
ptran_sb_mux_L2_nmos : 5.0 5.0 6.0 5.0 
ptran_sb_mux_L1_nmos : 4.0 4.0 4.0 4.0 
inv_sb_mux_1_nmos    : 5.0 5.0 5.0 5.0 
inv_sb_mux_2_nmos    : 22.020.023.023.0
inv_sb_mux_1_pmos    : 17.017.017.017.0
rest_sb_mux_pmos     : 1.0 1.0 1.0 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 2427.13628697
Current Cost: 0.165396322653
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: cb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_cb_mux_L1
ptran_cb_mux_L2
inv_cb_mux_1
inv_cb_mux_2

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 4]   
ptran_cb_mux_L1  : [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   
rest_cb_mux      : [1 -> 1]   
inv_cb_mux_2     : [2 -> 6]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.297e-11 trise=1.202e-10 diff=-8.723e-11
NMOS=90.0  PMOS=180.0: tfall=4.539e-11 trise=1.073e-10 diff=-6.191e-11
NMOS=90.0  PMOS=270.0: tfall=5.532e-11 trise=1.024e-10 diff=-4.708e-11
NMOS=90.0  PMOS=360.0: tfall=6.475e-11 trise=1.000e-10 diff=-3.525e-11
NMOS=90.0  PMOS=450.0: tfall=7.420e-11 trise=9.883e-11 diff=-2.463e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.312e-10 trise=1.408e-10 diff=-9.6e-12
NMOS=180.0  PMOS=360.0: tfall=1.339e-10 trise=1.262e-10 diff=7.7e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 249.0

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.53e-11, trise=9.955e-11, erf_err=32.2%)
inv_cb_mux_2 (N=180 P=249, tfall=1.323e-10, trise=1.323e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.500e-11 trise=1.223e-10 diff=-8.73e-11
NMOS=90.0  PMOS=180.0: tfall=4.684e-11 trise=1.082e-10 diff=-6.136e-11
NMOS=90.0  PMOS=270.0: tfall=5.652e-11 trise=1.033e-10 diff=-4.678e-11
NMOS=90.0  PMOS=360.0: tfall=6.599e-11 trise=1.008e-10 diff=-3.481e-11
NMOS=90.0  PMOS=450.0: tfall=7.530e-11 trise=9.955e-11 diff=-2.425e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.312e-10 trise=1.408e-10 diff=-9.6e-12
NMOS=180.0  PMOS=360.0: tfall=1.339e-10 trise=1.262e-10 diff=7.7e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 249.0

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.53e-11, trise=9.955e-11, erf_err=32.2%)
inv_cb_mux_2 (N=180 P=249, tfall=1.323e-10, trise=1.323e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.500e-11 trise=1.223e-10 diff=-8.73e-11
NMOS=90.0  PMOS=180.0: tfall=4.684e-11 trise=1.082e-10 diff=-6.136e-11
NMOS=90.0  PMOS=270.0: tfall=5.652e-11 trise=1.033e-10 diff=-4.678e-11
NMOS=90.0  PMOS=360.0: tfall=6.599e-11 trise=1.008e-10 diff=-3.481e-11
NMOS=90.0  PMOS=450.0: tfall=7.530e-11 trise=9.955e-11 diff=-2.425e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.312e-10 trise=1.408e-10 diff=-9.6e-12
NMOS=180.0  PMOS=360.0: tfall=1.339e-10 trise=1.262e-10 diff=7.7e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 249.0

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.53e-11, trise=9.955e-11, erf_err=32.2%)
inv_cb_mux_2 (N=180 P=249, tfall=1.323e-10, trise=1.323e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.500e-11 trise=1.223e-10 diff=-8.73e-11
NMOS=90.0  PMOS=180.0: tfall=4.684e-11 trise=1.082e-10 diff=-6.136e-11
NMOS=90.0  PMOS=270.0: tfall=5.652e-11 trise=1.033e-10 diff=-4.678e-11
NMOS=90.0  PMOS=360.0: tfall=6.599e-11 trise=1.008e-10 diff=-3.481e-11
NMOS=90.0  PMOS=450.0: tfall=7.530e-11 trise=9.955e-11 diff=-2.425e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.312e-10 trise=1.408e-10 diff=-9.6e-12
NMOS=180.0  PMOS=360.0: tfall=1.339e-10 trise=1.262e-10 diff=7.7e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 249.0

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.53e-11, trise=9.955e-11, erf_err=32.2%)
inv_cb_mux_2 (N=180 P=249, tfall=1.323e-10, trise=1.323e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 320 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #150   cost=0.181863 area=1190.487delay=1.528e-10 tfall=1.331e-10 trise=1.341e-10 
Combo #134   cost=0.181936 area=1189.808delay=1.529e-10 tfall=1.344e-10 trise=1.358e-10 
Combo #151   cost=0.182089 area=1193.01 delay=1.526e-10 tfall=1.308e-10 trise=1.337e-10 
Combo #149   cost=0.182127 area=1187.754delay=1.533e-10 tfall=1.405e-10 trise=1.383e-10 
Combo #118   cost=0.182133 area=1189.1  delay=1.532e-10 tfall=1.366e-10 trise=1.388e-10 
Combo #135   cost=0.182145 area=1192.331delay=1.528e-10 tfall=1.317e-10 trise=1.355e-10 
Combo #133   cost=0.182164 area=1187.074delay=1.535e-10 tfall=1.415e-10 trise=1.397e-10 
Combo #38    cost=0.182203 area=1187.291delay=1.535e-10 tfall=1.364e-10 trise=1.449e-10 
Combo #54    cost=0.182229 area=1187.999delay=1.534e-10 tfall=1.356e-10 trise=1.443e-10 
Combo #53    cost=0.18232  area=1185.265delay=1.538e-10 tfall=1.421e-10 trise=1.465e-10 

Re-equalizing rise and fall times on combo #150 (ranked #1)

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.834e-11 trise=1.174e-10 diff=-7.906e-11
NMOS=90  PMOS=180: tfall=4.835e-11 trise=1.034e-10 diff=-5.505e-11
NMOS=90  PMOS=270: tfall=5.697e-11 trise=9.817e-11 diff=-4.12e-11
NMOS=90  PMOS=360: tfall=6.559e-11 trise=9.552e-11 diff=-2.993e-11
NMOS=90  PMOS=450: tfall=7.379e-11 trise=9.414e-11 diff=-2.035e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.206e-11 trise=1.218e-10 diff=-7.974e-11
NMOS=90  PMOS=180: tfall=5.171e-11 trise=1.063e-10 diff=-5.459e-11
NMOS=90  PMOS=270: tfall=6.021e-11 trise=1.003e-10 diff=-4.009e-11
NMOS=90  PMOS=360: tfall=6.861e-11 trise=9.740e-11 diff=-2.879e-11
NMOS=90  PMOS=450: tfall=7.670e-11 trise=9.577e-11 diff=-1.907e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.206e-11 trise=1.218e-10 diff=-7.974e-11
NMOS=90  PMOS=180: tfall=5.171e-11 trise=1.063e-10 diff=-5.459e-11
NMOS=90  PMOS=270: tfall=6.021e-11 trise=1.003e-10 diff=-4.009e-11
NMOS=90  PMOS=360: tfall=6.861e-11 trise=9.740e-11 diff=-2.879e-11
NMOS=90  PMOS=450: tfall=7.670e-11 trise=9.577e-11 diff=-1.907e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.206e-11 trise=1.218e-10 diff=-7.974e-11
NMOS=90  PMOS=180: tfall=5.171e-11 trise=1.063e-10 diff=-5.459e-11
NMOS=90  PMOS=270: tfall=6.021e-11 trise=1.003e-10 diff=-4.009e-11
NMOS=90  PMOS=360: tfall=6.861e-11 trise=9.740e-11 diff=-2.879e-11
NMOS=90  PMOS=450: tfall=7.670e-11 trise=9.577e-11 diff=-1.907e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #150   cost=0.165107 area=1190.677delay=1.387e-10 tfall=1.252e-10 trise=1.239e-10 

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 2.0 
inv_cb_mux_2_nmos    : 6.0 
inv_cb_mux_1_pmos    : 10.0
inv_cb_mux_2_pmos    : 9.0 
rest_cb_mux_pmos     : 1.0 
ptran_cb_mux_L2_nmos : 3.0 
ptran_cb_mux_L1_nmos : 2.0 

Validating transistor sizes
inv_cb_mux_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 4]   [1 -> 4]   
ptran_cb_mux_L1  : [1 -> 4]   [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   [1 -> 4]   
rest_cb_mux      : [1 -> 1]   [1 -> 1]   
inv_cb_mux_2     : [2 -> 6]   [4 -> 12]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.317e-11 trise=1.298e-10 diff=-8.663e-11
NMOS=90.0  PMOS=180.0: tfall=5.337e-11 trise=1.133e-10 diff=-5.993e-11
NMOS=90.0  PMOS=270.0: tfall=6.245e-11 trise=1.073e-10 diff=-4.485e-11
NMOS=90.0  PMOS=360.0: tfall=7.166e-11 trise=1.042e-10 diff=-3.254e-11
NMOS=90.0  PMOS=450.0: tfall=8.066e-11 trise=1.025e-10 diff=-2.184e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=1.268e-10 trise=1.317e-10 diff=-4.9e-12
NMOS=360.0  PMOS=720.0: tfall=1.313e-10 trise=1.259e-10 diff=5.4e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 491.0

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=8.305e-11, trise=1.038e-10, erf_err=25.0%)
inv_cb_mux_2 (N=360 P=491, tfall=1.284e-10, trise=1.284e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.605e-11 trise=1.332e-10 diff=-8.715e-11
NMOS=90.0  PMOS=180.0: tfall=5.595e-11 trise=1.156e-10 diff=-5.965e-11
NMOS=90.0  PMOS=270.0: tfall=6.504e-11 trise=1.091e-10 diff=-4.406e-11
NMOS=90.0  PMOS=360.0: tfall=7.402e-11 trise=1.056e-10 diff=-3.158e-11
NMOS=90.0  PMOS=450.0: tfall=8.305e-11 trise=1.038e-10 diff=-2.075e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=1.268e-10 trise=1.317e-10 diff=-4.9e-12
NMOS=360.0  PMOS=720.0: tfall=1.313e-10 trise=1.259e-10 diff=5.4e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 491.0

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=8.305e-11, trise=1.038e-10, erf_err=25.0%)
inv_cb_mux_2 (N=360 P=491, tfall=1.284e-10, trise=1.284e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.605e-11 trise=1.332e-10 diff=-8.715e-11
NMOS=90.0  PMOS=180.0: tfall=5.595e-11 trise=1.156e-10 diff=-5.965e-11
NMOS=90.0  PMOS=270.0: tfall=6.504e-11 trise=1.091e-10 diff=-4.406e-11
NMOS=90.0  PMOS=360.0: tfall=7.402e-11 trise=1.056e-10 diff=-3.158e-11
NMOS=90.0  PMOS=450.0: tfall=8.305e-11 trise=1.038e-10 diff=-2.075e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=1.268e-10 trise=1.317e-10 diff=-4.9e-12
NMOS=360.0  PMOS=720.0: tfall=1.313e-10 trise=1.259e-10 diff=5.4e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 491.0

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=8.305e-11, trise=1.038e-10, erf_err=25.0%)
inv_cb_mux_2 (N=360 P=491, tfall=1.284e-10, trise=1.284e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.605e-11 trise=1.332e-10 diff=-8.715e-11
NMOS=90.0  PMOS=180.0: tfall=5.595e-11 trise=1.156e-10 diff=-5.965e-11
NMOS=90.0  PMOS=270.0: tfall=6.504e-11 trise=1.091e-10 diff=-4.406e-11
NMOS=90.0  PMOS=360.0: tfall=7.402e-11 trise=1.056e-10 diff=-3.158e-11
NMOS=90.0  PMOS=450.0: tfall=8.305e-11 trise=1.038e-10 diff=-2.075e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=1.268e-10 trise=1.317e-10 diff=-4.9e-12
NMOS=360.0  PMOS=720.0: tfall=1.313e-10 trise=1.259e-10 diff=5.4e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 491.0

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=8.305e-11, trise=1.038e-10, erf_err=25.0%)
inv_cb_mux_2 (N=360 P=491, tfall=1.284e-10, trise=1.284e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #182   cost=0.18197  area=1190.456delay=1.529e-10 tfall=1.34e-10  trise=1.351e-10 
Combo #198   cost=0.181976 area=1191.109delay=1.528e-10 tfall=1.333e-10 trise=1.342e-10 
Combo #166   cost=0.182038 area=1189.781delay=1.53e-10  tfall=1.352e-10 trise=1.368e-10 
Combo #214   cost=0.182044 area=1191.745delay=1.528e-10 tfall=1.33e-10  trise=1.34e-10  
Combo #230   cost=0.182144 area=1192.367delay=1.528e-10 tfall=1.329e-10 trise=1.342e-10 
Combo #183   cost=0.182185 area=1192.978delay=1.527e-10 tfall=1.315e-10 trise=1.347e-10 
Combo #199   cost=0.182202 area=1193.631delay=1.526e-10 tfall=1.311e-10 trise=1.337e-10 
Combo #181   cost=0.182228 area=1187.722delay=1.534e-10 tfall=1.413e-10 trise=1.393e-10 
Combo #150   cost=0.182242 area=1189.077delay=1.533e-10 tfall=1.374e-10 trise=1.399e-10 
Combo #167   cost=0.182253 area=1192.303delay=1.529e-10 tfall=1.326e-10 trise=1.365e-10 

Re-equalizing rise and fall times on combo #182 (ranked #1)

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.834e-11 trise=1.174e-10 diff=-7.906e-11
NMOS=90  PMOS=180: tfall=4.835e-11 trise=1.034e-10 diff=-5.505e-11
NMOS=90  PMOS=270: tfall=5.697e-11 trise=9.817e-11 diff=-4.12e-11
NMOS=90  PMOS=360: tfall=6.559e-11 trise=9.552e-11 diff=-2.993e-11
NMOS=90  PMOS=450: tfall=7.379e-11 trise=9.414e-11 diff=-2.035e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.206e-11 trise=1.218e-10 diff=-7.974e-11
NMOS=90  PMOS=180: tfall=5.171e-11 trise=1.063e-10 diff=-5.459e-11
NMOS=90  PMOS=270: tfall=6.021e-11 trise=1.003e-10 diff=-4.009e-11
NMOS=90  PMOS=360: tfall=6.861e-11 trise=9.740e-11 diff=-2.879e-11
NMOS=90  PMOS=450: tfall=7.670e-11 trise=9.577e-11 diff=-1.907e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.206e-11 trise=1.218e-10 diff=-7.974e-11
NMOS=90  PMOS=180: tfall=5.171e-11 trise=1.063e-10 diff=-5.459e-11
NMOS=90  PMOS=270: tfall=6.021e-11 trise=1.003e-10 diff=-4.009e-11
NMOS=90  PMOS=360: tfall=6.861e-11 trise=9.740e-11 diff=-2.879e-11
NMOS=90  PMOS=450: tfall=7.670e-11 trise=9.577e-11 diff=-1.907e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.206e-11 trise=1.218e-10 diff=-7.974e-11
NMOS=90  PMOS=180: tfall=5.171e-11 trise=1.063e-10 diff=-5.459e-11
NMOS=90  PMOS=270: tfall=6.021e-11 trise=1.003e-10 diff=-4.009e-11
NMOS=90  PMOS=360: tfall=6.861e-11 trise=9.740e-11 diff=-2.879e-11
NMOS=90  PMOS=450: tfall=7.670e-11 trise=9.577e-11 diff=-1.907e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.214e-10 trise=1.310e-10 diff=-9.6e-12
NMOS=270  PMOS=540: tfall=1.251e-10 trise=1.215e-10 diff=3.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 439

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.67e-11, trise=9.577e-11, erf_err=24.9%)
inv_cb_mux_2 (N=270 P=439, tfall=1.237e-10, trise=1.237e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #182   cost=0.165107 area=1190.677delay=1.387e-10 tfall=1.252e-10 trise=1.239e-10 

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 2.0 2.0 
inv_cb_mux_2_nmos    : 6.0 6.0 
inv_cb_mux_1_pmos    : 10.010.0
inv_cb_mux_2_pmos    : 9.0 9.0 
rest_cb_mux_pmos     : 1.0 1.0 
ptran_cb_mux_L2_nmos : 3.0 3.0 
ptran_cb_mux_L1_nmos : 2.0 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 933.179605961
Current Cost: 0.165107494415
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_mux                                |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_mux_L1
ptran_local_mux_L2
inv_local_mux_1

Transistor size ranges for local_mux:
inv_local_mux_1     : [1 -> 8]   
ptran_local_mux_L2  : [1 -> 8]   
ptran_local_mux_L1  : [1 -> 8]   
rest_local_mux      : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.276e-11 trise=5.052e-11 diff=-1.776e-11
NMOS=180.0  PMOS=360.0: tfall=3.917e-11 trise=4.401e-11 diff=-4.84e-12
NMOS=180.0  PMOS=540.0: tfall=4.530e-11 trise=4.230e-11 diff=3e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=180 P=464, tfall=4.278e-11, trise=4.278e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #129   cost=0.181224 area=1194.498delay=1.517e-10 tfall=9.29e-11  trise=8.7e-11   
Combo #65    cost=0.181264 area=1192.854delay=1.52e-10  tfall=9.78e-11  trise=8.88e-11  
Combo #130   cost=0.18136  area=1197.06 delay=1.515e-10 tfall=9e-11     trise=8.42e-11  
Combo #66    cost=0.181439 area=1195.417delay=1.518e-10 tfall=9.54e-11  trise=8.63e-11  
Combo #193   cost=0.181487 area=1196.028delay=1.517e-10 tfall=9.33e-11  trise=8.73e-11  
Combo #194   cost=0.181584 area=1198.591delay=1.515e-10 tfall=8.96e-11  trise=8.44e-11  
Combo #131   cost=0.18171  area=1199.425delay=1.515e-10 tfall=8.99e-11  trise=8.41e-11  
Combo #67    cost=0.181814 area=1197.782delay=1.518e-10 tfall=9.57e-11  trise=8.63e-11  
Combo #257   cost=0.181875 area=1197.486delay=1.519e-10 tfall=9.59e-11  trise=8.85e-11  
Combo #137   cost=0.181897 area=1212.172delay=1.501e-10 tfall=6.9e-11   trise=6.59e-11  

Re-equalizing rise and fall times on combo #129 (ranked #1)

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=5.270e-11 trise=7.248e-11 diff=-1.978e-11
NMOS=135  PMOS=270: tfall=6.276e-11 trise=6.327e-11 diff=-5.1e-13
NMOS=135  PMOS=405: tfall=7.317e-11 trise=6.084e-11 diff=1.233e-11
Upper bound found, PMOS=405
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 275

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=135 P=275, tfall=6.308e-11, trise=6.312e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #129   cost=0.162951 area=1193.762delay=1.365e-10 tfall=6.35e-11  trise=6.29e-11  

Sizing results for local_mux:
inv_local_mux_1_nmos    : 3.0 
inv_local_mux_1_pmos    : 6.0 
ptran_local_mux_L1_nmos : 1.0 
rest_local_mux_pmos     : 1.0 
ptran_local_mux_L2_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 211.771770954
Current Cost: 0.162951317815
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut                                      |
|------------------------------------------------------------------------------|

Found 10 elements to size
Too many elements to size at once...
Creating the following groups:

GROUP 1
inv_lut_0sram_driver_2
ptran_lut_L1
ptran_lut_L2
ptran_lut_L3
inv_lut_int_buffer_1

GROUP 2
inv_lut_int_buffer_2
ptran_lut_L4
ptran_lut_L5
inv_lut_out_buffer_1
inv_lut_out_buffer_2

Determining initial inverter P/N ratios for all transistor groups...
ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.112e-12 trise=1.434e-11 diff=-7.228e-12
NMOS=90.0  PMOS=180.0: tfall=8.975e-12 trise=1.050e-11 diff=-1.525e-12
NMOS=90.0  PMOS=270.0: tfall=1.076e-11 trise=1.010e-11 diff=6.6e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 218.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.167e-10 trise=4.890e-11 diff=6.78e-11
NMOS=180.0  PMOS=90.0: tfall=8.748e-11 trise=5.345e-11 diff=3.403e-11
NMOS=270.0  PMOS=90.0: tfall=7.787e-11 trise=5.815e-11 diff=1.972e-11
NMOS=360.0  PMOS=90.0: tfall=7.478e-11 trise=6.283e-11 diff=1.195e-11
NMOS=450.0  PMOS=90.0: tfall=7.253e-11 trise=6.717e-11 diff=5.36e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=7.384e-11 trise=9.731e-11 diff=-2.347e-11
NMOS=135.0  PMOS=270.0: tfall=7.706e-11 trise=9.043e-11 diff=-1.337e-11
NMOS=135.0  PMOS=405.0: tfall=8.039e-11 trise=8.990e-11 diff=-9.51e-12
NMOS=135.0  PMOS=540.0: tfall=8.379e-11 trise=8.945e-11 diff=-5.66e-12
NMOS=135.0  PMOS=675.0: tfall=8.719e-11 trise=8.939e-11 diff=-2.2e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.518e-10 trise=1.174e-10 diff=3.44e-11
NMOS=180.0  PMOS=90.0: tfall=1.318e-10 trise=1.194e-10 diff=1.24e-11
NMOS=270.0  PMOS=90.0: tfall=1.252e-10 trise=1.216e-10 diff=3.6e-12
NMOS=360.0  PMOS=90.0: tfall=1.214e-10 trise=1.236e-10 diff=-2.2e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [315, 360]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 320.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.499e-10 trise=1.679e-10 diff=-1.8e-11
NMOS=135.0  PMOS=270.0: tfall=1.530e-10 trise=1.556e-10 diff=-2.6e-12
NMOS=135.0  PMOS=405.0: tfall=1.564e-10 trise=1.518e-10 diff=4.6e-12
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 313.0

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=218, tfall=1.025e-11, trise=1.026e-11, erf_err=0.1%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.358e-11, trise=7.527e-11, erf_err=9.9%)
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.719e-11, trise=8.955e-11, erf_err=2.7%)
inv_lut_out_buffer_1 (N=320 P=90, tfall=1.255e-10, trise=1.249e-10, erf_err=0.5%)
inv_lut_out_buffer_2 (N=135 P=313, tfall=1.54e-10, trise=1.54e-10, erf_err=0.0%)
All inverters met ERF tolerance

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [1 -> 4]   
rest_lut_int_buffer     : [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   
ptran_lut_L1            : [1 -> 5]   
ptran_lut_L2            : [3 -> 7]   
ptran_lut_L3            : [2 -> 6]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.462e-12 trise=1.434e-11 diff=-6.878e-12
NMOS=90.0  PMOS=180.0: tfall=9.128e-12 trise=1.050e-11 diff=-1.372e-12
NMOS=90.0  PMOS=270.0: tfall=1.090e-11 trise=1.010e-11 diff=8e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 216.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.487e-10 trise=5.781e-11 diff=9.089e-11
NMOS=180.0  PMOS=90.0: tfall=1.071e-10 trise=6.203e-11 diff=4.507e-11
NMOS=270.0  PMOS=90.0: tfall=9.383e-11 trise=6.611e-11 diff=2.772e-11
NMOS=360.0  PMOS=90.0: tfall=8.708e-11 trise=7.056e-11 diff=1.652e-11
NMOS=450.0  PMOS=90.0: tfall=8.305e-11 trise=7.529e-11 diff=7.76e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=216, tfall=1.019e-11, trise=1.027e-11, erf_err=0.8%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=8.305e-11, trise=7.529e-11, erf_err=9.3%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2000 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #717   cost=0.179635 area=1205.904delay=1.49e-10  tfall=1.501e-10 trise=1.516e-10 
Combo #718   cost=0.179657 area=1207.098delay=1.488e-10 tfall=1.498e-10 trise=1.506e-10 
Combo #723   cost=0.179687 area=1209.316delay=1.486e-10 tfall=1.49e-10  trise=1.489e-10 
Combo #713   cost=0.179723 area=1204.806delay=1.492e-10 tfall=1.51e-10  trise=1.528e-10 
Combo #743   cost=0.179753 area=1211.872delay=1.483e-10 tfall=1.473e-10 trise=1.48e-10  
Combo #712   cost=0.17976  area=1203.613delay=1.494e-10 tfall=1.513e-10 trise=1.543e-10 
Combo #722   cost=0.179774 area=1208.123delay=1.488e-10 tfall=1.497e-10 trise=1.504e-10 
Combo #719   cost=0.179804 area=1208.243delay=1.488e-10 tfall=1.5e-10   trise=1.502e-10 
Combo #724   cost=0.179809 area=1210.462delay=1.485e-10 tfall=1.493e-10 trise=1.482e-10 
Combo #744   cost=0.179851 area=1213.018delay=1.483e-10 tfall=1.472e-10 trise=1.475e-10 

Re-equalizing rise and fall times on combo #717 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.746e-12 trise=1.604e-11 diff=-8.294e-12
NMOS=90  PMOS=180: tfall=9.256e-12 trise=1.138e-11 diff=-2.124e-12
NMOS=90  PMOS=270: tfall=1.169e-11 trise=1.063e-11 diff=1.06e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 229

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.401e-10 trise=5.519e-11 diff=8.491e-11
NMOS=180  PMOS=90: tfall=1.015e-10 trise=5.925e-11 diff=4.225e-11
NMOS=270  PMOS=90: tfall=8.859e-11 trise=6.317e-11 diff=2.542e-11
NMOS=360  PMOS=90: tfall=8.181e-11 trise=6.678e-11 diff=1.503e-11
NMOS=450  PMOS=90: tfall=7.832e-11 trise=7.023e-11 diff=8.09e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=229, tfall=1.095e-11, trise=1.082e-11, erf_err=1.2%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.832e-11, trise=7.023e-11, erf_err=10.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.753e-12 trise=1.644e-11 diff=-8.687e-12
NMOS=90  PMOS=180: tfall=9.258e-12 trise=1.146e-11 diff=-2.202e-12
NMOS=90  PMOS=270: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 230

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.401e-10 trise=5.522e-11 diff=8.488e-11
NMOS=180  PMOS=90: tfall=1.015e-10 trise=5.927e-11 diff=4.223e-11
NMOS=270  PMOS=90: tfall=8.859e-11 trise=6.320e-11 diff=2.539e-11
NMOS=360  PMOS=90: tfall=8.180e-11 trise=6.681e-11 diff=1.499e-11
NMOS=450  PMOS=90: tfall=7.831e-11 trise=7.028e-11 diff=8.03e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=90 P=230, tfall=1.081e-11, trise=1.081e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.831e-11, trise=7.028e-11, erf_err=10.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.753e-12 trise=1.644e-11 diff=-8.687e-12
NMOS=90  PMOS=180: tfall=9.258e-12 trise=1.146e-11 diff=-2.202e-12
NMOS=90  PMOS=270: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 230

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.401e-10 trise=5.522e-11 diff=8.488e-11
NMOS=180  PMOS=90: tfall=1.015e-10 trise=5.927e-11 diff=4.223e-11
NMOS=270  PMOS=90: tfall=8.859e-11 trise=6.320e-11 diff=2.539e-11
NMOS=360  PMOS=90: tfall=8.180e-11 trise=6.681e-11 diff=1.499e-11
NMOS=450  PMOS=90: tfall=7.831e-11 trise=7.028e-11 diff=8.03e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=90 P=230, tfall=1.081e-11, trise=1.081e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.831e-11, trise=7.028e-11, erf_err=10.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.753e-12 trise=1.644e-11 diff=-8.687e-12
NMOS=90  PMOS=180: tfall=9.258e-12 trise=1.146e-11 diff=-2.202e-12
NMOS=90  PMOS=270: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 230

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.401e-10 trise=5.522e-11 diff=8.488e-11
NMOS=180  PMOS=90: tfall=1.015e-10 trise=5.927e-11 diff=4.223e-11
NMOS=270  PMOS=90: tfall=8.859e-11 trise=6.320e-11 diff=2.539e-11
NMOS=360  PMOS=90: tfall=8.180e-11 trise=6.681e-11 diff=1.499e-11
NMOS=450  PMOS=90: tfall=7.831e-11 trise=7.028e-11 diff=8.03e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=90 P=230, tfall=1.081e-11, trise=1.081e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.831e-11, trise=7.028e-11, erf_err=10.3%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #717   cost=0.163685 area=1206.874delay=1.356e-10 tfall=1.505e-10 trise=1.494e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 4.0 
rest_lut_int_buffer_pmos    : 1.0 
inv_lut_0sram_driver_2_pmos : 5.0 
inv_lut_int_buffer_1_nmos   : 10.0
ptran_lut_L2_nmos           : 6.0 
inv_lut_0sram_driver_2_nmos : 2.0 
ptran_lut_L3_nmos           : 4.0 
inv_lut_int_buffer_1_pmos   : 2.0 

Validating transistor sizes
Sizing results are valid

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   
inv_lut_out_buffer_2  : [1 -> 5]   
inv_lut_out_buffer_1  : [1 -> 4]   
inv_lut_int_buffer_2  : [1 -> 5]   
ptran_lut_L4          : [6 -> 10]  
ptran_lut_L5          : [7 -> 11]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.966e-11 trise=9.349e-11 diff=-2.383e-11
NMOS=135.0  PMOS=270.0: tfall=7.249e-11 trise=8.691e-11 diff=-1.442e-11
NMOS=135.0  PMOS=405.0: tfall=7.534e-11 trise=8.544e-11 diff=-1.01e-11
NMOS=135.0  PMOS=540.0: tfall=7.813e-11 trise=8.514e-11 diff=-7.01e-12
NMOS=135.0  PMOS=675.0: tfall=8.167e-11 trise=8.534e-11 diff=-3.67e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.487e-10 trise=1.125e-10 diff=3.62e-11
NMOS=180.0  PMOS=90.0: tfall=1.284e-10 trise=1.145e-10 diff=1.39e-11
NMOS=270.0  PMOS=90.0: tfall=1.214e-10 trise=1.166e-10 diff=4.8e-12
NMOS=360.0  PMOS=90.0: tfall=1.177e-10 trise=1.188e-10 diff=-1.1e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [315, 360]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 340.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.458e-10 trise=1.636e-10 diff=-1.78e-11
NMOS=135.0  PMOS=270.0: tfall=1.487e-10 trise=1.509e-10 diff=-2.2e-12
NMOS=135.0  PMOS=405.0: tfall=1.520e-10 trise=1.473e-10 diff=4.7e-12
Upper bound found, PMOS=405.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 303.0

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.145e-11, trise=8.557e-11, erf_err=5.1%)
inv_lut_out_buffer_1 (N=340 P=90, tfall=1.209e-10, trise=1.203e-10, erf_err=0.5%)
inv_lut_out_buffer_2 (N=135 P=303, tfall=1.497e-10, trise=1.497e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2500 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1362  cost=0.178041 area=1208.509delay=1.473e-10 tfall=1.368e-10 trise=1.484e-10 
Combo #1368  cost=0.178061 area=1209.297delay=1.472e-10 tfall=1.37e-10  trise=1.474e-10 
Combo #1374  cost=0.178067 area=1210.071delay=1.472e-10 tfall=1.371e-10 trise=1.464e-10 
Combo #1373  cost=0.178077 area=1209.816delay=1.472e-10 tfall=1.37e-10  trise=1.469e-10 
Combo #1363  cost=0.178079 area=1208.769delay=1.473e-10 tfall=1.371e-10 trise=1.481e-10 
Combo #1372  cost=0.178087 area=1209.557delay=1.472e-10 tfall=1.367e-10 trise=1.476e-10 
Combo #1367  cost=0.178095 area=1209.038delay=1.473e-10 tfall=1.368e-10 trise=1.482e-10 
Combo #1369  cost=0.178099 area=1209.552delay=1.472e-10 tfall=1.374e-10 trise=1.47e-10  
Combo #1364  cost=0.178105 area=1209.024delay=1.473e-10 tfall=1.374e-10 trise=1.477e-10 
Combo #1371  cost=0.178133 area=1209.292delay=1.473e-10 tfall=1.364e-10 trise=1.486e-10 

Re-equalizing rise and fall times on combo #1362 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.966e-11 trise=9.371e-11 diff=-2.405e-11
NMOS=135  PMOS=270: tfall=7.249e-11 trise=8.705e-11 diff=-1.456e-11
NMOS=135  PMOS=405: tfall=7.560e-11 trise=8.556e-11 diff=-9.96e-12
NMOS=135  PMOS=540: tfall=7.835e-11 trise=8.525e-11 diff=-6.9e-12
NMOS=135  PMOS=675: tfall=8.173e-11 trise=8.544e-11 diff=-3.71e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.523e-10 trise=1.130e-10 diff=3.93e-11
NMOS=270  PMOS=135: tfall=1.320e-10 trise=1.154e-10 diff=1.66e-11
NMOS=405  PMOS=135: tfall=1.250e-10 trise=1.179e-10 diff=7.1e-12
NMOS=540  PMOS=135: tfall=1.216e-10 trise=1.206e-10 diff=1e-12
NMOS=675  PMOS=135: tfall=1.196e-10 trise=1.230e-10 diff=-3.4e-12
Upper bound found, NMOS=675
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [540, 585]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 566

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.346e-10 trise=1.571e-10 diff=-2.25e-11
NMOS=225  PMOS=450: tfall=1.376e-10 trise=1.486e-10 diff=-1.1e-11
NMOS=225  PMOS=675: tfall=1.397e-10 trise=1.455e-10 diff=-5.8e-12
NMOS=225  PMOS=900: tfall=1.431e-10 trise=1.443e-10 diff=-1.2e-12
NMOS=225  PMOS=1125: tfall=1.458e-10 trise=1.438e-10 diff=2e-12
Upper bound found, PMOS=1125
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [945, 990]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 950

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.153e-11, trise=8.583e-11, erf_err=5.3%)
inv_lut_out_buffer_1 (N=566 P=135, tfall=1.284e-10, trise=1.263e-10, erf_err=1.6%)
inv_lut_out_buffer_2 (N=225 P=950, tfall=1.443e-10, trise=1.442e-10, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1362  cost=0.162783 area=1209.793delay=1.346e-10 tfall=1.451e-10 trise=1.442e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 3.0 
ptran_lut_L5_nmos         : 9.0 
inv_lut_out_buffer_2_nmos : 5.0 
inv_lut_out_buffer_1_nmos : 12.0
inv_lut_out_buffer_2_pmos : 21.0
rest_lut_out_buffer_pmos  : 1.0 
ptran_lut_L4_nmos         : 8.0 
inv_lut_int_buffer_2_pmos : 15.0
inv_lut_int_buffer_2_nmos : 3.0 

Validating transistor sizes
inv_lut_out_buffer_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   [1 -> 1]   
inv_lut_out_buffer_2  : [1 -> 5]   [3 -> 9]   
inv_lut_out_buffer_1  : [1 -> 4]   [1 -> 4]   
inv_lut_int_buffer_2  : [1 -> 5]   [1 -> 5]   
ptran_lut_L4          : [6 -> 10]  [6 -> 10]  
ptran_lut_L5          : [7 -> 11]  [7 -> 11]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.939e-11 trise=9.349e-11 diff=-2.41e-11
NMOS=135.0  PMOS=270.0: tfall=7.249e-11 trise=8.691e-11 diff=-1.442e-11
NMOS=135.0  PMOS=405.0: tfall=7.560e-11 trise=8.543e-11 diff=-9.83e-12
NMOS=135.0  PMOS=540.0: tfall=7.832e-11 trise=8.514e-11 diff=-6.82e-12
NMOS=135.0  PMOS=675.0: tfall=8.145e-11 trise=8.534e-11 diff=-3.89e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.593e-10 trise=1.154e-10 diff=4.39e-11
NMOS=180.0  PMOS=90.0: tfall=1.347e-10 trise=1.173e-10 diff=1.74e-11
NMOS=270.0  PMOS=90.0: tfall=1.262e-10 trise=1.195e-10 diff=6.7e-12
NMOS=360.0  PMOS=90.0: tfall=1.219e-10 trise=1.217e-10 diff=2e-13
NMOS=450.0  PMOS=90.0: tfall=1.192e-10 trise=1.237e-10 diff=-4.5e-12
Upper bound found, NMOS=450.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 363.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.343e-10 trise=1.533e-10 diff=-1.9e-11
NMOS=270.0  PMOS=540.0: tfall=1.391e-10 trise=1.480e-10 diff=-8.9e-12
NMOS=270.0  PMOS=810.0: tfall=1.445e-10 trise=1.469e-10 diff=-2.4e-12
NMOS=270.0  PMOS=1080.0: tfall=1.493e-10 trise=1.472e-10 diff=2.1e-12
Upper bound found, PMOS=1080.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [945, 990]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 970.0

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.145e-11, trise=8.57e-11, erf_err=5.2%)
inv_lut_out_buffer_1 (N=363 P=90, tfall=1.31e-10, trise=1.286e-10, erf_err=1.8%)
inv_lut_out_buffer_2 (N=270 P=970, tfall=1.467e-10, trise=1.467e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 3500 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1793  cost=0.178256 area=1209.64 delay=1.474e-10 tfall=1.414e-10 trise=1.442e-10 
Combo #1798  cost=0.178272 area=1210.159delay=1.473e-10 tfall=1.415e-10 trise=1.436e-10 
Combo #1794  cost=0.178281 area=1209.895delay=1.474e-10 tfall=1.419e-10 trise=1.436e-10 
Combo #1818  cost=0.178283 area=1210.233delay=1.473e-10 tfall=1.412e-10 trise=1.439e-10 
Combo #1824  cost=0.178289 area=1211.007delay=1.472e-10 tfall=1.415e-10 trise=1.427e-10 
Combo #1792  cost=0.17829  area=1209.381delay=1.474e-10 tfall=1.412e-10 trise=1.45e-10  
Combo #1799  cost=0.178298 area=1210.414delay=1.473e-10 tfall=1.418e-10 trise=1.432e-10 
Combo #1823  cost=0.178299 area=1210.752delay=1.473e-10 tfall=1.412e-10 trise=1.434e-10 
Combo #1817  cost=0.178305 area=1209.974delay=1.474e-10 tfall=1.409e-10 trise=1.447e-10 
Combo #1797  cost=0.178306 area=1209.899delay=1.474e-10 tfall=1.413e-10 trise=1.444e-10 

Re-equalizing rise and fall times on combo #1793 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.990e-11 trise=9.465e-11 diff=-2.475e-11
NMOS=135  PMOS=270: tfall=7.296e-11 trise=8.769e-11 diff=-1.473e-11
NMOS=135  PMOS=405: tfall=7.579e-11 trise=8.607e-11 diff=-1.028e-11
NMOS=135  PMOS=540: tfall=7.854e-11 trise=8.570e-11 diff=-7.16e-12
NMOS=135  PMOS=675: tfall=8.200e-11 trise=8.586e-11 diff=-3.86e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.475e-10 trise=1.124e-10 diff=3.51e-11
NMOS=270  PMOS=135: tfall=1.289e-10 trise=1.149e-10 diff=1.4e-11
NMOS=405  PMOS=135: tfall=1.226e-10 trise=1.173e-10 diff=5.3e-12
NMOS=540  PMOS=135: tfall=1.194e-10 trise=1.198e-10 diff=-4e-13
Upper bound found, NMOS=540
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 524

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.360e-10 trise=1.594e-10 diff=-2.34e-11
NMOS=180  PMOS=360: tfall=1.376e-10 trise=1.495e-10 diff=-1.19e-11
NMOS=180  PMOS=540: tfall=1.397e-10 trise=1.458e-10 diff=-6.1e-12
NMOS=180  PMOS=720: tfall=1.419e-10 trise=1.438e-10 diff=-1.9e-12
NMOS=180  PMOS=900: tfall=1.453e-10 trise=1.431e-10 diff=2.2e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 786

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.173e-11, trise=8.623e-11, erf_err=5.5%)
inv_lut_out_buffer_1 (N=524 P=135, tfall=1.26e-10, trise=1.243e-10, erf_err=1.3%)
inv_lut_out_buffer_2 (N=180 P=786, tfall=1.434e-10, trise=1.434e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1793  cost=0.162666 area=1209.821delay=1.345e-10 tfall=1.446e-10 trise=1.422e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 3.0 3.0 
ptran_lut_L5_nmos         : 9.0 10.0
inv_lut_out_buffer_2_nmos : 5.0 4.0 
inv_lut_out_buffer_1_nmos : 12.011.0
inv_lut_out_buffer_2_pmos : 21.017.0
rest_lut_out_buffer_pmos  : 1.0 1.0 
ptran_lut_L4_nmos         : 8.0 9.0 
inv_lut_int_buffer_2_pmos : 15.015.0
inv_lut_int_buffer_2_nmos : 3.0 3.0 

Validating transistor sizes
Sizing results are valid

Duration: 825.440026999
Current Cost: 0.162666096822
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: flut_mux                                 |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_flut_mux
inv_flut_mux_1
inv_flut_mux_2

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [3 -> 11]  
ptran_flut_mux  : [11 -> 19] 
inv_flut_mux_2  : [5 -> 13]  
rest_flut_mux   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=2.322e-11 trise=1.696e-11 diff=6.26e-12
NMOS=630.0  PMOS=315.0: tfall=1.750e-11 trise=1.965e-11 diff=-2.15e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 519.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.619e-11 trise=6.983e-11 diff=-2.364e-11
NMOS=405.0  PMOS=810.0: tfall=4.862e-11 trise=6.460e-11 diff=-1.598e-11
NMOS=405.0  PMOS=1215.0: tfall=5.108e-11 trise=6.342e-11 diff=-1.234e-11
NMOS=405.0  PMOS=1620.0: tfall=5.347e-11 trise=6.351e-11 diff=-1.004e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1620.0

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=519 P=315, tfall=2.451e-11, trise=2.203e-11, erf_err=10.1%)
inv_flut_mux_2 (N=405 P=1620, tfall=5.347e-11, trise=6.351e-11, erf_err=18.8%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=3.084e-11 trise=2.009e-11 diff=1.075e-11
NMOS=630.0  PMOS=315.0: tfall=2.257e-11 trise=2.292e-11 diff=-3.5e-13
Upper bound found, NMOS=630.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [585, 630]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 613.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.704e-11 trise=6.854e-11 diff=-2.15e-11
NMOS=405.0  PMOS=810.0: tfall=4.950e-11 trise=6.305e-11 diff=-1.355e-11
NMOS=405.0  PMOS=1215.0: tfall=5.197e-11 trise=6.172e-11 diff=-9.75e-12
NMOS=405.0  PMOS=1620.0: tfall=5.435e-11 trise=6.168e-11 diff=-7.33e-12
NMOS=405.0  PMOS=2025.0: tfall=5.665e-11 trise=6.202e-11 diff=-5.37e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=613 P=315, tfall=2.444e-11, trise=2.381e-11, erf_err=2.6%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.665e-11, trise=6.202e-11, erf_err=9.5%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 729 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #512   cost=0.176948 area=1210.945delay=1.461e-10 tfall=5.77e-11  trise=5.98e-11  
Combo #511   cost=0.176949 area=1210.828delay=1.461e-10 tfall=5.75e-11  trise=6.01e-11  
Combo #510   cost=0.176956 area=1210.709delay=1.462e-10 tfall=5.73e-11  trise=6.04e-11  
Combo #602   cost=0.176964 area=1211.472delay=1.461e-10 tfall=5.7e-11   trise=5.99e-11  
Combo #521   cost=0.176967 area=1211.289delay=1.461e-10 tfall=5.71e-11  trise=6e-11     
Combo #601   cost=0.176969 area=1211.354delay=1.461e-10 tfall=5.68e-11  trise=6.02e-11  
Combo #509   cost=0.17697  area=1210.59 delay=1.462e-10 tfall=5.72e-11  trise=6.08e-11  
Combo #520   cost=0.176973 area=1211.171delay=1.461e-10 tfall=5.7e-11   trise=6.03e-11  
Combo #611   cost=0.176979 area=1211.81 delay=1.46e-10  tfall=5.64e-11  trise=6.02e-11  
Combo #600   cost=0.17698  area=1211.236delay=1.461e-10 tfall=5.67e-11  trise=6.06e-11  

Re-equalizing rise and fall times on combo #512 (ranked #1)

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=405  PMOS=405: tfall=2.079e-11 trise=1.717e-11 diff=3.62e-12
NMOS=810  PMOS=405: tfall=1.594e-11 trise=2.020e-11 diff=-4.26e-12
Upper bound found, NMOS=810
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [540, 585]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 550

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=315  PMOS=315: tfall=4.867e-11 trise=7.306e-11 diff=-2.439e-11
NMOS=315  PMOS=630: tfall=5.031e-11 trise=6.560e-11 diff=-1.529e-11
NMOS=315  PMOS=945: tfall=5.210e-11 trise=6.352e-11 diff=-1.142e-11
NMOS=315  PMOS=1260: tfall=5.389e-11 trise=6.281e-11 diff=-8.92e-12
NMOS=315  PMOS=1575: tfall=5.561e-11 trise=6.266e-11 diff=-7.05e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1575

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=550 P=405, tfall=2.37e-11, trise=2.109e-11, erf_err=11.0%)
inv_flut_mux_2 (N=315 P=1575, tfall=5.561e-11, trise=6.266e-11, erf_err=12.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=405  PMOS=405: tfall=2.710e-11 trise=2.010e-11 diff=7e-12
NMOS=810  PMOS=405: tfall=2.040e-11 trise=2.295e-11 diff=-2.55e-12
Upper bound found, NMOS=810
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 668

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=315  PMOS=315: tfall=4.959e-11 trise=7.156e-11 diff=-2.197e-11
NMOS=315  PMOS=630: tfall=5.141e-11 trise=6.410e-11 diff=-1.269e-11
NMOS=315  PMOS=945: tfall=5.316e-11 trise=6.165e-11 diff=-8.49e-12
NMOS=315  PMOS=1260: tfall=5.490e-11 trise=6.076e-11 diff=-5.86e-12
NMOS=315  PMOS=1575: tfall=5.660e-11 trise=6.054e-11 diff=-3.94e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1575

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=668 P=405, tfall=2.194e-11, trise=2.194e-11, erf_err=0.0%)
inv_flut_mux_2 (N=315 P=1575, tfall=5.66e-11, trise=6.054e-11, erf_err=7.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #512   cost=0.162788 area=1210.73 delay=1.345e-10 tfall=6.18e-11  trise=5.68e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 35.0
ptran_flut_mux_nmos : 19.0
inv_flut_mux_2_nmos : 7.0 
inv_flut_mux_1_pmos : 9.0 
inv_flut_mux_1_nmos : 14.0
rest_flut_mux_pmos  : 1.0 

Validating transistor sizes
ptran_flut_mux is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [3 -> 11]  [3 -> 11]  
ptran_flut_mux  : [11 -> 19] [17 -> 33] 
inv_flut_mux_2  : [5 -> 13]  [5 -> 13]  
rest_flut_mux   : [1 -> 1]   [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=2.100e-11 trise=1.764e-11 diff=3.36e-12
NMOS=630.0  PMOS=315.0: tfall=1.495e-11 trise=2.073e-11 diff=-5.78e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 393.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.639e-11 trise=7.002e-11 diff=-2.363e-11
NMOS=405.0  PMOS=810.0: tfall=4.915e-11 trise=6.486e-11 diff=-1.571e-11
NMOS=405.0  PMOS=1215.0: tfall=5.176e-11 trise=6.402e-11 diff=-1.226e-11
NMOS=405.0  PMOS=1620.0: tfall=5.379e-11 trise=6.450e-11 diff=-1.071e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1620.0

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=393 P=315, tfall=2.502e-11, trise=2.217e-11, erf_err=11.4%)
inv_flut_mux_2 (N=405 P=1620, tfall=5.379e-11, trise=6.45e-11, erf_err=19.9%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=2.815e-11 trise=2.186e-11 diff=6.29e-12
NMOS=630.0  PMOS=315.0: tfall=2.030e-11 trise=2.386e-11 diff=-3.56e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 484.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.728e-11 trise=6.751e-11 diff=-2.023e-11
NMOS=405.0  PMOS=810.0: tfall=4.959e-11 trise=6.258e-11 diff=-1.299e-11
NMOS=405.0  PMOS=1215.0: tfall=5.212e-11 trise=6.150e-11 diff=-9.38e-12
NMOS=405.0  PMOS=1620.0: tfall=5.456e-11 trise=6.160e-11 diff=-7.04e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1620.0

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=484 P=315, tfall=2.279e-11, trise=2.28e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=1620, tfall=5.456e-11, trise=6.16e-11, erf_err=12.9%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=2.815e-11 trise=2.186e-11 diff=6.29e-12
NMOS=630.0  PMOS=315.0: tfall=2.030e-11 trise=2.386e-11 diff=-3.56e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 484.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.728e-11 trise=6.751e-11 diff=-2.023e-11
NMOS=405.0  PMOS=810.0: tfall=4.959e-11 trise=6.258e-11 diff=-1.299e-11
NMOS=405.0  PMOS=1215.0: tfall=5.212e-11 trise=6.150e-11 diff=-9.38e-12
NMOS=405.0  PMOS=1620.0: tfall=5.456e-11 trise=6.160e-11 diff=-7.04e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1620.0

ERF SUMMARY (iteration 3):
inv_flut_mux_1 (N=484 P=315, tfall=2.279e-11, trise=2.28e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=1620, tfall=5.456e-11, trise=6.16e-11, erf_err=12.9%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=2.815e-11 trise=2.186e-11 diff=6.29e-12
NMOS=630.0  PMOS=315.0: tfall=2.030e-11 trise=2.386e-11 diff=-3.56e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 484.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.728e-11 trise=6.751e-11 diff=-2.023e-11
NMOS=405.0  PMOS=810.0: tfall=4.959e-11 trise=6.258e-11 diff=-1.299e-11
NMOS=405.0  PMOS=1215.0: tfall=5.212e-11 trise=6.150e-11 diff=-9.38e-12
NMOS=405.0  PMOS=1620.0: tfall=5.456e-11 trise=6.160e-11 diff=-7.04e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1620.0

ERF SUMMARY (iteration 4):
inv_flut_mux_1 (N=484 P=315, tfall=2.279e-11, trise=2.28e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=1620, tfall=5.456e-11, trise=6.16e-11, erf_err=12.9%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1377 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1142  cost=0.176754 area=1211.19 delay=1.459e-10 tfall=5.33e-11  trise=6.22e-11  
Combo #1141  cost=0.176755 area=1211.073delay=1.459e-10 tfall=5.31e-11  trise=6.26e-11  
Combo #1295  cost=0.176756 area=1211.349delay=1.459e-10 tfall=5.32e-11  trise=6.21e-11  
Combo #1296  cost=0.176756 area=1211.465delay=1.459e-10 tfall=5.33e-11  trise=6.19e-11  
Combo #1143  cost=0.176757 area=1211.306delay=1.459e-10 tfall=5.34e-11  trise=6.2e-11   
Combo #1294  cost=0.176758 area=1211.232delay=1.459e-10 tfall=5.3e-11   trise=6.25e-11  
Combo #1297  cost=0.176759 area=1211.58 delay=1.459e-10 tfall=5.35e-11  trise=6.16e-11  
Combo #1144  cost=0.176762 area=1211.421delay=1.459e-10 tfall=5.36e-11  trise=6.17e-11  
Combo #1140  cost=0.176762 area=1210.956delay=1.46e-10  tfall=5.3e-11   trise=6.29e-11  
Combo #1298  cost=0.176768 area=1211.695delay=1.459e-10 tfall=5.37e-11  trise=6.13e-11  

Re-equalizing rise and fall times on combo #1142 (ranked #1)

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.150e-11 trise=1.754e-11 diff=3.96e-12
NMOS=900  PMOS=450: tfall=1.639e-11 trise=2.098e-11 diff=-4.59e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [585, 630]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 616

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=4.601e-11 trise=7.074e-11 diff=-2.473e-11
NMOS=405  PMOS=810: tfall=4.805e-11 trise=6.444e-11 diff=-1.639e-11
NMOS=405  PMOS=1215: tfall=5.005e-11 trise=6.297e-11 diff=-1.292e-11
NMOS=405  PMOS=1620: tfall=5.200e-11 trise=6.271e-11 diff=-1.071e-11
NMOS=405  PMOS=2025: tfall=5.387e-11 trise=6.293e-11 diff=-9.06e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=616 P=450, tfall=2.507e-11, trise=2.228e-11, erf_err=11.1%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.387e-11, trise=6.293e-11, erf_err=16.8%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.910e-11 trise=2.122e-11 diff=7.88e-12
NMOS=900  PMOS=450: tfall=2.160e-11 trise=2.424e-11 diff=-2.64e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 744

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=4.753e-11 trise=6.905e-11 diff=-2.152e-11
NMOS=405  PMOS=810: tfall=4.912e-11 trise=6.289e-11 diff=-1.377e-11
NMOS=405  PMOS=1215: tfall=5.115e-11 trise=6.119e-11 diff=-1.004e-11
NMOS=405  PMOS=1620: tfall=5.305e-11 trise=6.070e-11 diff=-7.65e-12
NMOS=405  PMOS=2025: tfall=5.489e-11 trise=6.079e-11 diff=-5.9e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=744 P=450, tfall=2.316e-11, trise=2.316e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.489e-11, trise=6.079e-11, erf_err=10.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.910e-11 trise=2.122e-11 diff=7.88e-12
NMOS=900  PMOS=450: tfall=2.160e-11 trise=2.424e-11 diff=-2.64e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 744

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=4.753e-11 trise=6.905e-11 diff=-2.152e-11
NMOS=405  PMOS=810: tfall=4.912e-11 trise=6.289e-11 diff=-1.377e-11
NMOS=405  PMOS=1215: tfall=5.115e-11 trise=6.119e-11 diff=-1.004e-11
NMOS=405  PMOS=1620: tfall=5.305e-11 trise=6.070e-11 diff=-7.65e-12
NMOS=405  PMOS=2025: tfall=5.489e-11 trise=6.079e-11 diff=-5.9e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025

ERF SUMMARY (iteration 3):
inv_flut_mux_1 (N=744 P=450, tfall=2.316e-11, trise=2.316e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.489e-11, trise=6.079e-11, erf_err=10.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.910e-11 trise=2.122e-11 diff=7.88e-12
NMOS=900  PMOS=450: tfall=2.160e-11 trise=2.424e-11 diff=-2.64e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 744

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=4.753e-11 trise=6.905e-11 diff=-2.152e-11
NMOS=405  PMOS=810: tfall=4.912e-11 trise=6.289e-11 diff=-1.377e-11
NMOS=405  PMOS=1215: tfall=5.115e-11 trise=6.119e-11 diff=-1.004e-11
NMOS=405  PMOS=1620: tfall=5.305e-11 trise=6.070e-11 diff=-7.65e-12
NMOS=405  PMOS=2025: tfall=5.489e-11 trise=6.079e-11 diff=-5.9e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025

ERF SUMMARY (iteration 4):
inv_flut_mux_1 (N=744 P=450, tfall=2.316e-11, trise=2.316e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.489e-11, trise=6.079e-11, erf_err=10.7%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1142  cost=0.162921 area=1211.719delay=1.345e-10 tfall=6.19e-11  trise=5.53e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 35.045.0
ptran_flut_mux_nmos : 19.020.0
inv_flut_mux_2_nmos : 7.0 9.0 
inv_flut_mux_1_pmos : 9.0 10.0
inv_flut_mux_1_nmos : 14.016.0
rest_flut_mux_pmos  : 1.0 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 429.498476028
Current Cost: 0.162921258926
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_a_driver_2

Transistor size ranges for lut_a_driver:
inv_lut_a_driver_2  : [5 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=1.462e-11 trise=2.725e-11 diff=-1.263e-11
NMOS=405.0  PMOS=810.0: tfall=1.579e-11 trise=1.814e-11 diff=-2.35e-12
NMOS=405.0  PMOS=1215.0: tfall=1.697e-11 trise=1.305e-11 diff=3.92e-12
Upper bound found, PMOS=1215.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [945, 990]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 950.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=405 P=950, tfall=1.617e-11, trise=1.617e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #7     cost=0.177723 area=1212.505delay=1.466e-10 tfall=1.46e-11  trise=1.33e-11  
Combo #8     cost=0.177723 area=1212.701delay=1.466e-10 tfall=1.42e-11  trise=1.25e-11  
Combo #6     cost=0.177725 area=1212.307delay=1.466e-10 tfall=1.5e-11   trise=1.42e-11  
Combo #5     cost=0.177728 area=1212.107delay=1.466e-10 tfall=1.54e-11  trise=1.51e-11  
Combo #4     cost=0.177741 area=1211.903delay=1.467e-10 tfall=1.62e-11  trise=1.62e-11  
Combo #3     cost=0.177756 area=1211.697delay=1.467e-10 tfall=1.69e-11  trise=1.73e-11  
Combo #2     cost=0.177779 area=1211.486delay=1.467e-10 tfall=1.79e-11  trise=1.86e-11  
Combo #1     cost=0.177818 area=1211.27 delay=1.468e-10 tfall=1.93e-11  trise=2.01e-11  
Combo #0     cost=0.177878 area=1211.048delay=1.469e-10 tfall=2.12e-11  trise=2.21e-11  

Re-equalizing rise and fall times on combo #7 (ranked #1)

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=540  PMOS=540: tfall=1.282e-11 trise=2.442e-11 diff=-1.16e-11
NMOS=540  PMOS=1080: tfall=1.412e-11 trise=1.540e-11 diff=-1.28e-12
NMOS=540  PMOS=1620: tfall=1.542e-11 trise=9.999e-12 diff=5.421e-12
Upper bound found, PMOS=1620
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [1170, 1215]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1174

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=540 P=1174, tfall=1.433e-11, trise=1.433e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #7     cost=0.162813 area=1212.383delay=1.343e-10 tfall=1.44e-11  trise=1.43e-11  

Sizing results for lut_a_driver:
inv_lut_a_driver_2_nmos : 12.0
inv_lut_a_driver_2_pmos : 26.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_a_driver_not_1
inv_lut_a_driver_not_2

Transistor size ranges for lut_a_driver_not:
inv_lut_a_driver_not_1  : [2 -> 10]  
inv_lut_a_driver_not_2  : [4 -> 12]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=6.252e-12 trise=1.353e-11 diff=-7.278e-12
NMOS=270.0  PMOS=540.0: tfall=7.684e-12 trise=6.262e-12 diff=1.422e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 483.0

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=2.189e-11 trise=2.209e-11 diff=-2e-13
NMOS=360.0  PMOS=720.0: tfall=2.483e-11 trise=1.746e-11 diff=7.37e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 365.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=270 P=483, tfall=7.525e-12, trise=7.408e-12, erf_err=1.6%)
inv_lut_a_driver_not_2 (N=360 P=365, tfall=2.193e-11, trise=2.194e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #51    cost=0.177614 area=1212.962delay=1.464e-10 tfall=2.04e-11  trise=1.99e-11  
Combo #61    cost=0.177615 area=1213.275delay=1.464e-10 tfall=1.95e-11  trise=1.9e-11   
Combo #52    cost=0.177615 area=1213.094delay=1.464e-10 tfall=2.02e-11  trise=1.94e-11  
Combo #60    cost=0.177615 area=1213.144delay=1.464e-10 tfall=1.98e-11  trise=1.96e-11  
Combo #42    cost=0.177618 area=1212.776delay=1.465e-10 tfall=2.12e-11  trise=2.05e-11  
Combo #50    cost=0.177619 area=1212.828delay=1.465e-10 tfall=2.08e-11  trise=2.06e-11  
Combo #41    cost=0.177621 area=1212.642delay=1.465e-10 tfall=2.15e-11  trise=2.11e-11  
Combo #70    cost=0.177621 area=1213.453delay=1.464e-10 tfall=1.9e-11   trise=1.87e-11  
Combo #62    cost=0.177622 area=1213.405delay=1.464e-10 tfall=1.93e-11  trise=1.87e-11  
Combo #43    cost=0.177623 area=1212.907delay=1.464e-10 tfall=2.11e-11  trise=2e-11     

Re-equalizing rise and fall times on combo #51 (ranked #1)

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=6.454e-12 trise=1.395e-11 diff=-7.496e-12
NMOS=315  PMOS=630: tfall=8.047e-12 trise=6.488e-12 diff=1.559e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 560

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.042e-11 trise=2.002e-11 diff=4e-13
NMOS=900  PMOS=450: tfall=1.784e-11 trise=2.242e-11 diff=-4.58e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 471

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=315 P=560, tfall=7.77e-12, trise=7.81e-12, erf_err=0.5%)
inv_lut_a_driver_not_2 (N=471 P=450, tfall=2.015e-11, trise=2.015e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #51    cost=0.162719 area=1212.92 delay=1.342e-10 tfall=1.99e-11  trise=2.08e-11  

Sizing results for lut_a_driver_not:
inv_lut_a_driver_not_1_pmos : 12.0
inv_lut_a_driver_not_2_nmos : 10.0
inv_lut_a_driver_not_1_nmos : 7.0 
inv_lut_a_driver_not_2_pmos : 10.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver                             |
|------------------------------------------------------------------------------|

Found 4 elements to size
inv_lut_c_driver_0
ptran_lut_c_driver_0
inv_lut_c_driver_1
inv_lut_c_driver_2

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   
inv_lut_c_driver_1    : [3 -> 7]   
inv_lut_c_driver_0    : [10 -> 14] 
ptran_lut_c_driver_0  : [3 -> 7]   
inv_lut_c_driver_2    : [2 -> 6]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=7.213e-12 trise=1.623e-11 diff=-9.017e-12
NMOS=540.0  PMOS=1080.0: tfall=8.963e-12 trise=9.772e-12 diff=-8.09e-13
NMOS=540.0  PMOS=1620.0: tfall=1.038e-11 trise=5.893e-12 diff=4.487e-12
Upper bound found, PMOS=1620.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1125, 1170]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1152.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_nmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.035e-11 trise=2.026e-11 diff=9e-14
NMOS=450.0  PMOS=225.0: tfall=1.764e-11 trise=2.168e-11 diff=-4.04e-12
Upper bound found, NMOS=450.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 228.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.008e-11 trise=3.618e-11 diff=-6.1e-12
NMOS=180.0  PMOS=360.0: tfall=3.142e-11 trise=3.188e-11 diff=-4.6e-13
NMOS=180.0  PMOS=540.0: tfall=3.286e-11 trise=3.083e-11 diff=2.03e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 384.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=540 P=1152, tfall=9.208e-12, trise=9.203e-12, erf_err=0.1%)
inv_lut_c_driver_1 (N=228 P=225, tfall=2.122e-11, trise=2.089e-11, erf_err=1.6%)
inv_lut_c_driver_2 (N=180 P=384, tfall=3.16e-11, trise=3.161e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #489   cost=0.17727  area=1213.591delay=1.461e-10 tfall=2.95e-11  trise=2.96e-11  
Combo #119   cost=0.177286 area=1213.247delay=1.461e-10 tfall=2.95e-11  trise=3.12e-11  
Combo #123   cost=0.177286 area=1213.319delay=1.461e-10 tfall=2.91e-11  trise=3.13e-11  
Combo #493   cost=0.177287 area=1213.671delay=1.461e-10 tfall=2.96e-11  trise=2.96e-11  
Combo #618   cost=0.177288 area=1213.854delay=1.461e-10 tfall=2.95e-11  trise=2.91e-11  
Combo #619   cost=0.17729  area=1213.993delay=1.46e-10  tfall=2.94e-11  trise=2.88e-11  
Combo #494   cost=0.17729  area=1213.81 delay=1.461e-10 tfall=2.95e-11  trise=2.93e-11  
Combo #623   cost=0.177292 area=1214.065delay=1.46e-10  tfall=2.91e-11  trise=2.9e-11   
Combo #498   cost=0.177293 area=1213.882delay=1.461e-10 tfall=2.92e-11  trise=2.95e-11  
Combo #624   cost=0.177294 area=1214.204delay=1.46e-10  tfall=2.89e-11  trise=2.87e-11  

Re-equalizing rise and fall times on combo #489 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=585  PMOS=585: tfall=7.372e-12 trise=1.670e-11 diff=-9.328e-12
NMOS=585  PMOS=1170: tfall=9.205e-12 trise=1.012e-11 diff=-9.15e-13
NMOS=585  PMOS=1755: tfall=9.459e-12 trise=6.037e-12 diff=3.422e-12
Upper bound found, PMOS=1755
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1260, 1305]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1261

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=1.874e-11 trise=1.953e-11 diff=-7.9e-13
NMOS=315  PMOS=630: tfall=2.205e-11 trise=1.828e-11 diff=3.77e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 357

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.873e-11 trise=3.497e-11 diff=-6.24e-12
NMOS=180  PMOS=360: tfall=2.983e-11 trise=3.050e-11 diff=-6.7e-13
NMOS=180  PMOS=540: tfall=3.084e-11 trise=2.915e-11 diff=1.69e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 399

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=585 P=1261, tfall=9.501e-12, trise=9.5e-12, erf_err=0.0%)
inv_lut_c_driver_1 (N=315 P=357, tfall=1.996e-11, trise=1.983e-11, erf_err=0.7%)
inv_lut_c_driver_2 (N=180 P=399, tfall=3.005e-11, trise=3.005e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #489   cost=0.16237  area=1213.563delay=1.338e-10 tfall=2.99e-11  trise=2.93e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 7.0 
inv_lut_c_driver_1_nmos   : 7.0 
inv_lut_c_driver_0_pmos   : 28.0
inv_lut_c_driver_0_nmos   : 13.0
ptran_lut_c_driver_0_nmos : 7.0 
inv_lut_c_driver_2_nmos   : 4.0 
inv_lut_c_driver_2_pmos   : 8.0 
rest_lut_c_driver_pmos    : 1.0 

Validating transistor sizes
inv_lut_c_driver_1 is on upper bound
ptran_lut_c_driver_0 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   [1 -> 1]   
inv_lut_c_driver_1    : [3 -> 7]   [5 -> 13]  
inv_lut_c_driver_0    : [10 -> 14] [10 -> 14] 
ptran_lut_c_driver_0  : [3 -> 7]   [5 -> 13]  
inv_lut_c_driver_2    : [2 -> 6]   [2 -> 6]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=7.872e-12 trise=1.796e-11 diff=-1.0088e-11
NMOS=540.0  PMOS=1080.0: tfall=9.623e-12 trise=1.124e-11 diff=-1.617e-12
NMOS=540.0  PMOS=1620.0: tfall=1.102e-11 trise=7.247e-12 diff=3.773e-12
Upper bound found, PMOS=1620.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1215, 1260]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1215.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=1.895e-11 trise=1.965e-11 diff=-7e-13
NMOS=405.0  PMOS=810.0: tfall=2.234e-11 trise=1.871e-11 diff=3.63e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 455.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.880e-11 trise=3.486e-11 diff=-6.06e-12
NMOS=180.0  PMOS=360.0: tfall=2.981e-11 trise=3.008e-11 diff=-2.7e-13
NMOS=180.0  PMOS=540.0: tfall=3.073e-11 trise=2.890e-11 diff=1.83e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 375.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=540 P=1215, tfall=1.009e-11, trise=1.019e-11, erf_err=1.0%)
inv_lut_c_driver_1 (N=405 P=455, tfall=1.992e-11, trise=1.986e-11, erf_err=0.3%)
inv_lut_c_driver_2 (N=180 P=375, tfall=2.988e-11, trise=2.989e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2025 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1785  cost=0.17728  area=1214.403delay=1.46e-10  tfall=2.79e-11  trise=2.86e-11  
Combo #1387  cost=0.177287 area=1214.148delay=1.46e-10  tfall=2.81e-11  trise=2.95e-11  
Combo #1325  cost=0.177291 area=1213.716delay=1.461e-10 tfall=2.92e-11  trise=3e-11     
Combo #984   cost=0.177291 area=1214.231delay=1.46e-10  tfall=2.78e-11  trise=2.96e-11  
Combo #1830  cost=0.177292 area=1214.545delay=1.46e-10  tfall=2.78e-11  trise=2.85e-11  
Combo #1425  cost=0.177294 area=1214.356delay=1.46e-10  tfall=2.8e-11   trise=2.9e-11   
Combo #477   cost=0.177299 area=1213.117delay=1.462e-10 tfall=2.96e-11  trise=3.19e-11  
Combo #1281  cost=0.177301 area=1213.702delay=1.461e-10 tfall=2.94e-11  trise=3e-11     
Combo #1370  cost=0.177302 area=1213.862delay=1.461e-10 tfall=2.91e-11  trise=2.99e-11  
Combo #1334  cost=0.177305 area=1213.933delay=1.461e-10 tfall=2.93e-11  trise=2.95e-11  

Re-equalizing rise and fall times on combo #1785 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=630  PMOS=630: tfall=7.368e-12 trise=1.664e-11 diff=-9.272e-12
NMOS=630  PMOS=1260: tfall=9.268e-12 trise=1.012e-11 diff=-8.52e-13
NMOS=630  PMOS=1890: tfall=9.659e-12 trise=5.821e-12 diff=3.838e-12
Upper bound found, PMOS=1890
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1305, 1350]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1343

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=360  PMOS=360: tfall=1.841e-11 trise=1.938e-11 diff=-9.7e-13
NMOS=360  PMOS=720: tfall=2.197e-11 trise=1.818e-11 diff=3.79e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 418

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.731e-11 trise=3.310e-11 diff=-5.79e-12
NMOS=225  PMOS=450: tfall=2.837e-11 trise=2.939e-11 diff=-1.02e-12
NMOS=225  PMOS=675: tfall=2.945e-11 trise=2.834e-11 diff=1.11e-12
Upper bound found, PMOS=675
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 542

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=630 P=1343, tfall=9.526e-12, trise=9.597e-12, erf_err=0.7%)
inv_lut_c_driver_1 (N=360 P=418, tfall=2.002e-11, trise=1.979e-11, erf_err=1.1%)
inv_lut_c_driver_2 (N=225 P=542, tfall=2.88e-11, trise=2.88e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1785  cost=0.162395 area=1214.365delay=1.337e-10 tfall=2.9e-11   trise=2.88e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 7.0 9.0 
inv_lut_c_driver_1_nmos   : 7.0 8.0 
inv_lut_c_driver_0_pmos   : 28.029.0
inv_lut_c_driver_0_nmos   : 13.014.0
ptran_lut_c_driver_0_nmos : 7.0 8.0 
inv_lut_c_driver_2_nmos   : 4.0 5.0 
inv_lut_c_driver_2_pmos   : 8.0 12.0
rest_lut_c_driver_pmos    : 1.0 1.0 

Validating transistor sizes
inv_lut_c_driver_0 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_lut_c_driver_1    : [3 -> 7]   [5 -> 13]  [5 -> 13]  
inv_lut_c_driver_0    : [10 -> 14] [10 -> 14] [12 -> 20] 
ptran_lut_c_driver_0  : [3 -> 7]   [5 -> 13]  [5 -> 13]  
inv_lut_c_driver_2    : [2 -> 6]   [2 -> 6]   [2 -> 6]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=720.0  PMOS=720.0: tfall=7.248e-12 trise=1.635e-11 diff=-9.102e-12
NMOS=720.0  PMOS=1440.0: tfall=8.050e-12 trise=9.750e-12 diff=-1.7e-12
NMOS=720.0  PMOS=2160.0: tfall=9.680e-12 trise=4.794e-12 diff=4.886e-12
Upper bound found, PMOS=2160.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1530, 1575]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1538.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=1.713e-11 trise=1.875e-11 diff=-1.62e-12
NMOS=405.0  PMOS=810.0: tfall=2.123e-11 trise=1.760e-11 diff=3.63e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 509.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.778e-11 trise=3.430e-11 diff=-6.52e-12
NMOS=180.0  PMOS=360.0: tfall=2.873e-11 trise=2.964e-11 diff=-9.1e-13
NMOS=180.0  PMOS=540.0: tfall=2.970e-11 trise=2.808e-11 diff=1.62e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 414.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=720 P=1538, tfall=9.494e-12, trise=9.197e-12, erf_err=3.1%)
inv_lut_c_driver_1 (N=405 P=509, tfall=1.892e-11, trise=1.874e-11, erf_err=1.0%)
inv_lut_c_driver_2 (N=180 P=414, tfall=2.903e-11, trise=2.904e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 3645 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #535   cost=0.177311 area=1214.47 delay=1.46e-10  tfall=2.73e-11  trise=2.97e-11  
Combo #985   cost=0.177321 area=1214.806delay=1.46e-10  tfall=2.71e-11  trise=2.9e-11   
Combo #1692  cost=0.177321 area=1214.089delay=1.461e-10 tfall=2.82e-11  trise=3.04e-11  
Combo #517   cost=0.177326 area=1214.022delay=1.461e-10 tfall=2.88e-11  trise=3.02e-11  
Combo #1296  cost=0.177327 area=1214.128delay=1.461e-10 tfall=2.8e-11   trise=3.06e-11  
Combo #524   cost=0.177327 area=1213.983delay=1.461e-10 tfall=2.89e-11  trise=3.02e-11  
Combo #20    cost=0.177328 area=1213.249delay=1.462e-10 tfall=2.97e-11  trise=3.19e-11  
Combo #478   cost=0.177328 area=1213.687delay=1.461e-10 tfall=2.93e-11  trise=3.08e-11  
Combo #523   cost=0.177329 area=1213.844delay=1.461e-10 tfall=2.91e-11  trise=3.06e-11  
Combo #479   cost=0.177329 area=1213.825delay=1.461e-10 tfall=2.92e-11  trise=3.05e-11  

Re-equalizing rise and fall times on combo #535 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=585  PMOS=585: tfall=7.635e-12 trise=1.715e-11 diff=-9.515e-12
NMOS=585  PMOS=1170: tfall=9.464e-12 trise=1.051e-11 diff=-1.046e-12
NMOS=585  PMOS=1755: tfall=1.056e-11 trise=6.389e-12 diff=4.171e-12
Upper bound found, PMOS=1755
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1260, 1305]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1268

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=1.922e-11 trise=1.993e-11 diff=-7.1e-13
NMOS=315  PMOS=630: tfall=2.224e-11 trise=1.842e-11 diff=3.82e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 352

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=2.710e-11 trise=3.233e-11 diff=-5.23e-12
NMOS=270  PMOS=540: tfall=2.835e-11 trise=2.935e-11 diff=-1e-12
NMOS=270  PMOS=810: tfall=2.964e-11 trise=2.878e-11 diff=8.6e-13
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 669

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=585 P=1268, tfall=9.782e-12, trise=9.819e-12, erf_err=0.4%)
inv_lut_c_driver_1 (N=315 P=352, tfall=2.094e-11, trise=2.061e-11, erf_err=1.6%)
inv_lut_c_driver_2 (N=270 P=669, tfall=2.896e-11, trise=2.896e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #535   cost=0.162421 area=1214.372delay=1.337e-10 tfall=2.87e-11  trise=2.92e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 7.0 9.0 7.0 
inv_lut_c_driver_1_nmos   : 7.0 8.0 7.0 
inv_lut_c_driver_0_pmos   : 28.029.028.0
inv_lut_c_driver_0_nmos   : 13.014.013.0
ptran_lut_c_driver_0_nmos : 7.0 8.0 9.0 
inv_lut_c_driver_2_nmos   : 4.0 5.0 6.0 
inv_lut_c_driver_2_pmos   : 8.0 12.014.0
rest_lut_c_driver_pmos    : 1.0 1.0 1.0 

Validating transistor sizes
inv_lut_c_driver_2 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   [1 -> 1]   [1 -> 1]   [1 -> 1]   
inv_lut_c_driver_1    : [3 -> 7]   [5 -> 13]  [5 -> 13]  [5 -> 13]  
inv_lut_c_driver_0    : [10 -> 14] [10 -> 14] [12 -> 20] [12 -> 20] 
ptran_lut_c_driver_0  : [3 -> 7]   [5 -> 13]  [5 -> 13]  [5 -> 13]  
inv_lut_c_driver_2    : [2 -> 6]   [2 -> 6]   [2 -> 6]   [4 -> 12]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=720.0  PMOS=720.0: tfall=7.249e-12 trise=1.633e-11 diff=-9.081e-12
NMOS=720.0  PMOS=1440.0: tfall=9.233e-12 trise=9.730e-12 diff=-4.97e-13
NMOS=720.0  PMOS=2160.0: tfall=9.681e-12 trise=4.582e-12 diff=5.099e-12
Upper bound found, PMOS=2160.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1485, 1530]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1491.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=1.870e-11 trise=1.943e-11 diff=-7.3e-13
NMOS=405.0  PMOS=810.0: tfall=2.266e-11 trise=1.809e-11 diff=4.57e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 448.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=2.586e-11 trise=3.051e-11 diff=-4.65e-12
NMOS=360.0  PMOS=720.0: tfall=2.712e-11 trise=2.817e-11 diff=-1.05e-12
NMOS=360.0  PMOS=1080.0: tfall=2.822e-11 trise=2.782e-11 diff=4e-13
Upper bound found, PMOS=1080.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [945, 990]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 958.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=720 P=1491, tfall=9.372e-12, trise=9.408e-12, erf_err=0.4%)
inv_lut_c_driver_1 (N=405 P=448, tfall=2.094e-11, trise=2.037e-11, erf_err=2.7%)
inv_lut_c_driver_2 (N=360 P=957, tfall=2.784e-11, trise=2.784e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 6561 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1639  cost=0.177317 area=1214.258delay=1.46e-10  tfall=2.85e-11  trise=2.95e-11  
Combo #1720  cost=0.177318 area=1214.403delay=1.46e-10  tfall=2.82e-11  trise=2.92e-11  
Combo #2349  cost=0.177322 area=1213.807delay=1.461e-10 tfall=2.97e-11  trise=2.99e-11  
Combo #895   cost=0.177322 area=1213.997delay=1.461e-10 tfall=2.94e-11  trise=2.95e-11  
Combo #2368  cost=0.177323 area=1214.436delay=1.46e-10  tfall=2.83e-11  trise=2.91e-11  
Combo #3171  cost=0.177324 area=1214.793delay=1.46e-10  tfall=2.82e-11  trise=2.81e-11  
Combo #901   cost=0.177331 area=1213.839delay=1.461e-10 tfall=2.98e-11  trise=2.99e-11  
Combo #1630  cost=0.177332 area=1214.019delay=1.461e-10 tfall=2.96e-11  trise=2.94e-11  
Combo #902   cost=0.177332 area=1213.977delay=1.461e-10 tfall=2.96e-11  trise=2.96e-11  
Combo #1631  cost=0.177333 area=1214.158delay=1.461e-10 tfall=2.95e-11  trise=2.91e-11  

Re-equalizing rise and fall times on combo #1639 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=630  PMOS=630: tfall=7.079e-12 trise=1.602e-11 diff=-8.941e-12
NMOS=630  PMOS=1260: tfall=8.979e-12 trise=9.586e-12 diff=-6.07e-13
NMOS=630  PMOS=1890: tfall=9.929e-12 trise=5.322e-12 diff=4.607e-12
Upper bound found, PMOS=1890
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1305, 1350]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1319

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=1.931e-11 trise=1.991e-11 diff=-6e-13
NMOS=315  PMOS=630: tfall=2.291e-11 trise=1.854e-11 diff=4.37e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 345

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=2.719e-11 trise=3.276e-11 diff=-5.57e-12
NMOS=270  PMOS=540: tfall=2.839e-11 trise=2.976e-11 diff=-1.37e-12
NMOS=270  PMOS=810: tfall=2.968e-11 trise=2.911e-11 diff=5.7e-13
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 721

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=630 P=1319, tfall=9.157e-12, trise=9.186e-12, erf_err=0.3%)
inv_lut_c_driver_1 (N=315 P=345, tfall=2.127e-11, trise=2.067e-11, erf_err=2.8%)
inv_lut_c_driver_2 (N=270 P=721, tfall=2.926e-11, trise=2.921e-11, erf_err=0.2%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1639  cost=0.162431 area=1214.209delay=1.338e-10 tfall=2.9e-11   trise=2.96e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 7.0 9.0 7.0 7.0 
inv_lut_c_driver_1_nmos   : 7.0 8.0 7.0 7.0 
inv_lut_c_driver_0_pmos   : 28.029.028.029.0
inv_lut_c_driver_0_nmos   : 13.014.013.014.0
ptran_lut_c_driver_0_nmos : 7.0 8.0 9.0 6.0 
inv_lut_c_driver_2_nmos   : 4.0 5.0 6.0 6.0 
inv_lut_c_driver_2_pmos   : 8.0 12.014.016.0
rest_lut_c_driver_pmos    : 1.0 1.0 1.0 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_c_driver_not_1
inv_lut_c_driver_not_2

Transistor size ranges for lut_c_driver_not:
inv_lut_c_driver_not_2  : [1 -> 9]   
inv_lut_c_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.532e-11 trise=2.927e-11 diff=-3.95e-12
NMOS=180.0  PMOS=360.0: tfall=2.589e-11 trise=2.754e-11 diff=-1.65e-12
NMOS=180.0  PMOS=540.0: tfall=2.745e-11 trise=2.715e-11 diff=3e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 496.0

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=3.589e-11 trise=3.777e-11 diff=-1.88e-12
NMOS=225.0  PMOS=450.0: tfall=3.737e-11 trise=3.456e-11 diff=2.81e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 282.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=495, tfall=2.733e-11, trise=2.737e-11, erf_err=0.1%)
inv_lut_c_driver_not_2 (N=225 P=282, tfall=3.626e-11, trise=3.626e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #23    cost=0.177076 area=1214.712delay=1.458e-10 tfall=3.58e-11  trise=3.61e-11  
Combo #24    cost=0.177081 area=1214.87 delay=1.458e-10 tfall=3.55e-11  trise=3.59e-11  
Combo #33    cost=0.177093 area=1215.134delay=1.457e-10 tfall=3.54e-11  trise=3.55e-11  
Combo #32    cost=0.177095 area=1214.977delay=1.458e-10 tfall=3.57e-11  trise=3.57e-11  
Combo #22    cost=0.177097 area=1214.55 delay=1.458e-10 tfall=3.63e-11  trise=3.66e-11  
Combo #25    cost=0.177098 area=1215.023delay=1.458e-10 tfall=3.54e-11  trise=3.59e-11  
Combo #14    cost=0.177103 area=1214.428delay=1.458e-10 tfall=3.65e-11  trise=3.69e-11  
Combo #34    cost=0.177103 area=1215.288delay=1.457e-10 tfall=3.52e-11  trise=3.54e-11  
Combo #31    cost=0.177108 area=1214.815delay=1.458e-10 tfall=3.63e-11  trise=3.6e-11   
Combo #26    cost=0.17712  area=1215.172delay=1.458e-10 tfall=3.54e-11  trise=3.59e-11  

Re-equalizing rise and fall times on combo #23 (ranked #1)

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.602e-11 trise=3.047e-11 diff=-4.45e-12
NMOS=135  PMOS=270: tfall=2.688e-11 trise=2.800e-11 diff=-1.12e-12
NMOS=135  PMOS=405: tfall=2.776e-11 trise=2.725e-11 diff=5.1e-13
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 357

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=3.535e-11 trise=3.707e-11 diff=-1.72e-12
NMOS=270  PMOS=540: tfall=3.726e-11 trise=3.487e-11 diff=2.39e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 344

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=135 P=357, tfall=2.765e-11, trise=2.771e-11, erf_err=0.2%)
inv_lut_c_driver_not_2 (N=270 P=344, tfall=3.587e-11, trise=3.587e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #23    cost=0.162127 area=1214.588delay=1.335e-10 tfall=3.59e-11  trise=3.6e-11   

Sizing results for lut_c_driver_not:
inv_lut_c_driver_not_2_nmos : 6.0 
inv_lut_c_driver_not_1_nmos : 3.0 
inv_lut_c_driver_not_2_pmos : 7.0 
inv_lut_c_driver_not_1_pmos : 7.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_b_driver_2

Transistor size ranges for lut_b_driver:
inv_lut_b_driver_2  : [5 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=1.312e-11 trise=2.480e-11 diff=-1.168e-11
NMOS=405.0  PMOS=810.0: tfall=1.442e-11 trise=1.618e-11 diff=-1.76e-12
NMOS=405.0  PMOS=1215.0: tfall=1.548e-11 trise=1.124e-11 diff=4.24e-12
Upper bound found, PMOS=1215.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [900, 945]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 921.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=405 P=921, tfall=1.463e-11, trise=1.464e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #6     cost=0.176972 area=1215.192delay=1.456e-10 tfall=1.37e-11  trise=1.28e-11  
Combo #5     cost=0.176972 area=1214.995delay=1.457e-10 tfall=1.41e-11  trise=1.37e-11  
Combo #7     cost=0.176973 area=1215.387delay=1.456e-10 tfall=1.33e-11  trise=1.2e-11   
Combo #8     cost=0.176976 area=1215.579delay=1.456e-10 tfall=1.3e-11   trise=1.13e-11  
Combo #4     cost=0.176978 area=1214.796delay=1.457e-10 tfall=1.46e-11  trise=1.46e-11  
Combo #3     cost=0.176991 area=1214.592delay=1.457e-10 tfall=1.54e-11  trise=1.57e-11  
Combo #2     cost=0.177008 area=1214.385delay=1.458e-10 tfall=1.62e-11  trise=1.69e-11  
Combo #1     cost=0.177036 area=1214.173delay=1.458e-10 tfall=1.73e-11  trise=1.84e-11  
Combo #0     cost=0.177084 area=1213.955delay=1.459e-10 tfall=1.89e-11  trise=2.03e-11  

Re-equalizing rise and fall times on combo #6 (ranked #1)

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=495  PMOS=495: tfall=1.194e-11 trise=2.297e-11 diff=-1.103e-11
NMOS=495  PMOS=990: tfall=1.325e-11 trise=1.439e-11 diff=-1.14e-12
NMOS=495  PMOS=1485: tfall=1.454e-11 trise=9.218e-12 diff=5.322e-12
Upper bound found, PMOS=1485
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1035, 1080]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1056

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=495 P=1056, tfall=1.359e-11, trise=1.359e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #6     cost=0.162038 area=1215.076delay=1.334e-10 tfall=1.38e-11  trise=1.35e-11  

Sizing results for lut_b_driver:
inv_lut_b_driver_2_pmos : 23.0
inv_lut_b_driver_2_nmos : 11.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_b_driver_not_1
inv_lut_b_driver_not_2

Transistor size ranges for lut_b_driver_not:
inv_lut_b_driver_not_1  : [2 -> 10]  
inv_lut_b_driver_not_2  : [3 -> 11]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=5.890e-12 trise=1.279e-11 diff=-6.9e-12
NMOS=270.0  PMOS=540.0: tfall=7.456e-12 trise=5.908e-12 diff=1.548e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 476.0

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=2.134e-11 trise=2.116e-11 diff=1.8e-13
NMOS=630.0  PMOS=315.0: tfall=1.793e-11 trise=2.300e-11 diff=-5.07e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF NMOS size in range: [315, 360]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 322.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=270 P=476, tfall=7.122e-12, trise=7.145e-12, erf_err=0.3%)
inv_lut_b_driver_not_2 (N=322 P=315, tfall=2.119e-11, trise=2.12e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #51    cost=0.176845 area=1215.653delay=1.455e-10 tfall=1.97e-11  trise=1.91e-11  
Combo #42    cost=0.176846 area=1215.468delay=1.455e-10 tfall=2.04e-11  trise=1.95e-11  
Combo #52    cost=0.176849 area=1215.788delay=1.455e-10 tfall=1.94e-11  trise=1.86e-11  
Combo #41    cost=0.176849 area=1215.331delay=1.455e-10 tfall=2.07e-11  trise=2.02e-11  
Combo #60    cost=0.17685  area=1215.834delay=1.455e-10 tfall=1.91e-11  trise=1.88e-11  
Combo #50    cost=0.176851 area=1215.516delay=1.455e-10 tfall=2e-11     trise=1.98e-11  
Combo #43    cost=0.176851 area=1215.603delay=1.455e-10 tfall=2.02e-11  trise=1.91e-11  
Combo #61    cost=0.176852 area=1215.968delay=1.454e-10 tfall=1.88e-11  trise=1.83e-11  
Combo #33    cost=0.176856 area=1215.278delay=1.455e-10 tfall=2.14e-11  trise=2.02e-11  
Combo #32    cost=0.176856 area=1215.141delay=1.455e-10 tfall=2.17e-11  trise=2.08e-11  

Re-equalizing rise and fall times on combo #51 (ranked #1)

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=6.114e-12 trise=1.331e-11 diff=-7.196e-12
NMOS=315  PMOS=630: tfall=7.715e-12 trise=6.194e-12 diff=1.521e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 560

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_nmos size upper bound
NMOS=405  PMOS=405: tfall=1.968e-11 trise=1.903e-11 diff=6.5e-13
NMOS=810  PMOS=405: tfall=1.713e-11 trise=2.189e-11 diff=-4.76e-12
Upper bound found, NMOS=810
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 440

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=315 P=560, tfall=7.483e-12, trise=7.54e-12, erf_err=0.8%)
inv_lut_b_driver_not_2 (N=440 P=405, tfall=1.923e-11, trise=1.923e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #51    cost=0.161919 area=1215.618delay=1.332e-10 tfall=1.89e-11  trise=2e-11     

Sizing results for lut_b_driver_not:
inv_lut_b_driver_not_2_nmos : 9.0 
inv_lut_b_driver_not_1_pmos : 12.0
inv_lut_b_driver_not_2_pmos : 9.0 
inv_lut_b_driver_not_1_nmos : 7.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_e_driver_2

Transistor size ranges for lut_e_driver:
inv_lut_e_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.186e-11 trise=2.276e-11 diff=-1.09e-11
NMOS=180.0  PMOS=360.0: tfall=1.263e-11 trise=1.520e-11 diff=-2.57e-12
NMOS=180.0  PMOS=540.0: tfall=1.346e-11 trise=1.149e-11 diff=1.97e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 456.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=180 P=456, tfall=1.306e-11, trise=1.307e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2     cost=0.176836 area=1215.66 delay=1.455e-10 tfall=1.46e-11  trise=1.52e-11  
Combo #3     cost=0.176846 area=1215.913delay=1.454e-10 tfall=1.31e-11  trise=1.3e-11   
Combo #1     cost=0.176853 area=1215.389delay=1.455e-10 tfall=1.87e-11  trise=1.87e-11  
Combo #4     cost=0.17686  area=1216.153delay=1.454e-10 tfall=1.19e-11  trise=1.13e-11  
Combo #5     cost=0.176877 area=1216.386delay=1.454e-10 tfall=1.1e-11   trise=9.9e-12   
Combo #6     cost=0.176899 area=1216.611delay=1.454e-10 tfall=1.07e-11  trise=8.8e-12   
Combo #7     cost=0.176922 area=1216.832delay=1.454e-10 tfall=1.03e-11  trise=8e-12     
Combo #0     cost=0.176961 area=1215.081delay=1.456e-10 tfall=3.11e-11  trise=2.71e-11  

Re-equalizing rise and fall times on combo #2 (ranked #1)

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=1.379e-11 trise=2.601e-11 diff=-1.222e-11
NMOS=135  PMOS=270: tfall=1.459e-11 trise=1.751e-11 diff=-2.92e-12
NMOS=135  PMOS=405: tfall=1.539e-11 trise=1.365e-11 diff=1.74e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 350

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=135 P=350, tfall=1.501e-11, trise=1.499e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2     cost=0.161894 area=1215.618delay=1.332e-10 tfall=1.6e-11   trise=1.49e-11  

Sizing results for lut_e_driver:
inv_lut_e_driver_2_pmos : 7.0 
inv_lut_e_driver_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_e_driver_not_1
inv_lut_e_driver_not_2

Transistor size ranges for lut_e_driver_not:
inv_lut_e_driver_not_1  : [1 -> 8]   
inv_lut_e_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.036e-12 trise=1.102e-11 diff=-5.984e-12
NMOS=180.0  PMOS=360.0: tfall=6.148e-12 trise=5.907e-12 diff=2.41e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 351.0

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.833e-11 trise=1.795e-11 diff=3.8e-13
NMOS=360.0  PMOS=180.0: tfall=1.524e-11 trise=2.038e-11 diff=-5.14e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 188.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=180 P=351, tfall=6.127e-12, trise=6.138e-12, erf_err=0.2%)
inv_lut_e_driver_not_2 (N=188 P=180, tfall=1.804e-11, trise=1.803e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #10    cost=0.1768   area=1215.703delay=1.454e-10 tfall=2.17e-11  trise=2.22e-11  
Combo #11    cost=0.176803 area=1215.87 delay=1.454e-10 tfall=2.07e-11  trise=2.03e-11  
Combo #19    cost=0.176813 area=1216.107delay=1.454e-10 tfall=1.9e-11   trise=1.87e-11  
Combo #18    cost=0.176815 area=1215.941delay=1.454e-10 tfall=2.03e-11  trise=2.09e-11  
Combo #12    cost=0.176819 area=1216.027delay=1.454e-10 tfall=2.04e-11  trise=1.97e-11  
Combo #2     cost=0.176821 area=1215.433delay=1.455e-10 tfall=2.61e-11  trise=2.61e-11  
Combo #20    cost=0.176825 area=1216.264delay=1.454e-10 tfall=1.84e-11  trise=1.78e-11  
Combo #9     cost=0.176833 area=1215.522delay=1.455e-10 tfall=2.47e-11  trise=2.72e-11  
Combo #3     cost=0.176833 area=1215.599delay=1.455e-10 tfall=2.56e-11  trise=2.48e-11  
Combo #27    cost=0.176834 area=1216.327delay=1.454e-10 tfall=1.81e-11  trise=1.8e-11   

Re-equalizing rise and fall times on combo #10 (ranked #1)

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=6.140e-12 trise=1.310e-11 diff=-6.96e-12
NMOS=90  PMOS=180: tfall=7.167e-12 trise=7.469e-12 diff=-3.02e-13
NMOS=90  PMOS=270: tfall=8.111e-12 trise=5.166e-12 diff=2.945e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 186

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.151e-11 trise=2.215e-11 diff=-6.4e-13
NMOS=135  PMOS=270: tfall=2.395e-11 trise=1.763e-11 diff=6.32e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [135, 180]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 141

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=90 P=186, tfall=7.267e-12, trise=7.317e-12, erf_err=0.7%)
inv_lut_e_driver_not_2 (N=135 P=141, tfall=2.163e-11, trise=2.167e-11, erf_err=0.2%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #10    cost=0.161849 area=1215.7  delay=1.331e-10 tfall=2.21e-11  trise=2.18e-11  

Sizing results for lut_e_driver_not:
inv_lut_e_driver_not_2_pmos : 3.0 
inv_lut_e_driver_not_1_pmos : 4.0 
inv_lut_e_driver_not_2_nmos : 3.0 
inv_lut_e_driver_not_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_d_driver_2

Transistor size ranges for lut_d_driver:
inv_lut_d_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.391e-11 trise=2.599e-11 diff=-1.208e-11
NMOS=180.0  PMOS=360.0: tfall=1.468e-11 trise=1.760e-11 diff=-2.92e-12
NMOS=180.0  PMOS=540.0: tfall=1.552e-11 trise=1.318e-11 diff=2.34e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 451.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=180 P=451, tfall=1.51e-11, trise=1.509e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #4     cost=0.17673  area=1216.007delay=1.453e-10 tfall=1.37e-11  trise=1.31e-11  
Combo #5     cost=0.176732 area=1216.238delay=1.453e-10 tfall=1.27e-11  trise=1.15e-11  
Combo #3     cost=0.176737 area=1215.768delay=1.454e-10 tfall=1.51e-11  trise=1.51e-11  
Combo #6     cost=0.176741 area=1216.462delay=1.453e-10 tfall=1.2e-11   trise=1.03e-11  
Combo #7     cost=0.176757 area=1216.681delay=1.453e-10 tfall=1.14e-11  trise=9.5e-12   
Combo #2     cost=0.176762 area=1215.517delay=1.454e-10 tfall=1.74e-11  trise=1.78e-11  
Combo #1     cost=0.176834 area=1215.247delay=1.455e-10 tfall=2.21e-11  trise=2.22e-11  
Combo #0     cost=0.177099 area=1214.941delay=1.458e-10 tfall=3.8e-11   trise=3.14e-11  

Re-equalizing rise and fall times on combo #4 (ranked #1)

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.220e-11 trise=2.369e-11 diff=-1.149e-11
NMOS=225  PMOS=450: tfall=1.314e-11 trise=1.553e-11 diff=-2.39e-12
NMOS=225  PMOS=675: tfall=1.422e-11 trise=1.122e-11 diff=3e-12
Upper bound found, PMOS=675
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 540

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=225 P=540, tfall=1.357e-11, trise=1.356e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #4     cost=0.161774 area=1215.974delay=1.33e-10  tfall=1.36e-11  trise=1.36e-11  

Sizing results for lut_d_driver:
inv_lut_d_driver_2_nmos : 5.0 
inv_lut_d_driver_2_pmos : 12.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_d_driver_not_1
inv_lut_d_driver_not_2

Transistor size ranges for lut_d_driver_not:
inv_lut_d_driver_not_2  : [1 -> 8]   
inv_lut_d_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.165e-12 trise=1.136e-11 diff=-6.195e-12
NMOS=180.0  PMOS=360.0: tfall=6.619e-12 trise=5.656e-12 diff=9.63e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 328.0

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.049e-11 trise=2.036e-11 diff=1.3e-13
NMOS=360.0  PMOS=180.0: tfall=1.694e-11 trise=2.221e-11 diff=-5.27e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 183.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=180 P=328, tfall=6.378e-12, trise=6.398e-12, erf_err=0.3%)
inv_lut_d_driver_not_2 (N=183 P=180, tfall=2.037e-11, trise=2.039e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #20    cost=0.176665 area=1216.169delay=1.453e-10 tfall=2.08e-11  trise=1.99e-11  
Combo #19    cost=0.176668 area=1216.014delay=1.453e-10 tfall=2.16e-11  trise=2.12e-11  
Combo #28    cost=0.176669 area=1216.382delay=1.452e-10 tfall=1.95e-11  trise=1.9e-11   
Combo #27    cost=0.176675 area=1216.226delay=1.453e-10 tfall=2.04e-11  trise=2.04e-11  
Combo #21    cost=0.176675 area=1216.318delay=1.453e-10 tfall=2.05e-11  trise=1.92e-11  
Combo #29    cost=0.176676 area=1216.531delay=1.452e-10 tfall=1.9e-11   trise=1.83e-11  
Combo #12    cost=0.176676 area=1215.94 delay=1.453e-10 tfall=2.33e-11  trise=2.11e-11  
Combo #11    cost=0.176681 area=1215.784delay=1.453e-10 tfall=2.37e-11  trise=2.28e-11  
Combo #30    cost=0.176682 area=1216.675delay=1.452e-10 tfall=1.89e-11  trise=1.72e-11  
Combo #36    cost=0.176682 area=1216.584delay=1.452e-10 tfall=1.87e-11  trise=1.85e-11  

Re-equalizing rise and fall times on combo #20 (ranked #1)

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.383e-12 trise=1.391e-11 diff=-7.527e-12
NMOS=135  PMOS=270: tfall=7.658e-12 trise=7.566e-12 diff=9.2e-14
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 268

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=225  PMOS=225: tfall=2.013e-11 trise=1.999e-11 diff=1.4e-13
NMOS=450  PMOS=225: tfall=1.774e-11 trise=2.211e-11 diff=-4.37e-12
Upper bound found, NMOS=450
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 229

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=135 P=268, tfall=7.664e-12, trise=7.662e-12, erf_err=0.0%)
inv_lut_d_driver_not_2 (N=229 P=225, tfall=2.003e-11, trise=2.003e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #20    cost=0.161732 area=1216.128delay=1.33e-10  tfall=1.96e-11  trise=2.16e-11  

Sizing results for lut_d_driver_not:
inv_lut_d_driver_not_1_pmos : 5.0 
inv_lut_d_driver_not_2_pmos : 5.0 
inv_lut_d_driver_not_1_nmos : 3.0 
inv_lut_d_driver_not_2_nmos : 5.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_f_driver_2

Transistor size ranges for lut_f_driver:
inv_lut_f_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.204e-11 trise=2.359e-11 diff=-1.155e-11
NMOS=180.0  PMOS=360.0: tfall=1.289e-11 trise=1.552e-11 diff=-2.63e-12
NMOS=180.0  PMOS=540.0: tfall=1.385e-11 trise=1.138e-11 diff=2.47e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 445.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=445, tfall=1.332e-11, trise=1.332e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.176645 area=1216.187delay=1.452e-10 tfall=1.33e-11  trise=1.33e-11  
Combo #4     cost=0.176646 area=1216.425delay=1.452e-10 tfall=1.21e-11  trise=1.15e-11  
Combo #5     cost=0.176654 area=1216.654delay=1.452e-10 tfall=1.13e-11  trise=1e-11     
Combo #2     cost=0.176659 area=1215.938delay=1.453e-10 tfall=1.53e-11  trise=1.58e-11  
Combo #6     cost=0.176667 area=1216.876delay=1.452e-10 tfall=1.08e-11  trise=8.9e-12   
Combo #7     cost=0.176685 area=1217.093delay=1.452e-10 tfall=1.04e-11  trise=8.2e-12   
Combo #1     cost=0.176707 area=1215.67 delay=1.454e-10 tfall=1.9e-11   trise=1.97e-11  
Combo #0     cost=0.176902 area=1215.366delay=1.456e-10 tfall=3.15e-11  trise=2.83e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.204e-11 trise=2.359e-11 diff=-1.155e-11
NMOS=180  PMOS=360: tfall=1.289e-11 trise=1.552e-11 diff=-2.63e-12
NMOS=180  PMOS=540: tfall=1.385e-11 trise=1.138e-11 diff=2.47e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 445

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=445, tfall=1.332e-11, trise=1.332e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.161701 area=1216.128delay=1.33e-10  tfall=1.43e-11  trise=1.31e-11  

Sizing results for lut_f_driver:
inv_lut_f_driver_2_pmos : 9.0 
inv_lut_f_driver_2_nmos : 4.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_f_driver_not_1
inv_lut_f_driver_not_2

Transistor size ranges for lut_f_driver_not:
inv_lut_f_driver_not_1  : [1 -> 8]   
inv_lut_f_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.102e-12 trise=1.124e-11 diff=-6.138e-12
NMOS=180.0  PMOS=360.0: tfall=6.320e-12 trise=5.792e-12 diff=5.28e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 341.0

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.880e-11 trise=1.834e-11 diff=4.6e-13
NMOS=360.0  PMOS=180.0: tfall=1.563e-11 trise=2.096e-11 diff=-5.33e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 191.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=180 P=341, tfall=6.241e-12, trise=6.273e-12, erf_err=0.5%)
inv_lut_f_driver_not_2 (N=191 P=180, tfall=1.844e-11, trise=1.845e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #19    cost=0.176579 area=1216.362delay=1.452e-10 tfall=1.95e-11  trise=1.89e-11  
Combo #11    cost=0.176588 area=1216.128delay=1.452e-10 tfall=2.15e-11  trise=2.07e-11  
Combo #20    cost=0.176591 area=1216.52 delay=1.452e-10 tfall=1.9e-11   trise=1.84e-11  
Combo #27    cost=0.176594 area=1216.579delay=1.452e-10 tfall=1.85e-11  trise=1.85e-11  
Combo #10    cost=0.176596 area=1215.96 delay=1.452e-10 tfall=2.25e-11  trise=2.26e-11  
Combo #18    cost=0.176596 area=1216.194delay=1.452e-10 tfall=2.08e-11  trise=2.13e-11  
Combo #28    cost=0.176599 area=1216.737delay=1.451e-10 tfall=1.78e-11  trise=1.75e-11  
Combo #12    cost=0.176602 area=1216.286delay=1.452e-10 tfall=2.13e-11  trise=2.02e-11  
Combo #21    cost=0.176606 area=1216.671delay=1.452e-10 tfall=1.89e-11  trise=1.8e-11   
Combo #26    cost=0.176611 area=1216.411delay=1.452e-10 tfall=1.99e-11  trise=2.07e-11  

Re-equalizing rise and fall times on combo #19 (ranked #1)

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=5.742e-12 trise=1.260e-11 diff=-6.858e-12
NMOS=135  PMOS=270: tfall=6.860e-12 trise=6.883e-12 diff=-2.3e-14
NMOS=135  PMOS=405: tfall=8.072e-12 trise=3.936e-12 diff=4.136e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 271

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=1.939e-11 trise=1.918e-11 diff=2.1e-13
NMOS=360  PMOS=180: tfall=1.652e-11 trise=2.206e-11 diff=-5.54e-12
Upper bound found, NMOS=360
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 185

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=135 P=271, tfall=6.898e-12, trise=6.898e-12, erf_err=0.0%)
inv_lut_f_driver_not_2 (N=185 P=180, tfall=1.922e-11, trise=1.924e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #19    cost=0.161624 area=1216.366delay=1.329e-10 tfall=1.92e-11  trise=1.94e-11  

Sizing results for lut_f_driver_not:
inv_lut_f_driver_not_1_nmos : 3.0 
inv_lut_f_driver_not_2_nmos : 4.0 
inv_lut_f_driver_not_1_pmos : 6.0 
inv_lut_f_driver_not_2_pmos : 4.0 

Validating transistor sizes
Sizing results are valid

Duration: 2682.16415501
Current Cost: 0.161623524087
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_ble_output                         |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_ble_output
inv_local_ble_output_1
inv_local_ble_output_2

Transistor size ranges for local_ble_output:
inv_local_ble_output_2  : [1 -> 9]   
ptran_local_ble_output  : [1 -> 9]   
inv_local_ble_output_1  : [1 -> 8]   
rest_local_ble_output   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.030e-11 trise=2.438e-11 diff=-1.408e-11
NMOS=180.0  PMOS=360.0: tfall=1.316e-11 trise=2.011e-11 diff=-6.95e-12
NMOS=180.0  PMOS=540.0: tfall=1.565e-11 trise=2.175e-11 diff=-6.1e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=540.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.180e-10 trise=1.341e-10 diff=-1.61e-11
NMOS=225.0  PMOS=450.0: tfall=1.194e-10 trise=1.190e-10 diff=4e-13
Upper bound found, PMOS=450.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 437.0

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=180 P=540, tfall=1.669e-11, trise=2.2e-11, erf_err=31.8%)
inv_local_ble_output_2 (N=225 P=437, tfall=1.193e-10, trise=1.193e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.156e-11 trise=2.617e-11 diff=-1.461e-11
NMOS=180.0  PMOS=360.0: tfall=1.431e-11 trise=2.272e-11 diff=-8.41e-12
NMOS=180.0  PMOS=540.0: tfall=1.669e-11 trise=2.200e-11 diff=-5.31e-12
NMOS=180.0  PMOS=720.0: tfall=1.900e-11 trise=2.216e-11 diff=-3.16e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.183e-10 trise=1.375e-10 diff=-1.92e-11
NMOS=225.0  PMOS=450.0: tfall=1.196e-10 trise=1.221e-10 diff=-2.5e-12
NMOS=225.0  PMOS=675.0: tfall=1.223e-10 trise=1.182e-10 diff=4.1e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 546.0

ERF SUMMARY (iteration 2):
inv_local_ble_output_1 (N=180 P=720, tfall=1.954e-11, trise=2.254e-11, erf_err=15.4%)
inv_local_ble_output_2 (N=225 P=546, tfall=1.202e-10, trise=1.202e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.219e-11 trise=2.566e-11 diff=-1.347e-11
NMOS=180.0  PMOS=360.0: tfall=1.488e-11 trise=2.327e-11 diff=-8.39e-12
NMOS=180.0  PMOS=540.0: tfall=1.721e-11 trise=2.247e-11 diff=-5.26e-12
NMOS=180.0  PMOS=720.0: tfall=1.954e-11 trise=2.254e-11 diff=-3e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.183e-10 trise=1.375e-10 diff=-1.92e-11
NMOS=225.0  PMOS=450.0: tfall=1.196e-10 trise=1.221e-10 diff=-2.5e-12
NMOS=225.0  PMOS=675.0: tfall=1.223e-10 trise=1.182e-10 diff=4.1e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 546.0

ERF SUMMARY (iteration 3):
inv_local_ble_output_1 (N=180 P=720, tfall=1.954e-11, trise=2.254e-11, erf_err=15.4%)
inv_local_ble_output_2 (N=225 P=546, tfall=1.202e-10, trise=1.202e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.219e-11 trise=2.566e-11 diff=-1.347e-11
NMOS=180.0  PMOS=360.0: tfall=1.488e-11 trise=2.327e-11 diff=-8.39e-12
NMOS=180.0  PMOS=540.0: tfall=1.721e-11 trise=2.247e-11 diff=-5.26e-12
NMOS=180.0  PMOS=720.0: tfall=1.954e-11 trise=2.254e-11 diff=-3e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.183e-10 trise=1.375e-10 diff=-1.92e-11
NMOS=225.0  PMOS=450.0: tfall=1.196e-10 trise=1.221e-10 diff=-2.5e-12
NMOS=225.0  PMOS=675.0: tfall=1.223e-10 trise=1.182e-10 diff=4.1e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 546.0

ERF SUMMARY (iteration 4):
inv_local_ble_output_1 (N=180 P=720, tfall=1.954e-11, trise=2.254e-11, erf_err=15.4%)
inv_local_ble_output_2 (N=225 P=546, tfall=1.202e-10, trise=1.202e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 648 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #120   cost=0.175689 area=1214.521delay=1.447e-10 tfall=1.193e-10 trise=1.244e-10 
Combo #131   cost=0.17569  area=1215.559delay=1.445e-10 tfall=1.123e-10 trise=1.222e-10 
Combo #130   cost=0.175704 area=1215.272delay=1.446e-10 tfall=1.148e-10 trise=1.231e-10 
Combo #129   cost=0.175706 area=1214.974delay=1.446e-10 tfall=1.163e-10 trise=1.244e-10 
Combo #128   cost=0.175722 area=1214.659delay=1.447e-10 tfall=1.181e-10 trise=1.264e-10 
Combo #121   cost=0.175724 area=1214.819delay=1.447e-10 tfall=1.194e-10 trise=1.238e-10 
Combo #139   cost=0.175727 area=1215.713delay=1.445e-10 tfall=1.119e-10 trise=1.235e-10 
Combo #138   cost=0.175728 area=1215.414delay=1.446e-10 tfall=1.134e-10 trise=1.247e-10 
Combo #119   cost=0.175733 area=1214.206delay=1.447e-10 tfall=1.228e-10 trise=1.264e-10 
Combo #122   cost=0.175737 area=1215.106delay=1.446e-10 tfall=1.185e-10 trise=1.229e-10 

Re-equalizing rise and fall times on combo #120 (ranked #1)

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.363e-11 trise=2.845e-11 diff=-1.482e-11
NMOS=90  PMOS=180: tfall=1.576e-11 trise=2.376e-11 diff=-8e-12
NMOS=90  PMOS=270: tfall=1.774e-11 trise=2.045e-11 diff=-2.71e-12
NMOS=90  PMOS=360: tfall=1.976e-11 trise=2.096e-11 diff=-1.2e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.173e-10 trise=1.395e-10 diff=-2.22e-11
NMOS=225  PMOS=450: tfall=1.195e-10 trise=1.261e-10 diff=-6.6e-12
NMOS=225  PMOS=675: tfall=1.228e-10 trise=1.228e-10 diff=0.0
NMOS=225  PMOS=900: tfall=1.239e-10 trise=1.226e-10 diff=1.3e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 767

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=90 P=360, tfall=2.475e-11, trise=2.408e-11, erf_err=2.7%)
inv_local_ble_output_2 (N=225 P=767, tfall=1.226e-10, trise=1.226e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #120   cost=0.160858 area=1215.125delay=1.324e-10 tfall=1.227e-10 trise=1.227e-10 

Sizing results for local_ble_output:
rest_local_ble_output_pmos  : 1.0 
ptran_local_ble_output_nmos : 4.0 
inv_local_ble_output_2_pmos : 17.0
inv_local_ble_output_2_nmos : 5.0 
inv_local_ble_output_1_pmos : 8.0 
inv_local_ble_output_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 183.034706116
Current Cost: 0.160858453509
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: general_ble_output                       |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_general_ble_output
inv_general_ble_output_1
inv_general_ble_output_2

Transistor size ranges for general_ble_output:
ptran_general_ble_output  : [1 -> 9]   
inv_general_ble_output_1  : [1 -> 8]   
rest_general_ble_output   : [1 -> 1]   
inv_general_ble_output_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=9.727e-12 trise=2.419e-11 diff=-1.4463e-11
NMOS=180.0  PMOS=360.0: tfall=1.266e-11 trise=2.151e-11 diff=-8.85e-12
NMOS=180.0  PMOS=540.0: tfall=1.521e-11 trise=2.116e-11 diff=-5.95e-12
NMOS=180.0  PMOS=720.0: tfall=1.755e-11 trise=1.995e-11 diff=-2.4e-12
NMOS=180.0  PMOS=900.0: tfall=1.984e-11 trise=2.231e-11 diff=-2.47e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.194e-11 trise=4.668e-11 diff=-1.474e-11
NMOS=180.0  PMOS=360.0: tfall=3.297e-11 trise=3.794e-11 diff=-4.97e-12
NMOS=180.0  PMOS=540.0: tfall=3.212e-11 trise=3.541e-11 diff=-3.29e-12
NMOS=180.0  PMOS=720.0: tfall=3.506e-11 trise=3.432e-11 diff=7.4e-13
Upper bound found, PMOS=720.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 643.0

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=180 P=900, tfall=2.217e-11, trise=2.368e-11, erf_err=6.8%)
inv_general_ble_output_2 (N=180 P=643, tfall=3.467e-11, trise=3.467e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #85    cost=0.175839 area=1214.562delay=1.448e-10 tfall=3.53e-11  trise=3.82e-11  
Combo #86    cost=0.175842 area=1214.848delay=1.447e-10 tfall=3.42e-11  trise=3.74e-11  
Combo #13    cost=0.175844 area=1213.657delay=1.449e-10 tfall=3.57e-11  trise=4.46e-11  
Combo #84    cost=0.175848 area=1214.263delay=1.448e-10 tfall=3.66e-11  trise=3.95e-11  
Combo #12    cost=0.175849 area=1213.359delay=1.449e-10 tfall=3.71e-11  trise=4.57e-11  
Combo #11    cost=0.175854 area=1213.043delay=1.45e-10  tfall=3.82e-11  trise=4.71e-11  
Combo #87    cost=0.175854 area=1215.125delay=1.447e-10 tfall=3.34e-11  trise=3.67e-11  
Combo #14    cost=0.175856 area=1213.943delay=1.449e-10 tfall=3.5e-11   trise=4.39e-11  
Combo #83    cost=0.175873 area=1213.948delay=1.449e-10 tfall=3.82e-11  trise=4.15e-11  
Combo #88    cost=0.175873 area=1215.396delay=1.447e-10 tfall=3.3e-11   trise=3.61e-11  

Re-equalizing rise and fall times on combo #85 (ranked #1)

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=9.914e-12 trise=2.410e-11 diff=-1.4186e-11
NMOS=90  PMOS=180: tfall=1.213e-11 trise=1.955e-11 diff=-7.42e-12
NMOS=90  PMOS=270: tfall=1.429e-11 trise=1.832e-11 diff=-4.03e-12
NMOS=90  PMOS=360: tfall=1.617e-11 trise=1.786e-11 diff=-1.69e-12
NMOS=90  PMOS=450: tfall=1.800e-11 trise=1.786e-11 diff=1.4e-13
Upper bound found, PMOS=450
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 382

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.030e-11 trise=6.265e-11 diff=-3.235e-11
NMOS=90  PMOS=180: tfall=3.330e-11 trise=4.221e-11 diff=-8.91e-12
NMOS=90  PMOS=270: tfall=3.440e-11 trise=3.719e-11 diff=-2.79e-12
NMOS=90  PMOS=360: tfall=3.555e-11 trise=3.520e-11 diff=3.5e-13
Upper bound found, PMOS=360
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 347

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=90 P=382, tfall=1.894e-11, trise=1.962e-11, erf_err=3.6%)
inv_general_ble_output_2 (N=90 P=347, tfall=3.539e-11, trise=3.54e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #85    cost=0.160835 area=1214.273delay=1.325e-10 tfall=3.55e-11  trise=3.61e-11  

Sizing results for general_ble_output:
rest_general_ble_output_pmos  : 1.0 
inv_general_ble_output_2_pmos : 7.0 
ptran_general_ble_output_nmos : 5.0 
inv_general_ble_output_1_nmos : 2.0 
inv_general_ble_output_2_nmos : 2.0 
inv_general_ble_output_1_pmos : 8.0 

Validating transistor sizes
Sizing results are valid

Duration: 100.846215963
Current Cost: 0.160835467871
FPGA transistor sizing iteration complete!

FPGA TRANSISTOR SIZING RESULTS
------------------------------
cb_mux:
inv_cb_mux_1    : 1   2   
inv_cb_mux_2    : 4   6   
ptran_cb_mux_L2 : 2   3   
rest_cb_mux     : 1   1   
ptran_cb_mux_L1 : 1   2   

flut_mux:
inv_flut_mux_1 : 7   10  
ptran_flut_mux : 15  20  
inv_flut_mux_2 : 9   9   
rest_flut_mux  : 1   1   

general_ble_output:
inv_general_ble_output_2 : 3   2   
inv_general_ble_output_1 : 2   2   
rest_general_ble_output  : 1   1   
ptran_general_ble_output : 5   5   

hard_block_local_mux:
inv_hard_block_local_mux_1    : 3   3   
rest_hard_block_local_mux     : 1   1   
inv_hard_block_local_mux_2    : 3   4   
ptran_hard_block_local_mux_L2 : 2   3   
ptran_hard_block_local_mux_L1 : 2   2   

local_ble_output:
inv_local_ble_output_2 : 5   5   
ptran_local_ble_output : 5   4   
inv_local_ble_output_1 : 2   2   
rest_local_ble_output  : 1   1   

local_mux:
inv_local_mux_1    : 1   3   
rest_local_mux     : 1   1   
ptran_local_mux_L1 : 1   1   
ptran_local_mux_L2 : 2   2   

lut:
rest_lut_out_buffer    : 1   1   
inv_lut_out_buffer_2   : 3   4   
inv_lut_out_buffer_1   : 2   3   
inv_lut_0sram_driver_2 : 2   2   
rest_lut_int_buffer    : 1   1   
inv_lut_int_buffer_2   : 3   3   
inv_lut_int_buffer_1   : 2   2   
ptran_lut_L1           : 3   4   
ptran_lut_L2           : 5   6   
ptran_lut_L3           : 4   4   
ptran_lut_L4           : 8   9   
ptran_lut_L5           : 9   10  

lut_a_driver:
inv_lut_a_driver_2 : 9   12  

lut_a_driver_not:
inv_lut_a_driver_not_1 : 6   7   
inv_lut_a_driver_not_2 : 8   10  

lut_b_driver:
inv_lut_b_driver_2 : 9   11  

lut_b_driver_not:
inv_lut_b_driver_not_1 : 6   7   
inv_lut_b_driver_not_2 : 7   9   

lut_c_driver:
rest_lut_c_driver    : 1   1   
inv_lut_c_driver_2   : 4   6   
inv_lut_c_driver_1   : 5   7   
ptran_lut_c_driver_0 : 5   6   
inv_lut_c_driver_0   : 12  14  

lut_c_driver_not:
inv_lut_c_driver_not_2 : 5   6   
inv_lut_c_driver_not_1 : 2   3   

lut_d_driver:
inv_lut_d_driver_2 : 4   5   

lut_d_driver_not:
inv_lut_d_driver_not_2 : 4   5   
inv_lut_d_driver_not_1 : 3   3   

lut_e_driver:
inv_lut_e_driver_2 : 3   3   

lut_e_driver_not:
inv_lut_e_driver_not_1 : 2   2   
inv_lut_e_driver_not_2 : 3   3   

lut_f_driver:
inv_lut_f_driver_2 : 4   4   

lut_f_driver_not:
inv_lut_f_driver_not_1 : 3   3   
inv_lut_f_driver_not_2 : 3   4   

sb_mux:
ptran_sb_mux_L2 : 5   5   
ptran_sb_mux_L1 : 3   4   
inv_sb_mux_1    : 4   5   
rest_sb_mux     : 1   1   
inv_sb_mux_2    : 20  23  


TOTALS:
Area		Delay		Cost
1126.925	2.3772e-10	0.26789
1214.273	1.6009e-10	0.19439

Evaluating termination conditions...
FPGA TRANSISTOR SIZING ITERATION #3

determining a floorplan for this sizing iteration
searching for a height for the logic tile 33583.403342
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
searching for a height for the logic tile 34926.7394756
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
found the best tile height: 34926.7394756
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
Sizing will begin now.
Current Cost: 0.163225676016
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: hard_block_local_mux                     |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_hard_block_local_mux_L1
ptran_hard_block_local_mux_L2
inv_hard_block_local_mux_1
inv_hard_block_local_mux_2

Transistor size ranges for hard_block_local_mux:
inv_hard_block_local_mux_1     : [1 -> 5]   
rest_hard_block_local_mux      : [1 -> 1]   
inv_hard_block_local_mux_2     : [2 -> 6]   
ptran_hard_block_local_mux_L2  : [1 -> 5]   
ptran_hard_block_local_mux_L1  : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.582e-11 trise=1.513e-11 diff=6.9e-13
NMOS=270.0  PMOS=135.0: tfall=1.687e-11 trise=1.631e-11 diff=5.6e-13
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=270.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.460e-11 trise=3.262e-11 diff=1.98e-12
NMOS=360.0  PMOS=180.0: tfall=3.356e-11 trise=3.563e-11 diff=-2.07e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 241.0

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=270 P=135, tfall=1.687e-11, trise=1.664e-11, erf_err=1.4%)
inv_hard_block_local_mux_2 (N=240 P=180, tfall=3.39e-11, trise=3.389e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 500 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #126   cost=2.9e-05  area=0.781   delay=3.66e-11  tfall=3.71e-11  trise=3.61e-11  
Combo #127   cost=2.9e-05  area=0.807   delay=3.57e-11  tfall=3.61e-11  trise=3.54e-11  
Combo #146   cost=2.9e-05  area=0.781   delay=3.69e-11  tfall=3.77e-11  trise=3.61e-11  
Combo #267   cost=2.9e-05  area=0.831   delay=3.48e-11  tfall=3.54e-11  trise=3.42e-11  
Combo #247   cost=2.9e-05  area=0.831   delay=3.48e-11  tfall=3.51e-11  trise=3.46e-11  
Combo #166   cost=2.9e-05  area=0.781   delay=3.71e-11  tfall=3.83e-11  trise=3.59e-11  
Combo #147   cost=2.9e-05  area=0.807   delay=3.59e-11  tfall=3.65e-11  trise=3.54e-11  
Combo #266   cost=2.9e-05  area=0.805   delay=3.62e-11  tfall=3.7e-11   trise=3.53e-11  
Combo #246   cost=2.9e-05  area=0.805   delay=3.62e-11  tfall=3.66e-11  trise=3.57e-11  
Combo #287   cost=2.9e-05  area=0.831   delay=3.51e-11  tfall=3.59e-11  trise=3.42e-11  

Re-equalizing rise and fall times on combo #126 (ranked #1)

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.573e-11 trise=1.449e-11 diff=1.24e-12
NMOS=180  PMOS=90: tfall=1.705e-11 trise=1.430e-11 diff=2.75e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.638e-11 trise=3.350e-11 diff=2.88e-12
NMOS=270  PMOS=135: tfall=3.530e-11 trise=3.764e-11 diff=-2.34e-12
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 216

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.706e-11, trise=1.479e-11, erf_err=13.3%)
inv_hard_block_local_mux_2 (N=216 P=135, tfall=3.541e-11, trise=3.539e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.619e-11 trise=1.349e-11 diff=2.7e-12
NMOS=180  PMOS=90: tfall=1.706e-11 trise=1.479e-11 diff=2.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.638e-11 trise=3.350e-11 diff=2.88e-12
NMOS=270  PMOS=135: tfall=3.530e-11 trise=3.764e-11 diff=-2.34e-12
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 216

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.706e-11, trise=1.479e-11, erf_err=13.3%)
inv_hard_block_local_mux_2 (N=216 P=135, tfall=3.541e-11, trise=3.539e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.619e-11 trise=1.349e-11 diff=2.7e-12
NMOS=180  PMOS=90: tfall=1.706e-11 trise=1.479e-11 diff=2.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.638e-11 trise=3.350e-11 diff=2.88e-12
NMOS=270  PMOS=135: tfall=3.530e-11 trise=3.764e-11 diff=-2.34e-12
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 216

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.706e-11, trise=1.479e-11, erf_err=13.3%)
inv_hard_block_local_mux_2 (N=216 P=135, tfall=3.541e-11, trise=3.539e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.619e-11 trise=1.349e-11 diff=2.7e-12
NMOS=180  PMOS=90: tfall=1.706e-11 trise=1.479e-11 diff=2.27e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.638e-11 trise=3.350e-11 diff=2.88e-12
NMOS=270  PMOS=135: tfall=3.530e-11 trise=3.764e-11 diff=-2.34e-12
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 216

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.706e-11, trise=1.479e-11, erf_err=13.3%)
inv_hard_block_local_mux_2 (N=216 P=135, tfall=3.541e-11, trise=3.539e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #126   cost=2.8e-05  area=0.781   delay=3.59e-11  tfall=3.58e-11  trise=3.59e-11  

Sizing results for hard_block_local_mux:
inv_hard_block_local_mux_2_pmos    : 3.0 
ptran_hard_block_local_mux_L2_nmos : 2.0 
inv_hard_block_local_mux_1_nmos    : 4.0 
ptran_hard_block_local_mux_L1_nmos : 2.0 
inv_hard_block_local_mux_1_pmos    : 2.0 
inv_hard_block_local_mux_2_nmos    : 4.0 
rest_hard_block_local_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: sb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_sb_mux_L1
ptran_sb_mux_L2
inv_sb_mux_1
inv_sb_mux_2

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [3 -> 7]   
ptran_sb_mux_L1  : [2 -> 6]   
inv_sb_mux_1     : [3 -> 7]   
rest_sb_mux      : [1 -> 1]   
inv_sb_mux_2     : [21 -> 25] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.916e-11 trise=6.836e-11 diff=-3.92e-11
NMOS=225.0  PMOS=450.0: tfall=4.018e-11 trise=5.830e-11 diff=-1.812e-11
NMOS=225.0  PMOS=675.0: tfall=4.998e-11 trise=5.581e-11 diff=-5.83e-12
NMOS=225.0  PMOS=900.0: tfall=5.926e-11 trise=5.534e-11 diff=3.92e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 803.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1035.0  PMOS=1035.0: tfall=1.697e-10 trise=2.213e-10 diff=-5.16e-11
NMOS=1035.0  PMOS=2070.0: tfall=1.745e-10 trise=1.855e-10 diff=-1.1e-11
NMOS=1035.0  PMOS=3105.0: tfall=1.795e-10 trise=1.783e-10 diff=1.2e-12
Upper bound found, PMOS=3105.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2925, 2970]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2925.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=803, tfall=6.24e-11, trise=6.125e-11, erf_err=1.8%)
inv_sb_mux_2 (N=1035 P=2925, tfall=1.787e-10, trise=1.787e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #313   cost=0.182394 area=1216.864delay=1.499e-10 tfall=1.902e-10 trise=1.902e-10 
Combo #287   cost=0.182405 area=1210.138delay=1.507e-10 tfall=1.933e-10 trise=1.912e-10 
Combo #338   cost=0.182409 area=1220.138delay=1.495e-10 tfall=1.885e-10 trise=1.9e-10   
Combo #318   cost=0.182417 area=1231.187delay=1.482e-10 tfall=1.858e-10 trise=1.862e-10 
Combo #288   cost=0.182424 area=1213.575delay=1.503e-10 tfall=1.923e-10 trise=1.902e-10 
Combo #312   cost=0.182427 area=1213.427delay=1.503e-10 tfall=1.916e-10 trise=1.91e-10  
Combo #343   cost=0.182446 area=1234.462delay=1.478e-10 tfall=1.841e-10 trise=1.861e-10 
Combo #262   cost=0.182452 area=1206.835delay=1.512e-10 tfall=1.952e-10 trise=1.915e-10 
Combo #293   cost=0.18246  area=1227.899delay=1.486e-10 tfall=1.877e-10 trise=1.864e-10 
Combo #363   cost=0.182469 area=1223.399delay=1.491e-10 tfall=1.871e-10 trise=1.897e-10 

Re-equalizing rise and fall times on combo #313 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.931e-11 trise=6.738e-11 diff=-3.807e-11
NMOS=225  PMOS=450: tfall=4.000e-11 trise=5.725e-11 diff=-1.725e-11
NMOS=225  PMOS=675: tfall=4.920e-11 trise=5.469e-11 diff=-5.49e-12
NMOS=225  PMOS=900: tfall=5.830e-11 trise=5.421e-11 diff=4.09e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 801

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1035  PMOS=1035: tfall=1.686e-10 trise=2.200e-10 diff=-5.14e-11
NMOS=1035  PMOS=2070: tfall=1.735e-10 trise=1.842e-10 diff=-1.07e-11
NMOS=1035  PMOS=3105: tfall=1.785e-10 trise=1.776e-10 diff=9e-13
Upper bound found, PMOS=3105
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2970, 3015]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2971

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=801, tfall=6.174e-11, trise=6.018e-11, erf_err=2.5%)
inv_sb_mux_2 (N=1035 P=2971, tfall=1.779e-10, trise=1.779e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #313   cost=0.162876 area=1216.879delay=1.338e-10 tfall=1.787e-10 trise=1.802e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 66.0
ptran_sb_mux_L2_nmos : 6.0 
ptran_sb_mux_L1_nmos : 4.0 
inv_sb_mux_1_nmos    : 5.0 
inv_sb_mux_2_nmos    : 23.0
inv_sb_mux_1_pmos    : 17.0
rest_sb_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 420.817118168
Current Cost: 0.162876397057
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: cb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_cb_mux_L1
ptran_cb_mux_L2
inv_cb_mux_1
inv_cb_mux_2

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 5]   
ptran_cb_mux_L1  : [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   
rest_cb_mux      : [1 -> 1]   
inv_cb_mux_2     : [4 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.793e-11 trise=1.151e-10 diff=-7.717e-11
NMOS=90.0  PMOS=180.0: tfall=4.779e-11 trise=1.013e-10 diff=-5.351e-11
NMOS=90.0  PMOS=270.0: tfall=5.657e-11 trise=9.618e-11 diff=-3.961e-11
NMOS=90.0  PMOS=360.0: tfall=6.493e-11 trise=9.367e-11 diff=-2.874e-11
NMOS=90.0  PMOS=450.0: tfall=7.325e-11 trise=9.238e-11 diff=-1.913e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.200e-10 trise=1.315e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.236e-10 trise=1.218e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 483.0

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.681e-11, trise=9.436e-11, erf_err=22.8%)
inv_cb_mux_2 (N=270 P=483, tfall=1.229e-10, trise=1.229e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.267e-11 trise=1.205e-10 diff=-7.783e-11
NMOS=90.0  PMOS=180.0: tfall=5.211e-11 trise=1.047e-10 diff=-5.259e-11
NMOS=90.0  PMOS=270.0: tfall=6.047e-11 trise=9.882e-11 diff=-3.835e-11
NMOS=90.0  PMOS=360.0: tfall=6.880e-11 trise=9.597e-11 diff=-2.717e-11
NMOS=90.0  PMOS=450.0: tfall=7.681e-11 trise=9.436e-11 diff=-1.755e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.200e-10 trise=1.315e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.236e-10 trise=1.218e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 483.0

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.681e-11, trise=9.436e-11, erf_err=22.8%)
inv_cb_mux_2 (N=270 P=483, tfall=1.229e-10, trise=1.229e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.267e-11 trise=1.205e-10 diff=-7.783e-11
NMOS=90.0  PMOS=180.0: tfall=5.211e-11 trise=1.047e-10 diff=-5.259e-11
NMOS=90.0  PMOS=270.0: tfall=6.047e-11 trise=9.882e-11 diff=-3.835e-11
NMOS=90.0  PMOS=360.0: tfall=6.880e-11 trise=9.597e-11 diff=-2.717e-11
NMOS=90.0  PMOS=450.0: tfall=7.681e-11 trise=9.436e-11 diff=-1.755e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.200e-10 trise=1.315e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.236e-10 trise=1.218e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 483.0

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.681e-11, trise=9.436e-11, erf_err=22.8%)
inv_cb_mux_2 (N=270 P=483, tfall=1.229e-10, trise=1.229e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.267e-11 trise=1.205e-10 diff=-7.783e-11
NMOS=90.0  PMOS=180.0: tfall=5.211e-11 trise=1.047e-10 diff=-5.259e-11
NMOS=90.0  PMOS=270.0: tfall=6.047e-11 trise=9.882e-11 diff=-3.835e-11
NMOS=90.0  PMOS=360.0: tfall=6.880e-11 trise=9.597e-11 diff=-2.717e-11
NMOS=90.0  PMOS=450.0: tfall=7.681e-11 trise=9.436e-11 diff=-1.755e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.200e-10 trise=1.315e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.236e-10 trise=1.218e-10 diff=1.8e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 483.0

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.681e-11, trise=9.436e-11, erf_err=22.8%)
inv_cb_mux_2 (N=270 P=483, tfall=1.229e-10, trise=1.229e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 400 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #127   cost=0.17828  area=1216.569delay=1.465e-10 tfall=1.343e-10 trise=1.317e-10 
Combo #147   cost=0.178284 area=1217.338delay=1.465e-10 tfall=1.334e-10 trise=1.308e-10 
Combo #167   cost=0.178357 area=1218.083delay=1.464e-10 tfall=1.33e-10  trise=1.306e-10 
Combo #107   cost=0.178421 area=1215.769delay=1.468e-10 tfall=1.364e-10 trise=1.339e-10 
Combo #187   cost=0.178464 area=1218.811delay=1.464e-10 tfall=1.327e-10 trise=1.309e-10 
Combo #148   cost=0.178473 area=1219.86 delay=1.463e-10 tfall=1.31e-10  trise=1.302e-10 
Combo #128   cost=0.178499 area=1219.091delay=1.464e-10 tfall=1.322e-10 trise=1.313e-10 
Combo #168   cost=0.178539 area=1220.606delay=1.463e-10 tfall=1.305e-10 trise=1.3e-10   
Combo #146   cost=0.178562 area=1214.604delay=1.47e-10  tfall=1.404e-10 trise=1.351e-10 
Combo #126   cost=0.178569 area=1213.835delay=1.471e-10 tfall=1.416e-10 trise=1.359e-10 

Re-equalizing rise and fall times on combo #127 (ranked #1)

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.554e-11 trise=1.128e-10 diff=-7.726e-11
NMOS=90  PMOS=180: tfall=4.578e-11 trise=9.982e-11 diff=-5.404e-11
NMOS=90  PMOS=270: tfall=5.486e-11 trise=9.509e-11 diff=-4.023e-11
NMOS=90  PMOS=360: tfall=6.323e-11 trise=9.270e-11 diff=-2.947e-11
NMOS=90  PMOS=450: tfall=7.169e-11 trise=9.153e-11 diff=-1.984e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.213e-10 trise=1.343e-10 diff=-1.3e-11
NMOS=225  PMOS=450: tfall=1.242e-10 trise=1.223e-10 diff=1.9e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.46e-11, trise=9.342e-11, erf_err=25.2%)
inv_cb_mux_2 (N=225 P=402, tfall=1.239e-10, trise=1.238e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.975e-11 trise=1.175e-10 diff=-7.775e-11
NMOS=90  PMOS=180: tfall=4.941e-11 trise=1.027e-10 diff=-5.329e-11
NMOS=90  PMOS=270: tfall=5.802e-11 trise=9.721e-11 diff=-3.919e-11
NMOS=90  PMOS=360: tfall=6.641e-11 trise=9.464e-11 diff=-2.823e-11
NMOS=90  PMOS=450: tfall=7.460e-11 trise=9.342e-11 diff=-1.882e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.213e-10 trise=1.343e-10 diff=-1.3e-11
NMOS=225  PMOS=450: tfall=1.242e-10 trise=1.223e-10 diff=1.9e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.46e-11, trise=9.342e-11, erf_err=25.2%)
inv_cb_mux_2 (N=225 P=402, tfall=1.239e-10, trise=1.238e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.975e-11 trise=1.175e-10 diff=-7.775e-11
NMOS=90  PMOS=180: tfall=4.941e-11 trise=1.027e-10 diff=-5.329e-11
NMOS=90  PMOS=270: tfall=5.802e-11 trise=9.721e-11 diff=-3.919e-11
NMOS=90  PMOS=360: tfall=6.641e-11 trise=9.464e-11 diff=-2.823e-11
NMOS=90  PMOS=450: tfall=7.460e-11 trise=9.342e-11 diff=-1.882e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.213e-10 trise=1.343e-10 diff=-1.3e-11
NMOS=225  PMOS=450: tfall=1.242e-10 trise=1.223e-10 diff=1.9e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.46e-11, trise=9.342e-11, erf_err=25.2%)
inv_cb_mux_2 (N=225 P=402, tfall=1.239e-10, trise=1.238e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.975e-11 trise=1.175e-10 diff=-7.775e-11
NMOS=90  PMOS=180: tfall=4.941e-11 trise=1.027e-10 diff=-5.329e-11
NMOS=90  PMOS=270: tfall=5.802e-11 trise=9.721e-11 diff=-3.919e-11
NMOS=90  PMOS=360: tfall=6.641e-11 trise=9.464e-11 diff=-2.823e-11
NMOS=90  PMOS=450: tfall=7.460e-11 trise=9.342e-11 diff=-1.882e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.213e-10 trise=1.343e-10 diff=-1.3e-11
NMOS=225  PMOS=450: tfall=1.242e-10 trise=1.223e-10 diff=1.9e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.46e-11, trise=9.342e-11, erf_err=25.2%)
inv_cb_mux_2 (N=225 P=402, tfall=1.239e-10, trise=1.238e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #127   cost=0.162861 area=1216.312delay=1.339e-10 tfall=1.258e-10 trise=1.234e-10 

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 2.0 
inv_cb_mux_2_nmos    : 5.0 
inv_cb_mux_1_pmos    : 10.0
inv_cb_mux_2_pmos    : 8.0 
rest_cb_mux_pmos     : 1.0 
ptran_cb_mux_L2_nmos : 3.0 
ptran_cb_mux_L1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 443.408320904
Current Cost: 0.16286061735
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_mux                                |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_mux_L1
ptran_local_mux_L2
inv_local_mux_1

Transistor size ranges for local_mux:
inv_local_mux_1     : [1 -> 8]   
ptran_local_mux_L2  : [1 -> 8]   
ptran_local_mux_L1  : [1 -> 8]   
rest_local_mux      : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.773e-11 trise=5.707e-11 diff=-1.934e-11
NMOS=180.0  PMOS=360.0: tfall=4.367e-11 trise=4.871e-11 diff=-5.04e-12
NMOS=180.0  PMOS=540.0: tfall=5.005e-11 trise=4.644e-11 diff=3.61e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 459.0

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=180 P=459, tfall=4.716e-11, trise=4.716e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #129   cost=0.179847 area=1217.013delay=1.478e-10 tfall=9.82e-11  trise=9.31e-11  
Combo #130   cost=0.179996 area=1219.576delay=1.476e-10 tfall=9.54e-11  trise=9.08e-11  
Combo #193   cost=0.180007 area=1218.534delay=1.477e-10 tfall=9.71e-11  trise=9.28e-11  
Combo #194   cost=0.180088 area=1221.097delay=1.475e-10 tfall=9.35e-11  trise=8.97e-11  
Combo #65    cost=0.180094 area=1215.379delay=1.482e-10 tfall=1.058e-10 trise=9.64e-11  
Combo #66    cost=0.180246 area=1217.942delay=1.48e-10  tfall=1.035e-10 trise=9.36e-11  
Combo #131   cost=0.180322 area=1221.941delay=1.476e-10 tfall=9.54e-11  trise=9.02e-11  
Combo #257   cost=0.180362 area=1219.983delay=1.478e-10 tfall=9.85e-11  trise=9.44e-11  
Combo #258   cost=0.180365 area=1222.546delay=1.475e-10 tfall=9.43e-11  trise=9.03e-11  
Combo #137   cost=0.18041  area=1234.687delay=1.461e-10 tfall=7.45e-11  trise=7.17e-11  

Re-equalizing rise and fall times on combo #129 (ranked #1)

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.006e-11 trise=8.318e-11 diff=-2.312e-11
NMOS=135  PMOS=270: tfall=6.962e-11 trise=7.084e-11 diff=-1.22e-12
NMOS=135  PMOS=405: tfall=7.999e-11 trise=6.747e-11 diff=1.252e-11
Upper bound found, PMOS=405
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 280

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=135 P=280, tfall=7.039e-11, trise=7.043e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #129   cost=0.163008 area=1216.312delay=1.34e-10  tfall=7.08e-11  trise=6.96e-11  

Sizing results for local_mux:
inv_local_mux_1_nmos    : 3.0 
inv_local_mux_1_pmos    : 6.0 
ptran_local_mux_L1_nmos : 1.0 
rest_local_mux_pmos     : 1.0 
ptran_local_mux_L2_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 194.740464926
Current Cost: 0.163008326284
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut                                      |
|------------------------------------------------------------------------------|

Found 10 elements to size
Too many elements to size at once...
Creating the following groups:

GROUP 1
inv_lut_0sram_driver_2
ptran_lut_L1
ptran_lut_L2
ptran_lut_L3
inv_lut_int_buffer_1

GROUP 2
inv_lut_int_buffer_2
ptran_lut_L4
ptran_lut_L5
inv_lut_out_buffer_1
inv_lut_out_buffer_2

Determining initial inverter P/N ratios for all transistor groups...
ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.385e-12 trise=1.604e-11 diff=-8.655e-12
NMOS=90.0  PMOS=180.0: tfall=9.396e-12 trise=1.138e-11 diff=-1.984e-12
NMOS=90.0  PMOS=270.0: tfall=1.123e-11 trise=1.063e-11 diff=6e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 224.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.058e-10 trise=4.730e-11 diff=5.85e-11
NMOS=180.0  PMOS=90.0: tfall=8.164e-11 trise=5.111e-11 diff=3.053e-11
NMOS=270.0  PMOS=90.0: tfall=7.452e-11 trise=5.488e-11 diff=1.964e-11
NMOS=360.0  PMOS=90.0: tfall=6.949e-11 trise=5.922e-11 diff=1.027e-11
NMOS=450.0  PMOS=90.0: tfall=6.717e-11 trise=6.279e-11 diff=4.38e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.956e-11 trise=9.458e-11 diff=-2.502e-11
NMOS=135.0  PMOS=270.0: tfall=7.279e-11 trise=8.763e-11 diff=-1.484e-11
NMOS=135.0  PMOS=405.0: tfall=7.561e-11 trise=8.598e-11 diff=-1.037e-11
NMOS=135.0  PMOS=540.0: tfall=7.836e-11 trise=8.561e-11 diff=-7.25e-12
NMOS=135.0  PMOS=675.0: tfall=8.180e-11 trise=8.577e-11 diff=-3.97e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.475e-10 trise=1.122e-10 diff=3.53e-11
NMOS=270.0  PMOS=135.0: tfall=1.289e-10 trise=1.147e-10 diff=1.42e-11
NMOS=405.0  PMOS=135.0: tfall=1.225e-10 trise=1.171e-10 diff=5.4e-12
NMOS=540.0  PMOS=135.0: tfall=1.193e-10 trise=1.198e-10 diff=-5e-13
Upper bound found, NMOS=540.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 531.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.350e-10 trise=1.582e-10 diff=-2.32e-11
NMOS=180.0  PMOS=360.0: tfall=1.368e-10 trise=1.485e-10 diff=-1.17e-11
NMOS=180.0  PMOS=540.0: tfall=1.391e-10 trise=1.448e-10 diff=-5.7e-12
NMOS=180.0  PMOS=720.0: tfall=1.410e-10 trise=1.430e-10 diff=-2e-12
NMOS=180.0  PMOS=900.0: tfall=1.443e-10 trise=1.423e-10 diff=2e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 732.0

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=224, tfall=1.068e-11, trise=1.087e-11, erf_err=1.8%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.81e-11, trise=7.014e-11, erf_err=10.2%)
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.096e-11, trise=8.614e-11, erf_err=6.4%)
inv_lut_out_buffer_1 (N=531 P=135, tfall=1.252e-10, trise=1.232e-10, erf_err=1.6%)
inv_lut_out_buffer_2 (N=180 P=732, tfall=1.427e-10, trise=1.429e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.754e-12 trise=1.644e-11 diff=-8.686e-12
NMOS=90.0  PMOS=180.0: tfall=9.500e-12 trise=1.146e-11 diff=-1.96e-12
NMOS=90.0  PMOS=270.0: tfall=1.168e-11 trise=1.068e-11 diff=1e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 231.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.395e-10 trise=5.517e-11 diff=8.433e-11
NMOS=180.0  PMOS=90.0: tfall=1.011e-10 trise=5.915e-11 diff=4.195e-11
NMOS=270.0  PMOS=90.0: tfall=8.811e-11 trise=6.317e-11 diff=2.494e-11
NMOS=360.0  PMOS=90.0: tfall=8.150e-11 trise=6.678e-11 diff=1.472e-11
NMOS=450.0  PMOS=90.0: tfall=7.805e-11 trise=7.025e-11 diff=7.8e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.977e-11 trise=9.519e-11 diff=-2.542e-11
NMOS=135.0  PMOS=270.0: tfall=7.325e-11 trise=8.807e-11 diff=-1.482e-11
NMOS=135.0  PMOS=405.0: tfall=7.595e-11 trise=8.634e-11 diff=-1.039e-11
NMOS=135.0  PMOS=540.0: tfall=7.864e-11 trise=8.620e-11 diff=-7.56e-12
NMOS=135.0  PMOS=675.0: tfall=8.180e-11 trise=8.607e-11 diff=-4.27e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.624e-10 trise=1.167e-10 diff=4.57e-11
NMOS=270.0  PMOS=135.0: tfall=1.378e-10 trise=1.192e-10 diff=1.86e-11
NMOS=405.0  PMOS=135.0: tfall=1.292e-10 trise=1.218e-10 diff=7.4e-12
NMOS=540.0  PMOS=135.0: tfall=1.250e-10 trise=1.243e-10 diff=7e-13
NMOS=675.0  PMOS=135.0: tfall=1.225e-10 trise=1.263e-10 diff=-3.8e-12
Upper bound found, NMOS=675.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [540, 585]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 556.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.362e-10 trise=1.578e-10 diff=-2.16e-11
NMOS=180.0  PMOS=360.0: tfall=1.374e-10 trise=1.480e-10 diff=-1.06e-11
NMOS=180.0  PMOS=540.0: tfall=1.397e-10 trise=1.442e-10 diff=-4.5e-12
NMOS=180.0  PMOS=720.0: tfall=1.416e-10 trise=1.423e-10 diff=-7e-13
NMOS=180.0  PMOS=900.0: tfall=1.451e-10 trise=1.415e-10 diff=3.6e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 743.0

ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=90 P=231, tfall=1.083e-11, trise=1.081e-11, erf_err=0.2%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.804e-11, trise=7.025e-11, erf_err=10.0%)
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.18e-11, trise=8.61e-11, erf_err=5.3%)
inv_lut_out_buffer_1 (N=556 P=135, tfall=1.248e-10, trise=1.246e-10, erf_err=0.2%)
inv_lut_out_buffer_2 (N=180 P=743, tfall=1.421e-10, trise=1.422e-10, erf_err=0.1%)
All inverters met ERF tolerance

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [1 -> 4]   
rest_lut_int_buffer     : [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   
ptran_lut_L1            : [2 -> 6]   
ptran_lut_L2            : [4 -> 8]   
ptran_lut_L3            : [2 -> 6]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.753e-12 trise=1.604e-11 diff=-8.287e-12
NMOS=90.0  PMOS=180.0: tfall=9.255e-12 trise=1.138e-11 diff=-2.125e-12
NMOS=90.0  PMOS=270.0: tfall=1.169e-11 trise=1.063e-11 diff=1.06e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 229.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.396e-10 trise=5.518e-11 diff=8.442e-11
NMOS=180.0  PMOS=90.0: tfall=1.012e-10 trise=5.934e-11 diff=4.186e-11
NMOS=270.0  PMOS=90.0: tfall=8.819e-11 trise=6.316e-11 diff=2.503e-11
NMOS=360.0  PMOS=90.0: tfall=8.157e-11 trise=6.692e-11 diff=1.465e-11
NMOS=450.0  PMOS=90.0: tfall=7.811e-11 trise=7.023e-11 diff=7.88e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=229, tfall=1.078e-11, trise=1.082e-11, erf_err=0.4%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.811e-11, trise=7.023e-11, erf_err=10.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.754e-12 trise=1.644e-11 diff=-8.686e-12
NMOS=90.0  PMOS=180.0: tfall=9.340e-12 trise=1.146e-11 diff=-2.12e-12
NMOS=90.0  PMOS=270.0: tfall=1.168e-11 trise=1.068e-11 diff=1e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 230.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.396e-10 trise=5.520e-11 diff=8.44e-11
NMOS=180.0  PMOS=90.0: tfall=1.012e-10 trise=5.926e-11 diff=4.194e-11
NMOS=270.0  PMOS=90.0: tfall=8.818e-11 trise=6.319e-11 diff=2.499e-11
NMOS=360.0  PMOS=90.0: tfall=8.156e-11 trise=6.679e-11 diff=1.477e-11
NMOS=450.0  PMOS=90.0: tfall=7.810e-11 trise=7.026e-11 diff=7.84e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 2):
inv_lut_0sram_driver_2 (N=90 P=230, tfall=1.081e-11, trise=1.081e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.81e-11, trise=7.026e-11, erf_err=10.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.754e-12 trise=1.644e-11 diff=-8.686e-12
NMOS=90.0  PMOS=180.0: tfall=9.340e-12 trise=1.146e-11 diff=-2.12e-12
NMOS=90.0  PMOS=270.0: tfall=1.168e-11 trise=1.068e-11 diff=1e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 230.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.396e-10 trise=5.520e-11 diff=8.44e-11
NMOS=180.0  PMOS=90.0: tfall=1.012e-10 trise=5.926e-11 diff=4.194e-11
NMOS=270.0  PMOS=90.0: tfall=8.818e-11 trise=6.319e-11 diff=2.499e-11
NMOS=360.0  PMOS=90.0: tfall=8.156e-11 trise=6.679e-11 diff=1.477e-11
NMOS=450.0  PMOS=90.0: tfall=7.810e-11 trise=7.026e-11 diff=7.84e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 3):
inv_lut_0sram_driver_2 (N=90 P=230, tfall=1.081e-11, trise=1.081e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.81e-11, trise=7.026e-11, erf_err=10.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.754e-12 trise=1.644e-11 diff=-8.686e-12
NMOS=90.0  PMOS=180.0: tfall=9.340e-12 trise=1.146e-11 diff=-2.12e-12
NMOS=90.0  PMOS=270.0: tfall=1.168e-11 trise=1.068e-11 diff=1e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 230.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.396e-10 trise=5.520e-11 diff=8.44e-11
NMOS=180.0  PMOS=90.0: tfall=1.012e-10 trise=5.926e-11 diff=4.194e-11
NMOS=270.0  PMOS=90.0: tfall=8.818e-11 trise=6.319e-11 diff=2.499e-11
NMOS=360.0  PMOS=90.0: tfall=8.156e-11 trise=6.679e-11 diff=1.477e-11
NMOS=450.0  PMOS=90.0: tfall=7.810e-11 trise=7.026e-11 diff=7.84e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 4):
inv_lut_0sram_driver_2 (N=90 P=230, tfall=1.081e-11, trise=1.081e-11, erf_err=0.0%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.81e-11, trise=7.026e-11, erf_err=10.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2000 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #688   cost=0.177672 area=1218.155delay=1.459e-10 tfall=1.444e-10 trise=1.428e-10 
Combo #693   cost=0.17768  area=1220.374delay=1.456e-10 tfall=1.435e-10 trise=1.411e-10 
Combo #687   cost=0.177727 area=1216.962delay=1.46e-10  tfall=1.448e-10 trise=1.443e-10 
Combo #692   cost=0.177773 area=1219.18 delay=1.458e-10 tfall=1.441e-10 trise=1.427e-10 
Combo #689   cost=0.177802 area=1219.301delay=1.458e-10 tfall=1.443e-10 trise=1.426e-10 
Combo #682   cost=0.177803 area=1214.67 delay=1.464e-10 tfall=1.46e-10  trise=1.465e-10 
Combo #713   cost=0.177809 area=1222.93 delay=1.454e-10 tfall=1.418e-10 trise=1.408e-10 
Combo #683   cost=0.177833 area=1215.864delay=1.463e-10 tfall=1.457e-10 trise=1.456e-10 
Combo #663   cost=0.177852 area=1213.111delay=1.466e-10 tfall=1.486e-10 trise=1.462e-10 
Combo #662   cost=0.177858 area=1211.917delay=1.468e-10 tfall=1.489e-10 trise=1.474e-10 

Re-equalizing rise and fall times on combo #688 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.754e-12 trise=1.634e-11 diff=-8.586e-12
NMOS=90  PMOS=180: tfall=9.254e-12 trise=1.147e-11 diff=-2.216e-12
NMOS=90  PMOS=270: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 231

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.401e-10 trise=5.548e-11 diff=8.462e-11
NMOS=180  PMOS=90: tfall=1.008e-10 trise=5.934e-11 diff=4.146e-11
NMOS=270  PMOS=90: tfall=8.724e-11 trise=6.322e-11 diff=2.402e-11
NMOS=360  PMOS=90: tfall=8.041e-11 trise=6.671e-11 diff=1.37e-11
NMOS=450  PMOS=90: tfall=7.674e-11 trise=7.001e-11 diff=6.73e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=231, tfall=1.083e-11, trise=1.088e-11, erf_err=0.5%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.674e-11, trise=7.001e-11, erf_err=8.8%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #688   cost=0.162651 area=1217.62 delay=1.336e-10 tfall=1.41e-10  trise=1.419e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 4.0 
rest_lut_int_buffer_pmos    : 1.0 
inv_lut_0sram_driver_2_pmos : 5.0 
inv_lut_int_buffer_1_nmos   : 10.0
ptran_lut_L2_nmos           : 6.0 
inv_lut_0sram_driver_2_nmos : 2.0 
ptran_lut_L3_nmos           : 5.0 
inv_lut_int_buffer_1_pmos   : 2.0 

Validating transistor sizes
Sizing results are valid

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   
inv_lut_out_buffer_1  : [1 -> 5]   
inv_lut_int_buffer_2  : [1 -> 5]   
ptran_lut_L4          : [7 -> 11]  
ptran_lut_L5          : [8 -> 12]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.916e-11 trise=9.374e-11 diff=-2.458e-11
NMOS=135.0  PMOS=270.0: tfall=7.285e-11 trise=8.668e-11 diff=-1.383e-11
NMOS=135.0  PMOS=405.0: tfall=7.580e-11 trise=8.500e-11 diff=-9.2e-12
NMOS=135.0  PMOS=540.0: tfall=7.818e-11 trise=8.481e-11 diff=-6.63e-12
NMOS=135.0  PMOS=675.0: tfall=8.131e-11 trise=8.473e-11 diff=-3.42e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.463e-10 trise=1.121e-10 diff=3.42e-11
NMOS=270.0  PMOS=135.0: tfall=1.275e-10 trise=1.146e-10 diff=1.29e-11
NMOS=405.0  PMOS=135.0: tfall=1.212e-10 trise=1.171e-10 diff=4.1e-12
NMOS=540.0  PMOS=135.0: tfall=1.180e-10 trise=1.196e-10 diff=-1.6e-12
Upper bound found, NMOS=540.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [495, 540]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 498.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.331e-10 trise=1.575e-10 diff=-2.44e-11
NMOS=180.0  PMOS=360.0: tfall=1.368e-10 trise=1.476e-10 diff=-1.08e-11
NMOS=180.0  PMOS=540.0: tfall=1.386e-10 trise=1.443e-10 diff=-5.7e-12
NMOS=180.0  PMOS=720.0: tfall=1.403e-10 trise=1.427e-10 diff=-2.4e-12
NMOS=180.0  PMOS=900.0: tfall=1.434e-10 trise=1.421e-10 diff=1.3e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [810, 855]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 844.0

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.131e-11, trise=8.506e-11, erf_err=4.6%)
inv_lut_out_buffer_1 (N=498 P=135, tfall=1.26e-10, trise=1.24e-10, erf_err=1.6%)
inv_lut_out_buffer_2 (N=180 P=844, tfall=1.423e-10, trise=1.423e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 3125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1568  cost=0.177262 area=1218.499delay=1.455e-10 tfall=1.423e-10 trise=1.411e-10 
Combo #1693  cost=0.177268 area=1219.129delay=1.454e-10 tfall=1.41e-10  trise=1.417e-10 
Combo #1699  cost=0.17727  area=1219.891delay=1.453e-10 tfall=1.412e-10 trise=1.406e-10 
Combo #1573  cost=0.177275 area=1219.01 delay=1.454e-10 tfall=1.423e-10 trise=1.406e-10 
Combo #1698  cost=0.177282 area=1219.64 delay=1.454e-10 tfall=1.41e-10  trise=1.412e-10 
Combo #1574  cost=0.177288 area=1219.261delay=1.454e-10 tfall=1.425e-10 trise=1.402e-10 
Combo #1567  cost=0.177297 area=1218.244delay=1.455e-10 tfall=1.42e-10  trise=1.42e-10  
Combo #1569  cost=0.177298 area=1218.751delay=1.455e-10 tfall=1.428e-10 trise=1.406e-10 
Combo #1694  cost=0.177305 area=1219.381delay=1.454e-10 tfall=1.416e-10 trise=1.411e-10 
Combo #1692  cost=0.177316 area=1218.874delay=1.455e-10 tfall=1.409e-10 trise=1.425e-10 

Re-equalizing rise and fall times on combo #1568 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.948e-11 trise=9.465e-11 diff=-2.517e-11
NMOS=135  PMOS=270: tfall=7.299e-11 trise=8.731e-11 diff=-1.432e-11
NMOS=135  PMOS=405: tfall=7.563e-11 trise=8.550e-11 diff=-9.87e-12
NMOS=135  PMOS=540: tfall=7.840e-11 trise=8.504e-11 diff=-6.64e-12
NMOS=135  PMOS=675: tfall=8.159e-11 trise=8.513e-11 diff=-3.54e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135  PMOS=135: tfall=1.445e-10 trise=1.124e-10 diff=3.21e-11
NMOS=270  PMOS=135: tfall=1.264e-10 trise=1.149e-10 diff=1.15e-11
NMOS=405  PMOS=135: tfall=1.202e-10 trise=1.172e-10 diff=3e-12
NMOS=540  PMOS=135: tfall=1.171e-10 trise=1.197e-10 diff=-2.6e-12
Upper bound found, NMOS=540
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 469

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.327e-10 trise=1.571e-10 diff=-2.44e-11
NMOS=180  PMOS=360: tfall=1.363e-10 trise=1.473e-10 diff=-1.1e-11
NMOS=180  PMOS=540: tfall=1.381e-10 trise=1.440e-10 diff=-5.9e-12
NMOS=180  PMOS=720: tfall=1.401e-10 trise=1.423e-10 diff=-2.2e-12
NMOS=180  PMOS=900: tfall=1.423e-10 trise=1.419e-10 diff=4e-13
Upper bound found, PMOS=900
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 881

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.159e-11, trise=8.543e-11, erf_err=4.7%)
inv_lut_out_buffer_1 (N=469 P=135, tfall=1.262e-10, trise=1.239e-10, erf_err=1.8%)
inv_lut_out_buffer_2 (N=180 P=881, tfall=1.42e-10, trise=1.42e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1568  cost=0.162972 area=1218.389delay=1.338e-10 tfall=1.428e-10 trise=1.414e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 3.0 
ptran_lut_L5_nmos         : 11.0
inv_lut_out_buffer_2_nmos : 4.0 
inv_lut_out_buffer_1_nmos : 10.0
inv_lut_out_buffer_2_pmos : 19.0
rest_lut_out_buffer_pmos  : 1.0 
ptran_lut_L4_nmos         : 10.0
inv_lut_int_buffer_2_pmos : 15.0
inv_lut_int_buffer_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

Duration: 579.667281866
Current Cost: 0.16297181158
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: flut_mux                                 |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_flut_mux
inv_flut_mux_1
inv_flut_mux_2

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [6 -> 14]  
ptran_flut_mux  : [16 -> 24] 
inv_flut_mux_2  : [5 -> 13]  
rest_flut_mux   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.159e-11 trise=1.776e-11 diff=3.83e-12
NMOS=900.0  PMOS=450.0: tfall=1.669e-11 trise=2.127e-11 diff=-4.58e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [585, 630]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 620.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.424e-11 trise=6.849e-11 diff=-2.425e-11
NMOS=405.0  PMOS=810.0: tfall=4.583e-11 trise=6.261e-11 diff=-1.678e-11
NMOS=405.0  PMOS=1215.0: tfall=4.829e-11 trise=6.104e-11 diff=-1.275e-11
NMOS=405.0  PMOS=1620.0: tfall=5.029e-11 trise=6.075e-11 diff=-1.046e-11
NMOS=405.0  PMOS=2025.0: tfall=5.216e-11 trise=6.102e-11 diff=-8.86e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=620 P=450, tfall=2.514e-11, trise=2.232e-11, erf_err=11.2%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.216e-11, trise=6.102e-11, erf_err=17.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.916e-11 trise=2.126e-11 diff=7.9e-12
NMOS=900.0  PMOS=450.0: tfall=2.183e-11 trise=2.443e-11 diff=-2.6e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 747.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.566e-11 trise=6.697e-11 diff=-2.131e-11
NMOS=405.0  PMOS=810.0: tfall=4.736e-11 trise=6.097e-11 diff=-1.361e-11
NMOS=405.0  PMOS=1215.0: tfall=4.944e-11 trise=5.916e-11 diff=-9.72e-12
NMOS=405.0  PMOS=1620.0: tfall=5.068e-11 trise=5.880e-11 diff=-8.12e-12
NMOS=405.0  PMOS=2025.0: tfall=5.326e-11 trise=5.887e-11 diff=-5.61e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=747 P=450, tfall=2.325e-11, trise=2.325e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.326e-11, trise=5.887e-11, erf_err=10.5%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.916e-11 trise=2.126e-11 diff=7.9e-12
NMOS=900.0  PMOS=450.0: tfall=2.183e-11 trise=2.443e-11 diff=-2.6e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 747.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.566e-11 trise=6.697e-11 diff=-2.131e-11
NMOS=405.0  PMOS=810.0: tfall=4.736e-11 trise=6.097e-11 diff=-1.361e-11
NMOS=405.0  PMOS=1215.0: tfall=4.944e-11 trise=5.916e-11 diff=-9.72e-12
NMOS=405.0  PMOS=1620.0: tfall=5.068e-11 trise=5.880e-11 diff=-8.12e-12
NMOS=405.0  PMOS=2025.0: tfall=5.326e-11 trise=5.887e-11 diff=-5.61e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 3):
inv_flut_mux_1 (N=747 P=450, tfall=2.325e-11, trise=2.325e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.326e-11, trise=5.887e-11, erf_err=10.5%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.916e-11 trise=2.126e-11 diff=7.9e-12
NMOS=900.0  PMOS=450.0: tfall=2.183e-11 trise=2.443e-11 diff=-2.6e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 747.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.566e-11 trise=6.697e-11 diff=-2.131e-11
NMOS=405.0  PMOS=810.0: tfall=4.736e-11 trise=6.097e-11 diff=-1.361e-11
NMOS=405.0  PMOS=1215.0: tfall=4.944e-11 trise=5.916e-11 diff=-9.72e-12
NMOS=405.0  PMOS=1620.0: tfall=5.068e-11 trise=5.880e-11 diff=-8.12e-12
NMOS=405.0  PMOS=2025.0: tfall=5.326e-11 trise=5.887e-11 diff=-5.61e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 4):
inv_flut_mux_1 (N=747 P=450, tfall=2.325e-11, trise=2.325e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.326e-11, trise=5.887e-11, erf_err=10.5%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 729 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #436   cost=0.176619 area=1218.253delay=1.45e-10  tfall=5.37e-11  trise=5.92e-11  
Combo #437   cost=0.17662  area=1218.369delay=1.45e-10  tfall=5.38e-11  trise=5.89e-11  
Combo #438   cost=0.176625 area=1218.484delay=1.45e-10  tfall=5.4e-11   trise=5.86e-11  
Combo #357   cost=0.176629 area=1218.318delay=1.45e-10  tfall=5.41e-11  trise=5.88e-11  
Combo #439   cost=0.176632 area=1218.599delay=1.449e-10 tfall=5.42e-11  trise=5.84e-11  
Combo #440   cost=0.176643 area=1218.713delay=1.449e-10 tfall=5.43e-11  trise=5.82e-11  
Combo #527   cost=0.176646 area=1218.871delay=1.449e-10 tfall=5.32e-11  trise=5.91e-11  
Combo #519   cost=0.176646 area=1218.647delay=1.45e-10  tfall=5.4e-11   trise=5.86e-11  
Combo #526   cost=0.176648 area=1218.755delay=1.449e-10 tfall=5.3e-11   trise=5.95e-11  
Combo #528   cost=0.176649 area=1218.986delay=1.449e-10 tfall=5.34e-11  trise=5.89e-11  

Re-equalizing rise and fall times on combo #436 (ranked #1)

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=495  PMOS=495: tfall=2.131e-11 trise=1.778e-11 diff=3.53e-12
NMOS=990  PMOS=495: tfall=1.670e-11 trise=2.122e-11 diff=-4.52e-12
Upper bound found, NMOS=990
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 669

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.537e-11 trise=7.017e-11 diff=-2.48e-11
NMOS=360  PMOS=720: tfall=4.716e-11 trise=6.330e-11 diff=-1.614e-11
NMOS=360  PMOS=1080: tfall=4.896e-11 trise=6.127e-11 diff=-1.231e-11
NMOS=360  PMOS=1440: tfall=5.063e-11 trise=6.057e-11 diff=-9.94e-12
NMOS=360  PMOS=1800: tfall=5.231e-11 trise=6.054e-11 diff=-8.23e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=669 P=495, tfall=2.412e-11, trise=2.177e-11, erf_err=9.7%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.231e-11, trise=6.054e-11, erf_err=15.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=495  PMOS=495: tfall=2.751e-11 trise=2.055e-11 diff=6.96e-12
NMOS=990  PMOS=495: tfall=2.096e-11 trise=2.405e-11 diff=-3.09e-12
Upper bound found, NMOS=990
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [765, 810]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 798

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.686e-11 trise=6.890e-11 diff=-2.204e-11
NMOS=360  PMOS=720: tfall=4.824e-11 trise=6.189e-11 diff=-1.365e-11
NMOS=360  PMOS=1080: tfall=5.000e-11 trise=5.967e-11 diff=-9.67e-12
NMOS=360  PMOS=1440: tfall=5.171e-11 trise=5.886e-11 diff=-7.15e-12
NMOS=360  PMOS=1800: tfall=5.280e-11 trise=5.867e-11 diff=-5.87e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=798 P=495, tfall=2.253e-11, trise=2.252e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.28e-11, trise=5.867e-11, erf_err=11.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=495  PMOS=495: tfall=2.751e-11 trise=2.055e-11 diff=6.96e-12
NMOS=990  PMOS=495: tfall=2.096e-11 trise=2.405e-11 diff=-3.09e-12
Upper bound found, NMOS=990
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [765, 810]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 798

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.686e-11 trise=6.890e-11 diff=-2.204e-11
NMOS=360  PMOS=720: tfall=4.824e-11 trise=6.189e-11 diff=-1.365e-11
NMOS=360  PMOS=1080: tfall=5.000e-11 trise=5.967e-11 diff=-9.67e-12
NMOS=360  PMOS=1440: tfall=5.171e-11 trise=5.886e-11 diff=-7.15e-12
NMOS=360  PMOS=1800: tfall=5.280e-11 trise=5.867e-11 diff=-5.87e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 3):
inv_flut_mux_1 (N=798 P=495, tfall=2.253e-11, trise=2.252e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.28e-11, trise=5.867e-11, erf_err=11.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=495  PMOS=495: tfall=2.751e-11 trise=2.055e-11 diff=6.96e-12
NMOS=990  PMOS=495: tfall=2.096e-11 trise=2.405e-11 diff=-3.09e-12
Upper bound found, NMOS=990
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [765, 810]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 798

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.686e-11 trise=6.890e-11 diff=-2.204e-11
NMOS=360  PMOS=720: tfall=4.824e-11 trise=6.189e-11 diff=-1.365e-11
NMOS=360  PMOS=1080: tfall=5.000e-11 trise=5.967e-11 diff=-9.67e-12
NMOS=360  PMOS=1440: tfall=5.171e-11 trise=5.886e-11 diff=-7.15e-12
NMOS=360  PMOS=1800: tfall=5.280e-11 trise=5.867e-11 diff=-5.87e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 4):
inv_flut_mux_1 (N=798 P=495, tfall=2.253e-11, trise=2.252e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.28e-11, trise=5.867e-11, erf_err=11.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #436   cost=0.162943 area=1218.177delay=1.338e-10 tfall=5.99e-11  trise=5.38e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 40.0
ptran_flut_mux_nmos : 20.0
inv_flut_mux_2_nmos : 8.0 
inv_flut_mux_1_pmos : 11.0
inv_flut_mux_1_nmos : 17.0
rest_flut_mux_pmos  : 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 205.351679087
Current Cost: 0.162943415877
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_a_driver_2

Transistor size ranges for lut_a_driver:
inv_lut_a_driver_2  : [8 -> 16]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=1.292e-11 trise=2.476e-11 diff=-1.184e-11
NMOS=540.0  PMOS=1080.0: tfall=1.454e-11 trise=1.570e-11 diff=-1.16e-12
NMOS=540.0  PMOS=1620.0: tfall=1.598e-11 trise=1.021e-11 diff=5.77e-12
Upper bound found, PMOS=1620.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [1125, 1170]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1159.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=540 P=1159, tfall=1.478e-11, trise=1.477e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #5     cost=0.177437 area=1218.349delay=1.456e-10 tfall=1.37e-11  trise=1.4e-11   
Combo #2     cost=0.177453 area=1217.784delay=1.457e-10 tfall=1.52e-11  trise=1.65e-11  
Combo #6     cost=0.177453 area=1218.533delay=1.456e-10 tfall=1.4e-11   trise=1.33e-11  
Combo #4     cost=0.177455 area=1218.163delay=1.457e-10 tfall=1.48e-11  trise=1.48e-11  
Combo #7     cost=0.177456 area=1218.715delay=1.456e-10 tfall=1.36e-11  trise=1.26e-11  
Combo #8     cost=0.17746  area=1218.896delay=1.456e-10 tfall=1.33e-11  trise=1.2e-11   
Combo #3     cost=0.177461 area=1217.975delay=1.457e-10 tfall=1.53e-11  trise=1.56e-11  
Combo #1     cost=0.177473 area=1217.591delay=1.458e-10 tfall=1.63e-11  trise=1.74e-11  
Combo #0     cost=0.177498 area=1217.394delay=1.458e-10 tfall=1.73e-11  trise=1.87e-11  

Re-equalizing rise and fall times on combo #5 (ranked #1)

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=585  PMOS=585: tfall=1.247e-11 trise=2.394e-11 diff=-1.147e-11
NMOS=585  PMOS=1170: tfall=1.409e-11 trise=1.494e-11 diff=-8.5e-13
NMOS=585  PMOS=1755: tfall=1.563e-11 trise=9.356e-12 diff=6.274e-12
Upper bound found, PMOS=1755
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [1260, 1305]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1272

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=585 P=1272, tfall=1.376e-11, trise=1.383e-11, erf_err=0.5%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #5     cost=0.162944 area=1218.354delay=1.337e-10 tfall=1.4e-11   trise=1.42e-11  

Sizing results for lut_a_driver:
inv_lut_a_driver_2_nmos : 13.0
inv_lut_a_driver_2_pmos : 28.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_a_driver_not_1
inv_lut_a_driver_not_2

Transistor size ranges for lut_a_driver_not:
inv_lut_a_driver_not_1  : [3 -> 11]  
inv_lut_a_driver_not_2  : [6 -> 14]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=6.346e-12 trise=1.415e-11 diff=-7.804e-12
NMOS=315.0  PMOS=630.0: tfall=8.136e-12 trise=6.808e-12 diff=1.328e-12
Upper bound found, PMOS=630.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 568.0

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.088e-11 trise=2.053e-11 diff=3.5e-13
NMOS=900.0  PMOS=450.0: tfall=1.774e-11 trise=2.294e-11 diff=-5.2e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 468.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=315 P=568, tfall=7.903e-12, trise=7.928e-12, erf_err=0.3%)
inv_lut_a_driver_not_2 (N=468 P=450, tfall=2.063e-11, trise=2.063e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #40    cost=0.177448 area=1218.42 delay=1.456e-10 tfall=2.07e-11  trise=2.07e-11  
Combo #49    cost=0.177449 area=1218.603delay=1.456e-10 tfall=2e-11     trise=2.03e-11  
Combo #31    cost=0.177449 area=1218.233delay=1.457e-10 tfall=2.14e-11  trise=2.11e-11  
Combo #41    cost=0.17745  area=1218.553delay=1.456e-10 tfall=2.04e-11  trise=2.02e-11  
Combo #30    cost=0.177454 area=1218.098delay=1.457e-10 tfall=2.17e-11  trise=2.18e-11  
Combo #39    cost=0.177454 area=1218.285delay=1.457e-10 tfall=2.1e-11   trise=2.14e-11  
Combo #50    cost=0.177454 area=1218.736delay=1.456e-10 tfall=1.98e-11  trise=1.99e-11  
Combo #32    cost=0.177455 area=1218.366delay=1.456e-10 tfall=2.12e-11  trise=2.08e-11  
Combo #58    cost=0.177455 area=1218.782delay=1.456e-10 tfall=1.94e-11  trise=2e-11     
Combo #48    cost=0.177456 area=1218.467delay=1.456e-10 tfall=2.03e-11  trise=2.1e-11   

Re-equalizing rise and fall times on combo #40 (ranked #1)

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=6.346e-12 trise=1.415e-11 diff=-7.804e-12
NMOS=315  PMOS=630: tfall=8.136e-12 trise=6.808e-12 diff=1.328e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 568

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.088e-11 trise=2.053e-11 diff=3.5e-13
NMOS=900  PMOS=450: tfall=1.774e-11 trise=2.294e-11 diff=-5.2e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 468

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=315 P=568, tfall=7.903e-12, trise=7.928e-12, erf_err=0.3%)
inv_lut_a_driver_not_2 (N=468 P=450, tfall=2.063e-11, trise=2.063e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #40    cost=0.162966 area=1218.354delay=1.338e-10 tfall=2.04e-11  trise=2.14e-11  

Sizing results for lut_a_driver_not:
inv_lut_a_driver_not_1_pmos : 12.0
inv_lut_a_driver_not_2_nmos : 10.0
inv_lut_a_driver_not_1_nmos : 7.0 
inv_lut_a_driver_not_2_pmos : 10.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver                             |
|------------------------------------------------------------------------------|

Found 4 elements to size
inv_lut_c_driver_0
ptran_lut_c_driver_0
inv_lut_c_driver_1
inv_lut_c_driver_2

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   
inv_lut_c_driver_1    : [5 -> 9]   
inv_lut_c_driver_0    : [12 -> 16] 
ptran_lut_c_driver_0  : [4 -> 8]   
inv_lut_c_driver_2    : [4 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=630.0  PMOS=630.0: tfall=6.621e-12 trise=1.613e-11 diff=-9.509e-12
NMOS=630.0  PMOS=1260.0: tfall=8.133e-12 trise=9.277e-12 diff=-1.144e-12
NMOS=630.0  PMOS=1890.0: tfall=1.011e-11 trise=5.140e-12 diff=4.97e-12
Upper bound found, PMOS=1890.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1350, 1395]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1369.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=1.996e-11 trise=1.977e-11 diff=1.9e-13
NMOS=630.0  PMOS=315.0: tfall=1.719e-11 trise=2.127e-11 diff=-4.08e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF NMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 323.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=2.804e-11 trise=3.375e-11 diff=-5.71e-12
NMOS=270.0  PMOS=540.0: tfall=3.020e-11 trise=3.027e-11 diff=-7e-14
NMOS=270.0  PMOS=810.0: tfall=3.093e-11 trise=2.948e-11 diff=1.45e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [585, 630]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 624.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=630 P=1369, tfall=8.442e-12, trise=8.437e-12, erf_err=0.1%)
inv_lut_c_driver_1 (N=323 P=315, tfall=2.13e-11, trise=2.054e-11, erf_err=3.6%)
inv_lut_c_driver_2 (N=270 P=624, tfall=2.989e-11, trise=2.989e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #212   cost=0.177433 area=1218.27 delay=1.456e-10 tfall=2.97e-11  trise=3e-11     
Combo #213   cost=0.177433 area=1218.409delay=1.456e-10 tfall=2.95e-11  trise=2.97e-11  
Combo #87    cost=0.177433 area=1218.083delay=1.457e-10 tfall=2.99e-11  trise=3.05e-11  
Combo #208   cost=0.177434 area=1218.188delay=1.457e-10 tfall=3.01e-11  trise=2.99e-11  
Combo #338   cost=0.177434 area=1218.594delay=1.456e-10 tfall=2.93e-11  trise=2.93e-11  
Combo #207   cost=0.177434 area=1218.05 delay=1.457e-10 tfall=3.03e-11  trise=3.02e-11  
Combo #88    cost=0.177435 area=1218.222delay=1.457e-10 tfall=2.97e-11  trise=3.02e-11  
Combo #82    cost=0.177435 area=1217.863delay=1.457e-10 tfall=3.05e-11  trise=3.07e-11  
Combo #238   cost=0.177435 area=1218.546delay=1.456e-10 tfall=2.93e-11  trise=2.96e-11  
Combo #83    cost=0.177436 area=1218.001delay=1.457e-10 tfall=3.03e-11  trise=3.04e-11  

Re-equalizing rise and fall times on combo #212 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=585  PMOS=585: tfall=6.860e-12 trise=1.664e-11 diff=-9.78e-12
NMOS=585  PMOS=1170: tfall=8.267e-12 trise=9.889e-12 diff=-1.622e-12
NMOS=585  PMOS=1755: tfall=1.011e-11 trise=5.712e-12 diff=4.398e-12
Upper bound found, PMOS=1755
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1305, 1350]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1316

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=360  PMOS=360: tfall=1.991e-11 trise=1.995e-11 diff=-4e-14
NMOS=360  PMOS=720: tfall=2.429e-11 trise=1.888e-11 diff=5.41e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 362

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=2.801e-11 trise=3.381e-11 diff=-5.8e-12
NMOS=270  PMOS=540: tfall=2.976e-11 trise=3.024e-11 diff=-4.8e-13
NMOS=270  PMOS=810: tfall=3.066e-11 trise=2.938e-11 diff=1.28e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 638

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=585 P=1316, tfall=8.675e-12, trise=8.656e-12, erf_err=0.2%)
inv_lut_c_driver_1 (N=360 P=362, tfall=2.135e-11, trise=2.062e-11, erf_err=3.4%)
inv_lut_c_driver_2 (N=270 P=638, tfall=2.979e-11, trise=2.979e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #212   cost=0.162932 area=1218.307delay=1.337e-10 tfall=2.99e-11  trise=2.98e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 8.0 
inv_lut_c_driver_1_nmos   : 8.0 
inv_lut_c_driver_0_pmos   : 29.0
inv_lut_c_driver_0_nmos   : 13.0
ptran_lut_c_driver_0_nmos : 6.0 
inv_lut_c_driver_2_nmos   : 6.0 
inv_lut_c_driver_2_pmos   : 14.0
rest_lut_c_driver_pmos    : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_c_driver_not_1
inv_lut_c_driver_not_2

Transistor size ranges for lut_c_driver_not:
inv_lut_c_driver_not_2  : [2 -> 10]  
inv_lut_c_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.587e-11 trise=2.939e-11 diff=-3.52e-12
NMOS=180.0  PMOS=360.0: tfall=2.628e-11 trise=2.744e-11 diff=-1.16e-12
NMOS=180.0  PMOS=540.0: tfall=2.703e-11 trise=2.691e-11 diff=1.2e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 400.0

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=3.578e-11 trise=3.711e-11 diff=-1.33e-12
NMOS=270.0  PMOS=540.0: tfall=3.717e-11 trise=3.329e-11 diff=3.88e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 287.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=400, tfall=2.623e-11, trise=2.732e-11, erf_err=4.2%)
inv_lut_c_driver_not_2 (N=270 P=287, tfall=3.587e-11, trise=3.585e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #32    cost=0.177422 area=1218.621delay=1.456e-10 tfall=3.55e-11  trise=3.53e-11  
Combo #23    cost=0.177423 area=1218.386delay=1.456e-10 tfall=3.58e-11  trise=3.59e-11  
Combo #34    cost=0.177426 area=1218.903delay=1.456e-10 tfall=3.52e-11  trise=3.48e-11  
Combo #24    cost=0.177427 area=1218.528delay=1.456e-10 tfall=3.56e-11  trise=3.56e-11  
Combo #22    cost=0.177435 area=1218.239delay=1.456e-10 tfall=3.61e-11  trise=3.63e-11  
Combo #42    cost=0.177437 area=1218.987delay=1.456e-10 tfall=3.53e-11  trise=3.46e-11  
Combo #35    cost=0.177437 area=1219.039delay=1.456e-10 tfall=3.51e-11  trise=3.46e-11  
Combo #43    cost=0.177438 area=1219.127delay=1.455e-10 tfall=3.51e-11  trise=3.44e-11  
Combo #33    cost=0.177438 area=1218.764delay=1.456e-10 tfall=3.53e-11  trise=3.54e-11  
Combo #25    cost=0.17744  area=1218.667delay=1.456e-10 tfall=3.56e-11  trise=3.55e-11  

Re-equalizing rise and fall times on combo #32 (ranked #1)

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.520e-11 trise=2.980e-11 diff=-4.6e-12
NMOS=180  PMOS=360: tfall=2.620e-11 trise=2.773e-11 diff=-1.53e-12
NMOS=180  PMOS=540: tfall=2.728e-11 trise=2.715e-11 diff=1.3e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 524

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=315  PMOS=315: tfall=3.500e-11 trise=3.648e-11 diff=-1.48e-12
NMOS=315  PMOS=630: tfall=3.641e-11 trise=3.407e-11 diff=2.34e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 394

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=524, tfall=2.736e-11, trise=2.74e-11, erf_err=0.1%)
inv_lut_c_driver_not_2 (N=315 P=394, tfall=3.541e-11, trise=3.542e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #32    cost=0.162951 area=1218.799delay=1.337e-10 tfall=3.56e-11  trise=3.53e-11  

Sizing results for lut_c_driver_not:
inv_lut_c_driver_not_2_nmos : 7.0 
inv_lut_c_driver_not_1_nmos : 4.0 
inv_lut_c_driver_not_2_pmos : 8.0 
inv_lut_c_driver_not_1_pmos : 11.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_b_driver_2

Transistor size ranges for lut_b_driver:
inv_lut_b_driver_2  : [7 -> 15]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=495.0  PMOS=495.0: tfall=1.223e-11 trise=2.348e-11 diff=-1.125e-11
NMOS=495.0  PMOS=990.0: tfall=1.364e-11 trise=1.472e-11 diff=-1.08e-12
NMOS=495.0  PMOS=1485.0: tfall=1.516e-11 trise=9.435e-12 diff=5.725e-12
Upper bound found, PMOS=1485.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1035, 1080]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1061.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=495 P=1061, tfall=1.385e-11, trise=1.385e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #5     cost=0.177459 area=1219.02 delay=1.456e-10 tfall=1.34e-11  trise=1.3e-11   
Combo #2     cost=0.17746  area=1218.449delay=1.456e-10 tfall=1.48e-11  trise=1.54e-11  
Combo #4     cost=0.17746  area=1218.833delay=1.456e-10 tfall=1.39e-11  trise=1.38e-11  
Combo #6     cost=0.17746  area=1219.206delay=1.456e-10 tfall=1.3e-11   trise=1.23e-11  
Combo #3     cost=0.177462 area=1218.642delay=1.456e-10 tfall=1.44e-11  trise=1.46e-11  
Combo #7     cost=0.177464 area=1219.39 delay=1.455e-10 tfall=1.27e-11  trise=1.17e-11  
Combo #8     cost=0.17747  area=1219.572delay=1.455e-10 tfall=1.24e-11  trise=1.1e-11   
Combo #1     cost=0.177478 area=1218.253delay=1.457e-10 tfall=1.55e-11  trise=1.66e-11  
Combo #0     cost=0.177506 area=1218.052delay=1.457e-10 tfall=1.66e-11  trise=1.8e-11   

Re-equalizing rise and fall times on combo #5 (ranked #1)

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=540  PMOS=540: tfall=1.177e-11 trise=2.260e-11 diff=-1.083e-11
NMOS=540  PMOS=1080: tfall=1.320e-11 trise=1.394e-11 diff=-7.4e-13
NMOS=540  PMOS=1620: tfall=1.477e-11 trise=8.560e-12 diff=6.21e-12
Upper bound found, PMOS=1620
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1125, 1170]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1132

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=540 P=1132, tfall=1.334e-11, trise=1.334e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #5     cost=0.162946 area=1218.979delay=1.337e-10 tfall=1.34e-11  trise=1.33e-11  

Sizing results for lut_b_driver:
inv_lut_b_driver_2_pmos : 25.0
inv_lut_b_driver_2_nmos : 12.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_b_driver_not_1
inv_lut_b_driver_not_2

Transistor size ranges for lut_b_driver_not:
inv_lut_b_driver_not_1  : [3 -> 11]  
inv_lut_b_driver_not_2  : [5 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=5.960e-12 trise=1.345e-11 diff=-7.49e-12
NMOS=315.0  PMOS=630.0: tfall=7.953e-12 trise=6.482e-12 diff=1.471e-12
Upper bound found, PMOS=630.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 560.0

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_nmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=1.991e-11 trise=1.968e-11 diff=2.3e-13
NMOS=810.0  PMOS=405.0: tfall=1.688e-11 trise=2.150e-11 diff=-4.62e-12
Upper bound found, NMOS=810.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 415.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=315 P=560, tfall=7.64e-12, trise=7.656e-12, erf_err=0.2%)
inv_lut_b_driver_not_2 (N=415 P=405, tfall=1.973e-11, trise=1.974e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #31    cost=0.177441 area=1218.836delay=1.456e-10 tfall=2.02e-11  trise=2.03e-11  
Combo #22    cost=0.177441 area=1218.645delay=1.456e-10 tfall=2.1e-11   trise=2.07e-11  
Combo #30    cost=0.177445 area=1218.699delay=1.456e-10 tfall=2.06e-11  trise=2.09e-11  
Combo #32    cost=0.177445 area=1218.971delay=1.456e-10 tfall=2e-11     trise=1.99e-11  
Combo #40    cost=0.177445 area=1219.022delay=1.456e-10 tfall=1.98e-11  trise=1.98e-11  
Combo #23    cost=0.177445 area=1218.779delay=1.456e-10 tfall=2.09e-11  trise=2.02e-11  
Combo #41    cost=0.177447 area=1219.157delay=1.455e-10 tfall=1.94e-11  trise=1.93e-11  
Combo #21    cost=0.17745  area=1218.508delay=1.456e-10 tfall=2.13e-11  trise=2.17e-11  
Combo #39    cost=0.177451 area=1218.885delay=1.456e-10 tfall=2.03e-11  trise=2.04e-11  
Combo #42    cost=0.177452 area=1219.289delay=1.455e-10 tfall=1.92e-11  trise=1.89e-11  

Re-equalizing rise and fall times on combo #31 (ranked #1)

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=270  PMOS=270: tfall=6.399e-12 trise=1.421e-11 diff=-7.811e-12
NMOS=270  PMOS=540: tfall=8.090e-12 trise=7.076e-12 diff=1.014e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 498

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=1.996e-11 trise=2.028e-11 diff=-3.2e-13
NMOS=405  PMOS=810: tfall=2.340e-11 trise=1.739e-11 diff=6.01e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 418

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=270 P=498, tfall=7.897e-12, trise=7.937e-12, erf_err=0.5%)
inv_lut_b_driver_not_2 (N=405 P=418, tfall=2.007e-11, trise=2.007e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #31    cost=0.162929 area=1218.843delay=1.337e-10 tfall=2.03e-11  trise=2e-11     

Sizing results for lut_b_driver_not:
inv_lut_b_driver_not_2_nmos : 9.0 
inv_lut_b_driver_not_1_pmos : 11.0
inv_lut_b_driver_not_2_pmos : 9.0 
inv_lut_b_driver_not_1_nmos : 6.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_e_driver_2

Transistor size ranges for lut_e_driver:
inv_lut_e_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.226e-11 trise=2.342e-11 diff=-1.116e-11
NMOS=180.0  PMOS=360.0: tfall=1.321e-11 trise=1.577e-11 diff=-2.56e-12
NMOS=180.0  PMOS=540.0: tfall=1.400e-11 trise=1.177e-11 diff=2.23e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 446.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=180 P=446, tfall=1.358e-11, trise=1.358e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2     cost=0.177438 area=1218.874delay=1.456e-10 tfall=1.59e-11  trise=1.59e-11  
Combo #3     cost=0.177441 area=1219.123delay=1.455e-10 tfall=1.36e-11  trise=1.36e-11  
Combo #4     cost=0.177455 area=1219.361delay=1.455e-10 tfall=1.24e-11  trise=1.21e-11  
Combo #1     cost=0.177457 area=1218.605delay=1.456e-10 tfall=1.98e-11  trise=1.97e-11  
Combo #5     cost=0.177475 area=1219.59 delay=1.455e-10 tfall=1.16e-11  trise=1.1e-11   
Combo #6     cost=0.177494 area=1219.813delay=1.455e-10 tfall=1.09e-11  trise=9.9e-12   
Combo #7     cost=0.177515 area=1220.03 delay=1.455e-10 tfall=1.04e-11  trise=8.9e-12   
Combo #0     cost=0.177575 area=1218.301delay=1.458e-10 tfall=3.32e-11  trise=2.85e-11  

Re-equalizing rise and fall times on combo #2 (ranked #1)

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=1.458e-11 trise=2.665e-11 diff=-1.207e-11
NMOS=135  PMOS=270: tfall=1.529e-11 trise=1.826e-11 diff=-2.97e-12
NMOS=135  PMOS=405: tfall=1.627e-11 trise=1.390e-11 diff=2.37e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 333

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=135 P=333, tfall=1.59e-11, trise=1.591e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2     cost=0.162929 area=1218.843delay=1.337e-10 tfall=1.65e-11  trise=1.58e-11  

Sizing results for lut_e_driver:
inv_lut_e_driver_2_pmos : 7.0 
inv_lut_e_driver_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_e_driver_not_1
inv_lut_e_driver_not_2

Transistor size ranges for lut_e_driver_not:
inv_lut_e_driver_not_1  : [1 -> 8]   
inv_lut_e_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=4.913e-12 trise=1.114e-11 diff=-6.227e-12
NMOS=180.0  PMOS=360.0: tfall=6.129e-12 trise=6.127e-12 diff=2e-15
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 360.0

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.823e-11 trise=1.833e-11 diff=-1e-13
NMOS=180.0  PMOS=360.0: tfall=2.039e-11 trise=1.493e-11 diff=5.46e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 182.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=180 P=360, tfall=6.136e-12, trise=6.142e-12, erf_err=0.1%)
inv_lut_e_driver_not_2 (N=180 P=182, tfall=1.825e-11, trise=1.824e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #11    cost=0.177442 area=1219.01 delay=1.456e-10 tfall=2.1e-11   trise=2.06e-11  
Combo #10    cost=0.177442 area=1218.846delay=1.456e-10 tfall=2.22e-11  trise=2.28e-11  
Combo #19    cost=0.177451 area=1219.251delay=1.455e-10 tfall=1.92e-11  trise=1.9e-11   
Combo #12    cost=0.177455 area=1219.166delay=1.456e-10 tfall=2.07e-11  trise=1.97e-11  
Combo #18    cost=0.177456 area=1219.086delay=1.456e-10 tfall=2.06e-11  trise=2.14e-11  
Combo #2     cost=0.17746  area=1218.572delay=1.456e-10 tfall=2.63e-11  trise=2.65e-11  
Combo #20    cost=0.177462 area=1219.406delay=1.455e-10 tfall=1.86e-11  trise=1.8e-11   
Combo #3     cost=0.177469 area=1218.736delay=1.456e-10 tfall=2.56e-11  trise=2.51e-11  
Combo #27    cost=0.177472 area=1219.473delay=1.455e-10 tfall=1.83e-11  trise=1.83e-11  
Combo #13    cost=0.177473 area=1219.314delay=1.456e-10 tfall=2.06e-11  trise=1.93e-11  

Re-equalizing rise and fall times on combo #11 (ranked #1)

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=6.972e-12 trise=1.467e-11 diff=-7.698e-12
NMOS=90  PMOS=180: tfall=7.793e-12 trise=8.469e-12 diff=-6.76e-13
NMOS=90  PMOS=270: tfall=8.693e-12 trise=5.495e-12 diff=3.198e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 194

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.040e-11 trise=2.080e-11 diff=-4e-13
NMOS=180  PMOS=360: tfall=2.286e-11 trise=1.754e-11 diff=5.32e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 187

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=90 P=194, tfall=7.932e-12, trise=7.973e-12, erf_err=0.5%)
inv_lut_e_driver_not_2 (N=180 P=187, tfall=2.051e-11, trise=2.048e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #11    cost=0.162927 area=1219.007delay=1.337e-10 tfall=2.07e-11  trise=2.09e-11  

Sizing results for lut_e_driver_not:
inv_lut_e_driver_not_2_pmos : 4.0 
inv_lut_e_driver_not_1_pmos : 4.0 
inv_lut_e_driver_not_2_nmos : 4.0 
inv_lut_e_driver_not_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_d_driver_2

Transistor size ranges for lut_d_driver:
inv_lut_d_driver_2  : [1 -> 9]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.274e-11 trise=2.431e-11 diff=-1.157e-11
NMOS=225.0  PMOS=450.0: tfall=1.362e-11 trise=1.630e-11 diff=-2.68e-12
NMOS=225.0  PMOS=675.0: tfall=1.476e-11 trise=1.229e-11 diff=2.47e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 550.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=225 P=550, tfall=1.432e-11, trise=1.432e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #5     cost=0.177454 area=1219.249delay=1.455e-10 tfall=1.3e-11   trise=1.29e-11  
Combo #4     cost=0.177455 area=1219.021delay=1.456e-10 tfall=1.43e-11  trise=1.43e-11  
Combo #3     cost=0.17746  area=1218.785delay=1.456e-10 tfall=1.58e-11  trise=1.61e-11  
Combo #6     cost=0.177462 area=1219.47 delay=1.455e-10 tfall=1.23e-11  trise=1.16e-11  
Combo #7     cost=0.177473 area=1219.686delay=1.455e-10 tfall=1.18e-11  trise=1.05e-11  
Combo #2     cost=0.177487 area=1218.538delay=1.457e-10 tfall=1.83e-11  trise=1.87e-11  
Combo #8     cost=0.177489 area=1219.897delay=1.455e-10 tfall=1.15e-11  trise=9.5e-12   
Combo #1     cost=0.177563 area=1218.271delay=1.457e-10 tfall=2.34e-11  trise=2.29e-11  
Combo #0     cost=0.177853 area=1217.969delay=1.46e-10  tfall=4.08e-11  trise=3.27e-11  

Re-equalizing rise and fall times on combo #5 (ranked #1)

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.148e-11 trise=2.245e-11 diff=-1.097e-11
NMOS=270  PMOS=540: tfall=1.261e-11 trise=1.492e-11 diff=-2.31e-12
NMOS=270  PMOS=810: tfall=1.378e-11 trise=1.072e-11 diff=3.06e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 653

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=270 P=653, tfall=1.3e-11, trise=1.299e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #5     cost=0.16294  area=1219.207delay=1.336e-10 tfall=1.34e-11  trise=1.29e-11  

Sizing results for lut_d_driver:
inv_lut_d_driver_2_nmos : 6.0 
inv_lut_d_driver_2_pmos : 14.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_d_driver_not_1
inv_lut_d_driver_not_2

Transistor size ranges for lut_d_driver_not:
inv_lut_d_driver_not_2  : [1 -> 9]   
inv_lut_d_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.694e-12 trise=1.257e-11 diff=-6.876e-12
NMOS=180.0  PMOS=360.0: tfall=6.784e-12 trise=6.447e-12 diff=3.37e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 348.0

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.000e-11 trise=1.997e-11 diff=3e-14
NMOS=450.0  PMOS=225.0: tfall=1.694e-11 trise=2.204e-11 diff=-5.1e-12
Upper bound found, NMOS=450.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 226.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=180 P=348, tfall=6.722e-12, trise=6.731e-12, erf_err=0.1%)
inv_lut_d_driver_not_2 (N=226 P=225, tfall=1.998e-11, trise=1.998e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #22    cost=0.177447 area=1219.268delay=1.455e-10 tfall=2.13e-11  trise=2.09e-11  
Combo #31    cost=0.177453 area=1219.487delay=1.455e-10 tfall=2e-11     trise=2e-11     
Combo #23    cost=0.177453 area=1219.416delay=1.455e-10 tfall=2.09e-11  trise=2.01e-11  
Combo #32    cost=0.177455 area=1219.635delay=1.455e-10 tfall=1.94e-11  trise=1.9e-11   
Combo #21    cost=0.177455 area=1219.113delay=1.456e-10 tfall=2.23e-11  trise=2.24e-11  
Combo #13    cost=0.177463 area=1219.032delay=1.456e-10 tfall=2.37e-11  trise=2.26e-11  
Combo #33    cost=0.177465 area=1219.778delay=1.455e-10 tfall=1.91e-11  trise=1.84e-11  
Combo #30    cost=0.177465 area=1219.332delay=1.455e-10 tfall=2.11e-11  trise=2.17e-11  
Combo #12    cost=0.177465 area=1218.877delay=1.456e-10 tfall=2.43e-11  trise=2.39e-11  
Combo #41    cost=0.177466 area=1219.843delay=1.455e-10 tfall=1.85e-11  trise=1.85e-11  

Re-equalizing rise and fall times on combo #22 (ranked #1)

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.274e-12 trise=1.420e-11 diff=-7.926e-12
NMOS=135  PMOS=270: tfall=7.456e-12 trise=7.700e-12 diff=-2.44e-13
NMOS=135  PMOS=405: tfall=8.389e-12 trise=4.787e-12 diff=3.602e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 277

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.076e-11 trise=2.096e-11 diff=-2e-13
NMOS=225  PMOS=450: tfall=2.355e-11 trise=1.720e-11 diff=6.35e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 229

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=135 P=277, tfall=7.521e-12, trise=7.523e-12, erf_err=0.0%)
inv_lut_d_driver_not_2 (N=225 P=229, tfall=2.082e-11, trise=2.082e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #22    cost=0.162927 area=1219.281delay=1.336e-10 tfall=2.09e-11  trise=2.1e-11   

Sizing results for lut_d_driver_not:
inv_lut_d_driver_not_1_pmos : 6.0 
inv_lut_d_driver_not_2_pmos : 5.0 
inv_lut_d_driver_not_1_nmos : 3.0 
inv_lut_d_driver_not_2_nmos : 5.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_f_driver_2

Transistor size ranges for lut_f_driver:
inv_lut_f_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.236e-11 trise=2.398e-11 diff=-1.162e-11
NMOS=180.0  PMOS=360.0: tfall=1.322e-11 trise=1.598e-11 diff=-2.76e-12
NMOS=180.0  PMOS=540.0: tfall=1.433e-11 trise=1.191e-11 diff=2.42e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 455.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=455, tfall=1.364e-11, trise=1.364e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.177431 area=1219.355delay=1.455e-10 tfall=1.36e-11  trise=1.36e-11  
Combo #4     cost=0.177433 area=1219.595delay=1.455e-10 tfall=1.25e-11  trise=1.2e-11   
Combo #5     cost=0.177442 area=1219.827delay=1.455e-10 tfall=1.16e-11  trise=1.06e-11  
Combo #2     cost=0.177447 area=1219.103delay=1.456e-10 tfall=1.59e-11  trise=1.6e-11   
Combo #6     cost=0.177454 area=1220.052delay=1.454e-10 tfall=1.1e-11   trise=9.3e-12   
Combo #7     cost=0.17747  area=1220.273delay=1.454e-10 tfall=1.06e-11  trise=8.3e-12   
Combo #1     cost=0.177495 area=1218.832delay=1.456e-10 tfall=1.99e-11  trise=1.98e-11  
Combo #0     cost=0.177697 area=1218.524delay=1.458e-10 tfall=3.28e-11  trise=2.86e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.236e-11 trise=2.398e-11 diff=-1.162e-11
NMOS=180  PMOS=360: tfall=1.322e-11 trise=1.598e-11 diff=-2.76e-12
NMOS=180  PMOS=540: tfall=1.433e-11 trise=1.191e-11 diff=2.42e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 455

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=455, tfall=1.364e-11, trise=1.364e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.162912 area=1219.348delay=1.336e-10 tfall=1.38e-11  trise=1.36e-11  

Sizing results for lut_f_driver:
inv_lut_f_driver_2_pmos : 10.0
inv_lut_f_driver_2_nmos : 4.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_f_driver_not_1
inv_lut_f_driver_not_2

Transistor size ranges for lut_f_driver_not:
inv_lut_f_driver_not_1  : [1 -> 8]   
inv_lut_f_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.130e-12 trise=1.115e-11 diff=-6.02e-12
NMOS=180.0  PMOS=360.0: tfall=6.277e-12 trise=6.329e-12 diff=-5.2e-14
NMOS=180.0  PMOS=540.0: tfall=7.247e-12 trise=3.494e-12 diff=3.753e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 362.0

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.875e-11 trise=1.856e-11 diff=1.9e-13
NMOS=360.0  PMOS=180.0: tfall=1.565e-11 trise=2.050e-11 diff=-4.85e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 184.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=180 P=362, tfall=6.307e-12, trise=6.316e-12, erf_err=0.1%)
inv_lut_f_driver_not_2 (N=184 P=180, tfall=1.86e-11, trise=1.861e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #11    cost=0.177428 area=1219.116delay=1.455e-10 tfall=2.1e-11   trise=2.1e-11   
Combo #19    cost=0.177428 area=1219.357delay=1.455e-10 tfall=1.95e-11  trise=1.94e-11  
Combo #20    cost=0.177432 area=1219.513delay=1.455e-10 tfall=1.89e-11  trise=1.84e-11  
Combo #12    cost=0.177436 area=1219.272delay=1.455e-10 tfall=2.06e-11  trise=2.01e-11  
Combo #10    cost=0.17744  area=1218.951delay=1.456e-10 tfall=2.22e-11  trise=2.3e-11   
Combo #28    cost=0.177443 area=1219.736delay=1.455e-10 tfall=1.78e-11  trise=1.76e-11  
Combo #18    cost=0.177445 area=1219.192delay=1.455e-10 tfall=2.08e-11  trise=2.18e-11  
Combo #21    cost=0.177446 area=1219.662delay=1.455e-10 tfall=1.87e-11  trise=1.79e-11  
Combo #27    cost=0.177446 area=1219.58 delay=1.455e-10 tfall=1.86e-11  trise=1.9e-11   
Combo #29    cost=0.177454 area=1219.885delay=1.455e-10 tfall=1.74e-11  trise=1.7e-11   

Re-equalizing rise and fall times on combo #11 (ranked #1)

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=6.996e-12 trise=1.487e-11 diff=-7.874e-12
NMOS=90  PMOS=180: tfall=7.746e-12 trise=8.792e-12 diff=-1.046e-12
NMOS=90  PMOS=270: tfall=8.796e-12 trise=5.626e-12 diff=3.17e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 195

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.048e-11 trise=2.104e-11 diff=-5.6e-13
NMOS=180  PMOS=360: tfall=2.342e-11 trise=1.836e-11 diff=5.06e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 190

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=90 P=195, tfall=8.192e-12, trise=8.254e-12, erf_err=0.8%)
inv_lut_f_driver_not_2 (N=180 P=190, tfall=2.063e-11, trise=2.062e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #11    cost=0.162911 area=1219.107delay=1.336e-10 tfall=2.09e-11  trise=2.11e-11  

Sizing results for lut_f_driver_not:
inv_lut_f_driver_not_1_nmos : 2.0 
inv_lut_f_driver_not_2_nmos : 4.0 
inv_lut_f_driver_not_1_pmos : 4.0 
inv_lut_f_driver_not_2_pmos : 4.0 

Validating transistor sizes
Sizing results are valid

Duration: 548.58579278
Current Cost: 0.162911307801
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_ble_output                         |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_ble_output
inv_local_ble_output_1
inv_local_ble_output_2

Transistor size ranges for local_ble_output:
inv_local_ble_output_2  : [1 -> 9]   
ptran_local_ble_output  : [1 -> 8]   
inv_local_ble_output_1  : [1 -> 8]   
rest_local_ble_output   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.075e-11 trise=2.621e-11 diff=-1.546e-11
NMOS=180.0  PMOS=360.0: tfall=1.380e-11 trise=2.374e-11 diff=-9.94e-12
NMOS=180.0  PMOS=540.0: tfall=1.673e-11 trise=2.329e-11 diff=-6.56e-12
NMOS=180.0  PMOS=720.0: tfall=1.932e-11 trise=2.419e-11 diff=-4.87e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.221e-10 trise=1.411e-10 diff=-1.9e-11
NMOS=225.0  PMOS=450.0: tfall=1.239e-10 trise=1.256e-10 diff=-1.7e-12
NMOS=225.0  PMOS=675.0: tfall=1.250e-10 trise=1.216e-10 diff=3.4e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 510.0

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=180 P=720, tfall=2.078e-11, trise=2.511e-11, erf_err=20.8%)
inv_local_ble_output_2 (N=225 P=509, tfall=1.24e-10, trise=1.24e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.245e-11 trise=2.815e-11 diff=-1.57e-11
NMOS=180.0  PMOS=360.0: tfall=1.538e-11 trise=2.494e-11 diff=-9.56e-12
NMOS=180.0  PMOS=540.0: tfall=1.822e-11 trise=2.433e-11 diff=-6.11e-12
NMOS=180.0  PMOS=720.0: tfall=2.078e-11 trise=2.511e-11 diff=-4.33e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.221e-10 trise=1.411e-10 diff=-1.9e-11
NMOS=225.0  PMOS=450.0: tfall=1.239e-10 trise=1.256e-10 diff=-1.7e-12
NMOS=225.0  PMOS=675.0: tfall=1.250e-10 trise=1.216e-10 diff=3.4e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 510.0

ERF SUMMARY (iteration 2):
inv_local_ble_output_1 (N=180 P=720, tfall=2.078e-11, trise=2.511e-11, erf_err=20.8%)
inv_local_ble_output_2 (N=225 P=509, tfall=1.24e-10, trise=1.24e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.245e-11 trise=2.815e-11 diff=-1.57e-11
NMOS=180.0  PMOS=360.0: tfall=1.538e-11 trise=2.494e-11 diff=-9.56e-12
NMOS=180.0  PMOS=540.0: tfall=1.822e-11 trise=2.433e-11 diff=-6.11e-12
NMOS=180.0  PMOS=720.0: tfall=2.078e-11 trise=2.511e-11 diff=-4.33e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.221e-10 trise=1.411e-10 diff=-1.9e-11
NMOS=225.0  PMOS=450.0: tfall=1.239e-10 trise=1.256e-10 diff=-1.7e-12
NMOS=225.0  PMOS=675.0: tfall=1.250e-10 trise=1.216e-10 diff=3.4e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 510.0

ERF SUMMARY (iteration 3):
inv_local_ble_output_1 (N=180 P=720, tfall=2.078e-11, trise=2.511e-11, erf_err=20.8%)
inv_local_ble_output_2 (N=225 P=509, tfall=1.24e-10, trise=1.24e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.245e-11 trise=2.815e-11 diff=-1.57e-11
NMOS=180.0  PMOS=360.0: tfall=1.538e-11 trise=2.494e-11 diff=-9.56e-12
NMOS=180.0  PMOS=540.0: tfall=1.822e-11 trise=2.433e-11 diff=-6.11e-12
NMOS=180.0  PMOS=720.0: tfall=2.078e-11 trise=2.511e-11 diff=-4.33e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.221e-10 trise=1.411e-10 diff=-1.9e-11
NMOS=225.0  PMOS=450.0: tfall=1.239e-10 trise=1.256e-10 diff=-1.7e-12
NMOS=225.0  PMOS=675.0: tfall=1.250e-10 trise=1.216e-10 diff=3.4e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 510.0

ERF SUMMARY (iteration 4):
inv_local_ble_output_1 (N=180 P=720, tfall=2.078e-11, trise=2.511e-11, erf_err=20.8%)
inv_local_ble_output_2 (N=225 P=509, tfall=1.24e-10, trise=1.24e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #122   cost=0.177317 area=1218.945delay=1.455e-10 tfall=1.144e-10 trise=1.284e-10 
Combo #124   cost=0.177323 area=1219.559delay=1.454e-10 tfall=1.118e-10 trise=1.259e-10 
Combo #115   cost=0.177326 area=1218.837delay=1.455e-10 tfall=1.179e-10 trise=1.264e-10 
Combo #106   cost=0.17733  area=1218.085delay=1.456e-10 tfall=1.225e-10 trise=1.288e-10 
Combo #125   cost=0.177332 area=1219.845delay=1.454e-10 tfall=1.106e-10 trise=1.251e-10 
Combo #114   cost=0.177335 area=1218.521delay=1.455e-10 tfall=1.197e-10 trise=1.28e-10  
Combo #116   cost=0.177338 area=1219.135delay=1.455e-10 tfall=1.169e-10 trise=1.255e-10 
Combo #107   cost=0.177348 area=1218.401delay=1.456e-10 tfall=1.227e-10 trise=1.269e-10 
Combo #117   cost=0.177352 area=1219.421delay=1.454e-10 tfall=1.16e-10  trise=1.247e-10 
Combo #118   cost=0.177353 area=1219.699delay=1.454e-10 tfall=1.142e-10 trise=1.241e-10 

Re-equalizing rise and fall times on combo #122 (ranked #1)

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.622e-11 trise=3.182e-11 diff=-1.56e-11
NMOS=90  PMOS=180: tfall=1.855e-11 trise=2.630e-11 diff=-7.75e-12
NMOS=90  PMOS=270: tfall=2.075e-11 trise=2.434e-11 diff=-3.59e-12
NMOS=90  PMOS=360: tfall=2.294e-11 trise=2.373e-11 diff=-7.9e-13
NMOS=90  PMOS=450: tfall=2.515e-11 trise=2.359e-11 diff=1.56e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 389

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=315  PMOS=315: tfall=1.120e-10 trise=1.378e-10 diff=-2.58e-11
NMOS=315  PMOS=630: tfall=1.136e-10 trise=1.293e-10 diff=-1.57e-11
NMOS=315  PMOS=945: tfall=1.176e-10 trise=1.286e-10 diff=-1.1e-11
NMOS=315  PMOS=1260: tfall=1.195e-10 trise=1.297e-10 diff=-1.02e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1260

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=90 P=389, tfall=3.272e-11, trise=2.801e-11, erf_err=14.4%)
inv_local_ble_output_2 (N=315 P=1260, tfall=1.195e-10, trise=1.297e-10, erf_err=8.5%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=2.530e-11 trise=4.273e-11 diff=-1.743e-11
NMOS=90  PMOS=180: tfall=2.754e-11 trise=3.278e-11 diff=-5.24e-12
NMOS=90  PMOS=270: tfall=2.976e-11 trise=2.862e-11 diff=1.14e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 267

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=315  PMOS=315: tfall=1.132e-10 trise=1.334e-10 diff=-2.02e-11
NMOS=315  PMOS=630: tfall=1.167e-10 trise=1.253e-10 diff=-8.6e-12
NMOS=315  PMOS=945: tfall=1.179e-10 trise=1.246e-10 diff=-6.7e-12
NMOS=315  PMOS=1260: tfall=1.222e-10 trise=1.256e-10 diff=-3.4e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1260

ERF SUMMARY (iteration 2):
inv_local_ble_output_1 (N=90 P=267, tfall=2.968e-11, trise=2.963e-11, erf_err=0.2%)
inv_local_ble_output_2 (N=315 P=1260, tfall=1.222e-10, trise=1.256e-10, erf_err=2.8%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #122   cost=0.163045 area=1219.938delay=1.337e-10 tfall=1.244e-10 trise=1.248e-10 

Sizing results for local_ble_output:
rest_local_ble_output_pmos  : 1.0 
ptran_local_ble_output_nmos : 3.0 
inv_local_ble_output_2_pmos : 28.0
inv_local_ble_output_2_nmos : 7.0 
inv_local_ble_output_1_pmos : 5.0 
inv_local_ble_output_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 192.894755125
Current Cost: 0.163045100734
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: general_ble_output                       |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_general_ble_output
inv_general_ble_output_1
inv_general_ble_output_2

Transistor size ranges for general_ble_output:
ptran_general_ble_output  : [1 -> 9]   
inv_general_ble_output_1  : [1 -> 8]   
rest_general_ble_output   : [1 -> 1]   
inv_general_ble_output_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=9.722e-12 trise=2.376e-11 diff=-1.4038e-11
NMOS=180.0  PMOS=360.0: tfall=1.245e-11 trise=2.095e-11 diff=-8.5e-12
NMOS=180.0  PMOS=540.0: tfall=1.512e-11 trise=2.075e-11 diff=-5.63e-12
NMOS=180.0  PMOS=720.0: tfall=1.774e-11 trise=2.148e-11 diff=-3.74e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.100e-11 trise=4.339e-11 diff=-1.239e-11
NMOS=180.0  PMOS=360.0: tfall=3.210e-11 trise=3.487e-11 diff=-2.77e-12
NMOS=180.0  PMOS=540.0: tfall=3.407e-11 trise=3.270e-11 diff=1.37e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 468.0

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=180 P=720, tfall=1.913e-11, trise=2.267e-11, erf_err=18.5%)
inv_general_ble_output_2 (N=180 P=468, tfall=3.317e-11, trise=3.329e-11, erf_err=0.4%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.145e-11 trise=2.627e-11 diff=-1.482e-11
NMOS=180.0  PMOS=360.0: tfall=1.398e-11 trise=2.276e-11 diff=-8.78e-12
NMOS=180.0  PMOS=540.0: tfall=1.660e-11 trise=2.239e-11 diff=-5.79e-12
NMOS=180.0  PMOS=720.0: tfall=1.913e-11 trise=2.267e-11 diff=-3.54e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.100e-11 trise=4.339e-11 diff=-1.239e-11
NMOS=180.0  PMOS=360.0: tfall=3.210e-11 trise=3.487e-11 diff=-2.77e-12
NMOS=180.0  PMOS=540.0: tfall=3.407e-11 trise=3.270e-11 diff=1.37e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 468.0

ERF SUMMARY (iteration 2):
inv_general_ble_output_1 (N=180 P=720, tfall=1.913e-11, trise=2.267e-11, erf_err=18.5%)
inv_general_ble_output_2 (N=180 P=468, tfall=3.317e-11, trise=3.329e-11, erf_err=0.4%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.145e-11 trise=2.627e-11 diff=-1.482e-11
NMOS=180.0  PMOS=360.0: tfall=1.398e-11 trise=2.276e-11 diff=-8.78e-12
NMOS=180.0  PMOS=540.0: tfall=1.660e-11 trise=2.239e-11 diff=-5.79e-12
NMOS=180.0  PMOS=720.0: tfall=1.913e-11 trise=2.267e-11 diff=-3.54e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.100e-11 trise=4.339e-11 diff=-1.239e-11
NMOS=180.0  PMOS=360.0: tfall=3.210e-11 trise=3.487e-11 diff=-2.77e-12
NMOS=180.0  PMOS=540.0: tfall=3.407e-11 trise=3.270e-11 diff=1.37e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 468.0

ERF SUMMARY (iteration 3):
inv_general_ble_output_1 (N=180 P=720, tfall=1.913e-11, trise=2.267e-11, erf_err=18.5%)
inv_general_ble_output_2 (N=180 P=468, tfall=3.317e-11, trise=3.329e-11, erf_err=0.4%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.145e-11 trise=2.627e-11 diff=-1.482e-11
NMOS=180.0  PMOS=360.0: tfall=1.398e-11 trise=2.276e-11 diff=-8.78e-12
NMOS=180.0  PMOS=540.0: tfall=1.660e-11 trise=2.239e-11 diff=-5.79e-12
NMOS=180.0  PMOS=720.0: tfall=1.913e-11 trise=2.267e-11 diff=-3.54e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.100e-11 trise=4.339e-11 diff=-1.239e-11
NMOS=180.0  PMOS=360.0: tfall=3.210e-11 trise=3.487e-11 diff=-2.77e-12
NMOS=180.0  PMOS=540.0: tfall=3.407e-11 trise=3.270e-11 diff=1.37e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 468.0

ERF SUMMARY (iteration 4):
inv_general_ble_output_1 (N=180 P=720, tfall=1.913e-11, trise=2.267e-11, erf_err=18.5%)
inv_general_ble_output_2 (N=180 P=468, tfall=3.317e-11, trise=3.329e-11, erf_err=0.4%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #94    cost=0.177529 area=1220.228delay=1.455e-10 tfall=3.17e-11  trise=3.61e-11  
Combo #93    cost=0.177538 area=1219.929delay=1.455e-10 tfall=3.33e-11  trise=3.72e-11  
Combo #84    cost=0.177539 area=1219.379delay=1.456e-10 tfall=3.5e-11   trise=3.95e-11  
Combo #85    cost=0.17754  area=1219.677delay=1.456e-10 tfall=3.4e-11   trise=3.84e-11  
Combo #95    cost=0.177546 area=1220.514delay=1.455e-10 tfall=3.12e-11  trise=3.53e-11  
Combo #92    cost=0.177548 area=1219.614delay=1.456e-10 tfall=3.43e-11  trise=3.89e-11  
Combo #12    cost=0.177552 area=1218.588delay=1.457e-10 tfall=3.57e-11  trise=4.53e-11  
Combo #86    cost=0.177557 area=1219.964delay=1.455e-10 tfall=3.34e-11  trise=3.77e-11  
Combo #83    cost=0.177558 area=1219.063delay=1.457e-10 tfall=3.66e-11  trise=4.12e-11  
Combo #11    cost=0.177562 area=1218.273delay=1.457e-10 tfall=3.72e-11  trise=4.66e-11  

Re-equalizing rise and fall times on combo #94 (ranked #1)

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.104e-11 trise=2.470e-11 diff=-1.366e-11
NMOS=90  PMOS=180: tfall=1.316e-11 trise=1.986e-11 diff=-6.7e-12
NMOS=90  PMOS=270: tfall=1.511e-11 trise=1.873e-11 diff=-3.62e-12
NMOS=90  PMOS=360: tfall=1.698e-11 trise=1.798e-11 diff=-1e-12
NMOS=90  PMOS=450: tfall=1.882e-11 trise=1.668e-11 diff=2.14e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 407

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.911e-11 trise=5.034e-11 diff=-2.123e-11
NMOS=135  PMOS=270: tfall=3.058e-11 trise=3.874e-11 diff=-8.16e-12
NMOS=135  PMOS=405: tfall=3.209e-11 trise=3.625e-11 diff=-4.16e-12
NMOS=135  PMOS=540: tfall=3.366e-11 trise=3.553e-11 diff=-1.87e-12
NMOS=135  PMOS=675: tfall=3.484e-11 trise=3.540e-11 diff=-5.6e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=90 P=407, tfall=2.286e-11, trise=2.112e-11, erf_err=7.6%)
inv_general_ble_output_2 (N=135 P=675, tfall=3.484e-11, trise=3.54e-11, erf_err=1.6%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #94    cost=0.163203 area=1221.296delay=1.336e-10 tfall=3.55e-11  trise=3.49e-11  

Sizing results for general_ble_output:
rest_general_ble_output_pmos  : 1.0 
inv_general_ble_output_2_pmos : 15.0
ptran_general_ble_output_nmos : 5.0 
inv_general_ble_output_1_nmos : 2.0 
inv_general_ble_output_2_nmos : 3.0 
inv_general_ble_output_1_pmos : 9.0 

Validating transistor sizes
Sizing results are valid

Duration: 129.559859037
Current Cost: 0.163203075228
FPGA transistor sizing iteration complete!

FPGA TRANSISTOR SIZING RESULTS
------------------------------
cb_mux:
inv_cb_mux_1    : 1   2   2   
inv_cb_mux_2    : 4   6   5   
ptran_cb_mux_L2 : 2   3   3   
rest_cb_mux     : 1   1   1   
ptran_cb_mux_L1 : 1   2   2   

flut_mux:
inv_flut_mux_1 : 7   10  11  
ptran_flut_mux : 15  20  20  
inv_flut_mux_2 : 9   9   8   
rest_flut_mux  : 1   1   1   

general_ble_output:
inv_general_ble_output_2 : 3   2   3   
inv_general_ble_output_1 : 2   2   2   
rest_general_ble_output  : 1   1   1   
ptran_general_ble_output : 5   5   5   

hard_block_local_mux:
inv_hard_block_local_mux_1    : 3   3   2   
rest_hard_block_local_mux     : 1   1   1   
inv_hard_block_local_mux_2    : 3   4   3   
ptran_hard_block_local_mux_L2 : 2   3   2   
ptran_hard_block_local_mux_L1 : 2   2   2   

local_ble_output:
inv_local_ble_output_2 : 5   5   7   
ptran_local_ble_output : 5   4   3   
inv_local_ble_output_1 : 2   2   2   
rest_local_ble_output  : 1   1   1   

local_mux:
inv_local_mux_1    : 1   3   3   
rest_local_mux     : 1   1   1   
ptran_local_mux_L1 : 1   1   1   
ptran_local_mux_L2 : 2   2   2   

lut:
rest_lut_out_buffer    : 1   1   1   
inv_lut_out_buffer_2   : 3   4   4   
inv_lut_out_buffer_1   : 2   3   3   
inv_lut_0sram_driver_2 : 2   2   2   
rest_lut_int_buffer    : 1   1   1   
inv_lut_int_buffer_2   : 3   3   3   
inv_lut_int_buffer_1   : 2   2   2   
ptran_lut_L1           : 3   4   4   
ptran_lut_L2           : 5   6   6   
ptran_lut_L3           : 4   4   5   
ptran_lut_L4           : 8   9   10  
ptran_lut_L5           : 9   10  11  

lut_a_driver:
inv_lut_a_driver_2 : 9   12  13  

lut_a_driver_not:
inv_lut_a_driver_not_1 : 6   7   7   
inv_lut_a_driver_not_2 : 8   10  10  

lut_b_driver:
inv_lut_b_driver_2 : 9   11  12  

lut_b_driver_not:
inv_lut_b_driver_not_1 : 6   7   6   
inv_lut_b_driver_not_2 : 7   9   9   

lut_c_driver:
rest_lut_c_driver    : 1   1   1   
inv_lut_c_driver_2   : 4   6   6   
inv_lut_c_driver_1   : 5   7   8   
ptran_lut_c_driver_0 : 5   6   6   
inv_lut_c_driver_0   : 12  14  13  

lut_c_driver_not:
inv_lut_c_driver_not_2 : 5   6   7   
inv_lut_c_driver_not_1 : 2   3   4   

lut_d_driver:
inv_lut_d_driver_2 : 4   5   6   

lut_d_driver_not:
inv_lut_d_driver_not_2 : 4   5   5   
inv_lut_d_driver_not_1 : 3   3   3   

lut_e_driver:
inv_lut_e_driver_2 : 3   3   3   

lut_e_driver_not:
inv_lut_e_driver_not_1 : 2   2   2   
inv_lut_e_driver_not_2 : 3   3   4   

lut_f_driver:
inv_lut_f_driver_2 : 4   4   4   

lut_f_driver_not:
inv_lut_f_driver_not_1 : 3   3   2   
inv_lut_f_driver_not_2 : 3   4   4   

sb_mux:
ptran_sb_mux_L2 : 5   5   6   
ptran_sb_mux_L1 : 3   4   4   
inv_sb_mux_1    : 4   5   5   
rest_sb_mux     : 1   1   1   
inv_sb_mux_2    : 20  23  23  


TOTALS:
Area		Delay		Cost
1126.925	2.3772e-10	0.26789
1214.273	1.6009e-10	0.19439
1221.296	1.4884e-10	0.18178

Evaluating termination conditions...
FPGA TRANSISTOR SIZING ITERATION #4

determining a floorplan for this sizing iteration
searching for a height for the logic tile 34926.7394756
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
found the best tile height: 34926.7394756
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
Sizing will begin now.
Current Cost: 0.16338532063
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: hard_block_local_mux                     |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_hard_block_local_mux_L1
ptran_hard_block_local_mux_L2
inv_hard_block_local_mux_1
inv_hard_block_local_mux_2

Transistor size ranges for hard_block_local_mux:
inv_hard_block_local_mux_1     : [1 -> 4]   
rest_hard_block_local_mux      : [1 -> 1]   
inv_hard_block_local_mux_2     : [1 -> 5]   
ptran_hard_block_local_mux_L2  : [1 -> 4]   
ptran_hard_block_local_mux_L1  : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.619e-11 trise=1.268e-11 diff=3.51e-12
NMOS=180.0  PMOS=90.0: tfall=1.743e-11 trise=1.383e-11 diff=3.6e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270.0  PMOS=135.0: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247.0

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.665e-11 trise=1.301e-11 diff=3.64e-12
NMOS=180.0  PMOS=90.0: tfall=1.744e-11 trise=1.394e-11 diff=3.5e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270.0  PMOS=135.0: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247.0

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.665e-11 trise=1.301e-11 diff=3.64e-12
NMOS=180.0  PMOS=90.0: tfall=1.744e-11 trise=1.394e-11 diff=3.5e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270.0  PMOS=135.0: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247.0

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.665e-11 trise=1.301e-11 diff=3.64e-12
NMOS=180.0  PMOS=90.0: tfall=1.744e-11 trise=1.394e-11 diff=3.5e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270.0  PMOS=135.0: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247.0

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 320 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #117   cost=2.9e-05  area=0.781   delay=3.74e-11  tfall=3.73e-11  trise=3.74e-11  
Combo #133   cost=2.9e-05  area=0.781   delay=3.74e-11  tfall=3.81e-11  trise=3.67e-11  
Combo #214   cost=2.9e-05  area=0.831   delay=3.53e-11  tfall=3.55e-11  trise=3.51e-11  
Combo #134   cost=2.9e-05  area=0.807   delay=3.64e-11  tfall=3.69e-11  trise=3.59e-11  
Combo #118   cost=2.9e-05  area=0.807   delay=3.65e-11  tfall=3.63e-11  trise=3.66e-11  
Combo #213   cost=2.9e-05  area=0.805   delay=3.65e-11  tfall=3.68e-11  trise=3.62e-11  
Combo #230   cost=2.9e-05  area=0.831   delay=3.55e-11  tfall=3.62e-11  trise=3.47e-11  
Combo #198   cost=3e-05    area=0.831   delay=3.57e-11  tfall=3.53e-11  trise=3.62e-11  
Combo #197   cost=3e-05    area=0.805   delay=3.69e-11  tfall=3.66e-11  trise=3.73e-11  
Combo #229   cost=3e-05    area=0.805   delay=3.7e-11   tfall=3.78e-11  trise=3.62e-11  

Re-equalizing rise and fall times on combo #117 (ranked #1)

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.619e-11 trise=1.268e-11 diff=3.51e-12
NMOS=180  PMOS=90: tfall=1.743e-11 trise=1.383e-11 diff=3.6e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270  PMOS=135: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.665e-11 trise=1.301e-11 diff=3.64e-12
NMOS=180  PMOS=90: tfall=1.744e-11 trise=1.394e-11 diff=3.5e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270  PMOS=135: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.665e-11 trise=1.301e-11 diff=3.64e-12
NMOS=180  PMOS=90: tfall=1.744e-11 trise=1.394e-11 diff=3.5e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270  PMOS=135: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.665e-11 trise=1.301e-11 diff=3.64e-12
NMOS=180  PMOS=90: tfall=1.744e-11 trise=1.394e-11 diff=3.5e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.733e-11 trise=3.362e-11 diff=3.71e-12
NMOS=270  PMOS=135: tfall=3.611e-11 trise=3.663e-11 diff=-5.2e-13
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 247

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.744e-11, trise=1.394e-11, erf_err=20.1%)
inv_hard_block_local_mux_2 (N=247 P=135, tfall=3.616e-11, trise=3.614e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #117   cost=2.8e-05  area=0.781   delay=3.63e-11  tfall=3.58e-11  trise=3.63e-11  

Sizing results for hard_block_local_mux:
inv_hard_block_local_mux_2_pmos    : 3.0 
ptran_hard_block_local_mux_L2_nmos : 2.0 
inv_hard_block_local_mux_1_nmos    : 4.0 
ptran_hard_block_local_mux_L1_nmos : 2.0 
inv_hard_block_local_mux_1_pmos    : 2.0 
inv_hard_block_local_mux_2_nmos    : 5.0 
rest_hard_block_local_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: sb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_sb_mux_L1
ptran_sb_mux_L2
inv_sb_mux_1
inv_sb_mux_2

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [4 -> 8]   
ptran_sb_mux_L1  : [2 -> 6]   
inv_sb_mux_1     : [3 -> 7]   
rest_sb_mux      : [1 -> 1]   
inv_sb_mux_2     : [21 -> 25] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.933e-11 trise=6.738e-11 diff=-3.805e-11
NMOS=225.0  PMOS=450.0: tfall=4.001e-11 trise=5.725e-11 diff=-1.724e-11
NMOS=225.0  PMOS=675.0: tfall=4.920e-11 trise=5.469e-11 diff=-5.49e-12
NMOS=225.0  PMOS=900.0: tfall=5.830e-11 trise=5.421e-11 diff=4.09e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 801.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1035.0  PMOS=1035.0: tfall=1.687e-10 trise=2.200e-10 diff=-5.13e-11
NMOS=1035.0  PMOS=2070.0: tfall=1.734e-10 trise=1.842e-10 diff=-1.08e-11
NMOS=1035.0  PMOS=3105.0: tfall=1.784e-10 trise=1.775e-10 diff=9e-13
Upper bound found, PMOS=3105.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2970, 3015]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2970.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=801, tfall=6.174e-11, trise=6.018e-11, erf_err=2.5%)
inv_sb_mux_2 (N=1035 P=2970, tfall=1.779e-10, trise=1.779e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #336   cost=0.184548 area=1221.939delay=1.51e-10  tfall=1.918e-10 trise=1.918e-10 
Combo #362   cost=0.184556 area=1228.669delay=1.502e-10 tfall=1.89e-10  trise=1.906e-10 
Combo #262   cost=0.184561 area=1215.411delay=1.519e-10 tfall=1.959e-10 trise=1.917e-10 
Combo #337   cost=0.184589 area=1225.376delay=1.506e-10 tfall=1.905e-10 trise=1.912e-10 
Combo #287   cost=0.184592 area=1218.747delay=1.515e-10 tfall=1.941e-10 trise=1.916e-10 
Combo #312   cost=0.184593 area=1222.069delay=1.51e-10  tfall=1.921e-10 trise=1.916e-10 
Combo #286   cost=0.18462  area=1215.31 delay=1.519e-10 tfall=1.954e-10 trise=1.925e-10 
Combo #317   cost=0.184624 area=1236.392delay=1.493e-10 tfall=1.88e-10  trise=1.873e-10 
Combo #261   cost=0.184661 area=1211.974delay=1.524e-10 tfall=1.974e-10 trise=1.927e-10 
Combo #311   cost=0.184699 area=1218.632delay=1.516e-10 tfall=1.936e-10 trise=1.926e-10 

Re-equalizing rise and fall times on combo #336 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=3.016e-11 trise=6.852e-11 diff=-3.836e-11
NMOS=225  PMOS=450: tfall=4.089e-11 trise=5.839e-11 diff=-1.75e-11
NMOS=225  PMOS=675: tfall=5.041e-11 trise=5.578e-11 diff=-5.37e-12
NMOS=225  PMOS=900: tfall=5.966e-11 trise=5.525e-11 diff=4.41e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 792

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1080  PMOS=1080: tfall=1.678e-10 trise=2.179e-10 diff=-5.01e-11
NMOS=1080  PMOS=2160: tfall=1.731e-10 trise=1.844e-10 diff=-1.13e-11
NMOS=1080  PMOS=3240: tfall=1.780e-10 trise=1.780e-10 diff=0.0
NMOS=1080  PMOS=4320: tfall=1.824e-10 trise=1.769e-10 diff=5.5e-12
Upper bound found, PMOS=4320
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [3240, 3285]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 3240

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=792, tfall=6.404e-11, trise=6.201e-11, erf_err=3.2%)
inv_sb_mux_2 (N=1080 P=3240, tfall=1.78e-10, trise=1.78e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #336   cost=0.164166 area=1223.752delay=1.341e-10 tfall=1.796e-10 trise=1.814e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 72.0
ptran_sb_mux_L2_nmos : 5.0 
ptran_sb_mux_L1_nmos : 4.0 
inv_sb_mux_1_nmos    : 5.0 
inv_sb_mux_2_nmos    : 24.0
inv_sb_mux_1_pmos    : 17.0
rest_sb_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 419.299636841
Current Cost: 0.164166316262
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: cb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_cb_mux_L1
ptran_cb_mux_L2
inv_cb_mux_1
inv_cb_mux_2

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 5]   
ptran_cb_mux_L1  : [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   
rest_cb_mux      : [1 -> 1]   
inv_cb_mux_2     : [3 -> 7]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.558e-11 trise=1.110e-10 diff=-7.542e-11
NMOS=90.0  PMOS=180.0: tfall=4.566e-11 trise=9.882e-11 diff=-5.316e-11
NMOS=90.0  PMOS=270.0: tfall=5.474e-11 trise=9.418e-11 diff=-3.944e-11
NMOS=90.0  PMOS=360.0: tfall=6.299e-11 trise=9.200e-11 diff=-2.901e-11
NMOS=90.0  PMOS=450.0: tfall=7.143e-11 trise=9.088e-11 diff=-1.945e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.200e-10 trise=1.338e-10 diff=-1.38e-11
NMOS=225.0  PMOS=450.0: tfall=1.235e-10 trise=1.218e-10 diff=1.7e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402.0

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.439e-11, trise=9.26e-11, erf_err=24.5%)
inv_cb_mux_2 (N=225 P=402, tfall=1.232e-10, trise=1.232e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.979e-11 trise=1.158e-10 diff=-7.601e-11
NMOS=90.0  PMOS=180.0: tfall=4.928e-11 trise=1.014e-10 diff=-5.212e-11
NMOS=90.0  PMOS=270.0: tfall=5.792e-11 trise=9.635e-11 diff=-3.843e-11
NMOS=90.0  PMOS=360.0: tfall=6.616e-11 trise=9.387e-11 diff=-2.771e-11
NMOS=90.0  PMOS=450.0: tfall=7.439e-11 trise=9.260e-11 diff=-1.821e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.200e-10 trise=1.338e-10 diff=-1.38e-11
NMOS=225.0  PMOS=450.0: tfall=1.235e-10 trise=1.218e-10 diff=1.7e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402.0

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.439e-11, trise=9.26e-11, erf_err=24.5%)
inv_cb_mux_2 (N=225 P=402, tfall=1.232e-10, trise=1.232e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.979e-11 trise=1.158e-10 diff=-7.601e-11
NMOS=90.0  PMOS=180.0: tfall=4.928e-11 trise=1.014e-10 diff=-5.212e-11
NMOS=90.0  PMOS=270.0: tfall=5.792e-11 trise=9.635e-11 diff=-3.843e-11
NMOS=90.0  PMOS=360.0: tfall=6.616e-11 trise=9.387e-11 diff=-2.771e-11
NMOS=90.0  PMOS=450.0: tfall=7.439e-11 trise=9.260e-11 diff=-1.821e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.200e-10 trise=1.338e-10 diff=-1.38e-11
NMOS=225.0  PMOS=450.0: tfall=1.235e-10 trise=1.218e-10 diff=1.7e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402.0

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.439e-11, trise=9.26e-11, erf_err=24.5%)
inv_cb_mux_2 (N=225 P=402, tfall=1.232e-10, trise=1.232e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.979e-11 trise=1.158e-10 diff=-7.601e-11
NMOS=90.0  PMOS=180.0: tfall=4.928e-11 trise=1.014e-10 diff=-5.212e-11
NMOS=90.0  PMOS=270.0: tfall=5.792e-11 trise=9.635e-11 diff=-3.843e-11
NMOS=90.0  PMOS=360.0: tfall=6.616e-11 trise=9.387e-11 diff=-2.771e-11
NMOS=90.0  PMOS=450.0: tfall=7.439e-11 trise=9.260e-11 diff=-1.821e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.200e-10 trise=1.338e-10 diff=-1.38e-11
NMOS=225.0  PMOS=450.0: tfall=1.235e-10 trise=1.218e-10 diff=1.7e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 402.0

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.439e-11, trise=9.26e-11, erf_err=24.5%)
inv_cb_mux_2 (N=225 P=402, tfall=1.232e-10, trise=1.232e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 400 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #167   cost=0.180454 area=1224.774delay=1.473e-10 tfall=1.328e-10 trise=1.305e-10 
Combo #147   cost=0.180456 area=1224.006delay=1.474e-10 tfall=1.339e-10 trise=1.313e-10 
Combo #187   cost=0.180527 area=1225.52 delay=1.473e-10 tfall=1.324e-10 trise=1.303e-10 
Combo #127   cost=0.180586 area=1223.207delay=1.476e-10 tfall=1.359e-10 trise=1.334e-10 
Combo #168   cost=0.180643 area=1227.297delay=1.472e-10 tfall=1.304e-10 trise=1.299e-10 
Combo #148   cost=0.18067  area=1226.528delay=1.473e-10 tfall=1.317e-10 trise=1.309e-10 
Combo #166   cost=0.180722 area=1222.041delay=1.479e-10 tfall=1.398e-10 trise=1.346e-10 
Combo #188   cost=0.180723 area=1228.042delay=1.472e-10 tfall=1.301e-10 trise=1.297e-10 
Combo #146   cost=0.180729 area=1221.272delay=1.48e-10  tfall=1.41e-10  trise=1.354e-10 
Combo #128   cost=0.180788 area=1225.729delay=1.475e-10 tfall=1.333e-10 trise=1.332e-10 

Re-equalizing rise and fall times on combo #167 (ranked #1)

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.796e-11 trise=1.134e-10 diff=-7.544e-11
NMOS=90  PMOS=180: tfall=4.767e-11 trise=1.003e-10 diff=-5.263e-11
NMOS=90  PMOS=270: tfall=5.648e-11 trise=9.532e-11 diff=-3.884e-11
NMOS=90  PMOS=360: tfall=6.469e-11 trise=9.312e-11 diff=-2.843e-11
NMOS=90  PMOS=450: tfall=7.303e-11 trise=9.175e-11 diff=-1.872e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.187e-10 trise=1.311e-10 diff=-1.24e-11
NMOS=270  PMOS=540: tfall=1.223e-10 trise=1.215e-10 diff=8e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 513

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.711e-11, trise=9.392e-11, erf_err=21.8%)
inv_cb_mux_2 (N=270 P=513, tfall=1.219e-10, trise=1.219e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.335e-11 trise=1.198e-10 diff=-7.645e-11
NMOS=90  PMOS=180: tfall=5.260e-11 trise=1.038e-10 diff=-5.12e-11
NMOS=90  PMOS=270: tfall=6.088e-11 trise=9.827e-11 diff=-3.739e-11
NMOS=90  PMOS=360: tfall=6.911e-11 trise=9.532e-11 diff=-2.621e-11
NMOS=90  PMOS=450: tfall=7.711e-11 trise=9.392e-11 diff=-1.681e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.187e-10 trise=1.311e-10 diff=-1.24e-11
NMOS=270  PMOS=540: tfall=1.223e-10 trise=1.215e-10 diff=8e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 513

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.711e-11, trise=9.392e-11, erf_err=21.8%)
inv_cb_mux_2 (N=270 P=513, tfall=1.219e-10, trise=1.219e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.335e-11 trise=1.198e-10 diff=-7.645e-11
NMOS=90  PMOS=180: tfall=5.260e-11 trise=1.038e-10 diff=-5.12e-11
NMOS=90  PMOS=270: tfall=6.088e-11 trise=9.827e-11 diff=-3.739e-11
NMOS=90  PMOS=360: tfall=6.911e-11 trise=9.532e-11 diff=-2.621e-11
NMOS=90  PMOS=450: tfall=7.711e-11 trise=9.392e-11 diff=-1.681e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.187e-10 trise=1.311e-10 diff=-1.24e-11
NMOS=270  PMOS=540: tfall=1.223e-10 trise=1.215e-10 diff=8e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 513

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.711e-11, trise=9.392e-11, erf_err=21.8%)
inv_cb_mux_2 (N=270 P=513, tfall=1.219e-10, trise=1.219e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.335e-11 trise=1.198e-10 diff=-7.645e-11
NMOS=90  PMOS=180: tfall=5.260e-11 trise=1.038e-10 diff=-5.12e-11
NMOS=90  PMOS=270: tfall=6.088e-11 trise=9.827e-11 diff=-3.739e-11
NMOS=90  PMOS=360: tfall=6.911e-11 trise=9.532e-11 diff=-2.621e-11
NMOS=90  PMOS=450: tfall=7.711e-11 trise=9.392e-11 diff=-1.681e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.187e-10 trise=1.311e-10 diff=-1.24e-11
NMOS=270  PMOS=540: tfall=1.223e-10 trise=1.215e-10 diff=8e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 513

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.711e-11, trise=9.392e-11, erf_err=21.8%)
inv_cb_mux_2 (N=270 P=513, tfall=1.219e-10, trise=1.219e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #167   cost=0.163962 area=1224.847delay=1.339e-10 tfall=1.229e-10 trise=1.227e-10 

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 2.0 
inv_cb_mux_2_nmos    : 6.0 
inv_cb_mux_1_pmos    : 10.0
inv_cb_mux_2_pmos    : 11.0
rest_cb_mux_pmos     : 1.0 
ptran_cb_mux_L2_nmos : 3.0 
ptran_cb_mux_L1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 443.481938839
Current Cost: 0.163961896118
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_mux                                |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_mux_L1
ptran_local_mux_L2
inv_local_mux_1

Transistor size ranges for local_mux:
inv_local_mux_1     : [1 -> 8]   
ptran_local_mux_L2  : [1 -> 8]   
ptran_local_mux_L1  : [1 -> 8]   
rest_local_mux      : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.840e-11 trise=5.537e-11 diff=-1.697e-11
NMOS=180.0  PMOS=360.0: tfall=4.437e-11 trise=4.729e-11 diff=-2.92e-12
NMOS=180.0  PMOS=540.0: tfall=5.040e-11 trise=4.480e-11 diff=5.6e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 414.0

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=180 P=414, tfall=4.623e-11, trise=4.624e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #129   cost=0.181441 area=1225.234delay=1.481e-10 tfall=9.57e-11  trise=9.15e-11  
Combo #193   cost=0.181523 area=1226.672delay=1.48e-10  tfall=9.35e-11  trise=9.09e-11  
Combo #130   cost=0.181581 area=1227.797delay=1.479e-10 tfall=9.31e-11  trise=8.89e-11  
Combo #194   cost=0.181614 area=1229.235delay=1.477e-10 tfall=9.03e-11  trise=8.77e-11  
Combo #257   cost=0.181773 area=1228.04 delay=1.48e-10  tfall=9.4e-11   trise=9.14e-11  
Combo #65    cost=0.181799 area=1223.687delay=1.486e-10 tfall=1.048e-10 trise=9.55e-11  
Combo #258   cost=0.181825 area=1230.603delay=1.478e-10 tfall=9.02e-11  trise=8.8e-11   
Combo #131   cost=0.181933 area=1230.161delay=1.479e-10 tfall=9.32e-11  trise=8.88e-11  
Combo #195   cost=0.181945 area=1231.599delay=1.477e-10 tfall=9.01e-11  trise=8.75e-11  
Combo #66    cost=0.181968 area=1226.249delay=1.484e-10 tfall=1.026e-10 trise=9.3e-11   

Re-equalizing rise and fall times on combo #129 (ranked #1)

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.123e-11 trise=8.103e-11 diff=-1.98e-11
NMOS=135  PMOS=270: tfall=7.103e-11 trise=6.901e-11 diff=2.02e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 252

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=135 P=252, tfall=6.983e-11, trise=6.983e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #129   cost=0.163844 area=1224.404delay=1.338e-10 tfall=7.1e-11   trise=6.79e-11  

Sizing results for local_mux:
inv_local_mux_1_nmos    : 3.0 
inv_local_mux_1_pmos    : 5.0 
ptran_local_mux_L1_nmos : 1.0 
rest_local_mux_pmos     : 1.0 
ptran_local_mux_L2_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 226.040729046
Current Cost: 0.163843933457
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut                                      |
|------------------------------------------------------------------------------|

Found 10 elements to size
Too many elements to size at once...
Creating the following groups:

GROUP 1
inv_lut_0sram_driver_2
ptran_lut_L1
ptran_lut_L2
ptran_lut_L3
inv_lut_int_buffer_1

GROUP 2
inv_lut_int_buffer_2
ptran_lut_L4
ptran_lut_L5
inv_lut_out_buffer_1
inv_lut_out_buffer_2

Determining initial inverter P/N ratios for all transistor groups...
ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.385e-12 trise=1.634e-11 diff=-8.955e-12
NMOS=90.0  PMOS=180.0: tfall=9.254e-12 trise=1.147e-11 diff=-2.216e-12
NMOS=90.0  PMOS=270.0: tfall=1.123e-11 trise=1.068e-11 diff=5.5e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 225.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.070e-10 trise=4.763e-11 diff=5.937e-11
NMOS=180.0  PMOS=90.0: tfall=8.160e-11 trise=5.128e-11 diff=3.032e-11
NMOS=270.0  PMOS=90.0: tfall=7.343e-11 trise=5.514e-11 diff=1.829e-11
NMOS=360.0  PMOS=90.0: tfall=6.834e-11 trise=5.898e-11 diff=9.36e-12
NMOS=450.0  PMOS=90.0: tfall=6.591e-11 trise=6.283e-11 diff=3.08e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.975e-11 trise=9.457e-11 diff=-2.482e-11
NMOS=135.0  PMOS=270.0: tfall=7.289e-11 trise=8.724e-11 diff=-1.435e-11
NMOS=135.0  PMOS=405.0: tfall=7.567e-11 trise=8.540e-11 diff=-9.73e-12
NMOS=135.0  PMOS=540.0: tfall=7.826e-11 trise=8.517e-11 diff=-6.91e-12
NMOS=135.0  PMOS=675.0: tfall=8.134e-11 trise=8.502e-11 diff=-3.68e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.444e-10 trise=1.122e-10 diff=3.22e-11
NMOS=270.0  PMOS=135.0: tfall=1.263e-10 trise=1.150e-10 diff=1.13e-11
NMOS=405.0  PMOS=135.0: tfall=1.201e-10 trise=1.171e-10 diff=3e-12
NMOS=540.0  PMOS=135.0: tfall=1.170e-10 trise=1.195e-10 diff=-2.5e-12
Upper bound found, NMOS=540.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 472.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.322e-10 trise=1.557e-10 diff=-2.35e-11
NMOS=180.0  PMOS=360.0: tfall=1.347e-10 trise=1.464e-10 diff=-1.17e-11
NMOS=180.0  PMOS=540.0: tfall=1.373e-10 trise=1.430e-10 diff=-5.7e-12
NMOS=180.0  PMOS=720.0: tfall=1.395e-10 trise=1.414e-10 diff=-1.9e-12
NMOS=180.0  PMOS=900.0: tfall=1.414e-10 trise=1.410e-10 diff=4e-13
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 869.0

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=225, tfall=1.067e-11, trise=1.093e-11, erf_err=2.4%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.664e-11, trise=6.978e-11, erf_err=9.0%)
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.135e-11, trise=8.533e-11, erf_err=4.9%)
inv_lut_out_buffer_1 (N=472 P=135, tfall=1.259e-10, trise=1.237e-10, erf_err=1.7%)
inv_lut_out_buffer_2 (N=180 P=869, tfall=1.411e-10, trise=1.411e-10, erf_err=0.0%)
All inverters met ERF tolerance

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [1 -> 4]   
rest_lut_int_buffer     : [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   
ptran_lut_L1            : [2 -> 6]   
ptran_lut_L2            : [4 -> 8]   
ptran_lut_L3            : [3 -> 7]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.753e-12 trise=1.634e-11 diff=-8.587e-12
NMOS=90.0  PMOS=180.0: tfall=9.259e-12 trise=1.147e-11 diff=-2.211e-12
NMOS=90.0  PMOS=270.0: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 231.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.398e-10 trise=5.547e-11 diff=8.433e-11
NMOS=180.0  PMOS=90.0: tfall=1.006e-10 trise=5.933e-11 diff=4.127e-11
NMOS=270.0  PMOS=90.0: tfall=8.708e-11 trise=6.321e-11 diff=2.387e-11
NMOS=360.0  PMOS=90.0: tfall=8.119e-11 trise=6.689e-11 diff=1.43e-11
NMOS=450.0  PMOS=90.0: tfall=7.665e-11 trise=7.037e-11 diff=6.28e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=231, tfall=1.044e-11, trise=1.088e-11, erf_err=4.2%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.665e-11, trise=7.037e-11, erf_err=8.2%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2000 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #687   cost=0.179573 area=1225.147delay=1.466e-10 tfall=1.432e-10 trise=1.429e-10 
Combo #686   cost=0.179617 area=1223.953delay=1.468e-10 tfall=1.434e-10 trise=1.445e-10 
Combo #681   cost=0.179669 area=1221.662delay=1.471e-10 tfall=1.446e-10 trise=1.465e-10 
Combo #692   cost=0.179678 area=1227.365delay=1.464e-10 tfall=1.431e-10 trise=1.412e-10 
Combo #691   cost=0.179686 area=1226.172delay=1.465e-10 tfall=1.43e-10  trise=1.428e-10 
Combo #682   cost=0.179686 area=1222.855delay=1.469e-10 tfall=1.443e-10 trise=1.455e-10 
Combo #688   cost=0.179765 area=1226.292delay=1.466e-10 tfall=1.436e-10 trise=1.427e-10 
Combo #712   cost=0.179771 area=1229.921delay=1.462e-10 tfall=1.41e-10  trise=1.41e-10  
Combo #717   cost=0.17985  area=1232.14 delay=1.46e-10  tfall=1.412e-10 trise=1.388e-10 
Combo #661   cost=0.179858 area=1218.908delay=1.476e-10 tfall=1.487e-10 trise=1.473e-10 

Re-equalizing rise and fall times on combo #687 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.753e-12 trise=1.634e-11 diff=-8.587e-12
NMOS=90  PMOS=180: tfall=9.259e-12 trise=1.147e-11 diff=-2.211e-12
NMOS=90  PMOS=270: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 231

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.398e-10 trise=5.547e-11 diff=8.433e-11
NMOS=180  PMOS=90: tfall=1.006e-10 trise=5.933e-11 diff=4.127e-11
NMOS=270  PMOS=90: tfall=8.708e-11 trise=6.321e-11 diff=2.387e-11
NMOS=360  PMOS=90: tfall=8.119e-11 trise=6.689e-11 diff=1.43e-11
NMOS=450  PMOS=90: tfall=7.665e-11 trise=7.037e-11 diff=6.28e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=231, tfall=1.044e-11, trise=1.088e-11, erf_err=4.2%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.665e-11, trise=7.037e-11, erf_err=8.2%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #687   cost=0.163638 area=1224.505delay=1.336e-10 tfall=1.414e-10 trise=1.414e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 4.0 
rest_lut_int_buffer_pmos    : 1.0 
inv_lut_0sram_driver_2_pmos : 5.0 
inv_lut_int_buffer_1_nmos   : 10.0
ptran_lut_L2_nmos           : 6.0 
inv_lut_0sram_driver_2_nmos : 2.0 
ptran_lut_L3_nmos           : 5.0 
inv_lut_int_buffer_1_pmos   : 2.0 

Validating transistor sizes
Sizing results are valid

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   
inv_lut_out_buffer_1  : [1 -> 5]   
inv_lut_int_buffer_2  : [1 -> 5]   
ptran_lut_L4          : [8 -> 12]  
ptran_lut_L5          : [9 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.986e-11 trise=9.465e-11 diff=-2.479e-11
NMOS=135.0  PMOS=270.0: tfall=7.298e-11 trise=8.731e-11 diff=-1.433e-11
NMOS=135.0  PMOS=405.0: tfall=7.576e-11 trise=8.550e-11 diff=-9.74e-12
NMOS=135.0  PMOS=540.0: tfall=7.840e-11 trise=8.504e-11 diff=-6.64e-12
NMOS=135.0  PMOS=675.0: tfall=8.159e-11 trise=8.513e-11 diff=-3.54e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=1.445e-10 trise=1.124e-10 diff=3.21e-11
NMOS=270.0  PMOS=135.0: tfall=1.264e-10 trise=1.150e-10 diff=1.14e-11
NMOS=405.0  PMOS=135.0: tfall=1.202e-10 trise=1.172e-10 diff=3e-12
NMOS=540.0  PMOS=135.0: tfall=1.171e-10 trise=1.197e-10 diff=-2.6e-12
Upper bound found, NMOS=540.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 470.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.323e-10 trise=1.559e-10 diff=-2.36e-11
NMOS=180.0  PMOS=360.0: tfall=1.355e-10 trise=1.466e-10 diff=-1.11e-11
NMOS=180.0  PMOS=540.0: tfall=1.374e-10 trise=1.431e-10 diff=-5.7e-12
NMOS=180.0  PMOS=720.0: tfall=1.396e-10 trise=1.416e-10 diff=-2e-12
NMOS=180.0  PMOS=900.0: tfall=1.415e-10 trise=1.412e-10 diff=3e-13
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 872.0

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.159e-11, trise=8.544e-11, erf_err=4.7%)
inv_lut_out_buffer_1 (N=470 P=135, tfall=1.261e-10, trise=1.239e-10, erf_err=1.7%)
inv_lut_out_buffer_2 (N=180 P=872, tfall=1.413e-10, trise=1.413e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 3125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1682  cost=0.179078 area=1224.596delay=1.462e-10 tfall=1.404e-10 trise=1.423e-10 
Combo #1683  cost=0.179078 area=1224.848delay=1.462e-10 tfall=1.406e-10 trise=1.418e-10 
Combo #1692  cost=0.179094 area=1225.625delay=1.461e-10 tfall=1.404e-10 trise=1.412e-10 
Combo #1693  cost=0.179107 area=1225.877delay=1.461e-10 tfall=1.408e-10 trise=1.406e-10 
Combo #1699  cost=0.179107 area=1226.628delay=1.46e-10  tfall=1.408e-10 trise=1.397e-10 
Combo #1556  cost=0.17911  area=1223.733delay=1.464e-10 tfall=1.413e-10 trise=1.427e-10 
Combo #1561  cost=0.179113 area=1224.252delay=1.463e-10 tfall=1.412e-10 trise=1.422e-10 
Combo #1681  cost=0.179114 area=1224.341delay=1.463e-10 tfall=1.402e-10 trise=1.431e-10 
Combo #1563  cost=0.179114 area=1224.758delay=1.462e-10 tfall=1.419e-10 trise=1.409e-10 
Combo #1686  cost=0.179117 area=1224.86 delay=1.462e-10 tfall=1.402e-10 trise=1.425e-10 

Re-equalizing rise and fall times on combo #1682 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.933e-11 trise=9.428e-11 diff=-2.495e-11
NMOS=135  PMOS=270: tfall=7.278e-11 trise=8.705e-11 diff=-1.427e-11
NMOS=135  PMOS=405: tfall=7.559e-11 trise=8.530e-11 diff=-9.71e-12
NMOS=135  PMOS=540: tfall=7.823e-11 trise=8.488e-11 diff=-6.65e-12
NMOS=135  PMOS=675: tfall=8.121e-11 trise=8.499e-11 diff=-3.78e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180  PMOS=180: tfall=1.457e-10 trise=1.120e-10 diff=3.37e-11
NMOS=360  PMOS=180: tfall=1.282e-10 trise=1.150e-10 diff=1.32e-11
NMOS=540  PMOS=180: tfall=1.224e-10 trise=1.181e-10 diff=4.3e-12
NMOS=720  PMOS=180: tfall=1.196e-10 trise=1.208e-10 diff=-1.2e-12
Upper bound found, NMOS=720
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [675, 720]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 675

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.339e-10 trise=1.593e-10 diff=-2.54e-11
NMOS=180  PMOS=360: tfall=1.354e-10 trise=1.488e-10 diff=-1.34e-11
NMOS=180  PMOS=540: tfall=1.378e-10 trise=1.443e-10 diff=-6.5e-12
NMOS=180  PMOS=720: tfall=1.393e-10 trise=1.421e-10 diff=-2.8e-12
NMOS=180  PMOS=900: tfall=1.415e-10 trise=1.409e-10 diff=6e-13
Upper bound found, PMOS=900
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 872

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.131e-11, trise=8.543e-11, erf_err=5.1%)
inv_lut_out_buffer_1 (N=675 P=180, tfall=1.26e-10, trise=1.243e-10, erf_err=1.3%)
inv_lut_out_buffer_2 (N=180 P=872, tfall=1.41e-10, trise=1.41e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1682  cost=0.163662 area=1224.685delay=1.336e-10 tfall=1.413e-10 trise=1.414e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 4.0 
ptran_lut_L5_nmos         : 11.0
inv_lut_out_buffer_2_nmos : 4.0 
inv_lut_out_buffer_1_nmos : 15.0
inv_lut_out_buffer_2_pmos : 19.0
rest_lut_out_buffer_pmos  : 1.0 
ptran_lut_L4_nmos         : 9.0 
inv_lut_int_buffer_2_pmos : 15.0
inv_lut_int_buffer_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

Duration: 524.711479902
Current Cost: 0.163662430113
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: flut_mux                                 |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_flut_mux
inv_flut_mux_1
inv_flut_mux_2

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [7 -> 15]  
ptran_flut_mux  : [16 -> 24] 
inv_flut_mux_2  : [4 -> 12]  
rest_flut_mux   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=495.0  PMOS=495.0: tfall=2.131e-11 trise=1.745e-11 diff=3.86e-12
NMOS=990.0  PMOS=495.0: tfall=1.657e-11 trise=2.067e-11 diff=-4.1e-12
Upper bound found, NMOS=990.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 745.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=5.048e-11 trise=7.245e-11 diff=-2.197e-11
NMOS=360.0  PMOS=720.0: tfall=5.230e-11 trise=6.568e-11 diff=-1.338e-11
NMOS=360.0  PMOS=1080.0: tfall=5.476e-11 trise=6.364e-11 diff=-8.88e-12
NMOS=360.0  PMOS=1440.0: tfall=5.643e-11 trise=6.302e-11 diff=-6.59e-12
NMOS=360.0  PMOS=1800.0: tfall=5.807e-11 trise=6.293e-11 diff=-4.86e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800.0

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=745 P=495, tfall=2.33e-11, trise=2.176e-11, erf_err=6.6%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.807e-11, trise=6.293e-11, erf_err=8.4%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 729 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #455   cost=0.178537 area=1225.268delay=1.457e-10 tfall=5.78e-11  trise=6.37e-11  
Combo #374   cost=0.178537 area=1225.112delay=1.457e-10 tfall=5.79e-11  trise=6.38e-11  
Combo #373   cost=0.178537 area=1224.996delay=1.457e-10 tfall=5.77e-11  trise=6.41e-11  
Combo #456   cost=0.178538 area=1225.383delay=1.457e-10 tfall=5.8e-11   trise=6.34e-11  
Combo #454   cost=0.178539 area=1225.152delay=1.457e-10 tfall=5.77e-11  trise=6.4e-11   
Combo #283   cost=0.178539 area=1224.5  delay=1.458e-10 tfall=5.85e-11  trise=6.39e-11  
Combo #284   cost=0.17854  area=1224.616delay=1.458e-10 tfall=5.87e-11  trise=6.36e-11  
Combo #375   cost=0.178541 area=1225.227delay=1.457e-10 tfall=5.8e-11   trise=6.35e-11  
Combo #457   cost=0.178541 area=1225.497delay=1.457e-10 tfall=5.81e-11  trise=6.31e-11  
Combo #282   cost=0.178542 area=1224.384delay=1.458e-10 tfall=5.84e-11  trise=6.42e-11  

Re-equalizing rise and fall times on combo #455 (ranked #1)

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=540  PMOS=540: tfall=2.160e-11 trise=1.683e-11 diff=4.77e-12
NMOS=1080  PMOS=540: tfall=1.689e-11 trise=2.140e-11 diff=-4.51e-12
Upper bound found, NMOS=1080
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 755

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=4.980e-11 trise=7.202e-11 diff=-2.222e-11
NMOS=405  PMOS=810: tfall=5.104e-11 trise=6.574e-11 diff=-1.47e-11
NMOS=405  PMOS=1215: tfall=5.351e-11 trise=6.400e-11 diff=-1.049e-11
NMOS=405  PMOS=1620: tfall=5.529e-11 trise=6.355e-11 diff=-8.26e-12
NMOS=405  PMOS=2025: tfall=5.698e-11 trise=6.362e-11 diff=-6.64e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=755 P=540, tfall=2.443e-11, trise=2.206e-11, erf_err=9.7%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.698e-11, trise=6.362e-11, erf_err=11.7%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=540  PMOS=540: tfall=2.811e-11 trise=1.990e-11 diff=8.21e-12
NMOS=1080  PMOS=540: tfall=2.145e-11 trise=2.435e-11 diff=-2.9e-12
Upper bound found, NMOS=1080
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [855, 900]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 888

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=5.092e-11 trise=7.076e-11 diff=-1.984e-11
NMOS=405  PMOS=810: tfall=5.281e-11 trise=6.441e-11 diff=-1.16e-11
NMOS=405  PMOS=1215: tfall=5.465e-11 trise=6.260e-11 diff=-7.95e-12
NMOS=405  PMOS=1620: tfall=5.635e-11 trise=6.203e-11 diff=-5.68e-12
NMOS=405  PMOS=2025: tfall=5.806e-11 trise=6.198e-11 diff=-3.92e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=888 P=540, tfall=2.299e-11, trise=2.299e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.806e-11, trise=6.198e-11, erf_err=6.8%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #455   cost=0.163748 area=1225.324delay=1.336e-10 tfall=6.32e-11  trise=5.81e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 45.0
ptran_flut_mux_nmos : 21.0
inv_flut_mux_2_nmos : 9.0 
inv_flut_mux_1_pmos : 12.0
inv_flut_mux_1_nmos : 19.0
rest_flut_mux_pmos  : 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 136.282039165
Current Cost: 0.163747827319
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_a_driver_2

Transistor size ranges for lut_a_driver:
inv_lut_a_driver_2  : [9 -> 17]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=585.0  PMOS=585.0: tfall=1.249e-11 trise=2.344e-11 diff=-1.095e-11
NMOS=585.0  PMOS=1170.0: tfall=1.446e-11 trise=1.487e-11 diff=-4.1e-13
NMOS=585.0  PMOS=1755.0: tfall=1.587e-11 trise=9.479e-12 diff=6.391e-12
Upper bound found, PMOS=1755.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [1170, 1215]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1200.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=585 P=1200, tfall=1.454e-11, trise=1.454e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1     cost=0.179143 area=1224.698delay=1.463e-10 tfall=1.55e-11  trise=1.68e-11  
Combo #4     cost=0.179145 area=1225.248delay=1.462e-10 tfall=1.45e-11  trise=1.45e-11  
Combo #5     cost=0.179145 area=1225.427delay=1.462e-10 tfall=1.42e-11  trise=1.39e-11  
Combo #3     cost=0.179147 area=1225.067delay=1.462e-10 tfall=1.5e-11   trise=1.53e-11  
Combo #6     cost=0.179148 area=1225.605delay=1.462e-10 tfall=1.38e-11  trise=1.32e-11  
Combo #2     cost=0.179151 area=1224.884delay=1.463e-10 tfall=1.55e-11  trise=1.61e-11  
Combo #7     cost=0.179152 area=1225.781delay=1.462e-10 tfall=1.36e-11  trise=1.26e-11  
Combo #0     cost=0.179157 area=1224.51 delay=1.463e-10 tfall=1.63e-11  trise=1.78e-11  
Combo #8     cost=0.179159 area=1225.955delay=1.461e-10 tfall=1.33e-11  trise=1.21e-11  

Re-equalizing rise and fall times on combo #1 (ranked #1)

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=450  PMOS=450: tfall=1.441e-11 trise=2.633e-11 diff=-1.192e-11
NMOS=450  PMOS=900: tfall=1.548e-11 trise=1.710e-11 diff=-1.62e-12
NMOS=450  PMOS=1350: tfall=1.745e-11 trise=1.221e-11 diff=5.24e-12
Upper bound found, PMOS=1350
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [990, 1035]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1015

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=450 P=1015, tfall=1.573e-11, trise=1.574e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1     cost=0.163768 area=1224.785delay=1.337e-10 tfall=1.6e-11   trise=1.57e-11  

Sizing results for lut_a_driver:
inv_lut_a_driver_2_nmos : 10.0
inv_lut_a_driver_2_pmos : 22.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_a_driver_not_1
inv_lut_a_driver_not_2

Transistor size ranges for lut_a_driver_not:
inv_lut_a_driver_not_1  : [3 -> 11]  
inv_lut_a_driver_not_2  : [6 -> 14]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=6.484e-12 trise=1.330e-11 diff=-6.816e-12
NMOS=315.0  PMOS=630.0: tfall=7.200e-12 trise=6.764e-12 diff=4.36e-13
Upper bound found, PMOS=630.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [585, 630]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 605.0

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=1.904e-11 trise=1.994e-11 diff=-9e-13
NMOS=450.0  PMOS=900.0: tfall=2.172e-11 trise=1.714e-11 diff=4.58e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 494.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=315 P=605, tfall=7.225e-12, trise=7.326e-12, erf_err=1.4%)
inv_lut_a_driver_not_2 (N=450 P=494, tfall=1.929e-11, trise=1.93e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #30    cost=0.179068 area=1224.609delay=1.462e-10 tfall=2.02e-11  trise=2.03e-11  
Combo #39    cost=0.179071 area=1224.802delay=1.462e-10 tfall=1.96e-11  trise=1.98e-11  
Combo #40    cost=0.179071 area=1224.941delay=1.462e-10 tfall=1.93e-11  trise=1.93e-11  
Combo #31    cost=0.179071 area=1224.747delay=1.462e-10 tfall=2e-11     trise=1.98e-11  
Combo #29    cost=0.179074 area=1224.468delay=1.462e-10 tfall=2.07e-11  trise=2.09e-11  
Combo #21    cost=0.179077 area=1224.409delay=1.463e-10 tfall=2.12e-11  trise=2.09e-11  
Combo #41    cost=0.179078 area=1225.077delay=1.462e-10 tfall=1.91e-11  trise=1.9e-11   
Combo #38    cost=0.179079 area=1224.661delay=1.462e-10 tfall=2.01e-11  trise=2.05e-11  
Combo #20    cost=0.179079 area=1224.268delay=1.463e-10 tfall=2.15e-11  trise=2.15e-11  
Combo #32    cost=0.17908  area=1224.883delay=1.462e-10 tfall=1.98e-11  trise=1.95e-11  

Re-equalizing rise and fall times on combo #30 (ranked #1)

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=270  PMOS=270: tfall=6.317e-12 trise=1.349e-11 diff=-7.173e-12
NMOS=270  PMOS=540: tfall=7.366e-12 trise=6.781e-12 diff=5.85e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 510

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=2.007e-11 trise=2.090e-11 diff=-8.3e-13
NMOS=405  PMOS=810: tfall=2.280e-11 trise=1.751e-11 diff=5.29e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 437

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=270 P=509, tfall=7.349e-12, trise=7.433e-12, erf_err=1.1%)
inv_lut_a_driver_not_2 (N=405 P=437, tfall=2.03e-11, trise=2.031e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #30    cost=0.163705 area=1224.516delay=1.337e-10 tfall=2.08e-11  trise=2.03e-11  

Sizing results for lut_a_driver_not:
inv_lut_a_driver_not_1_pmos : 11.0
inv_lut_a_driver_not_2_nmos : 9.0 
inv_lut_a_driver_not_1_nmos : 6.0 
inv_lut_a_driver_not_2_pmos : 9.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver                             |
|------------------------------------------------------------------------------|

Found 4 elements to size
inv_lut_c_driver_0
ptran_lut_c_driver_0
inv_lut_c_driver_1
inv_lut_c_driver_2

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   
inv_lut_c_driver_1    : [6 -> 10]  
inv_lut_c_driver_0    : [11 -> 15] 
ptran_lut_c_driver_0  : [4 -> 8]   
inv_lut_c_driver_2    : [4 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=585.0  PMOS=585.0: tfall=7.395e-12 trise=1.619e-11 diff=-8.795e-12
NMOS=585.0  PMOS=1170.0: tfall=9.363e-12 trise=9.867e-12 diff=-5.04e-13
NMOS=585.0  PMOS=1755.0: tfall=1.011e-11 trise=5.848e-12 diff=4.262e-12
Upper bound found, PMOS=1755.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1170, 1215]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1213.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_nmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=2.156e-11 trise=2.117e-11 diff=3.9e-13
NMOS=720.0  PMOS=360.0: tfall=1.894e-11 trise=2.286e-11 diff=-3.92e-12
Upper bound found, NMOS=720.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF NMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 381.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=2.962e-11 trise=3.531e-11 diff=-5.69e-12
NMOS=270.0  PMOS=540.0: tfall=3.094e-11 trise=3.163e-11 diff=-6.9e-13
NMOS=270.0  PMOS=810.0: tfall=3.219e-11 trise=3.062e-11 diff=1.57e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [585, 630]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 607.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=585 P=1213, tfall=9.509e-12, trise=9.523e-12, erf_err=0.1%)
inv_lut_c_driver_1 (N=381 P=360, tfall=2.245e-11, trise=2.189e-11, erf_err=2.5%)
inv_lut_c_driver_2 (N=270 P=607, tfall=3.125e-11, trise=3.125e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #187   cost=0.17908  area=1224.218delay=1.463e-10 tfall=3.11e-11  trise=3.17e-11  
Combo #94    cost=0.179089 area=1224.657delay=1.462e-10 tfall=3.01e-11  trise=3.14e-11  
Combo #183   cost=0.179092 area=1224.14 delay=1.463e-10 tfall=3.17e-11  trise=3.17e-11  
Combo #338   cost=0.179095 area=1224.678delay=1.462e-10 tfall=3.08e-11  trise=3.07e-11  
Combo #213   cost=0.179095 area=1224.496delay=1.463e-10 tfall=3.1e-11   trise=3.12e-11  
Combo #188   cost=0.179096 area=1224.357delay=1.463e-10 tfall=3.13e-11  trise=3.14e-11  
Combo #313   cost=0.179097 area=1224.539delay=1.463e-10 tfall=3.11e-11  trise=3.1e-11   
Combo #109   cost=0.179097 area=1224.366delay=1.463e-10 tfall=3.09e-11  trise=3.17e-11  
Combo #212   cost=0.179097 area=1224.357delay=1.463e-10 tfall=3.12e-11  trise=3.15e-11  
Combo #62    cost=0.179098 area=1224.034delay=1.463e-10 tfall=3.16e-11  trise=3.22e-11  

Re-equalizing rise and fall times on combo #187 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=540  PMOS=540: tfall=7.583e-12 trise=1.661e-11 diff=-9.027e-12
NMOS=540  PMOS=1080: tfall=9.468e-12 trise=1.044e-11 diff=-9.72e-13
NMOS=540  PMOS=1620: tfall=1.044e-11 trise=6.302e-12 diff=4.138e-12
Upper bound found, PMOS=1620
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1125, 1170]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1157

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_nmos size upper bound
NMOS=360  PMOS=360: tfall=2.168e-11 trise=2.145e-11 diff=2.3e-13
NMOS=720  PMOS=360: tfall=1.914e-11 trise=2.319e-11 diff=-4.05e-12
Upper bound found, NMOS=720
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 406

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=2.962e-11 trise=3.503e-11 diff=-5.41e-12
NMOS=270  PMOS=540: tfall=3.139e-11 trise=3.132e-11 diff=7e-14
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 533

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=540 P=1157, tfall=9.751e-12, trise=9.799e-12, erf_err=0.5%)
inv_lut_c_driver_1 (N=406 P=360, tfall=2.196e-11, trise=2.217e-11, erf_err=1.0%)
inv_lut_c_driver_2 (N=270 P=533, tfall=3.136e-11, trise=3.136e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #187   cost=0.163737 area=1224.102delay=1.338e-10 tfall=3.19e-11  trise=3.11e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 8.0 
inv_lut_c_driver_1_nmos   : 9.0 
inv_lut_c_driver_0_pmos   : 25.0
inv_lut_c_driver_0_nmos   : 12.0
ptran_lut_c_driver_0_nmos : 6.0 
inv_lut_c_driver_2_nmos   : 6.0 
inv_lut_c_driver_2_pmos   : 11.0
rest_lut_c_driver_pmos    : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_c_driver_not_1
inv_lut_c_driver_not_2

Transistor size ranges for lut_c_driver_not:
inv_lut_c_driver_not_2  : [3 -> 11]  
inv_lut_c_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.611e-11 trise=2.964e-11 diff=-3.53e-12
NMOS=180.0  PMOS=360.0: tfall=2.719e-11 trise=2.753e-11 diff=-3.4e-13
NMOS=180.0  PMOS=540.0: tfall=2.808e-11 trise=2.692e-11 diff=1.16e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 393.0

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=3.507e-11 trise=3.625e-11 diff=-1.18e-12
NMOS=315.0  PMOS=630.0: tfall=3.684e-11 trise=3.402e-11 diff=2.82e-12
Upper bound found, PMOS=630.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 375.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=393, tfall=2.747e-11, trise=2.756e-11, erf_err=0.3%)
inv_lut_c_driver_not_2 (N=315 P=375, tfall=3.546e-11, trise=3.546e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #23    cost=0.179068 area=1223.892delay=1.463e-10 tfall=3.56e-11  trise=3.54e-11  
Combo #31    cost=0.17908  area=1223.975delay=1.463e-10 tfall=3.55e-11  trise=3.55e-11  
Combo #32    cost=0.179083 area=1224.125delay=1.463e-10 tfall=3.53e-11  trise=3.52e-11  
Combo #22    cost=0.179089 area=1223.742delay=1.463e-10 tfall=3.59e-11  trise=3.61e-11  
Combo #33    cost=0.17909  area=1224.271delay=1.463e-10 tfall=3.51e-11  trise=3.51e-11  
Combo #30    cost=0.179092 area=1223.822delay=1.463e-10 tfall=3.59e-11  trise=3.59e-11  
Combo #21    cost=0.179092 area=1223.588delay=1.464e-10 tfall=3.62e-11  trise=3.64e-11  
Combo #41    cost=0.179096 area=1224.346delay=1.463e-10 tfall=3.52e-11  trise=3.49e-11  
Combo #40    cost=0.179098 area=1224.197delay=1.463e-10 tfall=3.54e-11  trise=3.52e-11  
Combo #43    cost=0.179102 area=1224.636delay=1.462e-10 tfall=3.49e-11  trise=3.44e-11  

Re-equalizing rise and fall times on combo #23 (ranked #1)

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.689e-11 trise=3.083e-11 diff=-3.94e-12
NMOS=135  PMOS=270: tfall=2.770e-11 trise=2.808e-11 diff=-3.8e-13
NMOS=135  PMOS=405: tfall=2.850e-11 trise=2.710e-11 diff=1.4e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 294

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=3.529e-11 trise=3.647e-11 diff=-1.18e-12
NMOS=360  PMOS=720: tfall=3.726e-11 trise=3.496e-11 diff=2.3e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 447

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=135 P=294, tfall=2.806e-11, trise=2.818e-11, erf_err=0.4%)
inv_lut_c_driver_not_2 (N=360 P=447, tfall=3.587e-11, trise=3.577e-11, erf_err=0.3%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #23    cost=0.163725 area=1223.817delay=1.338e-10 tfall=3.59e-11  trise=3.59e-11  

Sizing results for lut_c_driver_not:
inv_lut_c_driver_not_2_nmos : 8.0 
inv_lut_c_driver_not_1_nmos : 3.0 
inv_lut_c_driver_not_2_pmos : 9.0 
inv_lut_c_driver_not_1_pmos : 6.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_b_driver_2

Transistor size ranges for lut_b_driver:
inv_lut_b_driver_2  : [8 -> 16]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=1.161e-11 trise=2.200e-11 diff=-1.039e-11
NMOS=540.0  PMOS=1080.0: tfall=1.359e-11 trise=1.375e-11 diff=-1.6e-13
NMOS=540.0  PMOS=1620.0: tfall=1.481e-11 trise=8.801e-12 diff=6.009e-12
Upper bound found, PMOS=1620.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1080, 1125]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1100.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=540 P=1100, tfall=1.354e-11, trise=1.354e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.179081 area=1223.603delay=1.464e-10 tfall=1.35e-11  trise=1.41e-11  
Combo #2     cost=0.179082 area=1223.418delay=1.464e-10 tfall=1.4e-11   trise=1.48e-11  
Combo #1     cost=0.179093 area=1223.23 delay=1.464e-10 tfall=1.47e-11  trise=1.58e-11  
Combo #4     cost=0.179095 area=1223.785delay=1.463e-10 tfall=1.35e-11  trise=1.35e-11  
Combo #5     cost=0.179101 area=1223.966delay=1.463e-10 tfall=1.32e-11  trise=1.3e-11   
Combo #6     cost=0.179105 area=1224.144delay=1.463e-10 tfall=1.29e-11  trise=1.24e-11  
Combo #7     cost=0.179111 area=1224.321delay=1.463e-10 tfall=1.26e-11  trise=1.18e-11  
Combo #0     cost=0.179112 area=1223.039delay=1.464e-10 tfall=1.55e-11  trise=1.7e-11   
Combo #8     cost=0.179119 area=1224.496delay=1.463e-10 tfall=1.24e-11  trise=1.12e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=495  PMOS=495: tfall=1.213e-11 trise=2.282e-11 diff=-1.069e-11
NMOS=495  PMOS=990: tfall=1.347e-11 trise=1.430e-11 diff=-8.3e-13
NMOS=495  PMOS=1485: tfall=1.521e-11 trise=9.600e-12 diff=5.61e-12
Upper bound found, PMOS=1485
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1035, 1080]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1051

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=495 P=1051, tfall=1.362e-11, trise=1.363e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.16372  area=1223.637delay=1.338e-10 tfall=1.38e-11  trise=1.36e-11  

Sizing results for lut_b_driver:
inv_lut_b_driver_2_pmos : 23.0
inv_lut_b_driver_2_nmos : 11.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_b_driver_not_1
inv_lut_b_driver_not_2

Transistor size ranges for lut_b_driver_not:
inv_lut_b_driver_not_1  : [2 -> 10]  
inv_lut_b_driver_not_2  : [5 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=6.367e-12 trise=1.376e-11 diff=-7.393e-12
NMOS=270.0  PMOS=540.0: tfall=7.408e-12 trise=6.998e-12 diff=4.1e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 520.0

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=1.922e-11 trise=2.009e-11 diff=-8.7e-13
NMOS=405.0  PMOS=810.0: tfall=2.198e-11 trise=1.725e-11 diff=4.73e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 445.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=270 P=520, tfall=7.445e-12, trise=7.558e-12, erf_err=1.5%)
inv_lut_b_driver_not_2 (N=405 P=445, tfall=1.948e-11, trise=1.949e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #39    cost=0.179063 area=1223.591delay=1.463e-10 tfall=1.98e-11  trise=2e-11     
Combo #40    cost=0.179065 area=1223.732delay=1.463e-10 tfall=1.95e-11  trise=1.95e-11  
Combo #30    cost=0.179065 area=1223.391delay=1.464e-10 tfall=2.06e-11  trise=2.06e-11  
Combo #31    cost=0.17907  area=1223.533delay=1.464e-10 tfall=2.04e-11  trise=2.01e-11  
Combo #29    cost=0.17907  area=1223.247delay=1.464e-10 tfall=2.11e-11  trise=2.12e-11  
Combo #38    cost=0.179072 area=1223.447delay=1.464e-10 tfall=2.04e-11  trise=2.07e-11  
Combo #41    cost=0.179073 area=1223.871delay=1.463e-10 tfall=1.93e-11  trise=1.92e-11  
Combo #49    cost=0.17908  area=1223.926delay=1.463e-10 tfall=1.88e-11  trise=1.96e-11  
Combo #32    cost=0.179081 area=1223.671delay=1.463e-10 tfall=2.03e-11  trise=1.99e-11  
Combo #21    cost=0.179083 area=1223.184delay=1.464e-10 tfall=2.19e-11  trise=2.14e-11  

Re-equalizing rise and fall times on combo #39 (ranked #1)

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=270  PMOS=270: tfall=6.062e-12 trise=1.312e-11 diff=-7.058e-12
NMOS=270  PMOS=540: tfall=7.137e-12 trise=6.524e-12 diff=6.13e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 510

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=1.974e-11 trise=2.062e-11 diff=-8.8e-13
NMOS=360  PMOS=720: tfall=2.231e-11 trise=1.723e-11 diff=5.08e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 393

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=270 P=509, tfall=7.119e-12, trise=7.213e-12, erf_err=1.3%)
inv_lut_b_driver_not_2 (N=360 P=393, tfall=1.997e-11, trise=1.996e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #39    cost=0.163714 area=1223.501delay=1.338e-10 tfall=2.05e-11  trise=2e-11     

Sizing results for lut_b_driver_not:
inv_lut_b_driver_not_2_nmos : 8.0 
inv_lut_b_driver_not_1_pmos : 11.0
inv_lut_b_driver_not_2_pmos : 8.0 
inv_lut_b_driver_not_1_nmos : 6.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_e_driver_2

Transistor size ranges for lut_e_driver:
inv_lut_e_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.256e-11 trise=2.288e-11 diff=-1.032e-11
NMOS=180.0  PMOS=360.0: tfall=1.340e-11 trise=1.557e-11 diff=-2.17e-12
NMOS=180.0  PMOS=540.0: tfall=1.435e-11 trise=1.174e-11 diff=2.61e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 432.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=180 P=432, tfall=1.376e-11, trise=1.377e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2     cost=0.179073 area=1223.515delay=1.464e-10 tfall=1.59e-11  trise=1.6e-11   
Combo #3     cost=0.179077 area=1223.761delay=1.463e-10 tfall=1.38e-11  trise=1.38e-11  
Combo #4     cost=0.179091 area=1223.994delay=1.463e-10 tfall=1.25e-11  trise=1.23e-11  
Combo #1     cost=0.179093 area=1223.252delay=1.464e-10 tfall=1.98e-11  trise=1.99e-11  
Combo #5     cost=0.17911  area=1224.219delay=1.463e-10 tfall=1.18e-11  trise=1.12e-11  
Combo #6     cost=0.179132 area=1224.438delay=1.463e-10 tfall=1.12e-11  trise=1.03e-11  
Combo #7     cost=0.179153 area=1224.652delay=1.463e-10 tfall=1.08e-11  trise=9.3e-12   
Combo #0     cost=0.179211 area=1222.952delay=1.465e-10 tfall=3.32e-11  trise=2.84e-11  

Re-equalizing rise and fall times on combo #2 (ranked #1)

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=1.467e-11 trise=2.607e-11 diff=-1.14e-11
NMOS=135  PMOS=270: tfall=1.553e-11 trise=1.804e-11 diff=-2.51e-12
NMOS=135  PMOS=405: tfall=1.636e-11 trise=1.382e-11 diff=2.54e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 328

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=135 P=328, tfall=1.59e-11, trise=1.591e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2     cost=0.163712 area=1223.501delay=1.338e-10 tfall=1.63e-11  trise=1.58e-11  

Sizing results for lut_e_driver:
inv_lut_e_driver_2_pmos : 7.0 
inv_lut_e_driver_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_e_driver_not_1
inv_lut_e_driver_not_2

Transistor size ranges for lut_e_driver_not:
inv_lut_e_driver_not_1  : [1 -> 8]   
inv_lut_e_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.069e-12 trise=1.086e-11 diff=-5.791e-12
NMOS=180.0  PMOS=360.0: tfall=6.366e-12 trise=6.117e-12 diff=2.49e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 350.0

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.815e-11 trise=1.870e-11 diff=-5.5e-13
NMOS=180.0  PMOS=360.0: tfall=2.028e-11 trise=1.503e-11 diff=5.25e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 191.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=180 P=350, tfall=6.333e-12, trise=6.373e-12, erf_err=0.6%)
inv_lut_e_driver_not_2 (N=180 P=191, tfall=1.827e-11, trise=1.828e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #10    cost=0.179073 area=1223.344delay=1.464e-10 tfall=2.21e-11  trise=2.24e-11  
Combo #11    cost=0.179074 area=1223.512delay=1.464e-10 tfall=2.1e-11   trise=2.03e-11  
Combo #19    cost=0.179086 area=1223.749delay=1.463e-10 tfall=1.92e-11  trise=1.9e-11   
Combo #18    cost=0.179087 area=1223.581delay=1.464e-10 tfall=2.06e-11  trise=2.11e-11  
Combo #12    cost=0.179092 area=1223.67 delay=1.464e-10 tfall=2.07e-11  trise=1.99e-11  
Combo #2     cost=0.179094 area=1223.074delay=1.464e-10 tfall=2.63e-11  trise=2.63e-11  
Combo #20    cost=0.179099 area=1223.907delay=1.463e-10 tfall=1.86e-11  trise=1.82e-11  
Combo #3     cost=0.179104 area=1223.241delay=1.464e-10 tfall=2.57e-11  trise=2.51e-11  
Combo #27    cost=0.179106 area=1223.968delay=1.463e-10 tfall=1.83e-11  trise=1.83e-11  
Combo #9     cost=0.179109 area=1223.162delay=1.464e-10 tfall=2.54e-11  trise=2.75e-11  

Re-equalizing rise and fall times on combo #10 (ranked #1)

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=6.172e-12 trise=1.292e-11 diff=-6.748e-12
NMOS=90  PMOS=180: tfall=7.240e-12 trise=7.393e-12 diff=-1.53e-13
NMOS=90  PMOS=270: tfall=8.258e-12 trise=4.761e-12 diff=3.497e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 183

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.158e-11 trise=2.308e-11 diff=-1.5e-12
NMOS=135  PMOS=270: tfall=2.377e-11 trise=1.816e-11 diff=5.61e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [135, 180]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 150

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=90 P=183, tfall=7.373e-12, trise=7.462e-12, erf_err=1.2%)
inv_lut_e_driver_not_2 (N=135 P=150, tfall=2.183e-11, trise=2.188e-11, erf_err=0.2%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #10    cost=0.163721 area=1223.338delay=1.338e-10 tfall=2.31e-11  trise=2.17e-11  

Sizing results for lut_e_driver_not:
inv_lut_e_driver_not_2_pmos : 3.0 
inv_lut_e_driver_not_1_pmos : 4.0 
inv_lut_e_driver_not_2_nmos : 3.0 
inv_lut_e_driver_not_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_d_driver_2

Transistor size ranges for lut_d_driver:
inv_lut_d_driver_2  : [2 -> 10]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.161e-11 trise=2.179e-11 diff=-1.018e-11
NMOS=270.0  PMOS=540.0: tfall=1.270e-11 trise=1.443e-11 diff=-1.73e-12
NMOS=270.0  PMOS=810.0: tfall=1.381e-11 trise=1.047e-11 diff=3.34e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [585, 630]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 627.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=270 P=627, tfall=1.307e-11, trise=1.306e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.179072 area=1223.113delay=1.464e-10 tfall=1.41e-11  trise=1.43e-11  
Combo #4     cost=0.179076 area=1223.334delay=1.464e-10 tfall=1.31e-11  trise=1.3e-11   
Combo #2     cost=0.179079 area=1222.883delay=1.464e-10 tfall=1.56e-11  trise=1.61e-11  
Combo #5     cost=0.179083 area=1223.548delay=1.464e-10 tfall=1.23e-11  trise=1.18e-11  
Combo #6     cost=0.179093 area=1223.758delay=1.463e-10 tfall=1.18e-11  trise=1.08e-11  
Combo #7     cost=0.179103 area=1223.964delay=1.463e-10 tfall=1.1e-11   trise=9.8e-12   
Combo #1     cost=0.179103 area=1222.642delay=1.465e-10 tfall=1.8e-11   trise=1.86e-11  
Combo #8     cost=0.179117 area=1224.166delay=1.463e-10 tfall=1.06e-11  trise=9.1e-12   
Combo #0     cost=0.179177 area=1222.383delay=1.466e-10 tfall=2.28e-11  trise=2.28e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.270e-11 trise=2.355e-11 diff=-1.085e-11
NMOS=225  PMOS=450: tfall=1.378e-11 trise=1.576e-11 diff=-1.98e-12
NMOS=225  PMOS=675: tfall=1.485e-11 trise=1.199e-11 diff=2.86e-12
Upper bound found, PMOS=675
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 532

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=225 P=532, tfall=1.417e-11, trise=1.417e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.163722 area=1223.073delay=1.339e-10 tfall=1.48e-11  trise=1.4e-11   

Sizing results for lut_d_driver:
inv_lut_d_driver_2_nmos : 5.0 
inv_lut_d_driver_2_pmos : 11.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_d_driver_not_1
inv_lut_d_driver_not_2

Transistor size ranges for lut_d_driver_not:
inv_lut_d_driver_not_2  : [1 -> 9]   
inv_lut_d_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.700e-12 trise=1.182e-11 diff=-6.12e-12
NMOS=180.0  PMOS=360.0: tfall=7.108e-12 trise=6.870e-12 diff=2.38e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 351.0

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.908e-11 trise=1.953e-11 diff=-4.5e-13
NMOS=225.0  PMOS=450.0: tfall=2.153e-11 trise=1.614e-11 diff=5.39e-12
Upper bound found, PMOS=450.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 235.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=180 P=351, tfall=7.098e-12, trise=7.12e-12, erf_err=0.3%)
inv_lut_d_driver_not_2 (N=225 P=235, tfall=1.92e-11, trise=1.922e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #22    cost=0.179062 area=1223.079delay=1.464e-10 tfall=2.02e-11  trise=2.01e-11  
Combo #21    cost=0.179068 area=1222.922delay=1.464e-10 tfall=2.12e-11  trise=2.14e-11  
Combo #31    cost=0.179072 area=1223.299delay=1.464e-10 tfall=1.92e-11  trise=1.93e-11  
Combo #23    cost=0.179072 area=1223.229delay=1.464e-10 tfall=1.98e-11  trise=1.95e-11  
Combo #13    cost=0.179075 area=1222.842delay=1.464e-10 tfall=2.23e-11  trise=2.18e-11  
Combo #12    cost=0.179075 area=1222.685delay=1.465e-10 tfall=2.3e-11   trise=2.3e-11   
Combo #32    cost=0.179078 area=1223.449delay=1.464e-10 tfall=1.87e-11  trise=1.85e-11  
Combo #30    cost=0.17908  area=1223.142delay=1.464e-10 tfall=2.04e-11  trise=2.06e-11  
Combo #40    cost=0.179088 area=1223.508delay=1.464e-10 tfall=1.86e-11  trise=1.87e-11  
Combo #24    cost=0.179088 area=1223.375delay=1.464e-10 tfall=1.97e-11  trise=1.92e-11  

Re-equalizing rise and fall times on combo #22 (ranked #1)

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.457e-12 trise=1.328e-11 diff=-6.823e-12
NMOS=135  PMOS=270: tfall=7.816e-12 trise=7.879e-12 diff=-6.3e-14
NMOS=135  PMOS=405: tfall=8.835e-12 trise=5.069e-12 diff=3.766e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 272

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.982e-11 trise=2.045e-11 diff=-6.3e-13
NMOS=225  PMOS=450: tfall=2.257e-11 trise=1.734e-11 diff=5.23e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 240

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=135 P=272, tfall=7.913e-12, trise=7.952e-12, erf_err=0.5%)
inv_lut_d_driver_not_2 (N=225 P=240, tfall=2e-11, trise=2.002e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #22    cost=0.163709 area=1223.073delay=1.339e-10 tfall=2.04e-11  trise=1.99e-11  

Sizing results for lut_d_driver_not:
inv_lut_d_driver_not_1_pmos : 6.0 
inv_lut_d_driver_not_2_pmos : 5.0 
inv_lut_d_driver_not_1_nmos : 3.0 
inv_lut_d_driver_not_2_nmos : 5.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_f_driver_2

Transistor size ranges for lut_f_driver:
inv_lut_f_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.246e-11 trise=2.275e-11 diff=-1.029e-11
NMOS=180.0  PMOS=360.0: tfall=1.329e-11 trise=1.545e-11 diff=-2.16e-12
NMOS=180.0  PMOS=540.0: tfall=1.422e-11 trise=1.164e-11 diff=2.58e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 433.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=433, tfall=1.365e-11, trise=1.364e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.179071 area=1223.048delay=1.464e-10 tfall=1.36e-11  trise=1.36e-11  
Combo #4     cost=0.179075 area=1223.282delay=1.464e-10 tfall=1.25e-11  trise=1.21e-11  
Combo #2     cost=0.179085 area=1222.803delay=1.465e-10 tfall=1.57e-11  trise=1.59e-11  
Combo #5     cost=0.179087 area=1223.507delay=1.464e-10 tfall=1.17e-11  trise=1.11e-11  
Combo #6     cost=0.179103 area=1223.726delay=1.464e-10 tfall=1.12e-11  trise=1.02e-11  
Combo #7     cost=0.179119 area=1223.94 delay=1.463e-10 tfall=1.08e-11  trise=9.2e-12   
Combo #1     cost=0.179135 area=1222.539delay=1.465e-10 tfall=1.97e-11  trise=1.98e-11  
Combo #0     cost=0.179337 area=1222.239delay=1.467e-10 tfall=3.3e-11   trise=2.81e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.246e-11 trise=2.275e-11 diff=-1.029e-11
NMOS=180  PMOS=360: tfall=1.329e-11 trise=1.545e-11 diff=-2.16e-12
NMOS=180  PMOS=540: tfall=1.422e-11 trise=1.164e-11 diff=2.58e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 433

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=433, tfall=1.365e-11, trise=1.364e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.163721 area=1223.007delay=1.339e-10 tfall=1.43e-11  trise=1.35e-11  

Sizing results for lut_f_driver:
inv_lut_f_driver_2_pmos : 9.0 
inv_lut_f_driver_2_nmos : 4.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_f_driver_not_1
inv_lut_f_driver_not_2

Transistor size ranges for lut_f_driver_not:
inv_lut_f_driver_not_1  : [1 -> 8]   
inv_lut_f_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.148e-12 trise=1.103e-11 diff=-5.882e-12
NMOS=180.0  PMOS=360.0: tfall=6.588e-12 trise=6.294e-12 diff=2.94e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 349.0

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.871e-11 trise=1.913e-11 diff=-4.2e-13
NMOS=180.0  PMOS=360.0: tfall=2.069e-11 trise=1.542e-11 diff=5.27e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 188.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=180 P=349, tfall=6.531e-12, trise=6.545e-12, erf_err=0.2%)
inv_lut_f_driver_not_2 (N=180 P=188, tfall=1.88e-11, trise=1.882e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #11    cost=0.17908  area=1223.011delay=1.464e-10 tfall=2.12e-11  trise=2.1e-11   
Combo #19    cost=0.179081 area=1223.248delay=1.464e-10 tfall=1.97e-11  trise=1.95e-11  
Combo #20    cost=0.179088 area=1223.405delay=1.464e-10 tfall=1.91e-11  trise=1.87e-11  
Combo #10    cost=0.179092 area=1222.844delay=1.465e-10 tfall=2.25e-11  trise=2.29e-11  
Combo #12    cost=0.179095 area=1223.168delay=1.464e-10 tfall=2.11e-11  trise=2.04e-11  
Combo #27    cost=0.179096 area=1223.467delay=1.464e-10 tfall=1.88e-11  trise=1.89e-11  
Combo #18    cost=0.179096 area=1223.081delay=1.464e-10 tfall=2.11e-11  trise=2.16e-11  
Combo #28    cost=0.179099 area=1223.624delay=1.464e-10 tfall=1.8e-11   trise=1.79e-11  
Combo #21    cost=0.179102 area=1223.555delay=1.464e-10 tfall=1.89e-11  trise=1.83e-11  
Combo #29    cost=0.17911  area=1223.774delay=1.464e-10 tfall=1.77e-11  trise=1.73e-11  

Re-equalizing rise and fall times on combo #11 (ranked #1)

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.107e-12 trise=1.433e-11 diff=-7.223e-12
NMOS=90  PMOS=180: tfall=8.153e-12 trise=8.625e-12 diff=-4.72e-13
NMOS=90  PMOS=270: tfall=9.264e-12 trise=5.688e-12 diff=3.576e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 189

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.041e-11 trise=2.138e-11 diff=-9.7e-13
NMOS=180  PMOS=360: tfall=2.330e-11 trise=1.837e-11 diff=4.93e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 200

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=90 P=189, tfall=8.4e-12, trise=8.489e-12, erf_err=1.1%)
inv_lut_f_driver_not_2 (N=180 P=200, tfall=2.072e-11, trise=2.073e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #11    cost=0.163725 area=1223.007delay=1.339e-10 tfall=2.13e-11  trise=2.08e-11  

Sizing results for lut_f_driver_not:
inv_lut_f_driver_not_1_nmos : 2.0 
inv_lut_f_driver_not_2_nmos : 4.0 
inv_lut_f_driver_not_1_pmos : 4.0 
inv_lut_f_driver_not_2_pmos : 4.0 

Validating transistor sizes
Sizing results are valid

Duration: 543.528337002
Current Cost: 0.163724808316
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_ble_output                         |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_ble_output
inv_local_ble_output_1
inv_local_ble_output_2

Transistor size ranges for local_ble_output:
inv_local_ble_output_2  : [3 -> 11]  
ptran_local_ble_output  : [1 -> 8]   
inv_local_ble_output_1  : [1 -> 8]   
rest_local_ble_output   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.206e-11 trise=2.698e-11 diff=-1.492e-11
NMOS=180.0  PMOS=360.0: tfall=1.512e-11 trise=2.396e-11 diff=-8.84e-12
NMOS=180.0  PMOS=540.0: tfall=1.788e-11 trise=2.355e-11 diff=-5.67e-12
NMOS=180.0  PMOS=720.0: tfall=2.039e-11 trise=2.390e-11 diff=-3.51e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=1.114e-10 trise=1.245e-10 diff=-1.31e-11
NMOS=315.0  PMOS=630.0: tfall=1.138e-10 trise=1.146e-10 diff=-8e-13
NMOS=315.0  PMOS=945.0: tfall=1.155e-10 trise=1.124e-10 diff=3.1e-12
Upper bound found, PMOS=945.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 675.0

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=180 P=720, tfall=2.23e-11, trise=2.54e-11, erf_err=13.9%)
inv_local_ble_output_2 (N=315 P=675, tfall=1.14e-10, trise=1.14e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.414e-11 trise=2.952e-11 diff=-1.538e-11
NMOS=180.0  PMOS=360.0: tfall=1.716e-11 trise=2.602e-11 diff=-8.86e-12
NMOS=180.0  PMOS=540.0: tfall=1.976e-11 trise=2.490e-11 diff=-5.14e-12
NMOS=180.0  PMOS=720.0: tfall=2.230e-11 trise=2.540e-11 diff=-3.1e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=1.114e-10 trise=1.245e-10 diff=-1.31e-11
NMOS=315.0  PMOS=630.0: tfall=1.138e-10 trise=1.146e-10 diff=-8e-13
NMOS=315.0  PMOS=945.0: tfall=1.155e-10 trise=1.124e-10 diff=3.1e-12
Upper bound found, PMOS=945.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 675.0

ERF SUMMARY (iteration 2):
inv_local_ble_output_1 (N=180 P=720, tfall=2.23e-11, trise=2.54e-11, erf_err=13.9%)
inv_local_ble_output_2 (N=315 P=675, tfall=1.14e-10, trise=1.14e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.414e-11 trise=2.952e-11 diff=-1.538e-11
NMOS=180.0  PMOS=360.0: tfall=1.716e-11 trise=2.602e-11 diff=-8.86e-12
NMOS=180.0  PMOS=540.0: tfall=1.976e-11 trise=2.490e-11 diff=-5.14e-12
NMOS=180.0  PMOS=720.0: tfall=2.230e-11 trise=2.540e-11 diff=-3.1e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=1.114e-10 trise=1.245e-10 diff=-1.31e-11
NMOS=315.0  PMOS=630.0: tfall=1.138e-10 trise=1.146e-10 diff=-8e-13
NMOS=315.0  PMOS=945.0: tfall=1.155e-10 trise=1.124e-10 diff=3.1e-12
Upper bound found, PMOS=945.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 675.0

ERF SUMMARY (iteration 3):
inv_local_ble_output_1 (N=180 P=720, tfall=2.23e-11, trise=2.54e-11, erf_err=13.9%)
inv_local_ble_output_2 (N=315 P=675, tfall=1.14e-10, trise=1.14e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.414e-11 trise=2.952e-11 diff=-1.538e-11
NMOS=180.0  PMOS=360.0: tfall=1.716e-11 trise=2.602e-11 diff=-8.86e-12
NMOS=180.0  PMOS=540.0: tfall=1.976e-11 trise=2.490e-11 diff=-5.14e-12
NMOS=180.0  PMOS=720.0: tfall=2.230e-11 trise=2.540e-11 diff=-3.1e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=1.114e-10 trise=1.245e-10 diff=-1.31e-11
NMOS=315.0  PMOS=630.0: tfall=1.138e-10 trise=1.146e-10 diff=-8e-13
NMOS=315.0  PMOS=945.0: tfall=1.155e-10 trise=1.124e-10 diff=3.1e-12
Upper bound found, PMOS=945.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 675.0

ERF SUMMARY (iteration 4):
inv_local_ble_output_1 (N=180 P=720, tfall=2.23e-11, trise=2.54e-11, erf_err=13.9%)
inv_local_ble_output_2 (N=315 P=675, tfall=1.14e-10, trise=1.14e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #99    cost=0.178653 area=1221.812delay=1.462e-10 tfall=1.156e-10 trise=1.185e-10 
Combo #98    cost=0.178672 area=1221.496delay=1.463e-10 tfall=1.18e-10  trise=1.201e-10 
Combo #107   cost=0.178672 area=1222.222delay=1.462e-10 tfall=1.132e-10 trise=1.184e-10 
Combo #108   cost=0.178676 area=1222.521delay=1.462e-10 tfall=1.121e-10 trise=1.171e-10 
Combo #100   cost=0.178677 area=1222.11 delay=1.462e-10 tfall=1.156e-10 trise=1.173e-10 
Combo #101   cost=0.178683 area=1222.397delay=1.462e-10 tfall=1.142e-10 trise=1.165e-10 
Combo #91    cost=0.178684 area=1221.389delay=1.463e-10 tfall=1.21e-10  trise=1.188e-10 
Combo #106   cost=0.178684 area=1221.907delay=1.462e-10 tfall=1.148e-10 trise=1.204e-10 
Combo #90    cost=0.17869  area=1221.074delay=1.463e-10 tfall=1.224e-10 trise=1.206e-10 
Combo #92    cost=0.178691 area=1221.687delay=1.463e-10 tfall=1.199e-10 trise=1.177e-10 

Re-equalizing rise and fall times on combo #99 (ranked #1)

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.462e-11 trise=2.936e-11 diff=-1.474e-11
NMOS=90  PMOS=180: tfall=1.692e-11 trise=2.463e-11 diff=-7.71e-12
NMOS=90  PMOS=270: tfall=1.893e-11 trise=2.126e-11 diff=-2.33e-12
NMOS=90  PMOS=360: tfall=2.084e-11 trise=2.156e-11 diff=-7.2e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=360

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.133e-10 trise=1.283e-10 diff=-1.5e-11
NMOS=270  PMOS=540: tfall=1.154e-10 trise=1.185e-10 diff=-3.1e-12
NMOS=270  PMOS=810: tfall=1.178e-10 trise=1.167e-10 diff=1.1e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [675, 720]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 703

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=90 P=360, tfall=2.492e-11, trise=2.366e-11, erf_err=5.1%)
inv_local_ble_output_2 (N=270 P=703, tfall=1.168e-10, trise=1.168e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #99    cost=0.163346 area=1222.079delay=1.337e-10 tfall=1.171e-10 trise=1.167e-10 

Sizing results for local_ble_output:
rest_local_ble_output_pmos  : 1.0 
ptran_local_ble_output_nmos : 4.0 
inv_local_ble_output_2_pmos : 15.0
inv_local_ble_output_2_nmos : 6.0 
inv_local_ble_output_1_pmos : 8.0 
inv_local_ble_output_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 172.521126032
Current Cost: 0.163346168143
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: general_ble_output                       |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_general_ble_output
inv_general_ble_output_1
inv_general_ble_output_2

Transistor size ranges for general_ble_output:
ptran_general_ble_output  : [1 -> 9]   
inv_general_ble_output_1  : [1 -> 8]   
rest_general_ble_output   : [1 -> 1]   
inv_general_ble_output_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=9.756e-12 trise=2.362e-11 diff=-1.3864e-11
NMOS=180.0  PMOS=360.0: tfall=1.260e-11 trise=2.156e-11 diff=-8.96e-12
NMOS=180.0  PMOS=540.0: tfall=1.539e-11 trise=2.094e-11 diff=-5.55e-12
NMOS=180.0  PMOS=720.0: tfall=1.776e-11 trise=2.182e-11 diff=-4.06e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.107e-11 trise=4.323e-11 diff=-1.216e-11
NMOS=180.0  PMOS=360.0: tfall=3.180e-11 trise=3.485e-11 diff=-3.05e-12
NMOS=180.0  PMOS=540.0: tfall=3.362e-11 trise=3.266e-11 diff=9.6e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 537.0

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=180 P=720, tfall=1.956e-11, trise=2.263e-11, erf_err=15.7%)
inv_general_ble_output_2 (N=180 P=537, tfall=3.352e-11, trise=3.269e-11, erf_err=2.5%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.189e-11 trise=2.715e-11 diff=-1.526e-11
NMOS=180.0  PMOS=360.0: tfall=1.462e-11 trise=2.232e-11 diff=-7.7e-12
NMOS=180.0  PMOS=540.0: tfall=1.737e-11 trise=2.260e-11 diff=-5.23e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=540.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.037e-11 trise=3.945e-11 diff=-9.08e-12
NMOS=180.0  PMOS=360.0: tfall=3.170e-11 trise=3.144e-11 diff=2.6e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 350.0

ERF SUMMARY (iteration 2):
inv_general_ble_output_1 (N=180 P=540, tfall=1.63e-11, trise=2.172e-11, erf_err=33.3%)
inv_general_ble_output_2 (N=180 P=350, tfall=3.163e-11, trise=3.164e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.080e-11 trise=2.556e-11 diff=-1.476e-11
NMOS=180.0  PMOS=360.0: tfall=1.357e-11 trise=2.258e-11 diff=-9.01e-12
NMOS=180.0  PMOS=540.0: tfall=1.630e-11 trise=2.172e-11 diff=-5.42e-12
NMOS=180.0  PMOS=720.0: tfall=1.859e-11 trise=2.182e-11 diff=-3.23e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.107e-11 trise=4.323e-11 diff=-1.216e-11
NMOS=180.0  PMOS=360.0: tfall=3.180e-11 trise=3.485e-11 diff=-3.05e-12
NMOS=180.0  PMOS=540.0: tfall=3.362e-11 trise=3.266e-11 diff=9.6e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 537.0

ERF SUMMARY (iteration 3):
inv_general_ble_output_1 (N=180 P=720, tfall=1.956e-11, trise=2.263e-11, erf_err=15.7%)
inv_general_ble_output_2 (N=180 P=537, tfall=3.352e-11, trise=3.269e-11, erf_err=2.5%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.189e-11 trise=2.715e-11 diff=-1.526e-11
NMOS=180.0  PMOS=360.0: tfall=1.462e-11 trise=2.232e-11 diff=-7.7e-12
NMOS=180.0  PMOS=540.0: tfall=1.737e-11 trise=2.260e-11 diff=-5.23e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=540.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.037e-11 trise=3.945e-11 diff=-9.08e-12
NMOS=180.0  PMOS=360.0: tfall=3.170e-11 trise=3.144e-11 diff=2.6e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 350.0

ERF SUMMARY (iteration 4):
inv_general_ble_output_1 (N=180 P=540, tfall=1.63e-11, trise=2.172e-11, erf_err=33.3%)
inv_general_ble_output_2 (N=180 P=350, tfall=3.163e-11, trise=3.164e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #94    cost=0.178377 area=1220.451delay=1.462e-10 tfall=3.16e-11  trise=3.54e-11  
Combo #93    cost=0.178379 area=1220.152delay=1.462e-10 tfall=3.29e-11  trise=3.63e-11  
Combo #92    cost=0.178386 area=1219.837delay=1.462e-10 tfall=3.42e-11  trise=3.78e-11  
Combo #95    cost=0.178403 area=1220.737delay=1.461e-10 tfall=3.14e-11  trise=3.48e-11  
Combo #102   cost=0.178409 area=1220.592delay=1.462e-10 tfall=3.22e-11  trise=3.53e-11  
Combo #104   cost=0.178409 area=1221.176delay=1.461e-10 tfall=2.95e-11  trise=3.38e-11  
Combo #96    cost=0.17841  area=1221.014delay=1.461e-10 tfall=3.02e-11  trise=3.43e-11  
Combo #103   cost=0.178413 area=1220.89 delay=1.461e-10 tfall=3.12e-11  trise=3.44e-11  
Combo #84    cost=0.178421 area=1219.678delay=1.463e-10 tfall=3.44e-11  trise=4.05e-11  
Combo #85    cost=0.178423 area=1219.977delay=1.463e-10 tfall=3.32e-11  trise=3.95e-11  

Re-equalizing rise and fall times on combo #94 (ranked #1)

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.109e-11 trise=2.470e-11 diff=-1.361e-11
NMOS=90  PMOS=180: tfall=1.323e-11 trise=1.933e-11 diff=-6.1e-12
NMOS=90  PMOS=270: tfall=1.537e-11 trise=1.884e-11 diff=-3.47e-12
NMOS=90  PMOS=360: tfall=1.728e-11 trise=1.839e-11 diff=-1.11e-12
NMOS=90  PMOS=450: tfall=1.911e-11 trise=1.836e-11 diff=7.5e-13
Upper bound found, PMOS=450
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 412

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.911e-11 trise=5.002e-11 diff=-2.091e-11
NMOS=135  PMOS=270: tfall=3.031e-11 trise=3.889e-11 diff=-8.58e-12
NMOS=135  PMOS=405: tfall=3.176e-11 trise=3.636e-11 diff=-4.6e-12
NMOS=135  PMOS=540: tfall=3.333e-11 trise=3.569e-11 diff=-2.36e-12
NMOS=135  PMOS=675: tfall=3.474e-11 trise=3.568e-11 diff=-9.4e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=90 P=412, tfall=2.324e-11, trise=2.132e-11, erf_err=8.3%)
inv_general_ble_output_2 (N=135 P=675, tfall=3.474e-11, trise=3.568e-11, erf_err=2.7%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #94    cost=0.163353 area=1222.079delay=1.337e-10 tfall=3.56e-11  trise=3.49e-11  

Sizing results for general_ble_output:
rest_general_ble_output_pmos  : 1.0 
inv_general_ble_output_2_pmos : 15.0
ptran_general_ble_output_nmos : 5.0 
inv_general_ble_output_1_nmos : 2.0 
inv_general_ble_output_2_nmos : 3.0 
inv_general_ble_output_1_pmos : 9.0 

Validating transistor sizes
Sizing results are valid

Duration: 128.397805929
Current Cost: 0.163352542509
FPGA transistor sizing iteration complete!

FPGA TRANSISTOR SIZING RESULTS
------------------------------
cb_mux:
inv_cb_mux_1    : 1   2   2   2   
inv_cb_mux_2    : 4   6   5   6   
ptran_cb_mux_L2 : 2   3   3   3   
rest_cb_mux     : 1   1   1   1   
ptran_cb_mux_L1 : 1   2   2   2   

flut_mux:
inv_flut_mux_1 : 7   10  11  12  
ptran_flut_mux : 15  20  20  21  
inv_flut_mux_2 : 9   9   8   9   
rest_flut_mux  : 1   1   1   1   

general_ble_output:
inv_general_ble_output_2 : 3   2   3   3   
inv_general_ble_output_1 : 2   2   2   2   
rest_general_ble_output  : 1   1   1   1   
ptran_general_ble_output : 5   5   5   5   

hard_block_local_mux:
inv_hard_block_local_mux_1    : 3   3   2   2   
rest_hard_block_local_mux     : 1   1   1   1   
inv_hard_block_local_mux_2    : 3   4   3   3   
ptran_hard_block_local_mux_L2 : 2   3   2   2   
ptran_hard_block_local_mux_L1 : 2   2   2   2   

local_ble_output:
inv_local_ble_output_2 : 5   5   7   6   
ptran_local_ble_output : 5   4   3   4   
inv_local_ble_output_1 : 2   2   2   2   
rest_local_ble_output  : 1   1   1   1   

local_mux:
inv_local_mux_1    : 1   3   3   3   
rest_local_mux     : 1   1   1   1   
ptran_local_mux_L1 : 1   1   1   1   
ptran_local_mux_L2 : 2   2   2   2   

lut:
rest_lut_out_buffer    : 1   1   1   1   
inv_lut_out_buffer_2   : 3   4   4   4   
inv_lut_out_buffer_1   : 2   3   3   4   
inv_lut_0sram_driver_2 : 2   2   2   2   
rest_lut_int_buffer    : 1   1   1   1   
inv_lut_int_buffer_2   : 3   3   3   3   
inv_lut_int_buffer_1   : 2   2   2   2   
ptran_lut_L1           : 3   4   4   4   
ptran_lut_L2           : 5   6   6   6   
ptran_lut_L3           : 4   4   5   5   
ptran_lut_L4           : 8   9   10  9   
ptran_lut_L5           : 9   10  11  11  

lut_a_driver:
inv_lut_a_driver_2 : 9   12  13  10  

lut_a_driver_not:
inv_lut_a_driver_not_1 : 6   7   7   6   
inv_lut_a_driver_not_2 : 8   10  10  9   

lut_b_driver:
inv_lut_b_driver_2 : 9   11  12  11  

lut_b_driver_not:
inv_lut_b_driver_not_1 : 6   7   6   6   
inv_lut_b_driver_not_2 : 7   9   9   8   

lut_c_driver:
rest_lut_c_driver    : 1   1   1   1   
inv_lut_c_driver_2   : 4   6   6   6   
inv_lut_c_driver_1   : 5   7   8   8   
ptran_lut_c_driver_0 : 5   6   6   6   
inv_lut_c_driver_0   : 12  14  13  12  

lut_c_driver_not:
inv_lut_c_driver_not_2 : 5   6   7   8   
inv_lut_c_driver_not_1 : 2   3   4   3   

lut_d_driver:
inv_lut_d_driver_2 : 4   5   6   5   

lut_d_driver_not:
inv_lut_d_driver_not_2 : 4   5   5   5   
inv_lut_d_driver_not_1 : 3   3   3   3   

lut_e_driver:
inv_lut_e_driver_2 : 3   3   3   3   

lut_e_driver_not:
inv_lut_e_driver_not_1 : 2   2   2   2   
inv_lut_e_driver_not_2 : 3   3   4   3   

lut_f_driver:
inv_lut_f_driver_2 : 4   4   4   4   

lut_f_driver_not:
inv_lut_f_driver_not_1 : 3   3   2   2   
inv_lut_f_driver_not_2 : 3   4   4   4   

sb_mux:
ptran_sb_mux_L2 : 5   5   6   5   
ptran_sb_mux_L1 : 3   4   4   4   
inv_sb_mux_1    : 4   5   5   5   
rest_sb_mux     : 1   1   1   1   
inv_sb_mux_2    : 20  23  23  24  


TOTALS:
Area		Delay		Cost
1126.925	2.3772e-10	0.26789
1214.273	1.6009e-10	0.19439
1221.296	1.4884e-10	0.18178
1222.079	1.4973e-10	0.18298

Evaluating termination conditions...
FPGA TRANSISTOR SIZING ITERATION #5

determining a floorplan for this sizing iteration
searching for a height for the logic tile 34926.7394756
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
found the best tile height: 34926.7394756
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
Sizing will begin now.
Current Cost: 0.162992678022
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: hard_block_local_mux                     |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_hard_block_local_mux_L1
ptran_hard_block_local_mux_L2
inv_hard_block_local_mux_1
inv_hard_block_local_mux_2

Transistor size ranges for hard_block_local_mux:
inv_hard_block_local_mux_1     : [1 -> 4]   
rest_hard_block_local_mux      : [1 -> 1]   
inv_hard_block_local_mux_2     : [1 -> 5]   
ptran_hard_block_local_mux_L2  : [1 -> 4]   
ptran_hard_block_local_mux_L1  : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.575e-11 trise=1.334e-11 diff=2.41e-12
NMOS=180.0  PMOS=90.0: tfall=1.662e-11 trise=1.471e-11 diff=1.91e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.668e-11 trise=3.447e-11 diff=2.21e-12
NMOS=270.0  PMOS=135.0: tfall=3.533e-11 trise=3.708e-11 diff=-1.75e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 229.0

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.686e-11, trise=1.463e-11, erf_err=13.2%)
inv_hard_block_local_mux_2 (N=229 P=135, tfall=3.575e-11, trise=3.564e-11, erf_err=0.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.580e-11 trise=1.369e-11 diff=2.11e-12
NMOS=180.0  PMOS=90.0: tfall=1.686e-11 trise=1.463e-11 diff=2.23e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.668e-11 trise=3.447e-11 diff=2.21e-12
NMOS=270.0  PMOS=135.0: tfall=3.533e-11 trise=3.708e-11 diff=-1.75e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 229.0

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.686e-11, trise=1.463e-11, erf_err=13.2%)
inv_hard_block_local_mux_2 (N=229 P=135, tfall=3.575e-11, trise=3.564e-11, erf_err=0.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.580e-11 trise=1.369e-11 diff=2.11e-12
NMOS=180.0  PMOS=90.0: tfall=1.686e-11 trise=1.463e-11 diff=2.23e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.668e-11 trise=3.447e-11 diff=2.21e-12
NMOS=270.0  PMOS=135.0: tfall=3.533e-11 trise=3.708e-11 diff=-1.75e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 229.0

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.686e-11, trise=1.463e-11, erf_err=13.2%)
inv_hard_block_local_mux_2 (N=229 P=135, tfall=3.575e-11, trise=3.564e-11, erf_err=0.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.580e-11 trise=1.369e-11 diff=2.11e-12
NMOS=180.0  PMOS=90.0: tfall=1.686e-11 trise=1.463e-11 diff=2.23e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=3.668e-11 trise=3.447e-11 diff=2.21e-12
NMOS=270.0  PMOS=135.0: tfall=3.533e-11 trise=3.708e-11 diff=-1.75e-12
Upper bound found, NMOS=270.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 229.0

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.686e-11, trise=1.463e-11, erf_err=13.2%)
inv_hard_block_local_mux_2 (N=229 P=135, tfall=3.575e-11, trise=3.564e-11, erf_err=0.3%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 320 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #134   cost=2.9e-05  area=0.807   delay=3.57e-11  tfall=3.56e-11  trise=3.57e-11  
Combo #214   cost=2.9e-05  area=0.831   delay=3.48e-11  tfall=3.47e-11  trise=3.48e-11  
Combo #133   cost=2.9e-05  area=0.781   delay=3.7e-11   tfall=3.75e-11  trise=3.65e-11  
Combo #117   cost=2.9e-05  area=0.781   delay=3.72e-11  tfall=3.68e-11  trise=3.76e-11  
Combo #213   cost=2.9e-05  area=0.805   delay=3.62e-11  tfall=3.62e-11  trise=3.61e-11  
Combo #118   cost=2.9e-05  area=0.807   delay=3.62e-11  tfall=3.56e-11  trise=3.69e-11  
Combo #150   cost=2.9e-05  area=0.807   delay=3.63e-11  tfall=3.68e-11  trise=3.57e-11  
Combo #230   cost=2.9e-05  area=0.831   delay=3.52e-11  tfall=3.54e-11  trise=3.5e-11   
Combo #149   cost=2.9e-05  area=0.781   delay=3.75e-11  tfall=3.83e-11  trise=3.68e-11  
Combo #229   cost=2.9e-05  area=0.805   delay=3.65e-11  tfall=3.68e-11  trise=3.62e-11  

Re-equalizing rise and fall times on combo #134 (ranked #1)

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.493e-11 trise=1.321e-11 diff=1.72e-12
NMOS=180  PMOS=90: tfall=1.582e-11 trise=1.341e-11 diff=2.41e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=3.570e-11 trise=3.230e-11 diff=3.4e-12
NMOS=360  PMOS=180: tfall=3.509e-11 trise=3.574e-11 diff=-6.5e-13
Upper bound found, NMOS=360
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [315, 360]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 329

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.595e-11, trise=1.437e-11, erf_err=9.9%)
inv_hard_block_local_mux_2 (N=329 P=180, tfall=3.532e-11, trise=3.529e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #134   cost=2.9e-05  area=0.807   delay=3.54e-11  tfall=3.5e-11   trise=3.54e-11  

Sizing results for hard_block_local_mux:
inv_hard_block_local_mux_2_pmos    : 4.0 
ptran_hard_block_local_mux_L2_nmos : 3.0 
inv_hard_block_local_mux_1_nmos    : 4.0 
ptran_hard_block_local_mux_L1_nmos : 2.0 
inv_hard_block_local_mux_1_pmos    : 2.0 
inv_hard_block_local_mux_2_nmos    : 7.0 
rest_hard_block_local_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: sb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_sb_mux_L1
ptran_sb_mux_L2
inv_sb_mux_1
inv_sb_mux_2

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [3 -> 7]   
ptran_sb_mux_L1  : [2 -> 6]   
inv_sb_mux_1     : [3 -> 7]   
rest_sb_mux      : [1 -> 1]   
inv_sb_mux_2     : [22 -> 26] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=3.012e-11 trise=6.852e-11 diff=-3.84e-11
NMOS=225.0  PMOS=450.0: tfall=4.087e-11 trise=5.840e-11 diff=-1.753e-11
NMOS=225.0  PMOS=675.0: tfall=5.041e-11 trise=5.578e-11 diff=-5.37e-12
NMOS=225.0  PMOS=900.0: tfall=5.967e-11 trise=5.526e-11 diff=4.41e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 792.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1080.0  PMOS=1080.0: tfall=1.678e-10 trise=2.178e-10 diff=-5e-11
NMOS=1080.0  PMOS=2160.0: tfall=1.727e-10 trise=1.845e-10 diff=-1.18e-11
NMOS=1080.0  PMOS=3240.0: tfall=1.780e-10 trise=1.780e-10 diff=0.0
NMOS=1080.0  PMOS=4320.0: tfall=1.824e-10 trise=1.770e-10 diff=5.4e-12
Upper bound found, PMOS=4320.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [3240, 3285]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 3240.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=792, tfall=6.403e-11, trise=6.202e-11, erf_err=3.1%)
inv_sb_mux_2 (N=1080 P=3240, tfall=1.78e-10, trise=1.78e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #262   cost=0.18304  area=1215.833delay=1.505e-10 tfall=1.964e-10 trise=1.915e-10 
Combo #288   cost=0.183043 area=1222.691delay=1.497e-10 tfall=1.933e-10 trise=1.905e-10 
Combo #313   cost=0.183074 area=1226.097delay=1.493e-10 tfall=1.915e-10 trise=1.904e-10 
Combo #263   cost=0.183082 area=1219.27 delay=1.502e-10 tfall=1.954e-10 trise=1.906e-10 
Combo #287   cost=0.183104 area=1219.254delay=1.502e-10 tfall=1.947e-10 trise=1.914e-10 
Combo #388   cost=0.183134 area=1223.804delay=1.496e-10 tfall=1.941e-10 trise=1.894e-10 
Combo #293   cost=0.183155 area=1237.014delay=1.481e-10 tfall=1.891e-10 trise=1.867e-10 
Combo #312   cost=0.183189 area=1222.66 delay=1.498e-10 tfall=1.928e-10 trise=1.916e-10 
Combo #413   cost=0.183192 area=1227.224delay=1.493e-10 tfall=1.926e-10 trise=1.891e-10 
Combo #338   cost=0.183202 area=1229.489delay=1.49e-10  tfall=1.901e-10 trise=1.903e-10 

Re-equalizing rise and fall times on combo #262 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.814e-11 trise=6.828e-11 diff=-4.014e-11
NMOS=225  PMOS=450: tfall=3.947e-11 trise=5.825e-11 diff=-1.878e-11
NMOS=225  PMOS=675: tfall=4.938e-11 trise=5.593e-11 diff=-6.55e-12
NMOS=225  PMOS=900: tfall=5.890e-11 trise=5.549e-11 diff=3.41e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [810, 855]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 817

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=990  PMOS=990: tfall=1.716e-10 trise=2.250e-10 diff=-5.34e-11
NMOS=990  PMOS=1980: tfall=1.764e-10 trise=1.868e-10 diff=-1.04e-11
NMOS=990  PMOS=2970: tfall=1.811e-10 trise=1.787e-10 diff=2.4e-12
Upper bound found, PMOS=2970
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2655, 2700]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2680

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=817, tfall=6.129e-11, trise=6.069e-11, erf_err=1.0%)
inv_sb_mux_2 (N=990 P=2680, tfall=1.798e-10, trise=1.799e-10, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #262   cost=0.162177 area=1210.374delay=1.34e-10  tfall=1.826e-10 trise=1.821e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 59.0
ptran_sb_mux_L2_nmos : 5.0 
ptran_sb_mux_L1_nmos : 4.0 
inv_sb_mux_1_nmos    : 5.0 
inv_sb_mux_2_nmos    : 22.0
inv_sb_mux_1_pmos    : 18.0
rest_sb_mux_pmos     : 1.0 

Validating transistor sizes
inv_sb_mux_2 is on lower bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [3 -> 7]   [3 -> 7]   
ptran_sb_mux_L1  : [2 -> 6]   [2 -> 6]   
inv_sb_mux_1     : [3 -> 7]   [3 -> 7]   
rest_sb_mux      : [1 -> 1]   [1 -> 1]   
inv_sb_mux_2     : [22 -> 26] [17 -> 25] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.712e-11 trise=6.825e-11 diff=-4.113e-11
NMOS=225.0  PMOS=450.0: tfall=3.881e-11 trise=5.826e-11 diff=-1.945e-11
NMOS=225.0  PMOS=675.0: tfall=4.896e-11 trise=5.612e-11 diff=-7.16e-12
NMOS=225.0  PMOS=900.0: tfall=5.849e-11 trise=5.567e-11 diff=2.82e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [810, 855]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 834.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=945.0  PMOS=945.0: tfall=1.742e-10 trise=2.288e-10 diff=-5.46e-11
NMOS=945.0  PMOS=1890.0: tfall=1.786e-10 trise=1.884e-10 diff=-9.8e-12
NMOS=945.0  PMOS=2835.0: tfall=1.831e-10 trise=1.793e-10 diff=3.8e-12
Upper bound found, PMOS=2835.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2475, 2520]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2483.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=834, tfall=6.058e-11, trise=6.031e-11, erf_err=0.4%)
inv_sb_mux_2 (N=945 P=2483, tfall=1.815e-10, trise=1.815e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 1125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #643   cost=0.181352 area=1233.904delay=1.47e-10  tfall=1.824e-10 trise=1.881e-10 
Combo #668   cost=0.181377 area=1237.014delay=1.466e-10 tfall=1.809e-10 trise=1.879e-10 
Combo #638   cost=0.1814   area=1219.58 delay=1.487e-10 tfall=1.871e-10 trise=1.92e-10  
Combo #613   cost=0.18141  area=1216.457delay=1.491e-10 tfall=1.889e-10 trise=1.921e-10 
Combo #663   cost=0.181411 area=1222.69 delay=1.484e-10 tfall=1.855e-10 trise=1.918e-10 
Combo #618   cost=0.181423 area=1230.781delay=1.474e-10 tfall=1.842e-10 trise=1.884e-10 
Combo #619   cost=0.181458 area=1234.108delay=1.47e-10  tfall=1.83e-10  trise=1.878e-10 
Combo #612   cost=0.181471 area=1213.02 delay=1.496e-10 tfall=1.902e-10 trise=1.931e-10 
Combo #662   cost=0.181477 area=1219.253delay=1.488e-10 tfall=1.868e-10 trise=1.928e-10 
Combo #644   cost=0.181485 area=1237.232delay=1.467e-10 tfall=1.816e-10 trise=1.875e-10 

Re-equalizing rise and fall times on combo #643 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.909e-11 trise=6.400e-11 diff=-3.491e-11
NMOS=225  PMOS=450: tfall=3.881e-11 trise=5.381e-11 diff=-1.5e-11
NMOS=225  PMOS=675: tfall=4.739e-11 trise=5.094e-11 diff=-3.55e-12
NMOS=225  PMOS=900: tfall=5.565e-11 trise=5.027e-11 diff=5.38e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 760

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1080  PMOS=1080: tfall=1.643e-10 trise=2.129e-10 diff=-4.86e-11
NMOS=1080  PMOS=2160: tfall=1.694e-10 trise=1.794e-10 diff=-1e-11
NMOS=1080  PMOS=3240: tfall=1.744e-10 trise=1.734e-10 diff=1e-12
Upper bound found, PMOS=3240
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [3105, 3150]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 3113

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=760, tfall=5.885e-11, trise=5.686e-11, erf_err=3.4%)
inv_sb_mux_2 (N=1080 P=3113, tfall=1.736e-10, trise=1.736e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #643   cost=0.164089 area=1236.388delay=1.327e-10 tfall=1.769e-10 trise=1.795e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 59.069.0
ptran_sb_mux_L2_nmos : 5.0 6.0 
ptran_sb_mux_L1_nmos : 4.0 5.0 
inv_sb_mux_1_nmos    : 5.0 5.0 
inv_sb_mux_2_nmos    : 22.024.0
inv_sb_mux_1_pmos    : 18.016.0
rest_sb_mux_pmos     : 1.0 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 1063.21654797
Current Cost: 0.164088606619
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: cb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_cb_mux_L1
ptran_cb_mux_L2
inv_cb_mux_1
inv_cb_mux_2

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 5]   
ptran_cb_mux_L1  : [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   
rest_cb_mux      : [1 -> 1]   
inv_cb_mux_2     : [4 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.787e-11 trise=1.155e-10 diff=-7.763e-11
NMOS=90.0  PMOS=180.0: tfall=4.778e-11 trise=1.005e-10 diff=-5.272e-11
NMOS=90.0  PMOS=270.0: tfall=5.634e-11 trise=9.641e-11 diff=-4.007e-11
NMOS=90.0  PMOS=360.0: tfall=6.488e-11 trise=9.393e-11 diff=-2.905e-11
NMOS=90.0  PMOS=450.0: tfall=7.305e-11 trise=9.265e-11 diff=-1.96e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.215e-11 trise=1.204e-10 diff=-7.825e-11
NMOS=90.0  PMOS=180.0: tfall=5.156e-11 trise=1.048e-10 diff=-5.324e-11
NMOS=90.0  PMOS=270.0: tfall=6.006e-11 trise=9.892e-11 diff=-3.886e-11
NMOS=90.0  PMOS=360.0: tfall=6.828e-11 trise=9.608e-11 diff=-2.78e-11
NMOS=90.0  PMOS=450.0: tfall=7.643e-11 trise=9.444e-11 diff=-1.801e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.215e-11 trise=1.204e-10 diff=-7.825e-11
NMOS=90.0  PMOS=180.0: tfall=5.156e-11 trise=1.048e-10 diff=-5.324e-11
NMOS=90.0  PMOS=270.0: tfall=6.006e-11 trise=9.892e-11 diff=-3.886e-11
NMOS=90.0  PMOS=360.0: tfall=6.828e-11 trise=9.608e-11 diff=-2.78e-11
NMOS=90.0  PMOS=450.0: tfall=7.643e-11 trise=9.444e-11 diff=-1.801e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.215e-11 trise=1.204e-10 diff=-7.825e-11
NMOS=90.0  PMOS=180.0: tfall=5.156e-11 trise=1.048e-10 diff=-5.324e-11
NMOS=90.0  PMOS=270.0: tfall=6.006e-11 trise=9.892e-11 diff=-3.886e-11
NMOS=90.0  PMOS=360.0: tfall=6.828e-11 trise=9.608e-11 diff=-2.78e-11
NMOS=90.0  PMOS=450.0: tfall=7.643e-11 trise=9.444e-11 diff=-1.801e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270.0  PMOS=540.0: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 400 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #147   cost=0.179969 area=1236.208delay=1.456e-10 tfall=1.335e-10 trise=1.317e-10 
Combo #127   cost=0.179994 area=1235.455delay=1.457e-10 tfall=1.346e-10 trise=1.328e-10 
Combo #167   cost=0.180039 area=1236.939delay=1.456e-10 tfall=1.332e-10 trise=1.314e-10 
Combo #187   cost=0.180149 area=1237.651delay=1.456e-10 tfall=1.331e-10 trise=1.316e-10 
Combo #107   cost=0.180154 area=1234.671delay=1.459e-10 tfall=1.368e-10 trise=1.351e-10 
Combo #148   cost=0.180189 area=1238.731delay=1.455e-10 tfall=1.316e-10 trise=1.312e-10 
Combo #128   cost=0.180208 area=1237.977delay=1.456e-10 tfall=1.325e-10 trise=1.324e-10 
Combo #168   cost=0.180253 area=1239.461delay=1.454e-10 tfall=1.313e-10 trise=1.308e-10 
Combo #126   cost=0.180309 area=1232.721delay=1.463e-10 tfall=1.422e-10 trise=1.369e-10 
Combo #146   cost=0.180309 area=1233.475delay=1.462e-10 tfall=1.414e-10 trise=1.359e-10 

Re-equalizing rise and fall times on combo #147 (ranked #1)

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.787e-11 trise=1.155e-10 diff=-7.763e-11
NMOS=90  PMOS=180: tfall=4.778e-11 trise=1.005e-10 diff=-5.272e-11
NMOS=90  PMOS=270: tfall=5.634e-11 trise=9.641e-11 diff=-4.007e-11
NMOS=90  PMOS=360: tfall=6.488e-11 trise=9.393e-11 diff=-2.905e-11
NMOS=90  PMOS=450: tfall=7.305e-11 trise=9.265e-11 diff=-1.96e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270  PMOS=540: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.215e-11 trise=1.204e-10 diff=-7.825e-11
NMOS=90  PMOS=180: tfall=5.156e-11 trise=1.048e-10 diff=-5.324e-11
NMOS=90  PMOS=270: tfall=6.006e-11 trise=9.892e-11 diff=-3.886e-11
NMOS=90  PMOS=360: tfall=6.828e-11 trise=9.608e-11 diff=-2.78e-11
NMOS=90  PMOS=450: tfall=7.643e-11 trise=9.444e-11 diff=-1.801e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270  PMOS=540: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.215e-11 trise=1.204e-10 diff=-7.825e-11
NMOS=90  PMOS=180: tfall=5.156e-11 trise=1.048e-10 diff=-5.324e-11
NMOS=90  PMOS=270: tfall=6.006e-11 trise=9.892e-11 diff=-3.886e-11
NMOS=90  PMOS=360: tfall=6.828e-11 trise=9.608e-11 diff=-2.78e-11
NMOS=90  PMOS=450: tfall=7.643e-11 trise=9.444e-11 diff=-1.801e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270  PMOS=540: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.215e-11 trise=1.204e-10 diff=-7.825e-11
NMOS=90  PMOS=180: tfall=5.156e-11 trise=1.048e-10 diff=-5.324e-11
NMOS=90  PMOS=270: tfall=6.006e-11 trise=9.892e-11 diff=-3.886e-11
NMOS=90  PMOS=360: tfall=6.828e-11 trise=9.608e-11 diff=-2.78e-11
NMOS=90  PMOS=450: tfall=7.643e-11 trise=9.444e-11 diff=-1.801e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.199e-10 trise=1.314e-10 diff=-1.15e-11
NMOS=270  PMOS=540: tfall=1.239e-10 trise=1.217e-10 diff=2.2e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.643e-11, trise=9.444e-11, erf_err=23.6%)
inv_cb_mux_2 (N=270 P=464, tfall=1.229e-10, trise=1.23e-10, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #147   cost=0.164188 area=1236.126delay=1.328e-10 tfall=1.239e-10 trise=1.235e-10 

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 2.0 
inv_cb_mux_2_nmos    : 6.0 
inv_cb_mux_1_pmos    : 10.0
inv_cb_mux_2_pmos    : 10.0
rest_cb_mux_pmos     : 1.0 
ptran_cb_mux_L2_nmos : 3.0 
ptran_cb_mux_L1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 428.287717104
Current Cost: 0.164188377942
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_mux                                |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_mux_L1
ptran_local_mux_L2
inv_local_mux_1

Transistor size ranges for local_mux:
inv_local_mux_1     : [1 -> 8]   
ptran_local_mux_L2  : [1 -> 8]   
ptran_local_mux_L1  : [1 -> 8]   
rest_local_mux      : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.461e-11 trise=5.227e-11 diff=-1.766e-11
NMOS=180.0  PMOS=360.0: tfall=4.076e-11 trise=4.506e-11 diff=-4.3e-12
NMOS=180.0  PMOS=540.0: tfall=4.686e-11 trise=4.305e-11 diff=3.81e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 447.0

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=180 P=447, tfall=4.378e-11, trise=4.38e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #129   cost=0.181045 area=1237.188delay=1.463e-10 tfall=9.23e-11  trise=8.8e-11   
Combo #130   cost=0.181159 area=1239.751delay=1.461e-10 tfall=8.95e-11  trise=8.5e-11   
Combo #65    cost=0.181218 area=1235.577delay=1.467e-10 tfall=9.86e-11  trise=9.07e-11  
Combo #193   cost=0.181238 area=1238.687delay=1.463e-10 tfall=9.17e-11  trise=8.8e-11   
Combo #194   cost=0.181311 area=1241.25 delay=1.461e-10 tfall=8.83e-11  trise=8.48e-11  
Combo #66    cost=0.181353 area=1238.14 delay=1.465e-10 tfall=9.64e-11  trise=8.76e-11  
Combo #131   cost=0.181505 area=1242.115delay=1.461e-10 tfall=8.96e-11  trise=8.5e-11   
Combo #137   cost=0.18158  area=1254.862delay=1.447e-10 tfall=6.95e-11  trise=6.63e-11  
Combo #257   cost=0.181581 area=1240.114delay=1.464e-10 tfall=9.35e-11  trise=8.91e-11  
Combo #258   cost=0.181589 area=1242.677delay=1.461e-10 tfall=8.94e-11  trise=8.52e-11  

Re-equalizing rise and fall times on combo #129 (ranked #1)

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=5.588e-11 trise=7.582e-11 diff=-1.994e-11
NMOS=135  PMOS=270: tfall=6.566e-11 trise=6.547e-11 diff=1.9e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 268

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=135 P=268, tfall=6.551e-11, trise=6.55e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #129   cost=0.164113 area=1236.126delay=1.328e-10 tfall=6.74e-11  trise=6.21e-11  

Sizing results for local_mux:
inv_local_mux_1_nmos    : 3.0 
inv_local_mux_1_pmos    : 5.0 
ptran_local_mux_L1_nmos : 1.0 
rest_local_mux_pmos     : 1.0 
ptran_local_mux_L2_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 209.043372869
Current Cost: 0.164112865449
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut                                      |
|------------------------------------------------------------------------------|

Found 10 elements to size
Too many elements to size at once...
Creating the following groups:

GROUP 1
inv_lut_0sram_driver_2
ptran_lut_L1
ptran_lut_L2
ptran_lut_L3
inv_lut_int_buffer_1

GROUP 2
inv_lut_int_buffer_2
ptran_lut_L4
ptran_lut_L5
inv_lut_out_buffer_1
inv_lut_out_buffer_2

Determining initial inverter P/N ratios for all transistor groups...
ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.385e-12 trise=1.634e-11 diff=-8.955e-12
NMOS=90.0  PMOS=180.0: tfall=9.717e-12 trise=1.147e-11 diff=-1.753e-12
NMOS=90.0  PMOS=270.0: tfall=1.123e-11 trise=1.068e-11 diff=5.5e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 233.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.068e-10 trise=4.778e-11 diff=5.902e-11
NMOS=180.0  PMOS=90.0: tfall=8.142e-11 trise=5.160e-11 diff=2.982e-11
NMOS=270.0  PMOS=90.0: tfall=7.347e-11 trise=5.518e-11 diff=1.829e-11
NMOS=360.0  PMOS=90.0: tfall=6.833e-11 trise=5.914e-11 diff=9.19e-12
NMOS=450.0  PMOS=90.0: tfall=6.588e-11 trise=6.309e-11 diff=2.79e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.970e-11 trise=9.417e-11 diff=-2.447e-11
NMOS=135.0  PMOS=270.0: tfall=7.293e-11 trise=8.690e-11 diff=-1.397e-11
NMOS=135.0  PMOS=405.0: tfall=7.555e-11 trise=8.515e-11 diff=-9.6e-12
NMOS=135.0  PMOS=540.0: tfall=7.832e-11 trise=8.493e-11 diff=-6.61e-12
NMOS=135.0  PMOS=675.0: tfall=8.144e-11 trise=8.481e-11 diff=-3.37e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.456e-10 trise=1.121e-10 diff=3.35e-11
NMOS=360.0  PMOS=180.0: tfall=1.281e-10 trise=1.151e-10 diff=1.3e-11
NMOS=540.0  PMOS=180.0: tfall=1.223e-10 trise=1.179e-10 diff=4.4e-12
NMOS=720.0  PMOS=180.0: tfall=1.195e-10 trise=1.209e-10 diff=-1.4e-12
Upper bound found, NMOS=720.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 666.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.343e-10 trise=1.608e-10 diff=-2.65e-11
NMOS=180.0  PMOS=360.0: tfall=1.362e-10 trise=1.500e-10 diff=-1.38e-11
NMOS=180.0  PMOS=540.0: tfall=1.390e-10 trise=1.454e-10 diff=-6.4e-12
NMOS=180.0  PMOS=720.0: tfall=1.398e-10 trise=1.431e-10 diff=-3.3e-12
NMOS=180.0  PMOS=900.0: tfall=1.424e-10 trise=1.418e-10 diff=6e-13
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 866.0

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=233, tfall=1.1e-11, trise=1.086e-11, erf_err=1.3%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.658e-11, trise=7.007e-11, erf_err=8.5%)
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.138e-11, trise=8.525e-11, erf_err=4.8%)
inv_lut_out_buffer_1 (N=666 P=180, tfall=1.259e-10, trise=1.243e-10, erf_err=1.3%)
inv_lut_out_buffer_2 (N=180 P=866, tfall=1.419e-10, trise=1.42e-10, erf_err=0.1%)
All inverters met ERF tolerance

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [1 -> 4]   
rest_lut_int_buffer     : [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   
ptran_lut_L1            : [2 -> 6]   
ptran_lut_L2            : [4 -> 8]   
ptran_lut_L3            : [3 -> 7]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.753e-12 trise=1.634e-11 diff=-8.587e-12
NMOS=90.0  PMOS=180.0: tfall=9.254e-12 trise=1.147e-11 diff=-2.216e-12
NMOS=90.0  PMOS=270.0: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 231.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.398e-10 trise=5.548e-11 diff=8.432e-11
NMOS=180.0  PMOS=90.0: tfall=1.006e-10 trise=5.934e-11 diff=4.126e-11
NMOS=270.0  PMOS=90.0: tfall=8.707e-11 trise=6.322e-11 diff=2.385e-11
NMOS=360.0  PMOS=90.0: tfall=8.119e-11 trise=6.671e-11 diff=1.448e-11
NMOS=450.0  PMOS=90.0: tfall=7.665e-11 trise=7.001e-11 diff=6.64e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=231, tfall=1.083e-11, trise=1.088e-11, erf_err=0.5%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.665e-11, trise=7.001e-11, erf_err=8.7%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2000 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #691   cost=0.179429 area=1237.798delay=1.45e-10  tfall=1.433e-10 trise=1.439e-10 
Combo #687   cost=0.179452 area=1236.773delay=1.451e-10 tfall=1.446e-10 trise=1.44e-10  
Combo #686   cost=0.179463 area=1235.579delay=1.452e-10 tfall=1.446e-10 trise=1.455e-10 
Combo #712   cost=0.179479 area=1241.547delay=1.446e-10 tfall=1.412e-10 trise=1.42e-10  
Combo #692   cost=0.179491 area=1238.991delay=1.449e-10 tfall=1.439e-10 trise=1.424e-10 
Combo #688   cost=0.179533 area=1237.918delay=1.45e-10  tfall=1.443e-10 trise=1.436e-10 
Combo #682   cost=0.179537 area=1234.481delay=1.454e-10 tfall=1.454e-10 trise=1.466e-10 
Combo #693   cost=0.179546 area=1240.137delay=1.448e-10 tfall=1.437e-10 trise=1.417e-10 
Combo #681   cost=0.17956  area=1233.288delay=1.456e-10 tfall=1.459e-10 trise=1.477e-10 
Combo #717   cost=0.179565 area=1243.766delay=1.444e-10 tfall=1.414e-10 trise=1.399e-10 

Re-equalizing rise and fall times on combo #691 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.755e-12 trise=1.652e-11 diff=-8.765e-12
NMOS=90  PMOS=180: tfall=9.910e-12 trise=1.156e-11 diff=-1.65e-12
NMOS=90  PMOS=270: tfall=1.168e-11 trise=1.074e-11 diff=9.4e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 233

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.366e-10 trise=5.524e-11 diff=8.136e-11
NMOS=180  PMOS=90: tfall=9.929e-11 trise=5.915e-11 diff=4.014e-11
NMOS=270  PMOS=90: tfall=8.619e-11 trise=6.304e-11 diff=2.315e-11
NMOS=360  PMOS=90: tfall=7.997e-11 trise=6.669e-11 diff=1.328e-11
NMOS=450  PMOS=90: tfall=7.658e-11 trise=7.012e-11 diff=6.46e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=233, tfall=1.089e-11, trise=1.093e-11, erf_err=0.4%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.658e-11, trise=7.012e-11, erf_err=8.4%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #691   cost=0.16425  area=1237.156delay=1.328e-10 tfall=1.421e-10 trise=1.413e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 4.0 
rest_lut_int_buffer_pmos    : 1.0 
inv_lut_0sram_driver_2_pmos : 5.0 
inv_lut_int_buffer_1_nmos   : 10.0
ptran_lut_L2_nmos           : 7.0 
inv_lut_0sram_driver_2_nmos : 2.0 
ptran_lut_L3_nmos           : 4.0 
inv_lut_int_buffer_1_pmos   : 2.0 

Validating transistor sizes
Sizing results are valid

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   
inv_lut_out_buffer_1  : [2 -> 6]   
inv_lut_int_buffer_2  : [1 -> 5]   
ptran_lut_L4          : [7 -> 11]  
ptran_lut_L5          : [9 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.926e-11 trise=9.347e-11 diff=-2.421e-11
NMOS=135.0  PMOS=270.0: tfall=7.289e-11 trise=8.658e-11 diff=-1.369e-11
NMOS=135.0  PMOS=405.0: tfall=7.540e-11 trise=8.507e-11 diff=-9.67e-12
NMOS=135.0  PMOS=540.0: tfall=7.826e-11 trise=8.473e-11 diff=-6.47e-12
NMOS=135.0  PMOS=675.0: tfall=8.154e-11 trise=8.488e-11 diff=-3.34e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.454e-10 trise=1.120e-10 diff=3.34e-11
NMOS=360.0  PMOS=180.0: tfall=1.279e-10 trise=1.149e-10 diff=1.3e-11
NMOS=540.0  PMOS=180.0: tfall=1.219e-10 trise=1.177e-10 diff=4.2e-12
NMOS=720.0  PMOS=180.0: tfall=1.194e-10 trise=1.207e-10 diff=-1.3e-12
Upper bound found, NMOS=720.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 666.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.341e-10 trise=1.606e-10 diff=-2.65e-11
NMOS=180.0  PMOS=360.0: tfall=1.361e-10 trise=1.498e-10 diff=-1.37e-11
NMOS=180.0  PMOS=540.0: tfall=1.381e-10 trise=1.453e-10 diff=-7.2e-12
NMOS=180.0  PMOS=720.0: tfall=1.398e-10 trise=1.431e-10 diff=-3.3e-12
NMOS=180.0  PMOS=900.0: tfall=1.414e-10 trise=1.418e-10 diff=-4e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.093e-11, trise=8.53e-11, erf_err=5.4%)
inv_lut_out_buffer_1 (N=666 P=180, tfall=1.261e-10, trise=1.242e-10, erf_err=1.5%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.414e-10, trise=1.418e-10, erf_err=0.3%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 3125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1573  cost=0.17887  area=1238.526delay=1.444e-10 tfall=1.418e-10 trise=1.4e-10   
Combo #1574  cost=0.178906 area=1238.774delay=1.444e-10 tfall=1.423e-10 trise=1.395e-10 
Combo #1568  cost=0.178907 area=1238.016delay=1.445e-10 tfall=1.418e-10 trise=1.409e-10 
Combo #1567  cost=0.178907 area=1237.764delay=1.445e-10 tfall=1.416e-10 trise=1.414e-10 
Combo #1562  cost=0.178931 area=1237.246delay=1.446e-10 tfall=1.417e-10 trise=1.421e-10 
Combo #1572  cost=0.178932 area=1238.274delay=1.445e-10 tfall=1.416e-10 trise=1.41e-10  
Combo #1566  cost=0.178944 area=1237.509delay=1.446e-10 tfall=1.414e-10 trise=1.422e-10 
Combo #1561  cost=0.178955 area=1236.99 delay=1.447e-10 tfall=1.415e-10 trise=1.428e-10 
Combo #1571  cost=0.178969 area=1238.019delay=1.446e-10 tfall=1.414e-10 trise=1.418e-10 
Combo #1593  cost=0.178976 area=1238.753delay=1.445e-10 tfall=1.419e-10 trise=1.405e-10 

Re-equalizing rise and fall times on combo #1573 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.991e-11 trise=9.492e-11 diff=-2.501e-11
NMOS=135  PMOS=270: tfall=7.338e-11 trise=8.752e-11 diff=-1.414e-11
NMOS=135  PMOS=405: tfall=7.575e-11 trise=8.581e-11 diff=-1.006e-11
NMOS=135  PMOS=540: tfall=7.852e-11 trise=8.539e-11 diff=-6.87e-12
NMOS=135  PMOS=675: tfall=8.206e-11 trise=8.550e-11 diff=-3.44e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180  PMOS=180: tfall=1.427e-10 trise=1.123e-10 diff=3.04e-11
NMOS=360  PMOS=180: tfall=1.258e-10 trise=1.153e-10 diff=1.05e-11
NMOS=540  PMOS=180: tfall=1.206e-10 trise=1.178e-10 diff=2.8e-12
NMOS=720  PMOS=180: tfall=1.175e-10 trise=1.206e-10 diff=-3.1e-12
Upper bound found, NMOS=720
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [585, 630]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 625

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.332e-10 trise=1.595e-10 diff=-2.63e-11
NMOS=180  PMOS=360: tfall=1.353e-10 trise=1.479e-10 diff=-1.26e-11
NMOS=180  PMOS=540: tfall=1.376e-10 trise=1.443e-10 diff=-6.7e-12
NMOS=180  PMOS=720: tfall=1.393e-10 trise=1.422e-10 diff=-2.9e-12
NMOS=180  PMOS=900: tfall=1.409e-10 trise=1.409e-10 diff=0.0
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.135e-11, trise=8.587e-11, erf_err=5.6%)
inv_lut_out_buffer_1 (N=625 P=180, tfall=1.253e-10, trise=1.235e-10, erf_err=1.4%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.409e-10, trise=1.409e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1573  cost=0.164402 area=1238.301delay=1.328e-10 tfall=1.421e-10 trise=1.405e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 4.0 
ptran_lut_L5_nmos         : 12.0
inv_lut_out_buffer_2_nmos : 4.0 
inv_lut_out_buffer_1_nmos : 13.0
inv_lut_out_buffer_2_pmos : 20.0
rest_lut_out_buffer_pmos  : 1.0 
ptran_lut_L4_nmos         : 11.0
inv_lut_int_buffer_2_pmos : 15.0
inv_lut_int_buffer_2_nmos : 3.0 

Validating transistor sizes
ptran_lut_L4 is on upper bound
Sizing results not valid, computing new sizing ranges

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   [2 -> 6]   
inv_lut_out_buffer_1  : [2 -> 6]   [2 -> 6]   
inv_lut_int_buffer_2  : [1 -> 5]   [1 -> 5]   
ptran_lut_L4          : [7 -> 11]  [9 -> 15]  
ptran_lut_L5          : [9 -> 13]  [9 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=7.020e-11 trise=9.512e-11 diff=-2.492e-11
NMOS=135.0  PMOS=270.0: tfall=7.368e-11 trise=8.768e-11 diff=-1.4e-11
NMOS=135.0  PMOS=405.0: tfall=7.591e-11 trise=8.592e-11 diff=-1.001e-11
NMOS=135.0  PMOS=540.0: tfall=7.868e-11 trise=8.548e-11 diff=-6.8e-12
NMOS=135.0  PMOS=675.0: tfall=8.217e-11 trise=8.558e-11 diff=-3.41e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.430e-10 trise=1.118e-10 diff=3.12e-11
NMOS=360.0  PMOS=180.0: tfall=1.264e-10 trise=1.150e-10 diff=1.14e-11
NMOS=540.0  PMOS=180.0: tfall=1.208e-10 trise=1.176e-10 diff=3.2e-12
NMOS=720.0  PMOS=180.0: tfall=1.176e-10 trise=1.203e-10 diff=-2.7e-12
Upper bound found, NMOS=720.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 635.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.331e-10 trise=1.595e-10 diff=-2.64e-11
NMOS=180.0  PMOS=360.0: tfall=1.351e-10 trise=1.487e-10 diff=-1.36e-11
NMOS=180.0  PMOS=540.0: tfall=1.375e-10 trise=1.443e-10 diff=-6.8e-12
NMOS=180.0  PMOS=720.0: tfall=1.393e-10 trise=1.418e-10 diff=-2.5e-12
NMOS=180.0  PMOS=900.0: tfall=1.409e-10 trise=1.410e-10 diff=-1e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.163e-11, trise=8.596e-11, erf_err=5.3%)
inv_lut_out_buffer_1 (N=635 P=180, tfall=1.254e-10, trise=1.234e-10, erf_err=1.6%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.409e-10, trise=1.41e-10, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 4375 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2178  cost=0.178919 area=1237.93 delay=1.445e-10 tfall=1.414e-10 trise=1.415e-10 
Combo #2177  cost=0.17892  area=1237.679delay=1.446e-10 tfall=1.411e-10 trise=1.421e-10 
Combo #2183  cost=0.178931 area=1238.44 delay=1.445e-10 tfall=1.414e-10 trise=1.41e-10  
Combo #2182  cost=0.178932 area=1238.189delay=1.445e-10 tfall=1.411e-10 trise=1.416e-10 
Combo #2184  cost=0.178942 area=1238.689delay=1.445e-10 tfall=1.416e-10 trise=1.406e-10 
Combo #2179  cost=0.178943 area=1238.179delay=1.445e-10 tfall=1.421e-10 trise=1.407e-10 
Combo #2172  cost=0.178943 area=1237.16 delay=1.446e-10 tfall=1.413e-10 trise=1.427e-10 
Combo #2173  cost=0.178955 area=1237.412delay=1.446e-10 tfall=1.416e-10 trise=1.422e-10 
Combo #2176  cost=0.178957 area=1237.424delay=1.446e-10 tfall=1.409e-10 trise=1.429e-10 
Combo #2192  cost=0.178965 area=1239.189delay=1.444e-10 tfall=1.414e-10 trise=1.404e-10 

Re-equalizing rise and fall times on combo #2178 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.955e-11 trise=9.438e-11 diff=-2.483e-11
NMOS=135  PMOS=270: tfall=7.306e-11 trise=8.715e-11 diff=-1.409e-11
NMOS=135  PMOS=405: tfall=7.558e-11 trise=8.553e-11 diff=-9.95e-12
NMOS=135  PMOS=540: tfall=7.836e-11 trise=8.514e-11 diff=-6.78e-12
NMOS=135  PMOS=675: tfall=8.166e-11 trise=8.527e-11 diff=-3.61e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180  PMOS=180: tfall=1.435e-10 trise=1.121e-10 diff=3.14e-11
NMOS=360  PMOS=180: tfall=1.267e-10 trise=1.151e-10 diff=1.16e-11
NMOS=540  PMOS=180: tfall=1.211e-10 trise=1.178e-10 diff=3.3e-12
NMOS=720  PMOS=180: tfall=1.183e-10 trise=1.207e-10 diff=-2.4e-12
Upper bound found, NMOS=720
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 638

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.336e-10 trise=1.598e-10 diff=-2.62e-11
NMOS=180  PMOS=360: tfall=1.358e-10 trise=1.490e-10 diff=-1.32e-11
NMOS=180  PMOS=540: tfall=1.378e-10 trise=1.445e-10 diff=-6.7e-12
NMOS=180  PMOS=720: tfall=1.408e-10 trise=1.421e-10 diff=-1.3e-12
NMOS=180  PMOS=900: tfall=1.412e-10 trise=1.412e-10 diff=0.0
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.11e-11, trise=8.565e-11, erf_err=5.6%)
inv_lut_out_buffer_1 (N=638 P=180, tfall=1.255e-10, trise=1.238e-10, erf_err=1.4%)
inv_lut_out_buffer_2 (N=180 P=900, tfall=1.412e-10, trise=1.412e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2178  cost=0.164203 area=1237.916delay=1.326e-10 tfall=1.415e-10 trise=1.412e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 4.0 4.0 
ptran_lut_L5_nmos         : 12.012.0
inv_lut_out_buffer_2_nmos : 4.0 4.0 
inv_lut_out_buffer_1_nmos : 13.014.0
inv_lut_out_buffer_2_pmos : 20.020.0
rest_lut_out_buffer_pmos  : 1.0 1.0 
ptran_lut_L4_nmos         : 11.010.0
inv_lut_int_buffer_2_pmos : 15.015.0
inv_lut_int_buffer_2_nmos : 3.0 3.0 

Validating transistor sizes
Sizing results are valid

Duration: 907.342334986
Current Cost: 0.164202840906
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: flut_mux                                 |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_flut_mux
inv_flut_mux_1
inv_flut_mux_2

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [8 -> 16]  
ptran_flut_mux  : [17 -> 25] 
inv_flut_mux_2  : [5 -> 13]  
rest_flut_mux   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=2.168e-11 trise=1.798e-11 diff=3.7e-12
NMOS=1080.0  PMOS=540.0: tfall=1.694e-11 trise=2.174e-11 diff=-4.8e-12
Upper bound found, NMOS=1080.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 731.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.381e-11 trise=6.968e-11 diff=-2.587e-11
NMOS=405.0  PMOS=810.0: tfall=4.501e-11 trise=6.312e-11 diff=-1.811e-11
NMOS=405.0  PMOS=1215.0: tfall=4.647e-11 trise=6.134e-11 diff=-1.487e-11
NMOS=405.0  PMOS=1620.0: tfall=4.821e-11 trise=6.080e-11 diff=-1.259e-11
NMOS=405.0  PMOS=2025.0: tfall=4.995e-11 trise=6.083e-11 diff=-1.088e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=731 P=540, tfall=2.465e-11, trise=2.143e-11, erf_err=13.1%)
inv_flut_mux_2 (N=405 P=2025, tfall=4.995e-11, trise=6.083e-11, erf_err=21.8%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=2.814e-11 trise=2.010e-11 diff=8.04e-12
NMOS=1080.0  PMOS=540.0: tfall=2.142e-11 trise=2.393e-11 diff=-2.51e-12
Upper bound found, NMOS=1080.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [900, 945]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 912.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.504e-11 trise=6.798e-11 diff=-2.294e-11
NMOS=405.0  PMOS=810.0: tfall=4.623e-11 trise=6.135e-11 diff=-1.512e-11
NMOS=405.0  PMOS=1215.0: tfall=4.800e-11 trise=5.930e-11 diff=-1.13e-11
NMOS=405.0  PMOS=1620.0: tfall=4.974e-11 trise=5.860e-11 diff=-8.86e-12
NMOS=405.0  PMOS=2025.0: tfall=5.148e-11 trise=5.850e-11 diff=-7.02e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=912 P=540, tfall=2.272e-11, trise=2.271e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.148e-11, trise=5.85e-11, erf_err=13.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=2.814e-11 trise=2.010e-11 diff=8.04e-12
NMOS=1080.0  PMOS=540.0: tfall=2.142e-11 trise=2.393e-11 diff=-2.51e-12
Upper bound found, NMOS=1080.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [900, 945]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 912.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.504e-11 trise=6.798e-11 diff=-2.294e-11
NMOS=405.0  PMOS=810.0: tfall=4.623e-11 trise=6.135e-11 diff=-1.512e-11
NMOS=405.0  PMOS=1215.0: tfall=4.800e-11 trise=5.930e-11 diff=-1.13e-11
NMOS=405.0  PMOS=1620.0: tfall=4.974e-11 trise=5.860e-11 diff=-8.86e-12
NMOS=405.0  PMOS=2025.0: tfall=5.148e-11 trise=5.850e-11 diff=-7.02e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 3):
inv_flut_mux_1 (N=912 P=540, tfall=2.272e-11, trise=2.271e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.148e-11, trise=5.85e-11, erf_err=13.6%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=2.814e-11 trise=2.010e-11 diff=8.04e-12
NMOS=1080.0  PMOS=540.0: tfall=2.142e-11 trise=2.393e-11 diff=-2.51e-12
Upper bound found, NMOS=1080.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [900, 945]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 912.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=4.504e-11 trise=6.798e-11 diff=-2.294e-11
NMOS=405.0  PMOS=810.0: tfall=4.623e-11 trise=6.135e-11 diff=-1.512e-11
NMOS=405.0  PMOS=1215.0: tfall=4.800e-11 trise=5.930e-11 diff=-1.13e-11
NMOS=405.0  PMOS=1620.0: tfall=4.974e-11 trise=5.860e-11 diff=-8.86e-12
NMOS=405.0  PMOS=2025.0: tfall=5.148e-11 trise=5.850e-11 diff=-7.02e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=2025.0

ERF SUMMARY (iteration 4):
inv_flut_mux_1 (N=912 P=540, tfall=2.272e-11, trise=2.271e-11, erf_err=0.0%)
inv_flut_mux_2 (N=405 P=2025, tfall=5.148e-11, trise=5.85e-11, erf_err=13.6%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 729 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #193   cost=0.177952 area=1237.321delay=1.438e-10 tfall=5.32e-11  trise=5.92e-11  
Combo #192   cost=0.177955 area=1237.205delay=1.438e-10 tfall=5.31e-11  trise=5.95e-11  
Combo #194   cost=0.17796  area=1237.436delay=1.438e-10 tfall=5.34e-11  trise=5.9e-11   
Combo #191   cost=0.177961 area=1237.089delay=1.439e-10 tfall=5.29e-11  trise=5.98e-11  
Combo #275   cost=0.177963 area=1237.603delay=1.438e-10 tfall=5.33e-11  trise=5.89e-11  
Combo #274   cost=0.177963 area=1237.488delay=1.438e-10 tfall=5.32e-11  trise=5.92e-11  
Combo #195   cost=0.177964 area=1237.551delay=1.438e-10 tfall=5.35e-11  trise=5.87e-11  
Combo #276   cost=0.177966 area=1237.718delay=1.438e-10 tfall=5.35e-11  trise=5.86e-11  
Combo #273   cost=0.177966 area=1237.372delay=1.438e-10 tfall=5.3e-11   trise=5.95e-11  
Combo #284   cost=0.177968 area=1237.942delay=1.438e-10 tfall=5.27e-11  trise=5.92e-11  

Re-equalizing rise and fall times on combo #193 (ranked #1)

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.098e-11 trise=1.636e-11 diff=4.62e-12
NMOS=900  PMOS=450: tfall=1.601e-11 trise=2.069e-11 diff=-4.68e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [585, 630]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 599

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.413e-11 trise=7.000e-11 diff=-2.587e-11
NMOS=360  PMOS=720: tfall=4.522e-11 trise=6.341e-11 diff=-1.819e-11
NMOS=360  PMOS=1080: tfall=4.709e-11 trise=6.151e-11 diff=-1.442e-11
NMOS=360  PMOS=1440: tfall=4.889e-11 trise=6.097e-11 diff=-1.208e-11
NMOS=360  PMOS=1800: tfall=5.074e-11 trise=6.103e-11 diff=-1.029e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=599 P=450, tfall=2.43e-11, trise=2.07e-11, erf_err=14.8%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.074e-11, trise=6.103e-11, erf_err=20.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.762e-11 trise=1.964e-11 diff=7.98e-12
NMOS=900  PMOS=450: tfall=2.072e-11 trise=2.294e-11 diff=-2.22e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [765, 810]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 771

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.549e-11 trise=6.809e-11 diff=-2.26e-11
NMOS=360  PMOS=720: tfall=4.676e-11 trise=6.121e-11 diff=-1.445e-11
NMOS=360  PMOS=1080: tfall=4.861e-11 trise=5.907e-11 diff=-1.046e-11
NMOS=360  PMOS=1440: tfall=5.042e-11 trise=5.839e-11 diff=-7.97e-12
NMOS=360  PMOS=1800: tfall=5.227e-11 trise=5.820e-11 diff=-5.93e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=771 P=450, tfall=2.198e-11, trise=2.197e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.227e-11, trise=5.82e-11, erf_err=11.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.762e-11 trise=1.964e-11 diff=7.98e-12
NMOS=900  PMOS=450: tfall=2.072e-11 trise=2.294e-11 diff=-2.22e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [765, 810]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 771

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.549e-11 trise=6.809e-11 diff=-2.26e-11
NMOS=360  PMOS=720: tfall=4.676e-11 trise=6.121e-11 diff=-1.445e-11
NMOS=360  PMOS=1080: tfall=4.861e-11 trise=5.907e-11 diff=-1.046e-11
NMOS=360  PMOS=1440: tfall=5.042e-11 trise=5.839e-11 diff=-7.97e-12
NMOS=360  PMOS=1800: tfall=5.227e-11 trise=5.820e-11 diff=-5.93e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 3):
inv_flut_mux_1 (N=771 P=450, tfall=2.198e-11, trise=2.197e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.227e-11, trise=5.82e-11, erf_err=11.3%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.762e-11 trise=1.964e-11 diff=7.98e-12
NMOS=900  PMOS=450: tfall=2.072e-11 trise=2.294e-11 diff=-2.22e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [765, 810]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 771

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.549e-11 trise=6.809e-11 diff=-2.26e-11
NMOS=360  PMOS=720: tfall=4.676e-11 trise=6.121e-11 diff=-1.445e-11
NMOS=360  PMOS=1080: tfall=4.861e-11 trise=5.907e-11 diff=-1.046e-11
NMOS=360  PMOS=1440: tfall=5.042e-11 trise=5.839e-11 diff=-7.97e-12
NMOS=360  PMOS=1800: tfall=5.227e-11 trise=5.820e-11 diff=-5.93e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 4):
inv_flut_mux_1 (N=771 P=450, tfall=2.198e-11, trise=2.197e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.227e-11, trise=5.82e-11, erf_err=11.3%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #193   cost=0.164125 area=1237.328delay=1.326e-10 tfall=5.91e-11  trise=5.32e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 40.0
ptran_flut_mux_nmos : 21.0
inv_flut_mux_2_nmos : 8.0 
inv_flut_mux_1_pmos : 10.0
inv_flut_mux_1_nmos : 17.0
rest_flut_mux_pmos  : 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 205.381523848
Current Cost: 0.16412478403
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_a_driver_2

Transistor size ranges for lut_a_driver:
inv_lut_a_driver_2  : [6 -> 14]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=1.433e-11 trise=2.604e-11 diff=-1.171e-11
NMOS=450.0  PMOS=900.0: tfall=1.541e-11 trise=1.717e-11 diff=-1.76e-12
NMOS=450.0  PMOS=1350.0: tfall=1.644e-11 trise=1.219e-11 diff=4.25e-12
Upper bound found, PMOS=1350.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [990, 1035]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1021.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=450 P=1021, tfall=1.568e-11, trise=1.569e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #4     cost=0.178666 area=1237.368delay=1.444e-10 tfall=1.57e-11  trise=1.57e-11  
Combo #6     cost=0.178667 area=1237.759delay=1.443e-10 tfall=1.51e-11  trise=1.4e-11   
Combo #8     cost=0.178668 area=1238.141delay=1.443e-10 tfall=1.44e-11  trise=1.25e-11  
Combo #7     cost=0.178669 area=1237.951delay=1.443e-10 tfall=1.49e-11  trise=1.32e-11  
Combo #5     cost=0.178671 area=1237.565delay=1.444e-10 tfall=1.56e-11  trise=1.48e-11  
Combo #3     cost=0.178675 area=1237.169delay=1.444e-10 tfall=1.64e-11  trise=1.65e-11  
Combo #2     cost=0.178694 area=1236.966delay=1.445e-10 tfall=1.73e-11  trise=1.76e-11  
Combo #1     cost=0.178726 area=1236.759delay=1.445e-10 tfall=1.84e-11  trise=1.9e-11   
Combo #0     cost=0.178769 area=1236.547delay=1.446e-10 tfall=1.98e-11  trise=2.06e-11  

Re-equalizing rise and fall times on combo #4 (ranked #1)

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=450  PMOS=450: tfall=1.433e-11 trise=2.604e-11 diff=-1.171e-11
NMOS=450  PMOS=900: tfall=1.541e-11 trise=1.717e-11 diff=-1.76e-12
NMOS=450  PMOS=1350: tfall=1.644e-11 trise=1.219e-11 diff=4.25e-12
Upper bound found, PMOS=1350
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [990, 1035]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1021

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=450 P=1021, tfall=1.568e-11, trise=1.569e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #4     cost=0.164141 area=1237.328delay=1.327e-10 tfall=1.61e-11  trise=1.56e-11  

Sizing results for lut_a_driver:
inv_lut_a_driver_2_nmos : 10.0
inv_lut_a_driver_2_pmos : 22.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_a_driver_not_1
inv_lut_a_driver_not_2

Transistor size ranges for lut_a_driver_not:
inv_lut_a_driver_not_1  : [2 -> 10]  
inv_lut_a_driver_not_2  : [5 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=6.358e-12 trise=1.353e-11 diff=-7.172e-12
NMOS=270.0  PMOS=540.0: tfall=7.473e-12 trise=6.998e-12 diff=4.75e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 492.0

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=2.037e-11 trise=2.114e-11 diff=-7.7e-13
NMOS=405.0  PMOS=810.0: tfall=2.348e-11 trise=1.746e-11 diff=6.02e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 444.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=270 P=492, tfall=7.672e-12, trise=8.004e-12, erf_err=4.3%)
inv_lut_a_driver_not_2 (N=405 P=444, tfall=2.066e-11, trise=2.066e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #31    cost=0.178676 area=1237.187delay=1.444e-10 tfall=2.15e-11  trise=2.09e-11  
Combo #40    cost=0.178678 area=1237.381delay=1.444e-10 tfall=2.07e-11  trise=2.07e-11  
Combo #30    cost=0.178679 area=1237.046delay=1.444e-10 tfall=2.19e-11  trise=2.15e-11  
Combo #41    cost=0.178679 area=1237.52 delay=1.444e-10 tfall=2.04e-11  trise=2.02e-11  
Combo #50    cost=0.17868  area=1237.708delay=1.444e-10 tfall=1.98e-11  trise=1.97e-11  
Combo #39    cost=0.178681 area=1237.24 delay=1.444e-10 tfall=2.12e-11  trise=2.12e-11  
Combo #59    cost=0.178682 area=1237.891delay=1.443e-10 tfall=1.96e-11  trise=1.89e-11  
Combo #32    cost=0.178682 area=1237.326delay=1.444e-10 tfall=2.13e-11  trise=2.05e-11  
Combo #49    cost=0.178683 area=1237.57 delay=1.444e-10 tfall=2.02e-11  trise=2.02e-11  
Combo #60    cost=0.178684 area=1238.027delay=1.443e-10 tfall=1.92e-11  trise=1.86e-11  

Re-equalizing rise and fall times on combo #31 (ranked #1)

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=6.915e-12 trise=1.456e-11 diff=-7.645e-12
NMOS=225  PMOS=450: tfall=8.011e-12 trise=7.578e-12 diff=4.33e-13
Upper bound found, PMOS=450
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 432

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=405  PMOS=405: tfall=2.075e-11 trise=2.164e-11 diff=-8.9e-13
NMOS=405  PMOS=810: tfall=2.385e-11 trise=1.843e-11 diff=5.42e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 440

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=225 P=432, tfall=8.045e-12, trise=8.166e-12, erf_err=1.5%)
inv_lut_a_driver_not_2 (N=405 P=440, tfall=2.102e-11, trise=2.103e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #31    cost=0.164146 area=1237.122delay=1.327e-10 tfall=2.15e-11  trise=2.13e-11  

Sizing results for lut_a_driver_not:
inv_lut_a_driver_not_1_pmos : 9.0 
inv_lut_a_driver_not_2_nmos : 9.0 
inv_lut_a_driver_not_1_nmos : 5.0 
inv_lut_a_driver_not_2_pmos : 9.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver                             |
|------------------------------------------------------------------------------|

Found 4 elements to size
inv_lut_c_driver_0
ptran_lut_c_driver_0
inv_lut_c_driver_1
inv_lut_c_driver_2

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   
inv_lut_c_driver_1    : [6 -> 10]  
inv_lut_c_driver_0    : [10 -> 14] 
ptran_lut_c_driver_0  : [4 -> 8]   
inv_lut_c_driver_2    : [4 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=540.0  PMOS=540.0: tfall=7.588e-12 trise=1.662e-11 diff=-9.032e-12
NMOS=540.0  PMOS=1080.0: tfall=9.510e-12 trise=1.036e-11 diff=-8.5e-13
NMOS=540.0  PMOS=1620.0: tfall=1.028e-11 trise=6.419e-12 diff=3.861e-12
Upper bound found, PMOS=1620.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1125, 1170]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1149.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=2.083e-11 trise=2.093e-11 diff=-1e-13
NMOS=360.0  PMOS=720.0: tfall=2.508e-11 trise=1.964e-11 diff=5.44e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 365.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=2.850e-11 trise=3.385e-11 diff=-5.35e-12
NMOS=270.0  PMOS=540.0: tfall=2.973e-11 trise=3.062e-11 diff=-8.9e-13
NMOS=270.0  PMOS=810.0: tfall=3.102e-11 trise=2.991e-11 diff=1.11e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 640.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=540 P=1149, tfall=9.752e-12, trise=9.741e-12, erf_err=0.1%)
inv_lut_c_driver_1 (N=360 P=365, tfall=2.228e-11, trise=2.162e-11, erf_err=3.0%)
inv_lut_c_driver_2 (N=270 P=640, tfall=3.023e-11, trise=3.023e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #406   cost=0.178642 area=1236.975delay=1.444e-10 tfall=3.05e-11  trise=3.06e-11  
Combo #382   cost=0.178645 area=1236.975delay=1.444e-10 tfall=3.06e-11  trise=3.06e-11  
Combo #32    cost=0.178652 area=1236.557delay=1.445e-10 tfall=3.11e-11  trise=3.16e-11  
Combo #282   cost=0.178659 area=1236.934delay=1.444e-10 tfall=3.1e-11   trise=3.06e-11  
Combo #307   cost=0.178659 area=1237.073delay=1.444e-10 tfall=3.08e-11  trise=3.04e-11  
Combo #7     cost=0.17866  area=1236.413delay=1.445e-10 tfall=3.14e-11  trise=3.19e-11  
Combo #157   cost=0.17866  area=1236.747delay=1.445e-10 tfall=3.12e-11  trise=3.11e-11  
Combo #308   cost=0.17866  area=1237.212delay=1.444e-10 tfall=3.06e-11  trise=3.01e-11  
Combo #182   cost=0.178661 area=1236.886delay=1.444e-10 tfall=3.09e-11  trise=3.09e-11  
Combo #432   cost=0.178662 area=1237.258delay=1.444e-10 tfall=3.06e-11  trise=3e-11     

Re-equalizing rise and fall times on combo #406 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=585  PMOS=585: tfall=7.248e-12 trise=1.587e-11 diff=-8.622e-12
NMOS=585  PMOS=1170: tfall=9.217e-12 trise=9.490e-12 diff=-2.73e-13
NMOS=585  PMOS=1755: tfall=9.812e-12 trise=5.644e-12 diff=4.168e-12
Upper bound found, PMOS=1755
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1170, 1215]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1194

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_nmos size upper bound
NMOS=315  PMOS=315: tfall=2.080e-11 trise=2.066e-11 diff=1.4e-13
NMOS=630  PMOS=315: tfall=1.837e-11 trise=2.233e-11 diff=-3.96e-12
Upper bound found, NMOS=630
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF NMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 321

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.923e-11 trise=3.507e-11 diff=-5.84e-12
NMOS=225  PMOS=450: tfall=3.053e-11 trise=3.125e-11 diff=-7.2e-13
NMOS=225  PMOS=675: tfall=3.173e-11 trise=3.026e-11 diff=1.47e-12
Upper bound found, PMOS=675
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 510

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=585 P=1194, tfall=9.297e-12, trise=9.291e-12, erf_err=0.1%)
inv_lut_c_driver_1 (N=321 P=315, tfall=2.175e-11, trise=2.133e-11, erf_err=1.9%)
inv_lut_c_driver_2 (N=225 P=509, tfall=3.085e-11, trise=3.085e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #406   cost=0.164151 area=1236.819delay=1.327e-10 tfall=3.13e-11  trise=3.06e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 7.0 
inv_lut_c_driver_1_nmos   : 7.0 
inv_lut_c_driver_0_pmos   : 26.0
inv_lut_c_driver_0_nmos   : 13.0
ptran_lut_c_driver_0_nmos : 5.0 
inv_lut_c_driver_2_nmos   : 5.0 
inv_lut_c_driver_2_pmos   : 11.0
rest_lut_c_driver_pmos    : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_c_driver_not_1
inv_lut_c_driver_not_2

Transistor size ranges for lut_c_driver_not:
inv_lut_c_driver_not_2  : [4 -> 12]  
inv_lut_c_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.616e-11 trise=3.105e-11 diff=-4.89e-12
NMOS=180.0  PMOS=360.0: tfall=2.725e-11 trise=2.904e-11 diff=-1.79e-12
NMOS=180.0  PMOS=540.0: tfall=2.819e-11 trise=2.850e-11 diff=-3.1e-13
NMOS=180.0  PMOS=720.0: tfall=2.930e-11 trise=2.844e-11 diff=8.6e-13
Upper bound found, PMOS=720.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [585, 630]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 585.0

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=3.513e-11 trise=3.661e-11 diff=-1.48e-12
NMOS=360.0  PMOS=720.0: tfall=3.680e-11 trise=3.513e-11 diff=1.67e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 470.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=585, tfall=2.87e-11, trise=2.873e-11, erf_err=0.1%)
inv_lut_c_driver_not_2 (N=360 P=470, tfall=3.581e-11, trise=3.581e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #20    cost=0.178726 area=1236.857delay=1.445e-10 tfall=3.62e-11  trise=3.65e-11  
Combo #21    cost=0.17873  area=1237.018delay=1.445e-10 tfall=3.6e-11   trise=3.63e-11  
Combo #19    cost=0.178741 area=1236.692delay=1.445e-10 tfall=3.67e-11  trise=3.69e-11  
Combo #22    cost=0.178744 area=1237.173delay=1.445e-10 tfall=3.58e-11  trise=3.63e-11  
Combo #11    cost=0.178746 area=1236.546delay=1.446e-10 tfall=3.65e-11  trise=3.77e-11  
Combo #10    cost=0.178753 area=1236.38 delay=1.446e-10 tfall=3.69e-11  trise=3.8e-11   
Combo #12    cost=0.178758 area=1236.706delay=1.445e-10 tfall=3.63e-11  trise=3.77e-11  
Combo #30    cost=0.17876  area=1237.309delay=1.445e-10 tfall=3.61e-11  trise=3.59e-11  
Combo #29    cost=0.178762 area=1237.149delay=1.445e-10 tfall=3.64e-11  trise=3.62e-11  
Combo #23    cost=0.178764 area=1237.326delay=1.445e-10 tfall=3.57e-11  trise=3.64e-11  

Re-equalizing rise and fall times on combo #20 (ranked #1)

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=2.601e-11 trise=3.078e-11 diff=-4.77e-12
NMOS=135  PMOS=270: tfall=2.700e-11 trise=2.851e-11 diff=-1.51e-12
NMOS=135  PMOS=405: tfall=2.781e-11 trise=2.780e-11 diff=1e-14
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 403

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=3.586e-11 trise=3.745e-11 diff=-1.59e-12
NMOS=270  PMOS=540: tfall=3.726e-11 trise=3.515e-11 diff=2.11e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 342

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=135 P=403, tfall=2.799e-11, trise=2.805e-11, erf_err=0.2%)
inv_lut_c_driver_not_2 (N=270 P=342, tfall=3.626e-11, trise=3.626e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #20    cost=0.164164 area=1236.682delay=1.327e-10 tfall=3.63e-11  trise=3.63e-11  

Sizing results for lut_c_driver_not:
inv_lut_c_driver_not_2_nmos : 6.0 
inv_lut_c_driver_not_1_nmos : 3.0 
inv_lut_c_driver_not_2_pmos : 7.0 
inv_lut_c_driver_not_1_pmos : 8.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_b_driver_2

Transistor size ranges for lut_b_driver:
inv_lut_b_driver_2  : [7 -> 15]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=495.0  PMOS=495.0: tfall=1.299e-11 trise=2.402e-11 diff=-1.103e-11
NMOS=495.0  PMOS=990.0: tfall=1.427e-11 trise=1.559e-11 diff=-1.32e-12
NMOS=495.0  PMOS=1485.0: tfall=1.609e-11 trise=1.050e-11 diff=5.59e-12
Upper bound found, PMOS=1485.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1035, 1080]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1051.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=495 P=1051, tfall=1.488e-11, trise=1.487e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #6     cost=0.178733 area=1237.074delay=1.445e-10 tfall=1.36e-11  trise=1.33e-11  
Combo #3     cost=0.17874  area=1236.513delay=1.446e-10 tfall=1.5e-11   trise=1.57e-11  
Combo #2     cost=0.178745 area=1236.321delay=1.446e-10 tfall=1.57e-11  trise=1.64e-11  
Combo #7     cost=0.178746 area=1237.257delay=1.445e-10 tfall=1.37e-11  trise=1.27e-11  
Combo #5     cost=0.178746 area=1236.889delay=1.445e-10 tfall=1.45e-11  trise=1.41e-11  
Combo #4     cost=0.178748 area=1236.702delay=1.445e-10 tfall=1.5e-11   trise=1.49e-11  
Combo #8     cost=0.178751 area=1237.438delay=1.445e-10 tfall=1.34e-11  trise=1.21e-11  
Combo #1     cost=0.178766 area=1236.125delay=1.446e-10 tfall=1.65e-11  trise=1.77e-11  
Combo #0     cost=0.178792 area=1235.926delay=1.447e-10 tfall=1.75e-11  trise=1.9e-11   

Re-equalizing rise and fall times on combo #6 (ranked #1)

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=585  PMOS=585: tfall=1.191e-11 trise=2.243e-11 diff=-1.052e-11
NMOS=585  PMOS=1170: tfall=1.340e-11 trise=1.409e-11 diff=-6.9e-13
NMOS=585  PMOS=1755: tfall=1.521e-11 trise=8.832e-12 diff=6.378e-12
Upper bound found, PMOS=1755
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1215, 1260]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1225

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=585 P=1225, tfall=1.352e-11, trise=1.352e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #6     cost=0.164202 area=1237.039delay=1.327e-10 tfall=1.36e-11  trise=1.35e-11  

Sizing results for lut_b_driver:
inv_lut_b_driver_2_pmos : 27.0
inv_lut_b_driver_2_nmos : 13.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_b_driver_not_1
inv_lut_b_driver_not_2

Transistor size ranges for lut_b_driver_not:
inv_lut_b_driver_not_1  : [2 -> 10]  
inv_lut_b_driver_not_2  : [4 -> 12]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=6.250e-12 trise=1.351e-11 diff=-7.26e-12
NMOS=270.0  PMOS=540.0: tfall=7.998e-12 trise=6.625e-12 diff=1.373e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 482.0

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=2.182e-11 trise=2.228e-11 diff=-4.6e-13
NMOS=360.0  PMOS=720.0: tfall=2.456e-11 trise=1.807e-11 diff=6.49e-12
Upper bound found, PMOS=720.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 373.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=270 P=481, tfall=7.71e-12, trise=7.756e-12, erf_err=0.6%)
inv_lut_b_driver_not_2 (N=360 P=373, tfall=2.192e-11, trise=2.194e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #51    cost=0.17879  area=1237.499delay=1.445e-10 tfall=2.04e-11  trise=2.01e-11  
Combo #60    cost=0.178791 area=1237.681delay=1.445e-10 tfall=1.98e-11  trise=1.97e-11  
Combo #50    cost=0.178792 area=1237.364delay=1.445e-10 tfall=2.07e-11  trise=2.07e-11  
Combo #41    cost=0.178795 area=1237.178delay=1.445e-10 tfall=2.15e-11  trise=2.12e-11  
Combo #59    cost=0.178795 area=1237.546delay=1.445e-10 tfall=2.01e-11  trise=2.04e-11  
Combo #42    cost=0.178795 area=1237.313delay=1.445e-10 tfall=2.13e-11  trise=2.07e-11  
Combo #61    cost=0.178796 area=1237.814delay=1.444e-10 tfall=1.95e-11  trise=1.93e-11  
Combo #52    cost=0.178797 area=1237.632delay=1.445e-10 tfall=2.03e-11  trise=1.97e-11  
Combo #69    cost=0.178798 area=1237.859delay=1.444e-10 tfall=1.92e-11  trise=1.94e-11  
Combo #43    cost=0.178801 area=1237.446delay=1.445e-10 tfall=2.11e-11  trise=2.03e-11  

Re-equalizing rise and fall times on combo #51 (ranked #1)

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=6.453e-12 trise=1.394e-11 diff=-7.487e-12
NMOS=315  PMOS=630: tfall=8.201e-12 trise=6.852e-12 diff=1.349e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 559

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_pmos size upper bound
NMOS=450  PMOS=450: tfall=2.034e-11 trise=2.038e-11 diff=-4e-14
NMOS=450  PMOS=900: tfall=2.344e-11 trise=1.721e-11 diff=6.23e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 452

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=315 P=559, tfall=7.858e-12, trise=7.866e-12, erf_err=0.1%)
inv_lut_b_driver_not_2 (N=450 P=452, tfall=2.035e-11, trise=2.034e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #51    cost=0.164263 area=1237.444delay=1.327e-10 tfall=2.03e-11  trise=2.07e-11  

Sizing results for lut_b_driver_not:
inv_lut_b_driver_not_2_nmos : 10.0
inv_lut_b_driver_not_1_pmos : 12.0
inv_lut_b_driver_not_2_pmos : 10.0
inv_lut_b_driver_not_1_nmos : 7.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_e_driver_2

Transistor size ranges for lut_e_driver:
inv_lut_e_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.271e-11 trise=2.325e-11 diff=-1.054e-11
NMOS=180.0  PMOS=360.0: tfall=1.361e-11 trise=1.591e-11 diff=-2.3e-12
NMOS=180.0  PMOS=540.0: tfall=1.464e-11 trise=1.212e-11 diff=2.52e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 440.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=180 P=440, tfall=1.405e-11, trise=1.405e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2     cost=0.178802 area=1237.467delay=1.445e-10 tfall=1.61e-11  trise=1.63e-11  
Combo #3     cost=0.178805 area=1237.715delay=1.445e-10 tfall=1.41e-11  trise=1.4e-11   
Combo #4     cost=0.178817 area=1237.951delay=1.444e-10 tfall=1.27e-11  trise=1.25e-11  
Combo #1     cost=0.178821 area=1237.201delay=1.445e-10 tfall=2.02e-11  trise=1.99e-11  
Combo #5     cost=0.178836 area=1238.178delay=1.444e-10 tfall=1.2e-11   trise=1.13e-11  
Combo #6     cost=0.178855 area=1238.4  delay=1.444e-10 tfall=1.14e-11  trise=1.02e-11  
Combo #7     cost=0.178875 area=1238.616delay=1.444e-10 tfall=1.09e-11  trise=9.2e-12   
Combo #0     cost=0.178944 area=1236.899delay=1.447e-10 tfall=3.41e-11  trise=2.83e-11  

Re-equalizing rise and fall times on combo #2 (ranked #1)

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=1.494e-11 trise=2.656e-11 diff=-1.162e-11
NMOS=135  PMOS=270: tfall=1.580e-11 trise=1.829e-11 diff=-2.49e-12
NMOS=135  PMOS=405: tfall=1.657e-11 trise=1.427e-11 diff=2.3e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 335

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=135 P=335, tfall=1.618e-11, trise=1.619e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2     cost=0.164268 area=1237.444delay=1.327e-10 tfall=1.68e-11  trise=1.61e-11  

Sizing results for lut_e_driver:
inv_lut_e_driver_2_pmos : 7.0 
inv_lut_e_driver_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_e_driver_not_1
inv_lut_e_driver_not_2

Transistor size ranges for lut_e_driver_not:
inv_lut_e_driver_not_1  : [1 -> 8]   
inv_lut_e_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.064e-12 trise=1.114e-11 diff=-6.076e-12
NMOS=180.0  PMOS=360.0: tfall=6.416e-12 trise=6.227e-12 diff=1.89e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 353.0

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.849e-11 trise=1.891e-11 diff=-4.2e-13
NMOS=180.0  PMOS=360.0: tfall=2.039e-11 trise=1.518e-11 diff=5.21e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 188.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=180 P=353, tfall=6.393e-12, trise=6.407e-12, erf_err=0.2%)
inv_lut_e_driver_not_2 (N=180 P=188, tfall=1.858e-11, trise=1.86e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #11    cost=0.178798 area=1237.616delay=1.445e-10 tfall=2.09e-11  trise=2.07e-11  
Combo #10    cost=0.178799 area=1237.449delay=1.445e-10 tfall=2.22e-11  trise=2.28e-11  
Combo #19    cost=0.178808 area=1237.854delay=1.445e-10 tfall=1.92e-11  trise=1.93e-11  
Combo #18    cost=0.178813 area=1237.687delay=1.445e-10 tfall=2.08e-11  trise=2.15e-11  
Combo #12    cost=0.178813 area=1237.773delay=1.445e-10 tfall=2.05e-11  trise=2.01e-11  
Combo #20    cost=0.17882  area=1238.011delay=1.444e-10 tfall=1.85e-11  trise=1.84e-11  
Combo #2     cost=0.178821 area=1237.178delay=1.445e-10 tfall=2.64e-11  trise=2.68e-11  
Combo #3     cost=0.178829 area=1237.344delay=1.445e-10 tfall=2.56e-11  trise=2.54e-11  
Combo #27    cost=0.178831 area=1238.074delay=1.444e-10 tfall=1.86e-11  trise=1.86e-11  
Combo #13    cost=0.178833 area=1237.923delay=1.445e-10 tfall=2.05e-11  trise=1.99e-11  

Re-equalizing rise and fall times on combo #11 (ranked #1)

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=6.968e-12 trise=1.426e-11 diff=-7.292e-12
NMOS=90  PMOS=180: tfall=7.932e-12 trise=8.453e-12 diff=-5.21e-13
NMOS=90  PMOS=270: tfall=8.989e-12 trise=5.647e-12 diff=3.342e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 190

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.022e-11 trise=2.112e-11 diff=-9e-13
NMOS=180  PMOS=360: tfall=2.279e-11 trise=1.805e-11 diff=4.74e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 198

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=90 P=190, tfall=8.163e-12, trise=8.263e-12, erf_err=1.2%)
inv_lut_e_driver_not_2 (N=180 P=198, tfall=2.048e-11, trise=2.05e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #11    cost=0.164259 area=1237.608delay=1.327e-10 tfall=2.1e-11   trise=2.06e-11  

Sizing results for lut_e_driver_not:
inv_lut_e_driver_not_2_pmos : 4.0 
inv_lut_e_driver_not_1_pmos : 4.0 
inv_lut_e_driver_not_2_nmos : 4.0 
inv_lut_e_driver_not_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_d_driver_2

Transistor size ranges for lut_d_driver:
inv_lut_d_driver_2  : [1 -> 9]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.304e-11 trise=2.407e-11 diff=-1.103e-11
NMOS=225.0  PMOS=450.0: tfall=1.415e-11 trise=1.618e-11 diff=-2.03e-12
NMOS=225.0  PMOS=675.0: tfall=1.520e-11 trise=1.222e-11 diff=2.98e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 533.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=225 P=533, tfall=1.456e-11, trise=1.456e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #5     cost=0.1788   area=1237.886delay=1.444e-10 tfall=1.34e-11  trise=1.31e-11  
Combo #4     cost=0.1788   area=1237.662delay=1.445e-10 tfall=1.46e-11  trise=1.46e-11  
Combo #6     cost=0.178805 area=1238.103delay=1.444e-10 tfall=1.26e-11  trise=1.18e-11  
Combo #3     cost=0.178808 area=1237.43 delay=1.445e-10 tfall=1.61e-11  trise=1.63e-11  
Combo #7     cost=0.178815 area=1238.315delay=1.444e-10 tfall=1.2e-11   trise=1.08e-11  
Combo #8     cost=0.178826 area=1238.523delay=1.444e-10 tfall=1.14e-11  trise=9.8e-12   
Combo #2     cost=0.178834 area=1237.187delay=1.445e-10 tfall=1.85e-11  trise=1.88e-11  
Combo #1     cost=0.178914 area=1236.925delay=1.446e-10 tfall=2.36e-11  trise=2.32e-11  
Combo #0     cost=0.179209 area=1236.628delay=1.449e-10 tfall=4.09e-11  trise=3.29e-11  

Re-equalizing rise and fall times on combo #5 (ranked #1)

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.190e-11 trise=2.237e-11 diff=-1.047e-11
NMOS=270  PMOS=540: tfall=1.302e-11 trise=1.482e-11 diff=-1.8e-12
NMOS=270  PMOS=810: tfall=1.410e-11 trise=1.067e-11 diff=3.43e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [585, 630]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 623

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=270 P=623, tfall=1.337e-11, trise=1.337e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #5     cost=0.164264 area=1237.81 delay=1.327e-10 tfall=1.4e-11   trise=1.32e-11  

Sizing results for lut_d_driver:
inv_lut_d_driver_2_nmos : 6.0 
inv_lut_d_driver_2_pmos : 13.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_d_driver_not_1
inv_lut_d_driver_not_2

Transistor size ranges for lut_d_driver_not:
inv_lut_d_driver_not_2  : [1 -> 9]   
inv_lut_d_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.874e-12 trise=1.224e-11 diff=-6.366e-12
NMOS=180.0  PMOS=360.0: tfall=7.245e-12 trise=6.462e-12 diff=7.83e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 333.0

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.006e-11 trise=2.001e-11 diff=5e-14
NMOS=450.0  PMOS=225.0: tfall=1.703e-11 trise=2.182e-11 diff=-4.79e-12
Upper bound found, NMOS=450.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 226.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=180 P=333, tfall=7.087e-12, trise=7.08e-12, erf_err=0.1%)
inv_lut_d_driver_not_2 (N=226 P=225, tfall=2.003e-11, trise=2.002e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #22    cost=0.178821 area=1237.778delay=1.445e-10 tfall=2.14e-11  trise=2.09e-11  
Combo #31    cost=0.178824 area=1237.993delay=1.444e-10 tfall=2.01e-11  trise=2e-11     
Combo #23    cost=0.178827 area=1237.927delay=1.445e-10 tfall=2.1e-11   trise=2.02e-11  
Combo #32    cost=0.178828 area=1238.141delay=1.444e-10 tfall=1.95e-11  trise=1.92e-11  
Combo #21    cost=0.178831 area=1237.624delay=1.445e-10 tfall=2.23e-11  trise=2.26e-11  
Combo #40    cost=0.178836 area=1238.196delay=1.444e-10 tfall=1.92e-11  trise=1.95e-11  
Combo #24    cost=0.178837 area=1238.07 delay=1.444e-10 tfall=2.08e-11  trise=1.94e-11  
Combo #30    cost=0.178837 area=1237.838delay=1.445e-10 tfall=2.11e-11  trise=2.18e-11  
Combo #41    cost=0.178838 area=1238.344delay=1.444e-10 tfall=1.86e-11  trise=1.86e-11  
Combo #13    cost=0.178838 area=1237.547delay=1.445e-10 tfall=2.36e-11  trise=2.27e-11  

Re-equalizing rise and fall times on combo #22 (ranked #1)

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.683e-12 trise=1.376e-11 diff=-7.077e-12
NMOS=135  PMOS=270: tfall=8.049e-12 trise=7.695e-12 diff=3.54e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 261

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.096e-11 trise=2.098e-11 diff=-2e-14
NMOS=225  PMOS=450: tfall=2.373e-11 trise=1.757e-11 diff=6.16e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 225

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=135 P=261, tfall=7.971e-12, trise=7.964e-12, erf_err=0.1%)
inv_lut_d_driver_not_2 (N=225 P=225, tfall=2.096e-11, trise=2.098e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #22    cost=0.164299 area=1237.736delay=1.327e-10 tfall=2.06e-11  trise=2.22e-11  

Sizing results for lut_d_driver_not:
inv_lut_d_driver_not_1_pmos : 5.0 
inv_lut_d_driver_not_2_pmos : 5.0 
inv_lut_d_driver_not_1_nmos : 3.0 
inv_lut_d_driver_not_2_nmos : 5.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_f_driver_2

Transistor size ranges for lut_f_driver:
inv_lut_f_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.242e-11 trise=2.276e-11 diff=-1.034e-11
NMOS=180.0  PMOS=360.0: tfall=1.326e-11 trise=1.557e-11 diff=-2.31e-12
NMOS=180.0  PMOS=540.0: tfall=1.423e-11 trise=1.171e-11 diff=2.52e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 437.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=437, tfall=1.366e-11, trise=1.365e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #3     cost=0.178833 area=1237.783delay=1.445e-10 tfall=1.37e-11  trise=1.36e-11  
Combo #4     cost=0.178836 area=1238.018delay=1.445e-10 tfall=1.25e-11  trise=1.21e-11  
Combo #5     cost=0.178848 area=1238.245delay=1.444e-10 tfall=1.17e-11  trise=1.11e-11  
Combo #2     cost=0.178848 area=1237.536delay=1.445e-10 tfall=1.58e-11  trise=1.59e-11  
Combo #6     cost=0.178861 area=1238.465delay=1.444e-10 tfall=1.12e-11  trise=1e-11     
Combo #7     cost=0.178876 area=1238.68 delay=1.444e-10 tfall=1.08e-11  trise=9e-12     
Combo #1     cost=0.178897 area=1237.271delay=1.446e-10 tfall=1.96e-11  trise=1.96e-11  
Combo #0     cost=0.1791   area=1236.97 delay=1.448e-10 tfall=3.29e-11  trise=2.78e-11  

Re-equalizing rise and fall times on combo #3 (ranked #1)

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.242e-11 trise=2.276e-11 diff=-1.034e-11
NMOS=180  PMOS=360: tfall=1.326e-11 trise=1.557e-11 diff=-2.31e-12
NMOS=180  PMOS=540: tfall=1.423e-11 trise=1.171e-11 diff=2.52e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 437

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=437, tfall=1.366e-11, trise=1.365e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #3     cost=0.164301 area=1237.736delay=1.327e-10 tfall=1.44e-11  trise=1.35e-11  

Sizing results for lut_f_driver:
inv_lut_f_driver_2_pmos : 9.0 
inv_lut_f_driver_2_nmos : 4.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_f_driver_not_1
inv_lut_f_driver_not_2

Transistor size ranges for lut_f_driver_not:
inv_lut_f_driver_not_1  : [1 -> 8]   
inv_lut_f_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.155e-12 trise=1.079e-11 diff=-5.635e-12
NMOS=180.0  PMOS=360.0: tfall=6.291e-12 trise=6.336e-12 diff=-4.5e-14
NMOS=180.0  PMOS=540.0: tfall=7.757e-12 trise=3.651e-12 diff=4.106e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 364.0

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.850e-11 trise=1.881e-11 diff=-3.1e-13
NMOS=180.0  PMOS=360.0: tfall=2.050e-11 trise=1.556e-11 diff=4.94e-12
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 188.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=180 P=364, tfall=6.345e-12, trise=6.321e-12, erf_err=0.4%)
inv_lut_f_driver_not_2 (N=180 P=188, tfall=1.86e-11, trise=1.861e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #19    cost=0.178841 area=1237.995delay=1.445e-10 tfall=1.94e-11  trise=1.97e-11  
Combo #11    cost=0.178842 area=1237.753delay=1.445e-10 tfall=2.11e-11  trise=2.11e-11  
Combo #20    cost=0.178846 area=1238.152delay=1.444e-10 tfall=1.88e-11  trise=1.88e-11  
Combo #10    cost=0.178853 area=1237.587delay=1.445e-10 tfall=2.22e-11  trise=2.3e-11   
Combo #12    cost=0.178853 area=1237.91 delay=1.445e-10 tfall=2.08e-11  trise=2.04e-11  
Combo #27    cost=0.178854 area=1238.219delay=1.444e-10 tfall=1.86e-11  trise=1.88e-11  
Combo #21    cost=0.178856 area=1238.302delay=1.444e-10 tfall=1.85e-11  trise=1.8e-11   
Combo #18    cost=0.178857 area=1237.828delay=1.445e-10 tfall=2.09e-11  trise=2.17e-11  
Combo #28    cost=0.178858 area=1238.376delay=1.444e-10 tfall=1.78e-11  trise=1.8e-11   
Combo #29    cost=0.178869 area=1238.526delay=1.444e-10 tfall=1.74e-11  trise=1.75e-11  

Re-equalizing rise and fall times on combo #19 (ranked #1)

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=5.812e-12 trise=1.200e-11 diff=-6.188e-12
NMOS=135  PMOS=270: tfall=7.119e-12 trise=7.173e-12 diff=-5.4e-14
NMOS=135  PMOS=405: tfall=7.565e-12 trise=4.537e-12 diff=3.028e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 272

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.929e-11 trise=1.989e-11 diff=-6e-13
NMOS=180  PMOS=360: tfall=2.154e-11 trise=1.644e-11 diff=5.1e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 192

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=135 P=272, tfall=7.201e-12, trise=7.227e-12, erf_err=0.4%)
inv_lut_f_driver_not_2 (N=180 P=192, tfall=1.944e-11, trise=1.946e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #19    cost=0.164301 area=1237.976delay=1.327e-10 tfall=1.99e-11  trise=1.93e-11  

Sizing results for lut_f_driver_not:
inv_lut_f_driver_not_1_nmos : 3.0 
inv_lut_f_driver_not_2_nmos : 4.0 
inv_lut_f_driver_not_1_pmos : 6.0 
inv_lut_f_driver_not_2_pmos : 4.0 

Validating transistor sizes
Sizing results are valid

Duration: 545.483765125
Current Cost: 0.164300847661
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_ble_output                         |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_ble_output
inv_local_ble_output_1
inv_local_ble_output_2

Transistor size ranges for local_ble_output:
inv_local_ble_output_2  : [2 -> 10]  
ptran_local_ble_output  : [1 -> 8]   
inv_local_ble_output_1  : [1 -> 8]   
rest_local_ble_output   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.150e-11 trise=2.605e-11 diff=-1.455e-11
NMOS=180.0  PMOS=360.0: tfall=1.439e-11 trise=2.326e-11 diff=-8.87e-12
NMOS=180.0  PMOS=540.0: tfall=1.713e-11 trise=2.303e-11 diff=-5.9e-12
NMOS=180.0  PMOS=720.0: tfall=1.989e-11 trise=2.342e-11 diff=-3.53e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.151e-10 trise=1.274e-10 diff=-1.23e-11
NMOS=270.0  PMOS=540.0: tfall=1.176e-10 trise=1.156e-10 diff=2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 496.0

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=180 P=720, tfall=2.109e-11, trise=2.414e-11, erf_err=14.5%)
inv_local_ble_output_2 (N=270 P=495, tfall=1.166e-10, trise=1.166e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.285e-11 trise=2.785e-11 diff=-1.5e-11
NMOS=180.0  PMOS=360.0: tfall=1.561e-11 trise=2.444e-11 diff=-8.83e-12
NMOS=180.0  PMOS=540.0: tfall=1.833e-11 trise=2.387e-11 diff=-5.54e-12
NMOS=180.0  PMOS=720.0: tfall=2.109e-11 trise=2.414e-11 diff=-3.05e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.151e-10 trise=1.274e-10 diff=-1.23e-11
NMOS=270.0  PMOS=540.0: tfall=1.176e-10 trise=1.156e-10 diff=2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 496.0

ERF SUMMARY (iteration 2):
inv_local_ble_output_1 (N=180 P=720, tfall=2.109e-11, trise=2.414e-11, erf_err=14.5%)
inv_local_ble_output_2 (N=270 P=495, tfall=1.166e-10, trise=1.166e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.285e-11 trise=2.785e-11 diff=-1.5e-11
NMOS=180.0  PMOS=360.0: tfall=1.561e-11 trise=2.444e-11 diff=-8.83e-12
NMOS=180.0  PMOS=540.0: tfall=1.833e-11 trise=2.387e-11 diff=-5.54e-12
NMOS=180.0  PMOS=720.0: tfall=2.109e-11 trise=2.414e-11 diff=-3.05e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.151e-10 trise=1.274e-10 diff=-1.23e-11
NMOS=270.0  PMOS=540.0: tfall=1.176e-10 trise=1.156e-10 diff=2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 496.0

ERF SUMMARY (iteration 3):
inv_local_ble_output_1 (N=180 P=720, tfall=2.109e-11, trise=2.414e-11, erf_err=14.5%)
inv_local_ble_output_2 (N=270 P=495, tfall=1.166e-10, trise=1.166e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.285e-11 trise=2.785e-11 diff=-1.5e-11
NMOS=180.0  PMOS=360.0: tfall=1.561e-11 trise=2.444e-11 diff=-8.83e-12
NMOS=180.0  PMOS=540.0: tfall=1.833e-11 trise=2.387e-11 diff=-5.54e-12
NMOS=180.0  PMOS=720.0: tfall=2.109e-11 trise=2.414e-11 diff=-3.05e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.151e-10 trise=1.274e-10 diff=-1.23e-11
NMOS=270.0  PMOS=540.0: tfall=1.176e-10 trise=1.156e-10 diff=2e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 496.0

ERF SUMMARY (iteration 4):
inv_local_ble_output_1 (N=180 P=720, tfall=2.109e-11, trise=2.414e-11, erf_err=14.5%)
inv_local_ble_output_2 (N=270 P=495, tfall=1.166e-10, trise=1.166e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #107   cost=0.178778 area=1237.473delay=1.445e-10 tfall=1.152e-10 trise=1.193e-10 
Combo #115   cost=0.178783 area=1237.852delay=1.444e-10 tfall=1.121e-10 trise=1.194e-10 
Combo #123   cost=0.178785 area=1238.22 delay=1.444e-10 tfall=1.093e-10 trise=1.191e-10 
Combo #116   cost=0.17879  area=1238.15 delay=1.444e-10 tfall=1.114e-10 trise=1.179e-10 
Combo #106   cost=0.178791 area=1237.158delay=1.445e-10 tfall=1.167e-10 trise=1.213e-10 
Combo #108   cost=0.178793 area=1237.772delay=1.444e-10 tfall=1.146e-10 trise=1.182e-10 
Combo #117   cost=0.178797 area=1238.436delay=1.444e-10 tfall=1.103e-10 trise=1.169e-10 
Combo #122   cost=0.178799 area=1237.905delay=1.444e-10 tfall=1.11e-10  trise=1.21e-10  
Combo #114   cost=0.178801 area=1237.536delay=1.445e-10 tfall=1.145e-10 trise=1.208e-10 
Combo #109   cost=0.178802 area=1238.058delay=1.444e-10 tfall=1.134e-10 trise=1.174e-10 

Re-equalizing rise and fall times on combo #107 (ranked #1)

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.468e-11 trise=2.897e-11 diff=-1.429e-11
NMOS=90  PMOS=180: tfall=1.674e-11 trise=2.339e-11 diff=-6.65e-12
NMOS=90  PMOS=270: tfall=1.880e-11 trise=2.277e-11 diff=-3.97e-12
NMOS=90  PMOS=360: tfall=2.079e-11 trise=2.096e-11 diff=-1.7e-13
NMOS=90  PMOS=450: tfall=2.275e-11 trise=2.078e-11 diff=1.97e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 366

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.127e-10 trise=1.285e-10 diff=-1.58e-11
NMOS=270  PMOS=540: tfall=1.150e-10 trise=1.184e-10 diff=-3.4e-12
NMOS=270  PMOS=810: tfall=1.169e-10 trise=1.172e-10 diff=-3e-13
NMOS=270  PMOS=1080: tfall=1.188e-10 trise=1.175e-10 diff=1.3e-12
Upper bound found, PMOS=1080
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 855

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=90 P=366, tfall=2.636e-11, trise=2.367e-11, erf_err=10.2%)
inv_local_ble_output_2 (N=270 P=855, tfall=1.171e-10, trise=1.171e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=2.020e-11 trise=3.626e-11 diff=-1.606e-11
NMOS=90  PMOS=180: tfall=2.231e-11 trise=2.820e-11 diff=-5.89e-12
NMOS=90  PMOS=270: tfall=2.427e-11 trise=2.626e-11 diff=-1.99e-12
NMOS=90  PMOS=360: tfall=2.622e-11 trise=2.373e-11 diff=2.49e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 297

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.133e-10 trise=1.265e-10 diff=-1.32e-11
NMOS=270  PMOS=540: tfall=1.160e-10 trise=1.165e-10 diff=-5e-13
NMOS=270  PMOS=810: tfall=1.198e-10 trise=1.150e-10 diff=4.8e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 549

ERF SUMMARY (iteration 2):
inv_local_ble_output_1 (N=90 P=297, tfall=2.205e-11, trise=2.318e-11, erf_err=5.1%)
inv_local_ble_output_2 (N=270 P=549, tfall=1.163e-10, trise=1.163e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #107   cost=0.164197 area=1237.318delay=1.327e-10 tfall=1.158e-10 trise=1.166e-10 

Sizing results for local_ble_output:
rest_local_ble_output_pmos  : 1.0 
ptran_local_ble_output_nmos : 4.0 
inv_local_ble_output_2_pmos : 12.0
inv_local_ble_output_2_nmos : 6.0 
inv_local_ble_output_1_pmos : 6.0 
inv_local_ble_output_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 205.444450855
Current Cost: 0.164196942746
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: general_ble_output                       |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_general_ble_output
inv_general_ble_output_1
inv_general_ble_output_2

Transistor size ranges for general_ble_output:
ptran_general_ble_output  : [1 -> 9]   
inv_general_ble_output_1  : [1 -> 8]   
rest_general_ble_output   : [1 -> 1]   
inv_general_ble_output_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=9.734e-12 trise=2.316e-11 diff=-1.3426e-11
NMOS=180.0  PMOS=360.0: tfall=1.262e-11 trise=2.061e-11 diff=-7.99e-12
NMOS=180.0  PMOS=540.0: tfall=1.514e-11 trise=2.156e-11 diff=-6.42e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=540.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.160e-11 trise=4.234e-11 diff=-1.074e-11
NMOS=180.0  PMOS=360.0: tfall=3.124e-11 trise=3.285e-11 diff=-1.61e-12
NMOS=180.0  PMOS=540.0: tfall=3.347e-11 trise=3.055e-11 diff=2.92e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 391.0

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=180 P=540, tfall=1.62e-11, trise=2.114e-11, erf_err=30.5%)
inv_general_ble_output_2 (N=180 P=391, tfall=3.222e-11, trise=3.223e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.099e-11 trise=2.494e-11 diff=-1.395e-11
NMOS=180.0  PMOS=360.0: tfall=1.377e-11 trise=2.184e-11 diff=-8.07e-12
NMOS=180.0  PMOS=540.0: tfall=1.620e-11 trise=2.114e-11 diff=-4.94e-12
NMOS=180.0  PMOS=720.0: tfall=1.867e-11 trise=2.168e-11 diff=-3.01e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.100e-11 trise=4.583e-11 diff=-1.483e-11
NMOS=180.0  PMOS=360.0: tfall=3.235e-11 trise=3.624e-11 diff=-3.89e-12
NMOS=180.0  PMOS=540.0: tfall=3.380e-11 trise=3.361e-11 diff=1.9e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 530.0

ERF SUMMARY (iteration 2):
inv_general_ble_output_1 (N=180 P=720, tfall=1.938e-11, trise=2.221e-11, erf_err=14.6%)
inv_general_ble_output_2 (N=180 P=530, tfall=3.371e-11, trise=3.371e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.190e-11 trise=2.604e-11 diff=-1.414e-11
NMOS=180.0  PMOS=360.0: tfall=1.450e-11 trise=2.239e-11 diff=-7.89e-12
NMOS=180.0  PMOS=540.0: tfall=1.693e-11 trise=2.171e-11 diff=-4.78e-12
NMOS=180.0  PMOS=720.0: tfall=1.938e-11 trise=2.221e-11 diff=-2.83e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.100e-11 trise=4.583e-11 diff=-1.483e-11
NMOS=180.0  PMOS=360.0: tfall=3.235e-11 trise=3.624e-11 diff=-3.89e-12
NMOS=180.0  PMOS=540.0: tfall=3.380e-11 trise=3.361e-11 diff=1.9e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 530.0

ERF SUMMARY (iteration 3):
inv_general_ble_output_1 (N=180 P=720, tfall=1.938e-11, trise=2.221e-11, erf_err=14.6%)
inv_general_ble_output_2 (N=180 P=530, tfall=3.371e-11, trise=3.371e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.190e-11 trise=2.604e-11 diff=-1.414e-11
NMOS=180.0  PMOS=360.0: tfall=1.450e-11 trise=2.239e-11 diff=-7.89e-12
NMOS=180.0  PMOS=540.0: tfall=1.693e-11 trise=2.171e-11 diff=-4.78e-12
NMOS=180.0  PMOS=720.0: tfall=1.938e-11 trise=2.221e-11 diff=-2.83e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.100e-11 trise=4.583e-11 diff=-1.483e-11
NMOS=180.0  PMOS=360.0: tfall=3.235e-11 trise=3.624e-11 diff=-3.89e-12
NMOS=180.0  PMOS=540.0: tfall=3.380e-11 trise=3.361e-11 diff=1.9e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 530.0

ERF SUMMARY (iteration 4):
inv_general_ble_output_1 (N=180 P=720, tfall=1.938e-11, trise=2.221e-11, erf_err=14.6%)
inv_general_ble_output_2 (N=180 P=530, tfall=3.371e-11, trise=3.371e-11, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #93    cost=0.178579 area=1236.092delay=1.445e-10 tfall=3.43e-11  trise=3.8e-11   
Combo #94    cost=0.17858  area=1236.39 delay=1.444e-10 tfall=3.33e-11  trise=3.69e-11  
Combo #92    cost=0.178586 area=1235.776delay=1.445e-10 tfall=3.52e-11  trise=3.97e-11  
Combo #84    cost=0.17859  area=1235.502delay=1.445e-10 tfall=3.71e-11  trise=4e-11     
Combo #85    cost=0.178596 area=1235.801delay=1.445e-10 tfall=3.63e-11  trise=3.89e-11  
Combo #95    cost=0.178597 area=1236.677delay=1.444e-10 tfall=3.29e-11  trise=3.61e-11  
Combo #83    cost=0.178601 area=1235.187delay=1.446e-10 tfall=3.82e-11  trise=4.16e-11  
Combo #97    cost=0.178602 area=1237.224delay=1.444e-10 tfall=3.03e-11  trise=3.51e-11  
Combo #86    cost=0.178615 area=1236.087delay=1.445e-10 tfall=3.59e-11  trise=3.82e-11  
Combo #11    cost=0.178615 area=1234.397delay=1.447e-10 tfall=3.89e-11  trise=4.74e-11  

Re-equalizing rise and fall times on combo #93 (ranked #1)

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.139e-11 trise=2.544e-11 diff=-1.405e-11
NMOS=90  PMOS=180: tfall=1.377e-11 trise=2.071e-11 diff=-6.94e-12
NMOS=90  PMOS=270: tfall=1.587e-11 trise=1.920e-11 diff=-3.33e-12
NMOS=90  PMOS=360: tfall=1.790e-11 trise=1.862e-11 diff=-7.2e-13
NMOS=90  PMOS=450: tfall=1.992e-11 trise=1.872e-11 diff=1.2e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 391

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=3.028e-11 trise=5.418e-11 diff=-2.39e-11
NMOS=135  PMOS=270: tfall=3.187e-11 trise=4.114e-11 diff=-9.27e-12
NMOS=135  PMOS=405: tfall=3.327e-11 trise=3.836e-11 diff=-5.09e-12
NMOS=135  PMOS=540: tfall=3.469e-11 trise=3.745e-11 diff=-2.76e-12
NMOS=135  PMOS=675: tfall=3.644e-11 trise=3.735e-11 diff=-9.1e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=90 P=391, tfall=2.366e-11, trise=2.211e-11, erf_err=6.6%)
inv_general_ble_output_2 (N=135 P=675, tfall=3.644e-11, trise=3.735e-11, erf_err=2.5%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #93    cost=0.164176 area=1236.883delay=1.327e-10 tfall=3.65e-11  trise=3.6e-11   

Sizing results for general_ble_output:
rest_general_ble_output_pmos  : 1.0 
inv_general_ble_output_2_pmos : 15.0
ptran_general_ble_output_nmos : 4.0 
inv_general_ble_output_1_nmos : 2.0 
inv_general_ble_output_2_nmos : 3.0 
inv_general_ble_output_1_pmos : 8.0 

Validating transistor sizes
Sizing results are valid

Duration: 131.004355192
Current Cost: 0.164176424271
FPGA transistor sizing iteration complete!

FPGA TRANSISTOR SIZING RESULTS
------------------------------
cb_mux:
inv_cb_mux_1    : 1   2   2   2   2   
inv_cb_mux_2    : 4   6   5   6   6   
ptran_cb_mux_L2 : 2   3   3   3   3   
rest_cb_mux     : 1   1   1   1   1   
ptran_cb_mux_L1 : 1   2   2   2   2   

flut_mux:
inv_flut_mux_1 : 7   10  11  12  10  
ptran_flut_mux : 15  20  20  21  21  
inv_flut_mux_2 : 9   9   8   9   8   
rest_flut_mux  : 1   1   1   1   1   

general_ble_output:
inv_general_ble_output_2 : 3   2   3   3   3   
inv_general_ble_output_1 : 2   2   2   2   2   
rest_general_ble_output  : 1   1   1   1   1   
ptran_general_ble_output : 5   5   5   5   4   

hard_block_local_mux:
inv_hard_block_local_mux_1    : 3   3   2   2   2   
rest_hard_block_local_mux     : 1   1   1   1   1   
inv_hard_block_local_mux_2    : 3   4   3   3   4   
ptran_hard_block_local_mux_L2 : 2   3   2   2   3   
ptran_hard_block_local_mux_L1 : 2   2   2   2   2   

local_ble_output:
inv_local_ble_output_2 : 5   5   7   6   6   
ptran_local_ble_output : 5   4   3   4   4   
inv_local_ble_output_1 : 2   2   2   2   2   
rest_local_ble_output  : 1   1   1   1   1   

local_mux:
inv_local_mux_1    : 1   3   3   3   3   
rest_local_mux     : 1   1   1   1   1   
ptran_local_mux_L1 : 1   1   1   1   1   
ptran_local_mux_L2 : 2   2   2   2   2   

lut:
rest_lut_out_buffer    : 1   1   1   1   1   
inv_lut_out_buffer_2   : 3   4   4   4   4   
inv_lut_out_buffer_1   : 2   3   3   4   4   
inv_lut_0sram_driver_2 : 2   2   2   2   2   
rest_lut_int_buffer    : 1   1   1   1   1   
inv_lut_int_buffer_2   : 3   3   3   3   3   
inv_lut_int_buffer_1   : 2   2   2   2   2   
ptran_lut_L1           : 3   4   4   4   4   
ptran_lut_L2           : 5   6   6   6   7   
ptran_lut_L3           : 4   4   5   5   4   
ptran_lut_L4           : 8   9   10  9   10  
ptran_lut_L5           : 9   10  11  11  12  

lut_a_driver:
inv_lut_a_driver_2 : 9   12  13  10  10  

lut_a_driver_not:
inv_lut_a_driver_not_1 : 6   7   7   6   5   
inv_lut_a_driver_not_2 : 8   10  10  9   9   

lut_b_driver:
inv_lut_b_driver_2 : 9   11  12  11  13  

lut_b_driver_not:
inv_lut_b_driver_not_1 : 6   7   6   6   7   
inv_lut_b_driver_not_2 : 7   9   9   8   10  

lut_c_driver:
rest_lut_c_driver    : 1   1   1   1   1   
inv_lut_c_driver_2   : 4   6   6   6   5   
inv_lut_c_driver_1   : 5   7   8   8   7   
ptran_lut_c_driver_0 : 5   6   6   6   5   
inv_lut_c_driver_0   : 12  14  13  12  13  

lut_c_driver_not:
inv_lut_c_driver_not_2 : 5   6   7   8   6   
inv_lut_c_driver_not_1 : 2   3   4   3   3   

lut_d_driver:
inv_lut_d_driver_2 : 4   5   6   5   6   

lut_d_driver_not:
inv_lut_d_driver_not_2 : 4   5   5   5   5   
inv_lut_d_driver_not_1 : 3   3   3   3   3   

lut_e_driver:
inv_lut_e_driver_2 : 3   3   3   3   3   

lut_e_driver_not:
inv_lut_e_driver_not_1 : 2   2   2   2   2   
inv_lut_e_driver_not_2 : 3   3   4   3   4   

lut_f_driver:
inv_lut_f_driver_2 : 4   4   4   4   4   

lut_f_driver_not:
inv_lut_f_driver_not_1 : 3   3   2   2   3   
inv_lut_f_driver_not_2 : 3   4   4   4   4   

sb_mux:
ptran_sb_mux_L2 : 5   5   6   5   6   
ptran_sb_mux_L1 : 3   4   4   4   5   
inv_sb_mux_1    : 4   5   5   5   5   
rest_sb_mux     : 1   1   1   1   1   
inv_sb_mux_2    : 20  23  23  24  24  


TOTALS:
Area		Delay		Cost
1126.925	2.3772e-10	0.26789
1214.273	1.6009e-10	0.19439
1221.296	1.4884e-10	0.18178
1222.079	1.4973e-10	0.18298
1236.883	1.4741e-10	0.18233

Evaluating termination conditions...
FPGA TRANSISTOR SIZING ITERATION #6

determining a floorplan for this sizing iteration
searching for a height for the logic tile 34926.7394756
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
searching for a height for the logic tile 35276.0068704
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
found the best tile height: 35276.0068704
*** UPDATING DELAYS ***
  Updating delay for sb_mux
  Updating delay for cb_mux
  Updating delay for local_mux
  Updating delay for local_ble_output
  Updating delay for general_ble_output
  Updating delay for flut_mux
  Updating delay for lut
  Updating delay for lut_a
  Updating delay for lut_a_driver
  Updating delay for lut_a_driver_not
  Updating delay for lut_c
  Updating delay for lut_c_driver
  Updating delay for lut_c_driver_not
  Updating delay for lut_b
  Updating delay for lut_b_driver
  Updating delay for lut_b_driver_not
  Updating delay for lut_e
  Updating delay for lut_e_driver
  Updating delay for lut_e_driver_not
  Updating delay for lut_d
  Updating delay for lut_d_driver
  Updating delay for lut_d_driver_not
  Updating delay for lut_f
  Updating delay for lut_f_driver
  Updating delay for lut_f_driver_not
Sizing will begin now.
Current Cost: 0.163640748648
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: hard_block_local_mux                     |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_hard_block_local_mux_L1
ptran_hard_block_local_mux_L2
inv_hard_block_local_mux_1
inv_hard_block_local_mux_2

Transistor size ranges for hard_block_local_mux:
inv_hard_block_local_mux_1     : [1 -> 4]   
rest_hard_block_local_mux      : [1 -> 1]   
inv_hard_block_local_mux_2     : [2 -> 6]   
ptran_hard_block_local_mux_L2  : [1 -> 5]   
ptran_hard_block_local_mux_L1  : [1 -> 4]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.545e-11 trise=1.248e-11 diff=2.97e-12
NMOS=180.0  PMOS=90.0: tfall=1.617e-11 trise=1.415e-11 diff=2.02e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.555e-11 trise=3.243e-11 diff=3.12e-12
NMOS=360.0  PMOS=180.0: tfall=3.495e-11 trise=3.588e-11 diff=-9.3e-13
Upper bound found, NMOS=360.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 306.0

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.617e-11, trise=1.407e-11, erf_err=13.0%)
inv_hard_block_local_mux_2 (N=306 P=180, tfall=3.491e-11, trise=3.495e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.547e-11 trise=1.332e-11 diff=2.15e-12
NMOS=180.0  PMOS=90.0: tfall=1.617e-11 trise=1.407e-11 diff=2.1e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.555e-11 trise=3.243e-11 diff=3.12e-12
NMOS=360.0  PMOS=180.0: tfall=3.495e-11 trise=3.588e-11 diff=-9.3e-13
Upper bound found, NMOS=360.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 306.0

ERF SUMMARY (iteration 2):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.617e-11, trise=1.407e-11, erf_err=13.0%)
inv_hard_block_local_mux_2 (N=306 P=180, tfall=3.491e-11, trise=3.495e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.547e-11 trise=1.332e-11 diff=2.15e-12
NMOS=180.0  PMOS=90.0: tfall=1.617e-11 trise=1.407e-11 diff=2.1e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.555e-11 trise=3.243e-11 diff=3.12e-12
NMOS=360.0  PMOS=180.0: tfall=3.495e-11 trise=3.588e-11 diff=-9.3e-13
Upper bound found, NMOS=360.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 306.0

ERF SUMMARY (iteration 3):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.617e-11, trise=1.407e-11, erf_err=13.0%)
inv_hard_block_local_mux_2 (N=306 P=180, tfall=3.491e-11, trise=3.495e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.547e-11 trise=1.332e-11 diff=2.15e-12
NMOS=180.0  PMOS=90.0: tfall=1.617e-11 trise=1.407e-11 diff=2.1e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180.0
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.555e-11 trise=3.243e-11 diff=3.12e-12
NMOS=360.0  PMOS=180.0: tfall=3.495e-11 trise=3.588e-11 diff=-9.3e-13
Upper bound found, NMOS=360.0
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [270, 315]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 306.0

ERF SUMMARY (iteration 4):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.617e-11, trise=1.407e-11, erf_err=13.0%)
inv_hard_block_local_mux_2 (N=306 P=180, tfall=3.491e-11, trise=3.495e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 400 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #126   cost=2.9e-05  area=0.781   delay=3.67e-11  tfall=3.66e-11  trise=3.68e-11  
Combo #146   cost=2.9e-05  area=0.781   delay=3.67e-11  tfall=3.72e-11  trise=3.63e-11  
Combo #247   cost=2.9e-05  area=0.831   delay=3.47e-11  tfall=3.46e-11  trise=3.48e-11  
Combo #147   cost=2.9e-05  area=0.807   delay=3.58e-11  tfall=3.61e-11  trise=3.56e-11  
Combo #127   cost=2.9e-05  area=0.807   delay=3.59e-11  tfall=3.55e-11  trise=3.63e-11  
Combo #246   cost=2.9e-05  area=0.805   delay=3.6e-11   tfall=3.61e-11  trise=3.6e-11   
Combo #266   cost=2.9e-05  area=0.805   delay=3.62e-11  tfall=3.65e-11  trise=3.6e-11   
Combo #227   cost=2.9e-05  area=0.831   delay=3.51e-11  tfall=3.43e-11  trise=3.59e-11  
Combo #267   cost=2.9e-05  area=0.831   delay=3.51e-11  tfall=3.55e-11  trise=3.48e-11  
Combo #166   cost=2.9e-05  area=0.781   delay=3.74e-11  tfall=3.8e-11   trise=3.69e-11  

Re-equalizing rise and fall times on combo #126 (ranked #1)

ERF MONITOR: inv_hard_block_local_mux_1
Looking for inv_hard_block_local_mux_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.545e-11 trise=1.377e-11 diff=1.68e-12
NMOS=180  PMOS=90: tfall=1.645e-11 trise=1.482e-11 diff=1.63e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=180
ERF MONITOR: inv_hard_block_local_mux_2
Looking for inv_hard_block_local_mux_2_nmos size upper bound
NMOS=135  PMOS=135: tfall=3.650e-11 trise=3.352e-11 diff=2.98e-12
NMOS=270  PMOS=135: tfall=3.512e-11 trise=3.642e-11 diff=-1.3e-12
Upper bound found, NMOS=270
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: hard_block_local_mux/hard_block_local_mux.sp
ERF PMOS size is 223

ERF SUMMARY (iteration 1):
inv_hard_block_local_mux_1 (N=180 P=90, tfall=1.646e-11, trise=1.49e-11, erf_err=9.5%)
inv_hard_block_local_mux_2 (N=223 P=135, tfall=3.528e-11, trise=3.53e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #126   cost=2.8e-05  area=0.781   delay=3.58e-11  tfall=3.44e-11  trise=3.58e-11  

Sizing results for hard_block_local_mux:
inv_hard_block_local_mux_2_pmos    : 3.0 
ptran_hard_block_local_mux_L2_nmos : 2.0 
inv_hard_block_local_mux_1_nmos    : 4.0 
ptran_hard_block_local_mux_L1_nmos : 2.0 
inv_hard_block_local_mux_1_pmos    : 2.0 
inv_hard_block_local_mux_2_nmos    : 4.0 
rest_hard_block_local_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: sb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_sb_mux_L1
ptran_sb_mux_L2
inv_sb_mux_1
inv_sb_mux_2

Transistor size ranges for sb_mux:
ptran_sb_mux_L2  : [4 -> 8]   
ptran_sb_mux_L1  : [3 -> 7]   
inv_sb_mux_1     : [3 -> 7]   
rest_sb_mux      : [1 -> 1]   
inv_sb_mux_2     : [22 -> 26] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.883e-11 trise=6.432e-11 diff=-3.549e-11
NMOS=225.0  PMOS=450.0: tfall=3.887e-11 trise=5.396e-11 diff=-1.509e-11
NMOS=225.0  PMOS=675.0: tfall=4.740e-11 trise=5.127e-11 diff=-3.87e-12
NMOS=225.0  PMOS=900.0: tfall=5.586e-11 trise=5.032e-11 diff=5.54e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 763.0

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1080.0  PMOS=1080.0: tfall=1.662e-10 trise=2.152e-10 diff=-4.9e-11
NMOS=1080.0  PMOS=2160.0: tfall=1.713e-10 trise=1.812e-10 diff=-9.9e-12
NMOS=1080.0  PMOS=3240.0: tfall=1.762e-10 trise=1.748e-10 diff=1.4e-12
Upper bound found, PMOS=3240.0
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [3015, 3060]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 3032.0

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=763, tfall=5.857e-11, trise=5.691e-11, erf_err=2.8%)
inv_sb_mux_2 (N=1080 P=3032, tfall=1.755e-10, trise=1.755e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #282   cost=0.181346 area=1218.886delay=1.488e-10 tfall=1.929e-10 trise=1.903e-10 
Combo #281   cost=0.181359 area=1215.449delay=1.492e-10 tfall=1.941e-10 trise=1.912e-10 
Combo #257   cost=0.181383 area=1215.612delay=1.492e-10 tfall=1.948e-10 trise=1.905e-10 
Combo #307   cost=0.181429 area=1222.146delay=1.485e-10 tfall=1.913e-10 trise=1.903e-10 
Combo #256   cost=0.181468 area=1212.175delay=1.497e-10 tfall=1.963e-10 trise=1.914e-10 
Combo #432   cost=0.181482 area=1226.574delay=1.48e-10  tfall=1.906e-10 trise=1.886e-10 
Combo #457   cost=0.181483 area=1229.821delay=1.476e-10 tfall=1.889e-10 trise=1.884e-10 
Combo #382   cost=0.181493 area=1220.04 delay=1.488e-10 tfall=1.938e-10 trise=1.893e-10 
Combo #306   cost=0.181495 area=1218.709delay=1.489e-10 tfall=1.926e-10 trise=1.913e-10 
Combo #462   cost=0.181502 area=1244.144delay=1.459e-10 tfall=1.846e-10 trise=1.845e-10 

Re-equalizing rise and fall times on combo #282 (ranked #1)

ERF MONITOR: inv_sb_mux_1
Looking for inv_sb_mux_1_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.942e-11 trise=6.797e-11 diff=-3.855e-11
NMOS=225  PMOS=450: tfall=4.003e-11 trise=5.760e-11 diff=-1.757e-11
NMOS=225  PMOS=675: tfall=4.918e-11 trise=5.503e-11 diff=-5.85e-12
NMOS=225  PMOS=900: tfall=5.844e-11 trise=5.454e-11 diff=3.9e-12
Upper bound found, PMOS=900
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [765, 810]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 809

ERF MONITOR: inv_sb_mux_2
Looking for inv_sb_mux_2_pmos size upper bound
NMOS=1035  PMOS=1035: tfall=1.707e-10 trise=2.223e-10 diff=-5.16e-11
NMOS=1035  PMOS=2070: tfall=1.755e-10 trise=1.862e-10 diff=-1.07e-11
NMOS=1035  PMOS=3105: tfall=1.805e-10 trise=1.790e-10 diff=1.5e-12
Upper bound found, PMOS=3105
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size in range: [2925, 2970]
Running HSPICE sweep on: sb_mux/sb_mux.sp
ERF PMOS size is 2939

ERF SUMMARY (iteration 1):
inv_sb_mux_1 (N=225 P=809, tfall=6.186e-11, trise=6.036e-11, erf_err=2.4%)
inv_sb_mux_2 (N=1035 P=2939, tfall=1.797e-10, trise=1.797e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #282   cost=0.163166 area=1219.287delay=1.338e-10 tfall=1.805e-10 trise=1.822e-10 

Sizing results for sb_mux:
inv_sb_mux_2_pmos    : 65.0
ptran_sb_mux_L2_nmos : 6.0 
ptran_sb_mux_L1_nmos : 4.0 
inv_sb_mux_1_nmos    : 5.0 
inv_sb_mux_2_nmos    : 23.0
inv_sb_mux_1_pmos    : 17.0
rest_sb_mux_pmos     : 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 423.825146914
Current Cost: 0.163165505955
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: cb_mux                                   |
|------------------------------------------------------------------------------|

Found 4 elements to size
ptran_cb_mux_L1
ptran_cb_mux_L2
inv_cb_mux_1
inv_cb_mux_2

Transistor size ranges for cb_mux:
ptran_cb_mux_L2  : [1 -> 5]   
ptran_cb_mux_L1  : [1 -> 4]   
inv_cb_mux_1     : [1 -> 4]   
rest_cb_mux      : [1 -> 1]   
inv_cb_mux_2     : [4 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=3.759e-11 trise=1.161e-10 diff=-7.851e-11
NMOS=90.0  PMOS=180.0: tfall=4.775e-11 trise=1.021e-10 diff=-5.435e-11
NMOS=90.0  PMOS=270.0: tfall=5.639e-11 trise=9.692e-11 diff=-4.053e-11
NMOS=90.0  PMOS=360.0: tfall=6.488e-11 trise=9.441e-11 diff=-2.953e-11
NMOS=90.0  PMOS=450.0: tfall=7.310e-11 trise=9.310e-11 diff=-2e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270.0  PMOS=540.0: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.208e-11 trise=1.211e-10 diff=-7.902e-11
NMOS=90.0  PMOS=180.0: tfall=5.164e-11 trise=1.053e-10 diff=-5.366e-11
NMOS=90.0  PMOS=270.0: tfall=6.003e-11 trise=9.934e-11 diff=-3.931e-11
NMOS=90.0  PMOS=360.0: tfall=6.838e-11 trise=9.634e-11 diff=-2.796e-11
NMOS=90.0  PMOS=450.0: tfall=7.638e-11 trise=9.491e-11 diff=-1.853e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270.0  PMOS=540.0: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.208e-11 trise=1.211e-10 diff=-7.902e-11
NMOS=90.0  PMOS=180.0: tfall=5.164e-11 trise=1.053e-10 diff=-5.366e-11
NMOS=90.0  PMOS=270.0: tfall=6.003e-11 trise=9.934e-11 diff=-3.931e-11
NMOS=90.0  PMOS=360.0: tfall=6.838e-11 trise=9.634e-11 diff=-2.796e-11
NMOS=90.0  PMOS=450.0: tfall=7.638e-11 trise=9.491e-11 diff=-1.853e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270.0  PMOS=540.0: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=4.208e-11 trise=1.211e-10 diff=-7.902e-11
NMOS=90.0  PMOS=180.0: tfall=5.164e-11 trise=1.053e-10 diff=-5.366e-11
NMOS=90.0  PMOS=270.0: tfall=6.003e-11 trise=9.934e-11 diff=-3.931e-11
NMOS=90.0  PMOS=360.0: tfall=6.838e-11 trise=9.634e-11 diff=-2.796e-11
NMOS=90.0  PMOS=450.0: tfall=7.638e-11 trise=9.491e-11 diff=-1.853e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450.0

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270.0  PMOS=540.0: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464.0

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 400 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #147   cost=0.177627 area=1219.368delay=1.457e-10 tfall=1.321e-10 trise=1.309e-10 
Combo #127   cost=0.177644 area=1218.615delay=1.458e-10 tfall=1.331e-10 trise=1.32e-10  
Combo #167   cost=0.177685 area=1220.099delay=1.456e-10 tfall=1.316e-10 trise=1.306e-10 
Combo #107   cost=0.177782 area=1217.831delay=1.46e-10  tfall=1.35e-10  trise=1.343e-10 
Combo #187   cost=0.177789 area=1220.811delay=1.456e-10 tfall=1.314e-10 trise=1.308e-10 
Combo #148   cost=0.177825 area=1221.891delay=1.455e-10 tfall=1.298e-10 trise=1.304e-10 
Combo #128   cost=0.17786  area=1221.137delay=1.457e-10 tfall=1.31e-10  trise=1.316e-10 
Combo #168   cost=0.177871 area=1222.621delay=1.455e-10 tfall=1.292e-10 trise=1.3e-10   
Combo #146   cost=0.177896 area=1216.635delay=1.462e-10 tfall=1.39e-10  trise=1.351e-10 
Combo #126   cost=0.177918 area=1215.881delay=1.463e-10 tfall=1.402e-10 trise=1.361e-10 

Re-equalizing rise and fall times on combo #147 (ranked #1)

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.759e-11 trise=1.161e-10 diff=-7.851e-11
NMOS=90  PMOS=180: tfall=4.775e-11 trise=1.021e-10 diff=-5.435e-11
NMOS=90  PMOS=270: tfall=5.639e-11 trise=9.692e-11 diff=-4.053e-11
NMOS=90  PMOS=360: tfall=6.488e-11 trise=9.441e-11 diff=-2.953e-11
NMOS=90  PMOS=450: tfall=7.310e-11 trise=9.310e-11 diff=-2e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270  PMOS=540: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 1):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.208e-11 trise=1.211e-10 diff=-7.902e-11
NMOS=90  PMOS=180: tfall=5.164e-11 trise=1.053e-10 diff=-5.366e-11
NMOS=90  PMOS=270: tfall=6.003e-11 trise=9.934e-11 diff=-3.931e-11
NMOS=90  PMOS=360: tfall=6.838e-11 trise=9.634e-11 diff=-2.796e-11
NMOS=90  PMOS=450: tfall=7.638e-11 trise=9.491e-11 diff=-1.853e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270  PMOS=540: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 2):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.208e-11 trise=1.211e-10 diff=-7.902e-11
NMOS=90  PMOS=180: tfall=5.164e-11 trise=1.053e-10 diff=-5.366e-11
NMOS=90  PMOS=270: tfall=6.003e-11 trise=9.934e-11 diff=-3.931e-11
NMOS=90  PMOS=360: tfall=6.838e-11 trise=9.634e-11 diff=-2.796e-11
NMOS=90  PMOS=450: tfall=7.638e-11 trise=9.491e-11 diff=-1.853e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270  PMOS=540: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 3):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_cb_mux_1
Looking for inv_cb_mux_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=4.208e-11 trise=1.211e-10 diff=-7.902e-11
NMOS=90  PMOS=180: tfall=5.164e-11 trise=1.053e-10 diff=-5.366e-11
NMOS=90  PMOS=270: tfall=6.003e-11 trise=9.934e-11 diff=-3.931e-11
NMOS=90  PMOS=360: tfall=6.838e-11 trise=9.634e-11 diff=-2.796e-11
NMOS=90  PMOS=450: tfall=7.638e-11 trise=9.491e-11 diff=-1.853e-11
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_cb_mux_2
Looking for inv_cb_mux_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.205e-10 trise=1.316e-10 diff=-1.11e-11
NMOS=270  PMOS=540: tfall=1.246e-10 trise=1.220e-10 diff=2.6e-12
Upper bound found, PMOS=540
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: cb_mux/cb_mux.sp
ERF PMOS size is 464

ERF SUMMARY (iteration 4):
inv_cb_mux_1 (N=90 P=450, tfall=7.638e-11, trise=9.491e-11, erf_err=24.3%)
inv_cb_mux_2 (N=270 P=464, tfall=1.235e-10, trise=1.235e-10, erf_err=0.0%)
One or more inverter(s) failed to meet ERF tolerance
Stopping ERF because max iterations reached

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #147   cost=0.163226 area=1219.287delay=1.339e-10 tfall=1.244e-10 trise=1.237e-10 

Sizing results for cb_mux:
inv_cb_mux_1_nmos    : 2.0 
inv_cb_mux_2_nmos    : 6.0 
inv_cb_mux_1_pmos    : 10.0
inv_cb_mux_2_pmos    : 10.0
rest_cb_mux_pmos     : 1.0 
ptran_cb_mux_L2_nmos : 3.0 
ptran_cb_mux_L1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 442.856559992
Current Cost: 0.163225799679
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_mux                                |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_mux_L1
ptran_local_mux_L2
inv_local_mux_1

Transistor size ranges for local_mux:
inv_local_mux_1     : [1 -> 8]   
ptran_local_mux_L2  : [1 -> 8]   
ptran_local_mux_L1  : [1 -> 8]   
rest_local_mux      : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.454e-11 trise=5.255e-11 diff=-1.801e-11
NMOS=180.0  PMOS=360.0: tfall=4.074e-11 trise=4.545e-11 diff=-4.71e-12
NMOS=180.0  PMOS=540.0: tfall=4.673e-11 trise=4.356e-11 diff=3.17e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 457.0

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=180 P=457, tfall=4.403e-11, trise=4.404e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #129   cost=0.178879 area=1220.417delay=1.466e-10 tfall=9.27e-11  trise=8.68e-11  
Combo #130   cost=0.179015 area=1222.98 delay=1.464e-10 tfall=8.99e-11  trise=8.43e-11  
Combo #65    cost=0.179024 area=1218.787delay=1.469e-10 tfall=9.88e-11  trise=8.92e-11  
Combo #193   cost=0.179097 area=1221.935delay=1.466e-10 tfall=9.23e-11  trise=8.71e-11  
Combo #194   cost=0.179179 area=1224.498delay=1.463e-10 tfall=8.88e-11  trise=8.41e-11  
Combo #66    cost=0.179195 area=1221.35 delay=1.467e-10 tfall=9.66e-11  trise=8.69e-11  
Combo #131   cost=0.179365 area=1225.345delay=1.464e-10 tfall=8.99e-11  trise=8.43e-11  
Combo #257   cost=0.179445 area=1223.38 delay=1.467e-10 tfall=9.43e-11  trise=8.81e-11  
Combo #137   cost=0.179487 area=1238.092delay=1.45e-10  tfall=6.97e-11  trise=6.63e-11  
Combo #138   cost=0.17949  area=1240.655delay=1.447e-10 tfall=6.54e-11  trise=6.25e-11  

Re-equalizing rise and fall times on combo #129 (ranked #1)

ERF MONITOR: inv_local_mux_1
Looking for inv_local_mux_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=5.577e-11 trise=7.632e-11 diff=-2.055e-11
NMOS=135  PMOS=270: tfall=6.536e-11 trise=6.593e-11 diff=-5.7e-13
NMOS=135  PMOS=405: tfall=7.586e-11 trise=6.303e-11 diff=1.283e-11
Upper bound found, PMOS=405
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size in range: [270, 315]
Running HSPICE sweep on: local_mux/local_mux.sp
ERF PMOS size is 276

ERF SUMMARY (iteration 1):
inv_local_mux_1 (N=135 P=276, tfall=6.574e-11, trise=6.572e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #129   cost=0.163097 area=1219.73 delay=1.337e-10 tfall=6.59e-11  trise=6.53e-11  

Sizing results for local_mux:
inv_local_mux_1_nmos    : 3.0 
inv_local_mux_1_pmos    : 6.0 
ptran_local_mux_L1_nmos : 1.0 
rest_local_mux_pmos     : 1.0 
ptran_local_mux_L2_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 216.548722029
Current Cost: 0.163096668365
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut                                      |
|------------------------------------------------------------------------------|

Found 10 elements to size
Too many elements to size at once...
Creating the following groups:

GROUP 1
inv_lut_0sram_driver_2
ptran_lut_L1
ptran_lut_L2
ptran_lut_L3
inv_lut_int_buffer_1

GROUP 2
inv_lut_int_buffer_2
ptran_lut_L4
ptran_lut_L5
inv_lut_out_buffer_1
inv_lut_out_buffer_2

Determining initial inverter P/N ratios for all transistor groups...
ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.535e-12 trise=1.652e-11 diff=-8.985e-12
NMOS=90.0  PMOS=180.0: tfall=9.283e-12 trise=1.156e-11 diff=-2.277e-12
NMOS=90.0  PMOS=270.0: tfall=1.123e-11 trise=1.074e-11 diff=4.9e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 229.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.056e-10 trise=4.755e-11 diff=5.805e-11
NMOS=180.0  PMOS=90.0: tfall=8.075e-11 trise=5.134e-11 diff=2.941e-11
NMOS=270.0  PMOS=90.0: tfall=7.249e-11 trise=5.511e-11 diff=1.738e-11
NMOS=360.0  PMOS=90.0: tfall=6.775e-11 trise=5.909e-11 diff=8.66e-12
NMOS=450.0  PMOS=90.0: tfall=6.565e-11 trise=6.262e-11 diff=3.03e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.945e-11 trise=9.422e-11 diff=-2.477e-11
NMOS=135.0  PMOS=270.0: tfall=7.306e-11 trise=8.703e-11 diff=-1.397e-11
NMOS=135.0  PMOS=405.0: tfall=7.570e-11 trise=8.538e-11 diff=-9.68e-12
NMOS=135.0  PMOS=540.0: tfall=7.829e-11 trise=8.529e-11 diff=-7e-12
NMOS=135.0  PMOS=675.0: tfall=8.109e-11 trise=8.512e-11 diff=-4.03e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.435e-10 trise=1.120e-10 diff=3.15e-11
NMOS=360.0  PMOS=180.0: tfall=1.266e-10 trise=1.153e-10 diff=1.13e-11
NMOS=540.0  PMOS=180.0: tfall=1.207e-10 trise=1.178e-10 diff=2.9e-12
NMOS=720.0  PMOS=180.0: tfall=1.183e-10 trise=1.207e-10 diff=-2.4e-12
Upper bound found, NMOS=720.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 635.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.331e-10 trise=1.584e-10 diff=-2.53e-11
NMOS=180.0  PMOS=360.0: tfall=1.352e-10 trise=1.479e-10 diff=-1.27e-11
NMOS=180.0  PMOS=540.0: tfall=1.368e-10 trise=1.432e-10 diff=-6.4e-12
NMOS=180.0  PMOS=720.0: tfall=1.393e-10 trise=1.412e-10 diff=-1.9e-12
NMOS=180.0  PMOS=900.0: tfall=1.406e-10 trise=1.403e-10 diff=3e-13
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 873.0

ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=229, tfall=1.078e-11, trise=1.096e-11, erf_err=1.7%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.646e-11, trise=6.991e-11, erf_err=8.6%)
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.109e-11, trise=8.551e-11, erf_err=5.5%)
inv_lut_out_buffer_1 (N=635 P=180, tfall=1.253e-10, trise=1.236e-10, erf_err=1.4%)
inv_lut_out_buffer_2 (N=180 P=873, tfall=1.404e-10, trise=1.404e-10, erf_err=0.0%)
All inverters met ERF tolerance

Transistor size ranges for lut:
inv_lut_0sram_driver_2  : [1 -> 4]   
rest_lut_int_buffer     : [1 -> 1]   
inv_lut_int_buffer_1    : [1 -> 4]   
ptran_lut_L1            : [2 -> 6]   
ptran_lut_L2            : [5 -> 9]   
ptran_lut_L3            : [2 -> 6]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=7.755e-12 trise=1.652e-11 diff=-8.765e-12
NMOS=90.0  PMOS=180.0: tfall=9.257e-12 trise=1.156e-11 diff=-2.303e-12
NMOS=90.0  PMOS=270.0: tfall=1.169e-11 trise=1.074e-11 diff=9.5e-13
Upper bound found, PMOS=270.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 233.0

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90.0  PMOS=90.0: tfall=1.363e-10 trise=5.523e-11 diff=8.107e-11
NMOS=180.0  PMOS=90.0: tfall=9.914e-11 trise=5.913e-11 diff=4.001e-11
NMOS=270.0  PMOS=90.0: tfall=8.594e-11 trise=6.303e-11 diff=2.291e-11
NMOS=360.0  PMOS=90.0: tfall=7.985e-11 trise=6.667e-11 diff=1.318e-11
NMOS=450.0  PMOS=90.0: tfall=7.648e-11 trise=7.010e-11 diff=6.38e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450.0
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=233, tfall=1.089e-11, trise=1.093e-11, erf_err=0.4%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.648e-11, trise=7.01e-11, erf_err=8.3%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 2000 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #683   cost=0.177038 area=1219.503delay=1.452e-10 tfall=1.425e-10 trise=1.425e-10 
Combo #682   cost=0.177095 area=1218.309delay=1.454e-10 tfall=1.43e-10  trise=1.439e-10 
Combo #678   cost=0.177141 area=1217.211delay=1.455e-10 tfall=1.44e-10  trise=1.446e-10 
Combo #688   cost=0.177141 area=1221.721delay=1.45e-10  tfall=1.423e-10 trise=1.409e-10 
Combo #684   cost=0.177168 area=1220.648delay=1.451e-10 tfall=1.427e-10 trise=1.42e-10  
Combo #687   cost=0.177199 area=1220.528delay=1.452e-10 tfall=1.425e-10 trise=1.426e-10 
Combo #708   cost=0.177244 area=1224.277delay=1.448e-10 tfall=1.405e-10 trise=1.405e-10 
Combo #657   cost=0.177254 area=1213.264delay=1.461e-10 tfall=1.477e-10 trise=1.466e-10 
Combo #689   cost=0.177283 area=1222.867delay=1.45e-10  tfall=1.428e-10 trise=1.402e-10 
Combo #658   cost=0.177283 area=1214.458delay=1.46e-10  tfall=1.474e-10 trise=1.457e-10 

Re-equalizing rise and fall times on combo #683 (ranked #1)

ERF MONITOR: inv_lut_0sram_driver_2
Looking for inv_lut_0sram_driver_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=7.754e-12 trise=1.634e-11 diff=-8.586e-12
NMOS=90  PMOS=180: tfall=9.257e-12 trise=1.147e-11 diff=-2.213e-12
NMOS=90  PMOS=270: tfall=1.169e-11 trise=1.068e-11 diff=1.01e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 231

ERF MONITOR: inv_lut_int_buffer_1
Looking for inv_lut_int_buffer_1_nmos size upper bound
NMOS=90  PMOS=90: tfall=1.396e-10 trise=5.547e-11 diff=8.413e-11
NMOS=180  PMOS=90: tfall=1.005e-10 trise=5.933e-11 diff=4.117e-11
NMOS=270  PMOS=90: tfall=8.688e-11 trise=6.321e-11 diff=2.367e-11
NMOS=360  PMOS=90: tfall=8.019e-11 trise=6.669e-11 diff=1.35e-11
NMOS=450  PMOS=90: tfall=7.655e-11 trise=7.000e-11 diff=6.55e-12
Increasing NMOS is no longer decreasing tfall 
or the ratio is too large, using NMOS=450
ERF SUMMARY (iteration 1):
inv_lut_0sram_driver_2 (N=90 P=231, tfall=1.084e-11, trise=1.088e-11, erf_err=0.4%)
inv_lut_int_buffer_1 (N=450 P=90, tfall=7.655e-11, trise=7e-11, erf_err=8.6%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #683   cost=0.162976 area=1218.648delay=1.337e-10 tfall=1.408e-10 trise=1.406e-10 

Sizing results for lut:
ptran_lut_L1_nmos           : 4.0 
rest_lut_int_buffer_pmos    : 1.0 
inv_lut_0sram_driver_2_pmos : 5.0 
inv_lut_int_buffer_1_nmos   : 10.0
ptran_lut_L2_nmos           : 6.0 
inv_lut_0sram_driver_2_nmos : 2.0 
ptran_lut_L3_nmos           : 5.0 
inv_lut_int_buffer_1_pmos   : 2.0 

Validating transistor sizes
Sizing results are valid

Transistor size ranges for lut:
rest_lut_out_buffer   : [1 -> 1]   
inv_lut_out_buffer_2  : [2 -> 6]   
inv_lut_out_buffer_1  : [2 -> 6]   
inv_lut_int_buffer_2  : [1 -> 5]   
ptran_lut_L4          : [8 -> 12]  
ptran_lut_L5          : [10 -> 14] 

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135.0  PMOS=135.0: tfall=6.987e-11 trise=9.515e-11 diff=-2.528e-11
NMOS=135.0  PMOS=270.0: tfall=7.307e-11 trise=8.768e-11 diff=-1.461e-11
NMOS=135.0  PMOS=405.0: tfall=7.564e-11 trise=8.579e-11 diff=-1.015e-11
NMOS=135.0  PMOS=540.0: tfall=7.841e-11 trise=8.531e-11 diff=-6.9e-12
NMOS=135.0  PMOS=675.0: tfall=8.159e-11 trise=8.539e-11 diff=-3.8e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675.0

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.438e-10 trise=1.123e-10 diff=3.15e-11
NMOS=360.0  PMOS=180.0: tfall=1.269e-10 trise=1.153e-10 diff=1.16e-11
NMOS=540.0  PMOS=180.0: tfall=1.213e-10 trise=1.180e-10 diff=3.3e-12
NMOS=720.0  PMOS=180.0: tfall=1.185e-10 trise=1.209e-10 diff=-2.4e-12
Upper bound found, NMOS=720.0
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 639.0

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.334e-10 trise=1.586e-10 diff=-2.52e-11
NMOS=180.0  PMOS=360.0: tfall=1.353e-10 trise=1.480e-10 diff=-1.27e-11
NMOS=180.0  PMOS=540.0: tfall=1.371e-10 trise=1.437e-10 diff=-6.6e-12
NMOS=180.0  PMOS=720.0: tfall=1.390e-10 trise=1.415e-10 diff=-2.5e-12
NMOS=180.0  PMOS=900.0: tfall=1.407e-10 trise=1.404e-10 diff=3e-13
Upper bound found, PMOS=900.0
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 873.0

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.159e-11, trise=8.579e-11, erf_err=5.1%)
inv_lut_out_buffer_1 (N=639 P=180, tfall=1.256e-10, trise=1.239e-10, erf_err=1.4%)
inv_lut_out_buffer_2 (N=180 P=873, tfall=1.405e-10, trise=1.405e-10, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 3125 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #1562  cost=0.176491 area=1218.659delay=1.448e-10 tfall=1.407e-10 trise=1.408e-10 
Combo #1561  cost=0.176503 area=1218.408delay=1.449e-10 tfall=1.405e-10 trise=1.414e-10 
Combo #1567  cost=0.176505 area=1219.169delay=1.448e-10 tfall=1.407e-10 trise=1.403e-10 
Combo #1556  cost=0.176513 area=1217.889delay=1.449e-10 tfall=1.406e-10 trise=1.42e-10  
Combo #1563  cost=0.176515 area=1218.907delay=1.448e-10 tfall=1.41e-10  trise=1.404e-10 
Combo #1568  cost=0.176529 area=1219.418delay=1.448e-10 tfall=1.41e-10  trise=1.399e-10 
Combo #1566  cost=0.176529 area=1218.918delay=1.448e-10 tfall=1.406e-10 trise=1.409e-10 
Combo #1437  cost=0.176535 area=1218.044delay=1.449e-10 tfall=1.421e-10 trise=1.405e-10 
Combo #1569  cost=0.17654  area=1219.663delay=1.447e-10 tfall=1.412e-10 trise=1.395e-10 
Combo #1572  cost=0.176541 area=1219.672delay=1.447e-10 tfall=1.408e-10 trise=1.399e-10 

Re-equalizing rise and fall times on combo #1562 (ranked #1)

ERF MONITOR: inv_lut_int_buffer_2
Looking for inv_lut_int_buffer_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.987e-11 trise=9.515e-11 diff=-2.528e-11
NMOS=135  PMOS=270: tfall=7.307e-11 trise=8.768e-11 diff=-1.461e-11
NMOS=135  PMOS=405: tfall=7.564e-11 trise=8.579e-11 diff=-1.015e-11
NMOS=135  PMOS=540: tfall=7.841e-11 trise=8.531e-11 diff=-6.9e-12
NMOS=135  PMOS=675: tfall=8.159e-11 trise=8.539e-11 diff=-3.8e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=675

ERF MONITOR: inv_lut_out_buffer_1
Looking for inv_lut_out_buffer_1_nmos size upper bound
NMOS=180  PMOS=180: tfall=1.438e-10 trise=1.123e-10 diff=3.15e-11
NMOS=360  PMOS=180: tfall=1.269e-10 trise=1.153e-10 diff=1.16e-11
NMOS=540  PMOS=180: tfall=1.213e-10 trise=1.180e-10 diff=3.3e-12
NMOS=720  PMOS=180: tfall=1.185e-10 trise=1.209e-10 diff=-2.4e-12
Upper bound found, NMOS=720
Running HSPICE sweep on: lut/lut.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 639

ERF MONITOR: inv_lut_out_buffer_2
Looking for inv_lut_out_buffer_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=1.334e-10 trise=1.586e-10 diff=-2.52e-11
NMOS=180  PMOS=360: tfall=1.353e-10 trise=1.480e-10 diff=-1.27e-11
NMOS=180  PMOS=540: tfall=1.371e-10 trise=1.437e-10 diff=-6.6e-12
NMOS=180  PMOS=720: tfall=1.390e-10 trise=1.415e-10 diff=-2.5e-12
NMOS=180  PMOS=900: tfall=1.407e-10 trise=1.404e-10 diff=3e-13
Upper bound found, PMOS=900
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size in range: [855, 900]
Running HSPICE sweep on: lut/lut.sp
ERF PMOS size is 873

ERF SUMMARY (iteration 1):
inv_lut_int_buffer_2 (N=135 P=675, tfall=8.159e-11, trise=8.579e-11, erf_err=5.1%)
inv_lut_out_buffer_1 (N=639 P=180, tfall=1.256e-10, trise=1.239e-10, erf_err=1.4%)
inv_lut_out_buffer_2 (N=180 P=873, tfall=1.405e-10, trise=1.405e-10, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #1562  cost=0.163016 area=1218.586delay=1.338e-10 tfall=1.41e-10  trise=1.403e-10 

Sizing results for lut:
inv_lut_out_buffer_1_pmos : 4.0 
ptran_lut_L5_nmos         : 12.0
inv_lut_out_buffer_2_nmos : 4.0 
inv_lut_out_buffer_1_nmos : 14.0
inv_lut_out_buffer_2_pmos : 19.0
rest_lut_out_buffer_pmos  : 1.0 
ptran_lut_L4_nmos         : 10.0
inv_lut_int_buffer_2_pmos : 15.0
inv_lut_int_buffer_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

Duration: 519.162763834
Current Cost: 0.163016397336
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: flut_mux                                 |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_flut_mux
inv_flut_mux_1
inv_flut_mux_2

Transistor size ranges for flut_mux:
inv_flut_mux_1  : [6 -> 14]  
ptran_flut_mux  : [17 -> 25] 
inv_flut_mux_2  : [4 -> 12]  
rest_flut_mux   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.085e-11 trise=1.741e-11 diff=3.44e-12
NMOS=900.0  PMOS=450.0: tfall=1.601e-11 trise=2.064e-11 diff=-4.63e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [585, 630]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 599.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=4.327e-11 trise=6.594e-11 diff=-2.267e-11
NMOS=360.0  PMOS=720.0: tfall=4.458e-11 trise=5.964e-11 diff=-1.506e-11
NMOS=360.0  PMOS=1080.0: tfall=4.723e-11 trise=5.787e-11 diff=-1.064e-11
NMOS=360.0  PMOS=1440.0: tfall=4.915e-11 trise=5.743e-11 diff=-8.28e-12
NMOS=360.0  PMOS=1800.0: tfall=5.093e-11 trise=5.754e-11 diff=-6.61e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800.0

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=599 P=450, tfall=2.433e-11, trise=2.156e-11, erf_err=11.4%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.093e-11, trise=5.754e-11, erf_err=13.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=2.754e-11 trise=1.967e-11 diff=7.87e-12
NMOS=900.0  PMOS=450.0: tfall=2.071e-11 trise=2.364e-11 diff=-2.93e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [720, 765]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 729.0

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360.0  PMOS=360.0: tfall=4.439e-11 trise=6.438e-11 diff=-1.999e-11
NMOS=360.0  PMOS=720.0: tfall=4.572e-11 trise=5.791e-11 diff=-1.219e-11
NMOS=360.0  PMOS=1080.0: tfall=4.841e-11 trise=5.607e-11 diff=-7.66e-12
NMOS=360.0  PMOS=1440.0: tfall=5.021e-11 trise=5.556e-11 diff=-5.35e-12
NMOS=360.0  PMOS=1800.0: tfall=5.184e-11 trise=5.555e-11 diff=-3.71e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800.0

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=729 P=450, tfall=2.246e-11, trise=2.246e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.184e-11, trise=5.555e-11, erf_err=7.2%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 729 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #445   cost=0.176181 area=1218.701delay=1.446e-10 tfall=5.23e-11  trise=5.62e-11  
Combo #444   cost=0.176183 area=1218.585delay=1.446e-10 tfall=5.22e-11  trise=5.65e-11  
Combo #446   cost=0.176185 area=1218.817delay=1.446e-10 tfall=5.25e-11  trise=5.6e-11   
Combo #535   cost=0.176187 area=1219.201delay=1.445e-10 tfall=5.16e-11  trise=5.64e-11  
Combo #536   cost=0.176188 area=1219.316delay=1.445e-10 tfall=5.18e-11  trise=5.61e-11  
Combo #537   cost=0.17619  area=1219.431delay=1.445e-10 tfall=5.19e-11  trise=5.58e-11  
Combo #526   cost=0.17619  area=1218.863delay=1.446e-10 tfall=5.23e-11  trise=5.61e-11  
Combo #443   cost=0.176191 area=1218.469delay=1.446e-10 tfall=5.2e-11   trise=5.69e-11  
Combo #525   cost=0.176192 area=1218.747delay=1.446e-10 tfall=5.22e-11  trise=5.64e-11  
Combo #447   cost=0.176192 area=1218.931delay=1.445e-10 tfall=5.26e-11  trise=5.57e-11  

Re-equalizing rise and fall times on combo #445 (ranked #1)

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=495  PMOS=495: tfall=2.098e-11 trise=1.755e-11 diff=3.43e-12
NMOS=990  PMOS=495: tfall=1.625e-11 trise=2.109e-11 diff=-4.84e-12
Upper bound found, NMOS=990
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [630, 675]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 658

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.345e-11 trise=6.634e-11 diff=-2.289e-11
NMOS=360  PMOS=720: tfall=4.468e-11 trise=5.982e-11 diff=-1.514e-11
NMOS=360  PMOS=1080: tfall=4.723e-11 trise=5.788e-11 diff=-1.065e-11
NMOS=360  PMOS=1440: tfall=4.906e-11 trise=5.731e-11 diff=-8.25e-12
NMOS=360  PMOS=1800: tfall=5.071e-11 trise=5.731e-11 diff=-6.6e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 1):
inv_flut_mux_1 (N=658 P=495, tfall=2.413e-11, trise=2.156e-11, erf_err=10.7%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.071e-11, trise=5.731e-11, erf_err=13.0%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_flut_mux_1
Looking for inv_flut_mux_1_nmos size upper bound
NMOS=495  PMOS=495: tfall=2.717e-11 trise=1.963e-11 diff=7.54e-12
NMOS=990  PMOS=495: tfall=2.067e-11 trise=2.319e-11 diff=-2.52e-12
Upper bound found, NMOS=990
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF NMOS size in range: [765, 810]
Running HSPICE sweep on: flut_mux/flut_mux.sp
ERF PMOS size is 789

ERF MONITOR: inv_flut_mux_2
Looking for inv_flut_mux_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=4.460e-11 trise=6.501e-11 diff=-2.041e-11
NMOS=360  PMOS=720: tfall=4.582e-11 trise=5.827e-11 diff=-1.245e-11
NMOS=360  PMOS=1080: tfall=4.842e-11 trise=5.625e-11 diff=-7.83e-12
NMOS=360  PMOS=1440: tfall=5.009e-11 trise=5.562e-11 diff=-5.53e-12
NMOS=360  PMOS=1800: tfall=5.159e-11 trise=5.551e-11 diff=-3.92e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=1800

ERF SUMMARY (iteration 2):
inv_flut_mux_1 (N=789 P=495, tfall=2.246e-11, trise=2.246e-11, erf_err=0.0%)
inv_flut_mux_2 (N=360 P=1800, tfall=5.159e-11, trise=5.551e-11, erf_err=7.6%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #445   cost=0.163025 area=1218.652delay=1.338e-10 tfall=5.66e-11  trise=5.18e-11  

Sizing results for flut_mux:
inv_flut_mux_2_pmos : 40.0
ptran_flut_mux_nmos : 21.0
inv_flut_mux_2_nmos : 8.0 
inv_flut_mux_1_pmos : 11.0
inv_flut_mux_1_nmos : 17.0
rest_flut_mux_pmos  : 1.0 

Validating transistor sizes
Sizing results are valid

Duration: 149.303272009
Current Cost: 0.163025143281
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_a_driver_2

Transistor size ranges for lut_a_driver:
inv_lut_a_driver_2  : [6 -> 14]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=1.368e-11 trise=2.592e-11 diff=-1.224e-11
NMOS=450.0  PMOS=900.0: tfall=1.519e-11 trise=1.723e-11 diff=-2.04e-12
NMOS=450.0  PMOS=1350.0: tfall=1.630e-11 trise=1.218e-11 diff=4.12e-12
Upper bound found, PMOS=1350.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [1035, 1080]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1048.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=450 P=1048, tfall=1.539e-11, trise=1.538e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #5     cost=0.176717 area=1218.927delay=1.45e-10  tfall=1.45e-11  trise=1.45e-11  
Combo #6     cost=0.176725 area=1219.124delay=1.45e-10  tfall=1.45e-11  trise=1.36e-11  
Combo #7     cost=0.176726 area=1219.319delay=1.449e-10 tfall=1.41e-11  trise=1.29e-11  
Combo #8     cost=0.176729 area=1219.512delay=1.449e-10 tfall=1.38e-11  trise=1.21e-11  
Combo #4     cost=0.176734 area=1218.727delay=1.45e-10  tfall=1.55e-11  trise=1.54e-11  
Combo #3     cost=0.176746 area=1218.524delay=1.45e-10  tfall=1.62e-11  trise=1.64e-11  
Combo #2     cost=0.176755 area=1218.318delay=1.451e-10 tfall=1.67e-11  trise=1.75e-11  
Combo #1     cost=0.17678  area=1218.108delay=1.451e-10 tfall=1.78e-11  trise=1.87e-11  
Combo #0     cost=0.17682  area=1217.893delay=1.452e-10 tfall=1.91e-11  trise=2.03e-11  

Re-equalizing rise and fall times on combo #5 (ranked #1)

ERF MONITOR: inv_lut_a_driver_2
Looking for inv_lut_a_driver_2_pmos size upper bound
NMOS=495  PMOS=495: tfall=1.300e-11 trise=2.491e-11 diff=-1.191e-11
NMOS=495  PMOS=990: tfall=1.449e-11 trise=1.636e-11 diff=-1.87e-12
NMOS=495  PMOS=1485: tfall=1.576e-11 trise=1.120e-11 diff=4.56e-12
Upper bound found, PMOS=1485
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size in range: [1125, 1170]
Running HSPICE sweep on: lut_a_driver/lut_a_driver.sp
ERF PMOS size is 1154

ERF SUMMARY (iteration 1):
inv_lut_a_driver_2 (N=495 P=1154, tfall=1.445e-11, trise=1.446e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #5     cost=0.163009 area=1218.891delay=1.337e-10 tfall=1.48e-11  trise=1.44e-11  

Sizing results for lut_a_driver:
inv_lut_a_driver_2_nmos : 11.0
inv_lut_a_driver_2_pmos : 25.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_a_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_a_driver_not_1
inv_lut_a_driver_not_2

Transistor size ranges for lut_a_driver_not:
inv_lut_a_driver_not_1  : [1 -> 9]   
inv_lut_a_driver_not_2  : [5 -> 13]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=6.867e-12 trise=1.520e-11 diff=-8.333e-12
NMOS=225.0  PMOS=450.0: tfall=8.384e-12 trise=7.868e-12 diff=5.16e-13
Upper bound found, PMOS=450.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 431.0

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_pmos size upper bound
NMOS=405.0  PMOS=405.0: tfall=2.194e-11 trise=2.200e-11 diff=-6e-14
NMOS=405.0  PMOS=810.0: tfall=2.518e-11 trise=1.842e-11 diff=6.76e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [405, 450]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 407.0

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=225 P=431, tfall=8.283e-12, trise=8.295e-12, erf_err=0.1%)
inv_lut_a_driver_not_2 (N=405 P=407, tfall=2.196e-11, trise=2.195e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #59    cost=0.17674  area=1219.458delay=1.449e-10 tfall=1.99e-11  trise=2.02e-11  
Combo #60    cost=0.17674  area=1219.589delay=1.449e-10 tfall=1.96e-11  trise=1.96e-11  
Combo #69    cost=0.176742 area=1219.778delay=1.449e-10 tfall=1.9e-11   trise=1.92e-11  
Combo #68    cost=0.176743 area=1219.647delay=1.449e-10 tfall=1.92e-11  trise=1.98e-11  
Combo #50    cost=0.176744 area=1219.265delay=1.45e-10  tfall=2.07e-11  trise=2.07e-11  
Combo #51    cost=0.176746 area=1219.396delay=1.449e-10 tfall=2.05e-11  trise=2.02e-11  
Combo #58    cost=0.176747 area=1219.325delay=1.45e-10  tfall=2.02e-11  trise=2.09e-11  
Combo #61    cost=0.176748 area=1219.718delay=1.449e-10 tfall=1.95e-11  trise=1.93e-11  
Combo #70    cost=0.176748 area=1219.907delay=1.449e-10 tfall=1.88e-11  trise=1.89e-11  
Combo #49    cost=0.176748 area=1219.132delay=1.45e-10  tfall=2.1e-11   trise=2.14e-11  

Re-equalizing rise and fall times on combo #59 (ranked #1)

ERF MONITOR: inv_lut_a_driver_not_1
Looking for inv_lut_a_driver_not_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=6.187e-12 trise=1.384e-11 diff=-7.653e-12
NMOS=315  PMOS=630: tfall=7.867e-12 trise=6.576e-12 diff=1.291e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 563

ERF MONITOR: inv_lut_a_driver_not_2
Looking for inv_lut_a_driver_not_2_nmos size upper bound
NMOS=450  PMOS=450: tfall=2.052e-11 trise=1.997e-11 diff=5.5e-13
NMOS=900  PMOS=450: tfall=1.796e-11 trise=2.243e-11 diff=-4.47e-12
Upper bound found, NMOS=900
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut_a_driver/lut_a_driver_not.sp
ERF PMOS size is 480

ERF SUMMARY (iteration 1):
inv_lut_a_driver_not_1 (N=315 P=563, tfall=7.79e-12, trise=7.856e-12, erf_err=0.8%)
inv_lut_a_driver_not_2 (N=480 P=450, tfall=2.015e-11, trise=2.015e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #59    cost=0.163049 area=1219.366delay=1.337e-10 tfall=1.98e-11  trise=2.09e-11  

Sizing results for lut_a_driver_not:
inv_lut_a_driver_not_1_pmos : 12.0
inv_lut_a_driver_not_2_nmos : 10.0
inv_lut_a_driver_not_1_nmos : 7.0 
inv_lut_a_driver_not_2_pmos : 10.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver                             |
|------------------------------------------------------------------------------|

Found 4 elements to size
inv_lut_c_driver_0
ptran_lut_c_driver_0
inv_lut_c_driver_1
inv_lut_c_driver_2

Transistor size ranges for lut_c_driver:
rest_lut_c_driver     : [1 -> 1]   
inv_lut_c_driver_1    : [5 -> 9]   
inv_lut_c_driver_0    : [11 -> 15] 
ptran_lut_c_driver_0  : [3 -> 7]   
inv_lut_c_driver_2    : [3 -> 7]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=585.0  PMOS=585.0: tfall=7.077e-12 trise=1.607e-11 diff=-8.993e-12
NMOS=585.0  PMOS=1170.0: tfall=8.927e-12 trise=9.631e-12 diff=-7.04e-13
NMOS=585.0  PMOS=1755.0: tfall=9.970e-12 trise=5.651e-12 diff=4.319e-12
Upper bound found, PMOS=1755.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1215, 1260]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1237.0

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_nmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=2.083e-11 trise=2.053e-11 diff=3e-13
NMOS=630.0  PMOS=315.0: tfall=1.844e-11 trise=2.219e-11 diff=-3.75e-12
Upper bound found, NMOS=630.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF NMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 330.0

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=2.987e-11 trise=3.606e-11 diff=-6.19e-12
NMOS=225.0  PMOS=450.0: tfall=3.108e-11 trise=3.192e-11 diff=-8.4e-13
NMOS=225.0  PMOS=675.0: tfall=3.236e-11 trise=3.059e-11 diff=1.77e-12
Upper bound found, PMOS=675.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 507.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=585 P=1237, tfall=9.142e-12, trise=9.151e-12, erf_err=0.1%)
inv_lut_c_driver_1 (N=330 P=315, tfall=2.156e-11, trise=2.121e-11, erf_err=1.6%)
inv_lut_c_driver_2 (N=225 P=507, tfall=3.142e-11, trise=3.143e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 625 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #463   cost=0.176712 area=1219.959delay=1.449e-10 tfall=3.01e-11  trise=3.02e-11  
Combo #339   cost=0.176712 area=1219.915delay=1.449e-10 tfall=3.01e-11  trise=3.04e-11  
Combo #438   cost=0.176717 area=1219.817delay=1.449e-10 tfall=3.04e-11  trise=3.05e-11  
Combo #364   cost=0.176726 area=1220.053delay=1.449e-10 tfall=3.01e-11  trise=3.02e-11  
Combo #344   cost=0.176726 area=1220.132delay=1.448e-10 tfall=3e-11     trise=3.01e-11  
Combo #562   cost=0.176731 area=1219.854delay=1.449e-10 tfall=3.06e-11  trise=3.06e-11  
Combo #469   cost=0.176733 area=1220.315delay=1.448e-10 tfall=3e-11     trise=2.96e-11  
Combo #619   cost=0.176734 area=1220.634delay=1.448e-10 tfall=2.96e-11  trise=2.9e-11   
Combo #494   cost=0.176734 area=1220.453delay=1.448e-10 tfall=2.98e-11  trise=2.94e-11  
Combo #343   cost=0.176735 area=1219.993delay=1.449e-10 tfall=3.03e-11  trise=3.04e-11  

Re-equalizing rise and fall times on combo #463 (ranked #1)

ERF MONITOR: inv_lut_c_driver_0
Looking for inv_lut_c_driver_0_pmos size upper bound
NMOS=630  PMOS=630: tfall=7.098e-12 trise=1.615e-11 diff=-9.052e-12
NMOS=630  PMOS=1260: tfall=9.011e-12 trise=9.640e-12 diff=-6.29e-13
NMOS=630  PMOS=1890: tfall=9.774e-12 trise=5.480e-12 diff=4.294e-12
Upper bound found, PMOS=1890
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [1305, 1350]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 1323

ERF MONITOR: inv_lut_c_driver_1
Looking for inv_lut_c_driver_1_pmos size upper bound
NMOS=360  PMOS=360: tfall=1.975e-11 trise=2.008e-11 diff=-3.3e-13
NMOS=360  PMOS=720: tfall=2.344e-11 trise=1.885e-11 diff=4.59e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 379

ERF MONITOR: inv_lut_c_driver_2
Looking for inv_lut_c_driver_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=2.902e-11 trise=3.545e-11 diff=-6.43e-12
NMOS=225  PMOS=450: tfall=2.954e-11 trise=3.130e-11 diff=-1.76e-12
NMOS=225  PMOS=675: tfall=3.124e-11 trise=2.996e-11 diff=1.28e-12
Upper bound found, PMOS=675
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_c_driver/lut_c_driver.sp
ERF PMOS size is 539

ERF SUMMARY (iteration 1):
inv_lut_c_driver_0 (N=630 P=1323, tfall=9.2e-12, trise=9.222e-12, erf_err=0.2%)
inv_lut_c_driver_1 (N=360 P=379, tfall=2.092e-11, trise=2.061e-11, erf_err=1.5%)
inv_lut_c_driver_2 (N=225 P=539, tfall=3.059e-11, trise=3.059e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #463   cost=0.163026 area=1219.881delay=1.336e-10 tfall=3.08e-11  trise=3.05e-11  

Sizing results for lut_c_driver:
inv_lut_c_driver_1_pmos   : 8.0 
inv_lut_c_driver_1_nmos   : 8.0 
inv_lut_c_driver_0_pmos   : 29.0
inv_lut_c_driver_0_nmos   : 14.0
ptran_lut_c_driver_0_nmos : 6.0 
inv_lut_c_driver_2_nmos   : 5.0 
inv_lut_c_driver_2_pmos   : 11.0
rest_lut_c_driver_pmos    : 1.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_c_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_c_driver_not_1
inv_lut_c_driver_not_2

Transistor size ranges for lut_c_driver_not:
inv_lut_c_driver_not_2  : [2 -> 10]  
inv_lut_c_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=2.472e-11 trise=2.852e-11 diff=-3.8e-12
NMOS=180.0  PMOS=360.0: tfall=2.587e-11 trise=2.680e-11 diff=-9.3e-13
NMOS=180.0  PMOS=540.0: tfall=2.680e-11 trise=2.629e-11 diff=5.1e-13
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 462.0

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=3.448e-11 trise=3.624e-11 diff=-1.76e-12
NMOS=270.0  PMOS=540.0: tfall=3.585e-11 trise=3.321e-11 diff=2.64e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 339.0

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=462, tfall=2.657e-11, trise=2.665e-11, erf_err=0.3%)
inv_lut_c_driver_not_2 (N=270 P=339, tfall=3.483e-11, trise=3.483e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #33    cost=0.17662  area=1220.463delay=1.447e-10 tfall=3.43e-11  trise=3.34e-11  
Combo #24    cost=0.176626 area=1220.208delay=1.448e-10 tfall=3.46e-11  trise=3.41e-11  
Combo #34    cost=0.176631 area=1220.613delay=1.447e-10 tfall=3.42e-11  trise=3.33e-11  
Combo #23    cost=0.176648 area=1220.055delay=1.448e-10 tfall=3.47e-11  trise=3.5e-11   
Combo #32    cost=0.17665  area=1220.31 delay=1.448e-10 tfall=3.45e-11  trise=3.44e-11  
Combo #22    cost=0.176652 area=1219.898delay=1.448e-10 tfall=3.5e-11   trise=3.53e-11  
Combo #31    cost=0.176661 area=1220.152delay=1.448e-10 tfall=3.49e-11  trise=3.49e-11  
Combo #25    cost=0.176676 area=1220.358delay=1.448e-10 tfall=3.45e-11  trise=3.49e-11  
Combo #42    cost=0.176678 area=1220.705delay=1.447e-10 tfall=3.43e-11  trise=3.39e-11  
Combo #41    cost=0.176678 area=1220.552delay=1.448e-10 tfall=3.45e-11  trise=3.42e-11  

Re-equalizing rise and fall times on combo #33 (ranked #1)

ERF MONITOR: inv_lut_c_driver_not_1
Looking for inv_lut_c_driver_not_1_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.526e-11 trise=2.936e-11 diff=-4.1e-12
NMOS=180  PMOS=360: tfall=2.540e-11 trise=2.737e-11 diff=-1.97e-12
NMOS=180  PMOS=540: tfall=2.718e-11 trise=2.678e-11 diff=4e-13
Upper bound found, PMOS=540
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 478

ERF MONITOR: inv_lut_c_driver_not_2
Looking for inv_lut_c_driver_not_2_pmos size upper bound
NMOS=360  PMOS=360: tfall=3.381e-11 trise=3.515e-11 diff=-1.34e-12
NMOS=360  PMOS=720: tfall=3.536e-11 trise=3.333e-11 diff=2.03e-12
Upper bound found, PMOS=720
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_c_driver/lut_c_driver_not.sp
ERF PMOS size is 458

ERF SUMMARY (iteration 1):
inv_lut_c_driver_not_1 (N=180 P=478, tfall=2.709e-11, trise=2.72e-11, erf_err=0.4%)
inv_lut_c_driver_not_2 (N=360 P=458, tfall=3.423e-11, trise=3.423e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #33    cost=0.162921 area=1220.442delay=1.335e-10 tfall=3.33e-11  trise=3.43e-11  

Sizing results for lut_c_driver_not:
inv_lut_c_driver_not_2_nmos : 8.0 
inv_lut_c_driver_not_1_nmos : 4.0 
inv_lut_c_driver_not_2_pmos : 10.0
inv_lut_c_driver_not_1_pmos : 10.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_b_driver_2

Transistor size ranges for lut_b_driver:
inv_lut_b_driver_2  : [9 -> 17]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=585.0  PMOS=585.0: tfall=1.153e-11 trise=2.223e-11 diff=-1.07e-11
NMOS=585.0  PMOS=1170.0: tfall=1.283e-11 trise=1.314e-11 diff=-3.1e-13
NMOS=585.0  PMOS=1755.0: tfall=1.427e-11 trise=7.731e-12 diff=6.539e-12
Upper bound found, PMOS=1755.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1170, 1215]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1194.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=585 P=1194, tfall=1.288e-11, trise=1.288e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #5     cost=0.176595 area=1220.594delay=1.447e-10 tfall=1.23e-11  trise=1.22e-11  
Combo #3     cost=0.176597 area=1220.235delay=1.447e-10 tfall=1.32e-11  trise=1.36e-11  
Combo #4     cost=0.176598 area=1220.416delay=1.447e-10 tfall=1.29e-11  trise=1.29e-11  
Combo #2     cost=0.176599 area=1220.052delay=1.447e-10 tfall=1.37e-11  trise=1.44e-11  
Combo #1     cost=0.176605 area=1219.867delay=1.448e-10 tfall=1.42e-11  trise=1.53e-11  
Combo #6     cost=0.176607 area=1220.771delay=1.447e-10 tfall=1.24e-11  trise=1.16e-11  
Combo #7     cost=0.176614 area=1220.947delay=1.447e-10 tfall=1.21e-11  trise=1.1e-11   
Combo #0     cost=0.176615 area=1219.679delay=1.448e-10 tfall=1.48e-11  trise=1.63e-11  
Combo #8     cost=0.176622 area=1221.121delay=1.446e-10 tfall=1.19e-11  trise=1.05e-11  

Re-equalizing rise and fall times on combo #5 (ranked #1)

ERF MONITOR: inv_lut_b_driver_2
Looking for inv_lut_b_driver_2_pmos size upper bound
NMOS=630  PMOS=630: tfall=1.119e-11 trise=2.158e-11 diff=-1.039e-11
NMOS=630  PMOS=1260: tfall=1.252e-11 trise=1.247e-11 diff=5e-14
Upper bound found, PMOS=1260
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size in range: [1215, 1260]
Running HSPICE sweep on: lut_b_driver/lut_b_driver.sp
ERF PMOS size is 1256

ERF SUMMARY (iteration 1):
inv_lut_b_driver_2 (N=630 P=1256, tfall=1.251e-11, trise=1.252e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #5     cost=0.162879 area=1220.505delay=1.335e-10 tfall=1.3e-11   trise=1.24e-11  

Sizing results for lut_b_driver:
inv_lut_b_driver_2_pmos : 27.0
inv_lut_b_driver_2_nmos : 14.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_b_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_b_driver_not_1
inv_lut_b_driver_not_2

Transistor size ranges for lut_b_driver_not:
inv_lut_b_driver_not_1  : [3 -> 11]  
inv_lut_b_driver_not_2  : [6 -> 14]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=315.0  PMOS=315.0: tfall=6.363e-12 trise=1.420e-11 diff=-7.837e-12
NMOS=315.0  PMOS=630.0: tfall=8.065e-12 trise=6.496e-12 diff=1.569e-12
Upper bound found, PMOS=630.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 553.0

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_nmos size upper bound
NMOS=450.0  PMOS=450.0: tfall=1.991e-11 trise=1.935e-11 diff=5.6e-13
NMOS=900.0  PMOS=450.0: tfall=1.759e-11 trise=2.174e-11 diff=-4.15e-12
Upper bound found, NMOS=900.0
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF NMOS size in range: [450, 495]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 484.0

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=315 P=553, tfall=7.984e-12, trise=8.062e-12, erf_err=1.0%)
inv_lut_b_driver_not_2 (N=484 P=450, tfall=1.953e-11, trise=1.953e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 81 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #39    cost=0.176567 area=1220.436delay=1.447e-10 tfall=1.98e-11  trise=2.01e-11  
Combo #30    cost=0.176569 area=1220.251delay=1.447e-10 tfall=2.06e-11  trise=2.05e-11  
Combo #40    cost=0.17657  area=1220.573delay=1.447e-10 tfall=1.96e-11  trise=1.96e-11  
Combo #29    cost=0.176571 area=1220.111delay=1.447e-10 tfall=2.08e-11  trise=2.12e-11  
Combo #48    cost=0.176571 area=1220.616delay=1.447e-10 tfall=1.92e-11  trise=1.97e-11  
Combo #49    cost=0.176572 area=1220.753delay=1.446e-10 tfall=1.89e-11  trise=1.92e-11  
Combo #38    cost=0.176572 area=1220.296delay=1.447e-10 tfall=2.01e-11  trise=2.08e-11  
Combo #31    cost=0.176575 area=1220.388delay=1.447e-10 tfall=2.04e-11  trise=2e-11     
Combo #20    cost=0.176579 area=1219.921delay=1.447e-10 tfall=2.18e-11  trise=2.18e-11  
Combo #19    cost=0.176579 area=1219.778delay=1.448e-10 tfall=2.22e-11  trise=2.23e-11  

Re-equalizing rise and fall times on combo #39 (ranked #1)

ERF MONITOR: inv_lut_b_driver_not_1
Looking for inv_lut_b_driver_not_1_pmos size upper bound
NMOS=315  PMOS=315: tfall=6.065e-12 trise=1.358e-11 diff=-7.515e-12
NMOS=315  PMOS=630: tfall=7.817e-12 trise=6.049e-12 diff=1.768e-12
Upper bound found, PMOS=630
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size in range: [540, 585]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 552

ERF MONITOR: inv_lut_b_driver_not_2
Looking for inv_lut_b_driver_not_2_nmos size upper bound
NMOS=405  PMOS=405: tfall=2.020e-11 trise=1.986e-11 diff=3.4e-13
NMOS=810  PMOS=405: tfall=1.747e-11 trise=2.208e-11 diff=-4.61e-12
Upper bound found, NMOS=810
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF NMOS size in range: [405, 450]
Running HSPICE sweep on: lut_b_driver/lut_b_driver_not.sp
ERF PMOS size is 421

ERF SUMMARY (iteration 1):
inv_lut_b_driver_not_1 (N=315 P=552, tfall=7.495e-12, trise=7.519e-12, erf_err=0.3%)
inv_lut_b_driver_not_2 (N=421 P=405, tfall=1.997e-11, trise=1.996e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #39    cost=0.162847 area=1220.372delay=1.334e-10 tfall=1.98e-11  trise=2.04e-11  

Sizing results for lut_b_driver_not:
inv_lut_b_driver_not_2_nmos : 9.0 
inv_lut_b_driver_not_1_pmos : 12.0
inv_lut_b_driver_not_2_pmos : 9.0 
inv_lut_b_driver_not_1_nmos : 7.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_e_driver_2

Transistor size ranges for lut_e_driver:
inv_lut_e_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.265e-11 trise=2.425e-11 diff=-1.16e-11
NMOS=180.0  PMOS=360.0: tfall=1.344e-11 trise=1.623e-11 diff=-2.79e-12
NMOS=180.0  PMOS=540.0: tfall=1.430e-11 trise=1.240e-11 diff=1.9e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 460.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=180 P=460, tfall=1.391e-11, trise=1.392e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #2     cost=0.176577 area=1220.419delay=1.447e-10 tfall=1.61e-11  trise=1.62e-11  
Combo #3     cost=0.176581 area=1220.672delay=1.447e-10 tfall=1.39e-11  trise=1.39e-11  
Combo #4     cost=0.176594 area=1220.914delay=1.446e-10 tfall=1.26e-11  trise=1.21e-11  
Combo #1     cost=0.176596 area=1220.146delay=1.447e-10 tfall=2.02e-11  trise=2e-11     
Combo #5     cost=0.176611 area=1221.147delay=1.446e-10 tfall=1.19e-11  trise=1.07e-11  
Combo #6     cost=0.176631 area=1221.374delay=1.446e-10 tfall=1.13e-11  trise=9.5e-12   
Combo #7     cost=0.176653 area=1221.596delay=1.446e-10 tfall=1.09e-11  trise=8.5e-12   
Combo #0     cost=0.176719 area=1219.837delay=1.449e-10 tfall=3.42e-11  trise=2.87e-11  

Re-equalizing rise and fall times on combo #2 (ranked #1)

ERF MONITOR: inv_lut_e_driver_2
Looking for inv_lut_e_driver_2_pmos size upper bound
NMOS=135  PMOS=135: tfall=1.482e-11 trise=2.754e-11 diff=-1.272e-11
NMOS=135  PMOS=270: tfall=1.564e-11 trise=1.872e-11 diff=-3.08e-12
NMOS=135  PMOS=405: tfall=1.642e-11 trise=1.463e-11 diff=1.79e-12
Upper bound found, PMOS=405
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver.sp
ERF PMOS size is 348

ERF SUMMARY (iteration 1):
inv_lut_e_driver_2 (N=135 P=348, tfall=1.61e-11, trise=1.609e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #2     cost=0.162851 area=1220.372delay=1.334e-10 tfall=1.71e-11  trise=1.59e-11  

Sizing results for lut_e_driver:
inv_lut_e_driver_2_pmos : 7.0 
inv_lut_e_driver_2_nmos : 3.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_e_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_e_driver_not_1
inv_lut_e_driver_not_2

Transistor size ranges for lut_e_driver_not:
inv_lut_e_driver_not_1  : [1 -> 8]   
inv_lut_e_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.010e-12 trise=1.085e-11 diff=-5.84e-12
NMOS=180.0  PMOS=360.0: tfall=6.377e-12 trise=5.957e-12 diff=4.2e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 344.0

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.906e-11 trise=1.873e-11 diff=3.3e-13
NMOS=360.0  PMOS=180.0: tfall=1.576e-11 trise=2.034e-11 diff=-4.58e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 187.0

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=180 P=344, tfall=6.294e-12, trise=6.313e-12, erf_err=0.3%)
inv_lut_e_driver_not_2 (N=187 P=180, tfall=1.878e-11, trise=1.88e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #11    cost=0.176585 area=1220.37 delay=1.447e-10 tfall=2.14e-11  trise=2.1e-11   
Combo #10    cost=0.176588 area=1220.204delay=1.447e-10 tfall=2.26e-11  trise=2.34e-11  
Combo #19    cost=0.176595 area=1220.605delay=1.447e-10 tfall=1.96e-11  trise=1.94e-11  
Combo #12    cost=0.1766   area=1220.527delay=1.447e-10 tfall=2.1e-11   trise=2.02e-11  
Combo #18    cost=0.176603 area=1220.439delay=1.447e-10 tfall=2.13e-11  trise=2.21e-11  
Combo #20    cost=0.176607 area=1220.762delay=1.447e-10 tfall=1.9e-11   trise=1.86e-11  
Combo #2     cost=0.176611 area=1219.936delay=1.448e-10 tfall=2.71e-11  trise=2.72e-11  
Combo #27    cost=0.176616 area=1220.823delay=1.447e-10 tfall=1.88e-11  trise=1.88e-11  
Combo #3     cost=0.176619 area=1220.102delay=1.448e-10 tfall=2.64e-11  trise=2.57e-11  
Combo #13    cost=0.17662  area=1220.677delay=1.447e-10 tfall=2.1e-11   trise=2e-11     

Re-equalizing rise and fall times on combo #11 (ranked #1)

ERF MONITOR: inv_lut_e_driver_not_1
Looking for inv_lut_e_driver_not_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=6.777e-12 trise=1.443e-11 diff=-7.653e-12
NMOS=90  PMOS=180: tfall=7.814e-12 trise=8.733e-12 diff=-9.19e-13
NMOS=90  PMOS=270: tfall=8.766e-12 trise=5.947e-12 diff=2.819e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 199

ERF MONITOR: inv_lut_e_driver_not_2
Looking for inv_lut_e_driver_not_2_pmos size upper bound
NMOS=180  PMOS=180: tfall=2.039e-11 trise=2.110e-11 diff=-7.1e-13
NMOS=180  PMOS=360: tfall=2.314e-11 trise=1.799e-11 diff=5.15e-12
Upper bound found, PMOS=360
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size in range: [180, 225]
Running HSPICE sweep on: lut_e_driver/lut_e_driver_not.sp
ERF PMOS size is 194

ERF SUMMARY (iteration 1):
inv_lut_e_driver_not_1 (N=90 P=199, tfall=8.096e-12, trise=8.165e-12, erf_err=0.9%)
inv_lut_e_driver_not_2 (N=180 P=194, tfall=2.061e-11, trise=2.059e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #11    cost=0.162852 area=1220.372delay=1.334e-10 tfall=2.09e-11  trise=2.12e-11  

Sizing results for lut_e_driver_not:
inv_lut_e_driver_not_2_pmos : 4.0 
inv_lut_e_driver_not_1_pmos : 4.0 
inv_lut_e_driver_not_2_nmos : 4.0 
inv_lut_e_driver_not_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_d_driver_2

Transistor size ranges for lut_d_driver:
inv_lut_d_driver_2  : [2 -> 10]  

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.165e-11 trise=2.282e-11 diff=-1.117e-11
NMOS=270.0  PMOS=540.0: tfall=1.265e-11 trise=1.475e-11 diff=-2.1e-12
NMOS=270.0  PMOS=810.0: tfall=1.373e-11 trise=1.046e-11 diff=3.27e-12
Upper bound found, PMOS=810.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 635.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=270 P=635, tfall=1.303e-11, trise=1.302e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 9 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #4     cost=0.176571 area=1220.442delay=1.447e-10 tfall=1.3e-11   trise=1.3e-11   
Combo #3     cost=0.176572 area=1220.219delay=1.447e-10 tfall=1.41e-11  trise=1.46e-11  
Combo #5     cost=0.176577 area=1220.658delay=1.447e-10 tfall=1.23e-11  trise=1.17e-11  
Combo #2     cost=0.176582 area=1219.988delay=1.447e-10 tfall=1.57e-11  trise=1.66e-11  
Combo #6     cost=0.176587 area=1220.869delay=1.446e-10 tfall=1.17e-11  trise=1.06e-11  
Combo #7     cost=0.176601 area=1221.076delay=1.446e-10 tfall=1.11e-11  trise=9.9e-12   
Combo #1     cost=0.176611 area=1219.746delay=1.448e-10 tfall=1.81e-11  trise=1.93e-11  
Combo #8     cost=0.176619 area=1221.28 delay=1.446e-10 tfall=1.07e-11  trise=9.4e-12   
Combo #0     cost=0.176692 area=1219.485delay=1.449e-10 tfall=2.33e-11  trise=2.39e-11  

Re-equalizing rise and fall times on combo #4 (ranked #1)

ERF MONITOR: inv_lut_d_driver_2
Looking for inv_lut_d_driver_2_pmos size upper bound
NMOS=270  PMOS=270: tfall=1.165e-11 trise=2.282e-11 diff=-1.117e-11
NMOS=270  PMOS=540: tfall=1.265e-11 trise=1.475e-11 diff=-2.1e-12
NMOS=270  PMOS=810: tfall=1.373e-11 trise=1.046e-11 diff=3.27e-12
Upper bound found, PMOS=810
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size in range: [630, 675]
Running HSPICE sweep on: lut_d_driver/lut_d_driver.sp
ERF PMOS size is 635

ERF SUMMARY (iteration 1):
inv_lut_d_driver_2 (N=270 P=635, tfall=1.303e-11, trise=1.302e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #4     cost=0.162837 area=1220.435delay=1.334e-10 tfall=1.31e-11  trise=1.3e-11   

Sizing results for lut_d_driver:
inv_lut_d_driver_2_nmos : 6.0 
inv_lut_d_driver_2_pmos : 14.0

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_d_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_d_driver_not_1
inv_lut_d_driver_not_2

Transistor size ranges for lut_d_driver_not:
inv_lut_d_driver_not_2  : [1 -> 9]   
inv_lut_d_driver_not_1  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.728e-12 trise=1.240e-11 diff=-6.672e-12
NMOS=180.0  PMOS=360.0: tfall=7.078e-12 trise=6.292e-12 diff=7.86e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 339.0

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=225.0  PMOS=225.0: tfall=1.999e-11 trise=1.996e-11 diff=3e-14
NMOS=450.0  PMOS=225.0: tfall=1.702e-11 trise=2.186e-11 diff=-4.84e-12
Upper bound found, NMOS=450.0
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 227.0

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=180 P=339, tfall=6.964e-12, trise=6.799e-12, erf_err=2.4%)
inv_lut_d_driver_not_2 (N=227 P=225, tfall=1.993e-11, trise=1.993e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 72 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #22    cost=0.17655  area=1220.486delay=1.447e-10 tfall=2.13e-11  trise=2.08e-11  
Combo #31    cost=0.176554 area=1220.703delay=1.446e-10 tfall=2e-11     trise=2e-11     
Combo #23    cost=0.176557 area=1220.635delay=1.446e-10 tfall=2.09e-11  trise=2.01e-11  
Combo #32    cost=0.176558 area=1220.851delay=1.446e-10 tfall=1.94e-11  trise=1.91e-11  
Combo #21    cost=0.17656  area=1220.331delay=1.447e-10 tfall=2.22e-11  trise=2.25e-11  
Combo #40    cost=0.176567 area=1220.908delay=1.446e-10 tfall=1.92e-11  trise=1.94e-11  
Combo #30    cost=0.176567 area=1220.548delay=1.447e-10 tfall=2.11e-11  trise=2.18e-11  
Combo #41    cost=0.176568 area=1221.056delay=1.446e-10 tfall=1.85e-11  trise=1.85e-11  
Combo #13    cost=0.176569 area=1220.253delay=1.447e-10 tfall=2.38e-11  trise=2.26e-11  
Combo #33    cost=0.17657  area=1220.994delay=1.446e-10 tfall=1.92e-11  trise=1.86e-11  

Re-equalizing rise and fall times on combo #22 (ranked #1)

ERF MONITOR: inv_lut_d_driver_not_1
Looking for inv_lut_d_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=6.525e-12 trise=1.405e-11 diff=-7.525e-12
NMOS=135  PMOS=270: tfall=7.887e-12 trise=7.528e-12 diff=3.59e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 261

ERF MONITOR: inv_lut_d_driver_not_2
Looking for inv_lut_d_driver_not_2_nmos size upper bound
NMOS=225  PMOS=225: tfall=2.108e-11 trise=2.084e-11 diff=2.4e-13
NMOS=450  PMOS=225: tfall=1.846e-11 trise=2.311e-11 diff=-4.65e-12
Upper bound found, NMOS=450
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF NMOS size in range: [225, 270]
Running HSPICE sweep on: lut_d_driver/lut_d_driver_not.sp
ERF PMOS size is 231

ERF SUMMARY (iteration 1):
inv_lut_d_driver_not_1 (N=135 P=261, tfall=7.841e-12, trise=7.871e-12, erf_err=0.4%)
inv_lut_d_driver_not_2 (N=231 P=225, tfall=2.092e-11, trise=2.09e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #22    cost=0.16284  area=1220.435delay=1.334e-10 tfall=2.05e-11  trise=2.24e-11  

Sizing results for lut_d_driver_not:
inv_lut_d_driver_not_1_pmos : 5.0 
inv_lut_d_driver_not_2_pmos : 5.0 
inv_lut_d_driver_not_1_nmos : 3.0 
inv_lut_d_driver_not_2_nmos : 5.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver                             |
|------------------------------------------------------------------------------|

Found 1 elements to size
inv_lut_f_driver_2

Transistor size ranges for lut_f_driver:
inv_lut_f_driver_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.252e-11 trise=2.443e-11 diff=-1.191e-11
NMOS=180.0  PMOS=360.0: tfall=1.340e-11 trise=1.628e-11 diff=-2.88e-12
NMOS=180.0  PMOS=540.0: tfall=1.439e-11 trise=1.202e-11 diff=2.37e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [450, 495]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 451.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=180 P=451, tfall=1.389e-11, trise=1.388e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 8 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #4     cost=0.176561 area=1220.742delay=1.446e-10 tfall=1.26e-11  trise=1.2e-11   
Combo #3     cost=0.176563 area=1220.503delay=1.447e-10 tfall=1.39e-11  trise=1.39e-11  
Combo #5     cost=0.176569 area=1220.973delay=1.446e-10 tfall=1.18e-11  trise=1.05e-11  
Combo #2     cost=0.176579 area=1220.252delay=1.447e-10 tfall=1.59e-11  trise=1.64e-11  
Combo #6     cost=0.176581 area=1221.197delay=1.446e-10 tfall=1.12e-11  trise=9.4e-12   
Combo #7     cost=0.176597 area=1221.416delay=1.446e-10 tfall=1.07e-11  trise=8.4e-12   
Combo #1     cost=0.176632 area=1219.982delay=1.448e-10 tfall=1.99e-11  trise=2.05e-11  
Combo #0     cost=0.176838 area=1219.676delay=1.45e-10  tfall=3.33e-11  trise=2.93e-11  

Re-equalizing rise and fall times on combo #4 (ranked #1)

ERF MONITOR: inv_lut_f_driver_2
Looking for inv_lut_f_driver_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.138e-11 trise=2.227e-11 diff=-1.089e-11
NMOS=225  PMOS=450: tfall=1.210e-11 trise=1.435e-11 diff=-2.25e-12
NMOS=225  PMOS=675: tfall=1.310e-11 trise=1.016e-11 diff=2.94e-12
Upper bound found, PMOS=675
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: lut_f_driver/lut_f_driver.sp
ERF PMOS size is 538

ERF SUMMARY (iteration 1):
inv_lut_f_driver_2 (N=225 P=538, tfall=1.249e-11, trise=1.248e-11, erf_err=0.1%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #4     cost=0.162834 area=1220.644delay=1.334e-10 tfall=1.33e-11  trise=1.23e-11  

Sizing results for lut_f_driver:
inv_lut_f_driver_2_pmos : 11.0
inv_lut_f_driver_2_nmos : 5.0 

Validating transistor sizes
Sizing results are valid

|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: lut_f_driver_not                         |
|------------------------------------------------------------------------------|

Found 2 elements to size
inv_lut_f_driver_not_1
inv_lut_f_driver_not_2

Transistor size ranges for lut_f_driver_not:
inv_lut_f_driver_not_1  : [1 -> 8]   
inv_lut_f_driver_not_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=5.159e-12 trise=1.137e-11 diff=-6.211e-12
NMOS=180.0  PMOS=360.0: tfall=6.604e-12 trise=5.735e-12 diff=8.69e-13
Upper bound found, PMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [315, 360]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 331.0

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_nmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.965e-11 trise=1.913e-11 diff=5.2e-13
NMOS=360.0  PMOS=180.0: tfall=1.642e-11 trise=2.059e-11 diff=-4.17e-12
Upper bound found, NMOS=360.0
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 192.0

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=180 P=331, tfall=6.434e-12, trise=6.469e-12, erf_err=0.5%)
inv_lut_f_driver_not_2 (N=192 P=180, tfall=1.924e-11, trise=1.925e-11, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 64 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #19    cost=0.176574 area=1220.629delay=1.447e-10 tfall=2.04e-11  trise=2e-11     
Combo #20    cost=0.17658  area=1220.788delay=1.446e-10 tfall=1.99e-11  trise=1.91e-11  
Combo #11    cost=0.176582 area=1220.399delay=1.447e-10 tfall=2.25e-11  trise=2.16e-11  
Combo #27    cost=0.176583 area=1220.843delay=1.446e-10 tfall=1.93e-11  trise=1.93e-11  
Combo #28    cost=0.176587 area=1221.001delay=1.446e-10 tfall=1.86e-11  trise=1.83e-11  
Combo #18    cost=0.17659  area=1220.462delay=1.447e-10 tfall=2.17e-11  trise=2.23e-11  
Combo #10    cost=0.176592 area=1220.231delay=1.447e-10 tfall=2.35e-11  trise=2.36e-11  
Combo #12    cost=0.176594 area=1220.557delay=1.447e-10 tfall=2.23e-11  trise=2.08e-11  
Combo #21    cost=0.176596 area=1220.94 delay=1.446e-10 tfall=1.97e-11  trise=1.87e-11  
Combo #29    cost=0.176599 area=1221.153delay=1.446e-10 tfall=1.83e-11  trise=1.77e-11  

Re-equalizing rise and fall times on combo #19 (ranked #1)

ERF MONITOR: inv_lut_f_driver_not_1
Looking for inv_lut_f_driver_not_1_pmos size upper bound
NMOS=135  PMOS=135: tfall=5.833e-12 trise=1.278e-11 diff=-6.947e-12
NMOS=135  PMOS=270: tfall=7.117e-12 trise=6.846e-12 diff=2.71e-13
Upper bound found, PMOS=270
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 263

ERF MONITOR: inv_lut_f_driver_not_2
Looking for inv_lut_f_driver_not_2_nmos size upper bound
NMOS=180  PMOS=180: tfall=2.030e-11 trise=1.997e-11 diff=3.3e-13
NMOS=360  PMOS=180: tfall=1.726e-11 trise=2.199e-11 diff=-4.73e-12
Upper bound found, NMOS=360
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF NMOS size in range: [180, 225]
Running HSPICE sweep on: lut_f_driver/lut_f_driver_not.sp
ERF PMOS size is 187

ERF SUMMARY (iteration 1):
inv_lut_f_driver_not_1 (N=135 P=263, tfall=7.094e-12, trise=7.112e-12, erf_err=0.3%)
inv_lut_f_driver_not_2 (N=187 P=180, tfall=2.006e-11, trise=2.005e-11, erf_err=0.0%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #19    cost=0.162858 area=1220.57 delay=1.334e-10 tfall=1.96e-11  trise=2.15e-11  

Sizing results for lut_f_driver_not:
inv_lut_f_driver_not_1_nmos : 3.0 
inv_lut_f_driver_not_2_nmos : 4.0 
inv_lut_f_driver_not_1_pmos : 5.0 
inv_lut_f_driver_not_2_pmos : 4.0 

Validating transistor sizes
Sizing results are valid

Duration: 555.099350929
Current Cost: 0.162858481419
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: local_ble_output                         |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_local_ble_output
inv_local_ble_output_1
inv_local_ble_output_2

Transistor size ranges for local_ble_output:
inv_local_ble_output_2  : [2 -> 10]  
ptran_local_ble_output  : [1 -> 8]   
inv_local_ble_output_1  : [1 -> 8]   
rest_local_ble_output   : [1 -> 1]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.144e-11 trise=2.639e-11 diff=-1.495e-11
NMOS=180.0  PMOS=360.0: tfall=1.436e-11 trise=2.370e-11 diff=-9.34e-12
NMOS=180.0  PMOS=540.0: tfall=1.726e-11 trise=2.346e-11 diff=-6.2e-12
NMOS=180.0  PMOS=720.0: tfall=1.995e-11 trise=2.334e-11 diff=-3.39e-12
NMOS=180.0  PMOS=900.0: tfall=2.254e-11 trise=2.475e-11 diff=-2.21e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=270.0  PMOS=270.0: tfall=1.163e-10 trise=1.374e-10 diff=-2.11e-11
NMOS=270.0  PMOS=540.0: tfall=1.174e-10 trise=1.249e-10 diff=-7.5e-12
NMOS=270.0  PMOS=810.0: tfall=1.191e-10 trise=1.217e-10 diff=-2.6e-12
NMOS=270.0  PMOS=1080.0: tfall=1.203e-10 trise=1.209e-10 diff=-6e-13
NMOS=270.0  PMOS=1350.0: tfall=1.224e-10 trise=1.208e-10 diff=1.6e-12
Upper bound found, PMOS=1350.0
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [1080, 1125]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 1089.0

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=180 P=900, tfall=2.681e-11, trise=2.688e-11, erf_err=0.3%)
inv_local_ble_output_2 (N=270 P=1089, tfall=1.21e-10, trise=1.209e-10, erf_err=0.1%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 576 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #100   cost=0.177032 area=1222.271delay=1.448e-10 tfall=1.214e-10 trise=1.237e-10 
Combo #99    cost=0.177056 area=1221.973delay=1.449e-10 tfall=1.241e-10 trise=1.251e-10 
Combo #92    cost=0.177057 area=1221.632delay=1.449e-10 tfall=1.292e-10 trise=1.231e-10 
Combo #101   cost=0.17706  area=1222.558delay=1.448e-10 tfall=1.219e-10 trise=1.224e-10 
Combo #109   cost=0.177062 area=1223.177delay=1.448e-10 tfall=1.159e-10 trise=1.23e-10  
Combo #98    cost=0.177062 area=1221.657delay=1.449e-10 tfall=1.257e-10 trise=1.267e-10 
Combo #102   cost=0.177069 area=1222.835delay=1.448e-10 tfall=1.208e-10 trise=1.216e-10 
Combo #90    cost=0.177082 area=1221.019delay=1.45e-10  tfall=1.33e-10  trise=1.263e-10 
Combo #91    cost=0.177082 area=1221.334delay=1.45e-10  tfall=1.319e-10 trise=1.246e-10 
Combo #93    cost=0.17709  area=1221.919delay=1.449e-10 tfall=1.296e-10 trise=1.222e-10 

Re-equalizing rise and fall times on combo #100 (ranked #1)

ERF MONITOR: inv_local_ble_output_1
Looking for inv_local_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.319e-11 trise=2.743e-11 diff=-1.424e-11
NMOS=90  PMOS=180: tfall=1.518e-11 trise=2.095e-11 diff=-5.77e-12
NMOS=90  PMOS=270: tfall=1.724e-11 trise=2.039e-11 diff=-3.15e-12
NMOS=90  PMOS=360: tfall=1.903e-11 trise=1.972e-11 diff=-6.9e-13
NMOS=90  PMOS=450: tfall=2.082e-11 trise=1.954e-11 diff=1.28e-12
Upper bound found, PMOS=450
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [360, 405]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 379

ERF MONITOR: inv_local_ble_output_2
Looking for inv_local_ble_output_2_pmos size upper bound
NMOS=225  PMOS=225: tfall=1.171e-10 trise=1.387e-10 diff=-2.16e-11
NMOS=225  PMOS=450: tfall=1.176e-10 trise=1.250e-10 diff=-7.4e-12
NMOS=225  PMOS=675: tfall=1.214e-10 trise=1.220e-10 diff=-6e-13
NMOS=225  PMOS=900: tfall=1.216e-10 trise=1.214e-10 diff=2e-13
Upper bound found, PMOS=900
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: local_ble_output/local_ble_output.sp
ERF PMOS size is 752

ERF SUMMARY (iteration 1):
inv_local_ble_output_1 (N=90 P=379, tfall=2.421e-11, trise=2.248e-11, erf_err=7.1%)
inv_local_ble_output_2 (N=225 P=752, tfall=1.221e-10, trise=1.216e-10, erf_err=0.4%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #100   cost=0.163165 area=1221.502delay=1.336e-10 tfall=1.214e-10 trise=1.223e-10 

Sizing results for local_ble_output:
rest_local_ble_output_pmos  : 1.0 
ptran_local_ble_output_nmos : 5.0 
inv_local_ble_output_2_pmos : 16.0
inv_local_ble_output_2_nmos : 5.0 
inv_local_ble_output_1_pmos : 8.0 
inv_local_ble_output_1_nmos : 2.0 

Validating transistor sizes
Sizing results are valid

Duration: 138.196409225
Current Cost: 0.163165449959
|------------------------------------------------------------------------------|
|    Transistor sizing on subcircuit: general_ble_output                       |
|------------------------------------------------------------------------------|

Found 3 elements to size
ptran_general_ble_output
inv_general_ble_output_1
inv_general_ble_output_2

Transistor size ranges for general_ble_output:
ptran_general_ble_output  : [1 -> 8]   
inv_general_ble_output_1  : [1 -> 8]   
rest_general_ble_output   : [1 -> 1]   
inv_general_ble_output_2  : [1 -> 8]   

Determining initial inverter P/N ratios...

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.024e-11 trise=2.567e-11 diff=-1.543e-11
NMOS=180.0  PMOS=360.0: tfall=1.330e-11 trise=2.361e-11 diff=-1.031e-11
NMOS=180.0  PMOS=540.0: tfall=1.632e-11 trise=2.236e-11 diff=-6.04e-12
NMOS=180.0  PMOS=720.0: tfall=1.899e-11 trise=2.291e-11 diff=-3.92e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=720.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.171e-11 trise=4.508e-11 diff=-1.337e-11
NMOS=180.0  PMOS=360.0: tfall=3.305e-11 trise=3.661e-11 diff=-3.56e-12
NMOS=180.0  PMOS=540.0: tfall=3.572e-11 trise=3.431e-11 diff=1.41e-12
Upper bound found, PMOS=540.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [495, 540]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 517.0

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=180 P=720, tfall=2.066e-11, trise=2.372e-11, erf_err=14.8%)
inv_general_ble_output_2 (N=180 P=517, tfall=3.432e-11, trise=3.448e-11, erf_err=0.5%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=1.229e-11 trise=2.841e-11 diff=-1.612e-11
NMOS=180.0  PMOS=360.0: tfall=1.523e-11 trise=2.523e-11 diff=-1e-11
NMOS=180.0  PMOS=540.0: tfall=1.827e-11 trise=2.377e-11 diff=-5.5e-12
NMOS=180.0  PMOS=720.0: tfall=2.066e-11 trise=2.372e-11 diff=-3.06e-12
NMOS=180.0  PMOS=900.0: tfall=2.335e-11 trise=2.451e-11 diff=-1.16e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=900.0

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=180.0  PMOS=180.0: tfall=3.387e-11 trise=4.918e-11 diff=-1.531e-11
NMOS=180.0  PMOS=360.0: tfall=3.385e-11 trise=4.041e-11 diff=-6.56e-12
NMOS=180.0  PMOS=540.0: tfall=3.540e-11 trise=3.765e-11 diff=-2.25e-12
NMOS=180.0  PMOS=720.0: tfall=3.637e-11 trise=3.653e-11 diff=-1.6e-13
NMOS=180.0  PMOS=900.0: tfall=3.729e-11 trise=3.612e-11 diff=1.17e-12
Upper bound found, PMOS=900.0
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [720, 765]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 737.0

ERF SUMMARY (iteration 2):
inv_general_ble_output_1 (N=180 P=900, tfall=2.453e-11, trise=2.507e-11, erf_err=2.2%)
inv_general_ble_output_2 (N=180 P=737, tfall=3.646e-11, trise=3.647e-11, erf_err=0.0%)
All inverters met ERF tolerance

Calculating area and wire data for all transistor sizing combinations...
Running HSPICE for 512 transistor sizing combinations...
Calculating cost for each transistor sizing combinations...

TOP 10 BEST COST RESULTS
------------------------
Combo #75    cost=0.176819 area=1220.713delay=1.448e-10 tfall=3.64e-11  trise=3.9e-11   
Combo #78    cost=0.17682  area=1221.576delay=1.447e-10 tfall=3.32e-11  trise=3.6e-11   
Combo #76    cost=0.176821 area=1221.012delay=1.448e-10 tfall=3.58e-11  trise=3.75e-11  
Combo #79    cost=0.176822 area=1221.846delay=1.447e-10 tfall=3.18e-11  trise=3.55e-11  
Combo #77    cost=0.176828 area=1221.298delay=1.448e-10 tfall=3.49e-11  trise=3.67e-11  
Combo #11    cost=0.176829 area=1219.809delay=1.45e-10  tfall=3.69e-11  trise=4.56e-11  
Combo #12    cost=0.176848 area=1220.107delay=1.449e-10 tfall=3.68e-11  trise=4.45e-11  
Combo #10    cost=0.176856 area=1219.493delay=1.45e-10  tfall=3.9e-11   trise=4.71e-11  
Combo #13    cost=0.17686  area=1220.394delay=1.449e-10 tfall=3.6e-11   trise=4.38e-11  
Combo #74    cost=0.176866 area=1220.398delay=1.449e-10 tfall=3.89e-11  trise=4.11e-11  

Re-equalizing rise and fall times on combo #75 (ranked #1)

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.027e-11 trise=2.506e-11 diff=-1.479e-11
NMOS=90  PMOS=180: tfall=1.266e-11 trise=2.016e-11 diff=-7.5e-12
NMOS=90  PMOS=270: tfall=1.481e-11 trise=2.023e-11 diff=-5.42e-12
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=270

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.405e-11 trise=6.013e-11 diff=-2.608e-11
NMOS=90  PMOS=180: tfall=3.369e-11 trise=3.988e-11 diff=-6.19e-12
NMOS=90  PMOS=270: tfall=3.652e-11 trise=3.494e-11 diff=1.58e-12
Upper bound found, PMOS=270
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size in range: [225, 270]
Running HSPICE sweep on: general_ble_output/general_ble_output.sp
ERF PMOS size is 239

ERF SUMMARY (iteration 1):
inv_general_ble_output_1 (N=90 P=270, tfall=1.647e-11, trise=2.145e-11, erf_err=30.2%)
inv_general_ble_output_2 (N=90 P=239, tfall=3.604e-11, trise=3.606e-11, erf_err=0.1%)
One or more inverter(s) failed to meet ERF tolerance

ERF MONITOR: inv_general_ble_output_1
Looking for inv_general_ble_output_1_pmos size upper bound
NMOS=90  PMOS=90: tfall=1.194e-11 trise=2.750e-11 diff=-1.556e-11
NMOS=90  PMOS=180: tfall=1.418e-11 trise=2.174e-11 diff=-7.56e-12
NMOS=90  PMOS=270: tfall=1.647e-11 trise=2.145e-11 diff=-4.98e-12
NMOS=90  PMOS=360: tfall=1.846e-11 trise=1.986e-11 diff=-1.4e-12
NMOS=90  PMOS=450: tfall=2.039e-11 trise=2.099e-11 diff=-6e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF MONITOR: inv_general_ble_output_2
Looking for inv_general_ble_output_2_pmos size upper bound
NMOS=90  PMOS=90: tfall=3.365e-11 trise=6.602e-11 diff=-3.237e-11
NMOS=90  PMOS=180: tfall=3.319e-11 trise=4.561e-11 diff=-1.242e-11
NMOS=90  PMOS=270: tfall=3.584e-11 trise=4.055e-11 diff=-4.71e-12
NMOS=90  PMOS=360: tfall=3.594e-11 trise=3.856e-11 diff=-2.62e-12
NMOS=90  PMOS=450: tfall=3.671e-11 trise=3.750e-11 diff=-7.9e-13
Increasing PMOS is no longer decreasing trise
or the ratio is too large, using PMOS=450

ERF SUMMARY (iteration 2):
inv_general_ble_output_1 (N=90 P=450, tfall=2.238e-11, trise=2.095e-11, erf_err=6.4%)
inv_general_ble_output_2 (N=90 P=450, tfall=3.671e-11, trise=3.75e-11, erf_err=2.2%)
All inverters met ERF tolerance

BEST COST RESULTS AFTER RE-BALANCING
------------------------------------
Combo #75    cost=0.163109 area=1220.956delay=1.336e-10 tfall=3.76e-11  trise=3.68e-11  

Sizing results for general_ble_output:
rest_general_ble_output_pmos  : 1.0 
inv_general_ble_output_2_pmos : 10.0
ptran_general_ble_output_nmos : 4.0 
inv_general_ble_output_1_nmos : 2.0 
inv_general_ble_output_2_nmos : 2.0 
inv_general_ble_output_1_pmos : 10.0

Validating transistor sizes
Sizing results are valid

Duration: 105.350568056
Current Cost: 0.16310930961
FPGA transistor sizing iteration complete!

FPGA TRANSISTOR SIZING RESULTS
------------------------------
cb_mux:
inv_cb_mux_1    : 1   2   2   2   2   2   
inv_cb_mux_2    : 4   6   5   6   6   6   
ptran_cb_mux_L2 : 2   3   3   3   3   3   
rest_cb_mux     : 1   1   1   1   1   1   
ptran_cb_mux_L1 : 1   2   2   2   2   2   

flut_mux:
inv_flut_mux_1 : 7   10  11  12  10  11  
ptran_flut_mux : 15  20  20  21  21  21  
inv_flut_mux_2 : 9   9   8   9   8   8   
rest_flut_mux  : 1   1   1   1   1   1   

general_ble_output:
inv_general_ble_output_2 : 3   2   3   3   3   2   
inv_general_ble_output_1 : 2   2   2   2   2   2   
rest_general_ble_output  : 1   1   1   1   1   1   
ptran_general_ble_output : 5   5   5   5   4   4   

hard_block_local_mux:
inv_hard_block_local_mux_1    : 3   3   2   2   2   2   
rest_hard_block_local_mux     : 1   1   1   1   1   1   
inv_hard_block_local_mux_2    : 3   4   3   3   4   3   
ptran_hard_block_local_mux_L2 : 2   3   2   2   3   2   
ptran_hard_block_local_mux_L1 : 2   2   2   2   2   2   

local_ble_output:
inv_local_ble_output_2 : 5   5   7   6   6   5   
ptran_local_ble_output : 5   4   3   4   4   5   
inv_local_ble_output_1 : 2   2   2   2   2   2   
rest_local_ble_output  : 1   1   1   1   1   1   

local_mux:
inv_local_mux_1    : 1   3   3   3   3   3   
rest_local_mux     : 1   1   1   1   1   1   
ptran_local_mux_L1 : 1   1   1   1   1   1   
ptran_local_mux_L2 : 2   2   2   2   2   2   

lut:
rest_lut_out_buffer    : 1   1   1   1   1   1   
inv_lut_out_buffer_2   : 3   4   4   4   4   4   
inv_lut_out_buffer_1   : 2   3   3   4   4   4   
inv_lut_0sram_driver_2 : 2   2   2   2   2   2   
rest_lut_int_buffer    : 1   1   1   1   1   1   
inv_lut_int_buffer_2   : 3   3   3   3   3   3   
inv_lut_int_buffer_1   : 2   2   2   2   2   2   
ptran_lut_L1           : 3   4   4   4   4   4   
ptran_lut_L2           : 5   6   6   6   7   6   
ptran_lut_L3           : 4   4   5   5   4   5   
ptran_lut_L4           : 8   9   10  9   10  10  
ptran_lut_L5           : 9   10  11  11  12  12  

lut_a_driver:
inv_lut_a_driver_2 : 9   12  13  10  10  11  

lut_a_driver_not:
inv_lut_a_driver_not_1 : 6   7   7   6   5   7   
inv_lut_a_driver_not_2 : 8   10  10  9   9   10  

lut_b_driver:
inv_lut_b_driver_2 : 9   11  12  11  13  14  

lut_b_driver_not:
inv_lut_b_driver_not_1 : 6   7   6   6   7   7   
inv_lut_b_driver_not_2 : 7   9   9   8   10  9   

lut_c_driver:
rest_lut_c_driver    : 1   1   1   1   1   1   
inv_lut_c_driver_2   : 4   6   6   6   5   5   
inv_lut_c_driver_1   : 5   7   8   8   7   8   
ptran_lut_c_driver_0 : 5   6   6   6   5   6   
inv_lut_c_driver_0   : 12  14  13  12  13  14  

lut_c_driver_not:
inv_lut_c_driver_not_2 : 5   6   7   8   6   8   
inv_lut_c_driver_not_1 : 2   3   4   3   3   4   

lut_d_driver:
inv_lut_d_driver_2 : 4   5   6   5   6   6   

lut_d_driver_not:
inv_lut_d_driver_not_2 : 4   5   5   5   5   5   
inv_lut_d_driver_not_1 : 3   3   3   3   3   3   

lut_e_driver:
inv_lut_e_driver_2 : 3   3   3   3   3   3   

lut_e_driver_not:
inv_lut_e_driver_not_1 : 2   2   2   2   2   2   
inv_lut_e_driver_not_2 : 3   3   4   3   4   4   

lut_f_driver:
inv_lut_f_driver_2 : 4   4   4   4   4   5   

lut_f_driver_not:
inv_lut_f_driver_not_1 : 3   3   2   2   3   3   
inv_lut_f_driver_not_2 : 3   4   4   4   4   4   

sb_mux:
ptran_sb_mux_L2 : 5   5   6   5   6   6   
ptran_sb_mux_L1 : 3   4   4   4   5   4   
inv_sb_mux_1    : 4   5   5   5   5   5   
rest_sb_mux     : 1   1   1   1   1   1   
inv_sb_mux_2    : 20  23  23  24  24  23  


TOTALS:
Area		Delay		Cost
1126.925	2.3772e-10	0.26789
1214.273	1.6009e-10	0.19439
1221.296	1.4884e-10	0.18178
1222.079	1.4973e-10	0.18298
1236.883	1.4741e-10	0.18233
1220.956	1.448e-10	0.1768

Evaluating termination conditions...
Algorithm is terminating: maximum number of iterations has been reached (6)

FPGA transistor sizing complete!

|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit            Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                1.783        182.2        180.5        182.2        29.75                 
  cb_mux                3.502        124.4        124.4        123.7        3.174
  local_mux             1.361        65.86        65.86        65.31        0.7469
  local_ble_output      0.656        122.3        121.4        122.3        2.616
  general_ble_output    0.592        37.61        37.61        36.8         1.706
  lut (SRAM to out)     29.621       141.0        141.0        140.3        n/a                   
  lut_a                 n/a          195.73       195.73       187.95       3.65                  
  lut_a_driver          0.31         14.77        14.77        14.37        1.704                 
  lut_a_driver_not      0.418        20.94        19.84        20.94        1.611                 
  lut_b                 n/a          196.03       196.03       180.75       3.519                 
  lut_b_driver          0.341        12.95        12.95        12.43        1.842                 
  lut_b_driver_not      0.405        20.43        19.8         20.43        1.717                 
  lut_c                 n/a          177.13       177.13       160.25       3.438                 
  lut_c_driver          0.902        30.79        30.79        30.52        2.551                 
  lut_c_driver_not      0.369        34.3         33.31        34.3         0.8796                
  lut_d                 n/a          119.6        119.6        108.24       2.354                 
  lut_d_driver          0.211        13.1         13.1         13.01        0.8839                
  lut_d_driver_not      0.27         22.37        20.52        22.37        0.888                 
  lut_e                 n/a          115.25       115.25       98.96        2.184                 
  lut_e_driver          0.142        17.08        17.08        15.91        0.6163                
  lut_e_driver_not      0.238        21.16        20.88        21.16        0.7103                
  lut_f                 n/a          55.83        55.83        52.55        0.888                 
  lut_f_driver          0.184        13.34        13.34        12.29        0.6496                
  lut_f_driver_not      0.254        21.52        19.57        21.52        0.7598                
  mux hard_block              1.729        35.76        34.36        35.76        0.7844                
  cb_mux                5.669        124.4        124.4        123.7        3.174
  sb_mux                2.731        182.2        180.5        182.2        29.75                 


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              1220.956            100%
  LUT               336.666             27.574%
  FF                12.275              1.005%
  BLE output        24.97               2.045%
  Local mux         163.338             13.378%
  Connection block  226.756             18.572%
  Switch block      436.944             35.787%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           1.822e-10
  T_ipin_cblock (connection block mux)            1.244e-10
  CLB input -> BLE input (local CLB routing)      6.586e-11
  LUT output -> BLE input (local feedback)        1.223e-10
  LUT output -> CLB output (logic block output)   3.761e-11
  lut_a                                           2.1667e-10
  lut_b                                           2.1646e-10
  lut_c                                           2.1143e-10
  lut_d                                           1.4197e-10
  lut_e                                           1.3641e-10
  lut_f                                           7.735e-11

  VPR AREAS
  ----------
  grid_logic_tile_area                            16455.7112647
  ipin_mux_trans_size (connection block mux)      1.25595750289
  mux_trans_size (routing switch)                 1.741
  buf_size (routing switch)                       25.2329885104

  SUMMARY
  -------
  Tile Area                            1220.96 um^2
  Representative Critical Path Delay   144.8 ps
  Cost (area^1 x delay^1)              0.1768

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 166596
Total time elapsed: 10 hours 4 minutes 46 seconds

