xrun: 19.09-s003: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.09-s003: Started on Oct 17, 2021 at 01:13:23 CEST
xrun
	+elaborate
	+sv
	-f /home/student/ptapa/VDIC/.dvt/lab1.build
		-F lab1/tb.f
			-F lab1/dut.f
				mtm_Alu.vp
			alu_tb.sv
file: lab1/mtm_Alu.vp
	module worklib.mtm_Alu:vp
		errors: 0, warnings: 0
		errors: 0, warnings: 0
		errors: 0, warnings: 0
		errors: 0, warnings: 0
file: lab1/alu_tb.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
			streams:   0, words:     0
			streams:   0, words:     0
			streams:   0, words:     0
		worklib.top:sv <0x2d7587b6>
			streams:   8, words: 10206
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:              60      71
		Scalar wires:            3       -
		Always blocks:          12      12
		Initial blocks:          3       3
		Cont. assignments:       0       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	19.09-s003: Exiting on Oct 17, 2021 at 01:13:23 CEST  (total: 00:00:00)
