## ğŸ‘‹ Hi, I'm Madhav

**VLSI Design Enthusiast | RTL & Verification | CDAC VLSI PG Diploma**

### ğŸ”§ What I Do  
- RTL Design (Verilog/SystemVerilog)  
- UVM Verification  
- FPGA/SoC & Digital Design  
- MATLAB (Radar & DSP)  

### ğŸš€ Currently  
- Building an **AXI4-Lite Memory Interface** (SV + UVM)  
- Learning **UVM Advanced**, **GAA MOSFET TCAD**, **PD & STA**  

### ğŸ’¬ Ask Me About  
Verilog, SystemVerilog, UVM, RTL Design, RISC CPUs, MATLAB/Simulink  

### ğŸ† Highlights  
- **Winner** â€“ MeitY Truth Tell (Anvesha)  
- **Winner** â€“ IEEE Smart City Hackathon  
- **Recommended** by SSB for NDA  

---

## ğŸŒ Socials
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?style=flat&logo=linkedin&logoColor=white)](https://linkedin.com/in/madhav02)
[![Email](https://img.shields.io/badge/Email-D14836?style=flat&logo=gmail&logoColor=white)](mailto:madhavkaushik02@gmail.com)

---

## ğŸ› ï¸ Tech
![Verilog](https://img.shields.io/badge/Verilog-000?style=flat)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4B8BBE?style=flat)
![UVM](https://img.shields.io/badge/UVM-025E8C?style=flat)
![Vivado](https://img.shields.io/badge/Vivado-AA0000?style=flat)
![MATLAB](https://img.shields.io/badge/MATLAB-FF7F00?style=flat)
![C++](https://img.shields.io/badge/C++-00599C?style=flat)

---

## ğŸ“Š Stats
![](https://github-readme-stats.vercel.app/api?username=kmadhav02&theme=transparent&hide_border=true&show_icons=true)  
![](https://nirzak-streak-stats.vercel.app?user=kmadhav02&theme=transparent&hide_border=true)

