// Seed: 806797989
module module_0 #(
    parameter id_2 = 32'd57
);
  wire id_1;
  ;
  parameter id_2 = -1;
  wire id_3[(  id_2  ) : id_2], id_4, id_5;
  logic id_6;
  ;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd62,
    parameter id_5 = 32'd12
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8[id_2-id_5 : id_2],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  module_0 modCall_1 ();
  input wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  output wire _id_2;
  input wire id_1;
  wire id_19;
endmodule
