#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov  8 17:28:02 2021
# Process ID: 24674
# Current directory: /home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/vivado.log
# Journal file: /home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/vivado.jou
#-----------------------------------------------------------
source build.tcl
# read_verilog [ glob ./*.sv ]
# read_xdc ./main.xdc
# synth_design -top main -part xc7a15tcpg236-1
Command: synth_design -top main -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24682
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2509.977 ; gain = 0.000 ; free physical = 9380 ; free virtual = 14727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ili9341_display_controller' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ili9341_display_controller.sv:10]
INFO: [Synth 8-6157] synthesizing module 'spi_controller' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/spi_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'spi_controller' (1#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/spi_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'block_rom' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/block_rom.sv:3]
	Parameter W bound to: 8 - type: integer 
	Parameter L bound to: 125 - type: integer 
	Parameter INIT bound to: 208'b0110110101100101011011010110111101110010011010010110010101110011001011110110100101101100011010010011100100110011001101000011000101011111011010010110111001101001011101000010111001101101011001010110110101101000 
INFO: [Synth 8-251] Initializing block rom from file memories/ili9341_init.memh. [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/block_rom.sv:15]
INFO: [Synth 8-3876] $readmem data file 'memories/ili9341_init.memh' is read successfully [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/block_rom.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'block_rom' (2#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/block_rom.sv:3]
INFO: [Synth 8-226] default block is never used [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ili9341_display_controller.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'ili9341_display_controller' (3#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ili9341_display_controller.sv:10]
WARNING: [Synth 8-7071] port 'vsync' of module 'ili9341_display_controller' is unconnected for instance 'ILI9341' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.sv:44]
WARNING: [Synth 8-7071] port 'hsync' of module 'ili9341_display_controller' is unconnected for instance 'ILI9341' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.sv:44]
WARNING: [Synth 8-7023] instance 'ILI9341' of module 'ili9341_display_controller' has 12 connections declared, but only 10 given [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.sv:44]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pulse_generator.sv:5]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator' (4#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pulse_generator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator__parameterized0' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pulse_generator.sv:5]
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator__parameterized0' (4#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pulse_generator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator__parameterized1' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pulse_generator.sv:5]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator__parameterized1' (4#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pulse_generator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ft6206_controller' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:7]
	Parameter CLK_HZ bound to: 12000000 - type: integer 
	Parameter I2C_CLK_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_controller' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/i2c_controller.sv:7]
	Parameter CLK_HZ bound to: 12000000 - type: integer 
	Parameter I2C_CLK_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2c_controller' (5#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/i2c_controller.sv:7]
INFO: [Synth 8-251]   buffer[x] = 0xxx [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:79]
INFO: [Synth 8-251] !!! x[11:8] =  [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:95]
INFO: [Synth 8-251] !!! x[7:0] =  [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:101]
INFO: [Synth 8-251] !!!touch_buffer.x = x [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:80]
INFO: [Synth 8-251] Copying touch buffer 0... [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:131]
INFO: [Synth 8-251] touch bus decoded: valid = 1'bx [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_defines.sv:50]
INFO: [Synth 8-251]   x = x, y = x, weight = x, area = x [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_defines.sv:52]
INFO: [Synth 8-251] Copying touch buffer 1... [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:133]
INFO: [Synth 8-155] case statement is not full and has no default [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'ft6206_controller' (6#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/ft6206_controller.sv:7]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pwm.sv:5]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (7#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/pwm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2509.977 ; gain = 0.000 ; free physical = 8519 ; free virtual = 13867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2509.977 ; gain = 0.000 ; free physical = 8515 ; free virtual = 13863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2509.977 ; gain = 0.000 ; free physical = 8515 ; free virtual = 13863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.977 ; gain = 0.000 ; free physical = 8508 ; free virtual = 13856
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.xdc]
Finished Parsing XDC File [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.930 ; gain = 0.000 ; free physical = 9256 ; free virtual = 14605
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.930 ; gain = 0.000 ; free physical = 9256 ; free virtual = 14605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9335 ; free virtual = 14683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9335 ; free virtual = 14683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9335 ; free virtual = 14683
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                 S_TXING |                              001 |                              001
               S_TX_DONE |                              010 |                              010
                 S_RXING |                              011 |                              011
                 iSTATE0 |                              100 |                              111
*
                  iSTATE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9326 ; free virtual = 14674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 2     
	   8 Input   22 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   3 Input   21 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	  21 Input   12 Bit        Muxes := 4     
	   7 Input   10 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 39    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 9     
	  14 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 5     
	  15 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9308 ; free virtual = 14661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------------+---------------+----------------+
|Module Name | RTL Object               | Depth x Width | Implemented As | 
+------------+--------------------------+---------------+----------------+
|main        | ILI9341/rom_addr_reg_rep | 128x8         | Block RAM      | 
+------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9191 ; free virtual = 14542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9189 ; free virtual = 14542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9187 ; free virtual = 14540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_0:a to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_0:en to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9187 ; free virtual = 14540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9187 ; free virtual = 14540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9189 ; free virtual = 14540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9187 ; free virtual = 14539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9187 ; free virtual = 14539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9187 ; free virtual = 14539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     9|
|3     |LUT1     |    24|
|4     |LUT2     |     6|
|5     |LUT3     |    32|
|6     |LUT4     |    41|
|7     |LUT5     |    26|
|8     |LUT6     |    55|
|9     |MUXF7    |     1|
|10    |RAMB18E1 |     1|
|11    |FDRE     |    98|
|12    |FDSE     |     2|
|13    |IBUF     |     2|
|14    |OBUF     |    21|
|15    |OBUFT    |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9187 ; free virtual = 14539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2573.930 ; gain = 0.000 ; free physical = 9238 ; free virtual = 14592
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.930 ; gain = 63.953 ; free physical = 9238 ; free virtual = 14592
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.930 ; gain = 0.000 ; free physical = 9302 ; free virtual = 14656
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.xdc]
Finished Parsing XDC File [/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.930 ; gain = 0.000 ; free physical = 9258 ; free virtual = 14611
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3d3da302
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2573.930 ; gain = 87.844 ; free physical = 9408 ; free virtual = 14762
# write_checkpoint -force synthesis.checkpoint
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2613.949 ; gain = 0.000 ; free physical = 9409 ; free virtual = 14763
INFO: [Common 17-1381] The checkpoint '/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/synthesis.checkpoint' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2637.961 ; gain = 24.012 ; free physical = 9383 ; free virtual = 14737

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c6b3b905

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2669.773 ; gain = 31.812 ; free physical = 9089 ; free virtual = 14444

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c6b3b905

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c6b3b905

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17427b2bb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17427b2bb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17427b2bb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17427b2bb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293
Ending Logic Optimization Task | Checksum: 120d22d5c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.742 ; gain = 0.000 ; free physical = 8941 ; free virtual = 14293

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 120d22d5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9087 ; free virtual = 14441
Ending Power Optimization Task | Checksum: 120d22d5c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3026.812 ; gain = 208.070 ; free physical = 9091 ; free virtual = 14445

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 120d22d5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9091 ; free virtual = 14445

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9091 ; free virtual = 14445
Ending Netlist Obfuscation Task | Checksum: 120d22d5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9091 ; free virtual = 14445
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9039 ; free virtual = 14394
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 842e0919

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9039 ; free virtual = 14394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9039 ; free virtual = 14394

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6b598173

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9067 ; free virtual = 14421

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15939f633

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9079 ; free virtual = 14433

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15939f633

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9079 ; free virtual = 14433
Phase 1 Placer Initialization | Checksum: 15939f633

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9079 ; free virtual = 14433

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: df0c037b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9072 ; free virtual = 14426

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12bf3880d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9073 ; free virtual = 14427

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12bf3880d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9073 ; free virtual = 14427

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9084 ; free virtual = 14437

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1afbdd348

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9084 ; free virtual = 14437
Phase 2.4 Global Placement Core | Checksum: 1ccf687b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14437
Phase 2 Global Placement | Checksum: 1ccf687b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14437

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f96b9fb2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14437

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a72fd2d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14436

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: be6101b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14436

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 146be1c5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14436

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d5944087

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: aab750e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13256363e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435
Phase 3 Detail Placement | Checksum: 13256363e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f8e3a4b7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=78.411 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1887b15af

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9081 ; free virtual = 14435
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 136004452

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9081 ; free virtual = 14435
Phase 4.1.1.1 BUFG Insertion | Checksum: f8e3a4b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9081 ; free virtual = 14435

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=78.411. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178769c98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9081 ; free virtual = 14435

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9081 ; free virtual = 14435
Phase 4.1 Post Commit Optimization | Checksum: 178769c98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9081 ; free virtual = 14435

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 178769c98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 178769c98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435
Phase 4.3 Placer Reporting | Checksum: 178769c98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 116595104

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435
Ending Placer Task | Checksum: 373ed47b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9082 ; free virtual = 14435
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# write_checkpoint -force place.checkpoint
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 9090 ; free virtual = 14445
INFO: [Common 17-1381] The checkpoint '/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/place.checkpoint' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d0cb34b ConstDB: 0 ShapeSum: 2a322130 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1074cddb2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8967 ; free virtual = 14318
Post Restoration Checksum: NetGraph: ad0e8a8 NumContArr: fc7bf50a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1074cddb2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14321

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1074cddb2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8938 ; free virtual = 14290

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1074cddb2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8938 ; free virtual = 14290
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18a1b3469

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14283
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.442 | TNS=0.000  | WHS=-0.113 | THS=-2.180 |

Phase 2 Router Initialization | Checksum: 1d8cea8d7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8930 ; free virtual = 14284

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 218
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 218
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d8cea8d7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14283
Phase 3 Initial Routing | Checksum: eb00093c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8931 ; free virtual = 14284

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.064 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16584a948

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.064 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d78cb264

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282
Phase 4 Rip-up And Reroute | Checksum: 1d78cb264

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d78cb264

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d78cb264

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282
Phase 5 Delay and Skew Optimization | Checksum: 1d78cb264

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d0dda1b0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.143 | TNS=0.000  | WHS=0.172  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 235bc771f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282
Phase 6 Post Hold Fix | Checksum: 235bc771f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0443275 %
  Global Horizontal Routing Utilization  = 0.0399531 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26af9b58e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8929 ; free virtual = 14282

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26af9b58e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8927 ; free virtual = 14281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e900ef3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8927 ; free virtual = 14281

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=78.143 | TNS=0.000  | WHS=0.172  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e900ef3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8927 ; free virtual = 14280
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8962 ; free virtual = 14316

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8962 ; free virtual = 14316
# write_checkpoint -force route.checkpoint
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3026.812 ; gain = 0.000 ; free physical = 8957 ; free virtual = 14311
INFO: [Common 17-1381] The checkpoint '/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/route.checkpoint' has been generated.
# report_timing_summary -file timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file timing.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_utilization -file usage.log
# report_drc -file drc.log
Command: report_drc -file drc.log
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-593] The IP 'Zynq UltraScale+ MPSoC', version 3.3, is no longer found in the user IP repository /home/simrun/comparch/bulk/xilinx/Vivado/2021.1/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/simrun/comparch/bulk/xilinx/Vivado/2021.1/data/ip/xilinx/zynq_ultra_ps_e_v3_3.)
WARNING: [IP_Flow 19-593] The IP 'ZYNQMPSOC Processing System VIP', version 1.0, is no longer found in the user IP repository /home/simrun/comparch/bulk/xilinx/Vivado/2021.1/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/simrun/comparch/bulk/xilinx/Vivado/2021.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/simrun/comparch/bulk/xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/drc.log.
report_drc completed successfully
# write_bitstream -force ./main.bit
Command: write_bitstream -force ./main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/simrun/comparch/olin-cafe-f21/02_etch_a_sketch-part3/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov  8 17:28:49 2021. For additional details about this file, please refer to the WebTalk help file at /home/simrun/comparch/bulk/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3210.914 ; gain = 184.102 ; free physical = 8935 ; free virtual = 14288
INFO: [Common 17-206] Exiting Vivado at Mon Nov  8 17:28:49 2021...
