Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan  6 20:00:37 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (881)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU_Reset_signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT/ALU_PHY/FlagZ_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (881)
--------------------------------
 There are 881 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.430        0.000                      0                 2433        0.029        0.000                      0                 2433        3.000        0.000                       0                   887  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.430        0.000                      0                 1815        0.132        0.000                      0                 1815       23.750        0.000                       0                   883  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.433        0.000                      0                 1815        0.132        0.000                      0                 1815       23.750        0.000                       0                   883  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.430        0.000                      0                 1815        0.029        0.000                      0                 1815  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.430        0.000                      0                 1815        0.029        0.000                      0                 1815  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         38.703        0.000                      0                  618        0.780        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         38.703        0.000                      0                  618        0.677        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       38.703        0.000                      0                  618        0.677        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       38.706        0.000                      0                  618        0.780        0.000                      0                  618  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.430ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.511ns  (logic 3.186ns (19.296%)  route 13.325ns (80.704%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.580    15.663    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.787    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.103    49.136    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.081    49.217    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.217    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 33.430    

Slack (MET) :             33.437ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.500ns  (logic 3.186ns (19.309%)  route 13.314ns (80.691%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.569    15.652    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.776 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.776    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.103    49.136    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.077    49.213    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.213    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                 33.437    

Slack (MET) :             33.509ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.214ns  (logic 2.900ns (17.885%)  route 13.314ns (82.115%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.577    15.367    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124    15.491 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.491    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 33.509    

Slack (MET) :             33.518ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.900ns (17.893%)  route 13.307ns (82.107%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.570    15.359    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    15.483 r  UUT/CPU_PHY/contents_ram[17][0]_i_1/O
                         net (fo=1, routed)           0.000    15.483    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 33.518    

Slack (MET) :             33.664ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 2.699ns (16.503%)  route 13.656ns (83.497%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.260    15.505    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  UUT/CPU_PHY/contents_ram[45][7]_i_1/O
                         net (fo=1, routed)           0.000    15.629    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.079    49.293    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]
  -------------------------------------------------------------------
                         required time                         49.293    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                 33.664    

Slack (MET) :             33.665ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.356ns  (logic 2.699ns (16.502%)  route 13.657ns (83.498%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124    15.630 r  UUT/CPU_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    15.630    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.081    49.295    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.295    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 33.665    

Slack (MET) :             33.674ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 2.727ns (16.644%)  route 13.657ns (83.356%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.152    15.658 r  UUT/CPU_PHY/contents_ram[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.658    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.118    49.332    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]
  -------------------------------------------------------------------
                         required time                         49.332    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                 33.674    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.032    49.247    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.247    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[5][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]_1[7]
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X1Y43          FDCE (Setup_fdce_C_D)        0.032    49.247    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]
  -------------------------------------------------------------------
                         required time                         49.247    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.767ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.206ns  (logic 2.699ns (16.655%)  route 13.507ns (83.345%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.111    15.356    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.480 r  UUT/CPU_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    15.480    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.031    49.246    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.246    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                 33.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X18Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/A_r_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.338    UUT/CPU_PHY/A_reg[7][2]
    SLICE_X19Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  UUT/CPU_PHY/A[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    UUT/ALU_PHY/A_reg[7]_3[2]
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X19Y32         FDCE (Hold_fdce_C_D)         0.092    -0.425    UUT/ALU_PHY/A_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X18Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.335    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/ALU_PHY/clk_out1
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X19Y33         FDCE (Hold_fdce_C_D)         0.092    -0.424    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.795%)  route 0.219ns (57.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y29          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.219    -0.148    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.951    -0.722    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.288    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.588%)  route 0.230ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.230    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.290    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.302    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[7]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.092    -0.423    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.673%)  route 0.176ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y31          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.176    -0.206    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.372    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.165%)  route 0.124ns (46.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.124    -0.265    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.085    -0.433    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[6]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[6]
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.249    -0.518    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.091    -0.427    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.301    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.091    -0.424    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.913%)  route 0.228ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.228    -0.174    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130    -0.343    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y12     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y12     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X25Y37     CPU_Reset_signal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y64     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y66     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y66     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y66     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y67     contador_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.433ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.511ns  (logic 3.186ns (19.296%)  route 13.325ns (80.704%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.580    15.663    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.787    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.100    49.140    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.081    49.221    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.221    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 33.433    

Slack (MET) :             33.440ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.500ns  (logic 3.186ns (19.309%)  route 13.314ns (80.691%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.569    15.652    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.776 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.776    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.100    49.140    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.077    49.217    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.217    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                 33.440    

Slack (MET) :             33.512ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.214ns  (logic 2.900ns (17.885%)  route 13.314ns (82.115%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.577    15.367    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124    15.491 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.491    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 33.512    

Slack (MET) :             33.521ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.900ns (17.893%)  route 13.307ns (82.107%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.570    15.359    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    15.483 r  UUT/CPU_PHY/contents_ram[17][0]_i_1/O
                         net (fo=1, routed)           0.000    15.483    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 33.521    

Slack (MET) :             33.667ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 2.699ns (16.503%)  route 13.656ns (83.497%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.260    15.505    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  UUT/CPU_PHY/contents_ram[45][7]_i_1/O
                         net (fo=1, routed)           0.000    15.629    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.100    49.218    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.079    49.297    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]
  -------------------------------------------------------------------
                         required time                         49.297    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                 33.667    

Slack (MET) :             33.668ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.356ns  (logic 2.699ns (16.502%)  route 13.657ns (83.498%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124    15.630 r  UUT/CPU_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    15.630    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.100    49.218    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.081    49.299    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.299    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 33.668    

Slack (MET) :             33.677ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 2.727ns (16.644%)  route 13.657ns (83.356%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.152    15.658 r  UUT/CPU_PHY/contents_ram[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.658    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.100    49.218    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.118    49.336    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]
  -------------------------------------------------------------------
                         required time                         49.336    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                 33.677    

Slack (MET) :             33.769ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.100    49.219    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.032    49.251    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.251    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.769    

Slack (MET) :             33.769ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[5][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]_1[7]
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.100    49.219    
    SLICE_X1Y43          FDCE (Setup_fdce_C_D)        0.032    49.251    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]
  -------------------------------------------------------------------
                         required time                         49.251    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.769    

Slack (MET) :             33.770ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.206ns  (logic 2.699ns (16.655%)  route 13.507ns (83.345%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.111    15.356    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.480 r  UUT/CPU_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    15.480    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.100    49.219    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.031    49.250    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.250    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                 33.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X18Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/A_r_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.338    UUT/CPU_PHY/A_reg[7][2]
    SLICE_X19Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  UUT/CPU_PHY/A[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    UUT/ALU_PHY/A_reg[7]_3[2]
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X19Y32         FDCE (Hold_fdce_C_D)         0.092    -0.425    UUT/ALU_PHY/A_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X18Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.335    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/ALU_PHY/clk_out1
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X19Y33         FDCE (Hold_fdce_C_D)         0.092    -0.424    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.795%)  route 0.219ns (57.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y29          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.219    -0.148    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.951    -0.722    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.288    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.588%)  route 0.230ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.230    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.290    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.302    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[7]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.092    -0.423    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.673%)  route 0.176ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y31          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.176    -0.206    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.372    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.165%)  route 0.124ns (46.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.124    -0.265    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.085    -0.433    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[6]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[6]
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.249    -0.518    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.091    -0.427    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.301    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.091    -0.424    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.913%)  route 0.228ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.228    -0.174    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130    -0.343    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y12     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y12     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X25Y37     CPU_Reset_signal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y64     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y66     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y66     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y66     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X15Y67     contador_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.430ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.511ns  (logic 3.186ns (19.296%)  route 13.325ns (80.704%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.580    15.663    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.787    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.103    49.136    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.081    49.217    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.217    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 33.430    

Slack (MET) :             33.437ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.500ns  (logic 3.186ns (19.309%)  route 13.314ns (80.691%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.569    15.652    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.776 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.776    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.103    49.136    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.077    49.213    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.213    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                 33.437    

Slack (MET) :             33.509ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.214ns  (logic 2.900ns (17.885%)  route 13.314ns (82.115%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.577    15.367    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124    15.491 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.491    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 33.509    

Slack (MET) :             33.518ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.900ns (17.893%)  route 13.307ns (82.107%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.570    15.359    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    15.483 r  UUT/CPU_PHY/contents_ram[17][0]_i_1/O
                         net (fo=1, routed)           0.000    15.483    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 33.518    

Slack (MET) :             33.664ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 2.699ns (16.503%)  route 13.656ns (83.497%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.260    15.505    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  UUT/CPU_PHY/contents_ram[45][7]_i_1/O
                         net (fo=1, routed)           0.000    15.629    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.079    49.293    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]
  -------------------------------------------------------------------
                         required time                         49.293    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                 33.664    

Slack (MET) :             33.665ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.356ns  (logic 2.699ns (16.502%)  route 13.657ns (83.498%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124    15.630 r  UUT/CPU_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    15.630    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.081    49.295    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.295    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 33.665    

Slack (MET) :             33.674ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 2.727ns (16.644%)  route 13.657ns (83.356%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.152    15.658 r  UUT/CPU_PHY/contents_ram[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.658    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.118    49.332    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]
  -------------------------------------------------------------------
                         required time                         49.332    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                 33.674    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.032    49.247    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.247    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[5][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]_1[7]
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X1Y43          FDCE (Setup_fdce_C_D)        0.032    49.247    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]
  -------------------------------------------------------------------
                         required time                         49.247    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.767ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.206ns  (logic 2.699ns (16.655%)  route 13.507ns (83.345%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.111    15.356    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.480 r  UUT/CPU_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    15.480    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.031    49.246    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.246    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                 33.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X18Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/A_r_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.338    UUT/CPU_PHY/A_reg[7][2]
    SLICE_X19Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  UUT/CPU_PHY/A[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    UUT/ALU_PHY/A_reg[7]_3[2]
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X19Y32         FDCE (Hold_fdce_C_D)         0.092    -0.322    UUT/ALU_PHY/A_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X18Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.335    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/ALU_PHY/clk_out1
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.103    -0.413    
    SLICE_X19Y33         FDCE (Hold_fdce_C_D)         0.092    -0.321    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.795%)  route 0.219ns (57.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y29          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.219    -0.148    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.951    -0.722    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
                         clock uncertainty            0.103    -0.368    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.185    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.588%)  route 0.230ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.230    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.103    -0.370    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.302    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[7]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.092    -0.320    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.673%)  route 0.176ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y31          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.176    -0.206    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.103    -0.370    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.269    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.165%)  route 0.124ns (46.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.124    -0.265    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.103    -0.415    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.085    -0.330    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[6]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[6]
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.249    -0.518    
                         clock uncertainty            0.103    -0.415    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.091    -0.324    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.301    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.091    -0.321    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.913%)  route 0.228ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.228    -0.174    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.103    -0.370    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130    -0.240    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.430ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.511ns  (logic 3.186ns (19.296%)  route 13.325ns (80.704%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.580    15.663    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.787    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.103    49.136    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.081    49.217    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.217    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 33.430    

Slack (MET) :             33.437ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.500ns  (logic 3.186ns (19.309%)  route 13.314ns (80.691%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 48.671 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.819     9.385    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X11Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.509 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19/O
                         net (fo=1, routed)           0.000     9.509    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_19_n_0
    SLICE_X11Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.754 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10/O
                         net (fo=1, routed)           0.000     9.754    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_10_n_0
    SLICE_X11Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.858 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.180    11.039    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.316    11.355 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.684    12.039    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.163 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.161    12.324    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.674    13.122    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.138    14.384    UUT/CPU_PHY/databus[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.508 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.452    14.960    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.084 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.569    15.652    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X14Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.776 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    15.776    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.692    48.671    UUT/DMA_PHY/clk_out1
    SLICE_X14Y44         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.239    
                         clock uncertainty           -0.103    49.136    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)        0.077    49.213    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.213    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                 33.437    

Slack (MET) :             33.509ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.214ns  (logic 2.900ns (17.885%)  route 13.314ns (82.115%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.577    15.367    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.124    15.491 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.491    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 33.509    

Slack (MET) :             33.518ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.900ns (17.893%)  route 13.307ns (82.107%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.679     0.412    UUT/DMA_PHY/current_state__0[0]
    SLICE_X24Y40         LUT1 (Prop_lut1_I0_O)        0.153     0.565 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.933     2.498    UUT/DMA_PHY/current_state[0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I0_O)        0.352     2.850 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          1.174     4.024    UUT/CPU_PHY/contents_ram_reg[0][0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.360     4.384 r  UUT/CPU_PHY/write_en_es_inferred_i_3/O
                         net (fo=3, routed)           0.850     5.234    UUT/CPU_PHY/write_en_es_inferred_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.332     5.566 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=354, routed)         3.818     9.383    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.507    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     9.724 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53/O
                         net (fo=1, routed)           0.000     9.724    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_53_n_0
    SLICE_X0Y49          MUXF8 (Prop_muxf8_I1_O)      0.094     9.818 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           1.017    10.835    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.316    11.151 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.963    12.115    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.239 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.149    12.387    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.154    12.666    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.570    15.359    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    15.483 r  UUT/CPU_PHY/contents_ram[17][0]_i_1/O
                         net (fo=1, routed)           0.000    15.483    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 33.518    

Slack (MET) :             33.664ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 2.699ns (16.503%)  route 13.656ns (83.497%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.260    15.505    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  UUT/CPU_PHY/contents_ram[45][7]_i_1/O
                         net (fo=1, routed)           0.000    15.629    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.079    49.293    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][7]
  -------------------------------------------------------------------
                         required time                         49.293    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                 33.664    

Slack (MET) :             33.665ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.356ns  (logic 2.699ns (16.502%)  route 13.657ns (83.498%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124    15.630 r  UUT/CPU_PHY/contents_ram[28][7]_i_1/O
                         net (fo=1, routed)           0.000    15.630    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.081    49.295    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]
  -------------------------------------------------------------------
                         required time                         49.295    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 33.665    

Slack (MET) :             33.674ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 2.727ns (16.644%)  route 13.657ns (83.356%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 48.749 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.261    15.506    UUT/CPU_PHY/databus[7]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.152    15.658 r  UUT/CPU_PHY/contents_ram[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.658    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]_1[7]
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.770    48.749    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y42          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]/C
                         clock pessimism              0.568    49.317    
                         clock uncertainty           -0.103    49.214    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.118    49.332    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[3][7]
  -------------------------------------------------------------------
                         required time                         49.332    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                 33.674    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[27][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.032    49.247    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]
  -------------------------------------------------------------------
                         required time                         49.247    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.766ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.207ns  (logic 2.699ns (16.653%)  route 13.508ns (83.347%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.112    15.357    UUT/CPU_PHY/databus[7]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.481 r  UUT/CPU_PHY/contents_ram[5][7]_i_1/O
                         net (fo=1, routed)           0.000    15.481    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]_1[7]
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X1Y43          FDCE (Setup_fdce_C_D)        0.032    49.247    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[5][7]
  -------------------------------------------------------------------
                         required time                         49.247    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 33.766    

Slack (MET) :             33.767ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.206ns  (logic 2.699ns (16.655%)  route 13.507ns (83.345%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    UUT/CPU_PHY/clk_out1
    SLICE_X26Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q
                         net (fo=57, routed)          1.904     1.634    UUT/CPU_PHY/FSM_sequential_current_state_reg[3]_0[1]
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.150     1.784 f  UUT/CPU_PHY/INS_reg_r[7]_i_3/O
                         net (fo=14, routed)          0.999     2.783    UUT/CPU_PHY/INS_reg_r[7]_i_3_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.352     3.135 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25/O
                         net (fo=11, routed)          0.867     4.001    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_25_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I2_O)        0.332     4.333 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.801     5.135    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_19_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         4.061     9.320    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31/O
                         net (fo=1, routed)           0.000     9.444    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_31_n_0
    SLICE_X3Y43          MUXF7 (Prop_muxf7_I1_O)      0.245     9.689 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16/O
                         net (fo=1, routed)           0.000     9.689    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_16_n_0
    SLICE_X3Y43          MUXF8 (Prop_muxf8_I0_O)      0.104     9.793 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9/O
                         net (fo=1, routed)           0.571    10.364    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_9_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.316    10.680 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__6_i_5/O
                         net (fo=1, routed)           1.093    11.773    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.897 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4/O
                         net (fo=1, routed)           0.433    12.330    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.454 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2/O
                         net (fo=1, routed)           0.667    13.121    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__6_i_1/O
                         net (fo=73, routed)          2.111    15.356    UUT/CPU_PHY/databus[7]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124    15.480 r  UUT/CPU_PHY/contents_ram[20][7]_i_1/O
                         net (fo=1, routed)           0.000    15.480    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[7]
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.771    48.750    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]/C
                         clock pessimism              0.568    49.318    
                         clock uncertainty           -0.103    49.215    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.031    49.246    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]
  -------------------------------------------------------------------
                         required time                         49.246    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                 33.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/ALU_PHY/clk_out1
    SLICE_X18Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  UUT/ALU_PHY/A_r_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.338    UUT/CPU_PHY/A_reg[7][2]
    SLICE_X19Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  UUT/CPU_PHY/A[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    UUT/ALU_PHY/A_reg[7]_3[2]
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X19Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.103    -0.414    
    SLICE_X19Y32         FDCE (Hold_fdce_C_D)         0.092    -0.322    UUT/ALU_PHY/A_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X18Y33         FDCE                                         r  UUT/ALU_PHY/B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_r_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.335    UUT/CPU_PHY/B_reg[7][6]
    SLICE_X19Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  UUT/CPU_PHY/B[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UUT/ALU_PHY/B_reg[7]_2[6]
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.909    -0.764    UUT/ALU_PHY/clk_out1
    SLICE_X19Y33         FDCE                                         r  UUT/ALU_PHY/B_reg[6]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.103    -0.413    
    SLICE_X19Y33         FDCE (Hold_fdce_C_D)         0.092    -0.321    UUT/ALU_PHY/B_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.795%)  route 0.219ns (57.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.632    -0.532    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y29          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.219    -0.148    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.951    -0.722    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
                         clock uncertainty            0.103    -0.368    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.185    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.588%)  route 0.230ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.230    -0.136    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.103    -0.370    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.187    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.302    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[7]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.092    -0.320    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.673%)  route 0.176ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.634    -0.530    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y31          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  UUT/RS232_PHY/Shift/Qtemp_reg[5]/Q
                         net (fo=2, routed)           0.176    -0.206    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.103    -0.370    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.101    -0.269    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.165%)  route 0.124ns (46.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.124    -0.265    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.103    -0.415    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.085    -0.330    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  UUT/ALU_PHY/ACC_r_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.304    UUT/CPU_PHY/ACC_reg[6]_0[6]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  UUT/CPU_PHY/ACC[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    UUT/ALU_PHY/D[6]
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.907    -0.766    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.249    -0.518    
                         clock uncertainty            0.103    -0.415    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.091    -0.324    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.301    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.091    -0.321    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.913%)  route 0.228ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.633    -0.531    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.228    -0.174    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.949    -0.724    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y12         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.103    -0.370    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130    -0.240    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.703ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 0.580ns (5.400%)  route 10.160ns (94.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.189    10.015    UUT/ALU_PHY/AR[0]
    SLICE_X20Y30         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X20Y30         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/ACC_r_reg[5]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 38.703    

Slack (MET) :             38.836ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.608ns  (logic 0.580ns (5.468%)  route 10.028ns (94.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.056     9.882    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/ACC_r_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 38.836    

Slack (MET) :             38.841ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.580ns (5.470%)  route 10.023ns (94.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.052     9.878    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/ACC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 38.841    

Slack (MET) :             38.844ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 0.580ns (5.472%)  route 10.019ns (94.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.047     9.873    UUT/ALU_PHY/AR[0]
    SLICE_X19Y30         FDCE                                         f  UUT/ALU_PHY/ACC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X19Y30         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 38.844    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.999ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 0.580ns (5.552%)  route 9.867ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.895     9.721    UUT/ALU_PHY/AR[0]
    SLICE_X20Y32         FDCE                                         f  UUT/ALU_PHY/ACC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X20Y32         FDCE                                         r  UUT/ALU_PHY/ACC_reg[2]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.103    49.125    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.720    UUT/ALU_PHY/ACC_reg[2]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 38.999    

Slack (MET) :             39.003ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.443ns  (logic 0.580ns (5.554%)  route 9.863ns (94.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.891     9.717    UUT/ALU_PHY/AR[0]
    SLICE_X21Y32         FDCE                                         f  UUT/ALU_PHY/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X21Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[5]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.103    49.125    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.720    UUT/ALU_PHY/A_reg[5]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                 39.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/CPU_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/CPU_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[7]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[5]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.377%)  route 0.547ns (74.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.320    -0.067    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.227     0.205    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X21Y38         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X21Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.488    
    SLICE_X21Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.044%)  route 0.557ns (74.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.241     0.215    UUT/CPU_PHY/AR[0]
    SLICE_X27Y37         FDCE                                         f  UUT/CPU_PHY/PC_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X27Y37         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[7]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X27Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    UUT/CPU_PHY/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.820    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.703ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 0.580ns (5.400%)  route 10.160ns (94.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.189    10.015    UUT/ALU_PHY/AR[0]
    SLICE_X20Y30         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X20Y30         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/ACC_r_reg[5]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 38.703    

Slack (MET) :             38.836ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.608ns  (logic 0.580ns (5.468%)  route 10.028ns (94.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.056     9.882    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/ACC_r_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 38.836    

Slack (MET) :             38.841ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.580ns (5.470%)  route 10.023ns (94.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.052     9.878    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/ACC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 38.841    

Slack (MET) :             38.844ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 0.580ns (5.472%)  route 10.019ns (94.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.047     9.873    UUT/ALU_PHY/AR[0]
    SLICE_X19Y30         FDCE                                         f  UUT/ALU_PHY/ACC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X19Y30         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 38.844    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.999ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 0.580ns (5.552%)  route 9.867ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.895     9.721    UUT/ALU_PHY/AR[0]
    SLICE_X20Y32         FDCE                                         f  UUT/ALU_PHY/ACC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X20Y32         FDCE                                         r  UUT/ALU_PHY/ACC_reg[2]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.103    49.125    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.720    UUT/ALU_PHY/ACC_reg[2]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 38.999    

Slack (MET) :             39.003ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.443ns  (logic 0.580ns (5.554%)  route 9.863ns (94.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.891     9.717    UUT/ALU_PHY/AR[0]
    SLICE_X21Y32         FDCE                                         f  UUT/ALU_PHY/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X21Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[5]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.103    49.125    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.720    UUT/ALU_PHY/A_reg[5]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                 39.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/CPU_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/CPU_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[7]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[5]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.377%)  route 0.547ns (74.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.320    -0.067    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.227     0.205    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X21Y38         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X21Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X21Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.044%)  route 0.557ns (74.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.241     0.215    UUT/CPU_PHY/AR[0]
    SLICE_X27Y37         FDCE                                         f  UUT/CPU_PHY/PC_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X27Y37         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[7]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.103    -0.410    
    SLICE_X27Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    UUT/CPU_PHY/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.703ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 0.580ns (5.400%)  route 10.160ns (94.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.189    10.015    UUT/ALU_PHY/AR[0]
    SLICE_X20Y30         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X20Y30         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/ACC_r_reg[5]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 38.703    

Slack (MET) :             38.836ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.608ns  (logic 0.580ns (5.468%)  route 10.028ns (94.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.056     9.882    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/ACC_r_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 38.836    

Slack (MET) :             38.841ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.580ns (5.470%)  route 10.023ns (94.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.052     9.878    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/ACC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.103    49.123    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.718    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 38.841    

Slack (MET) :             38.844ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 0.580ns (5.472%)  route 10.019ns (94.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.047     9.873    UUT/ALU_PHY/AR[0]
    SLICE_X19Y30         FDCE                                         f  UUT/ALU_PHY/ACC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X19Y30         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 38.844    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.998ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.103    49.135    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.816    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 38.998    

Slack (MET) :             38.999ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 0.580ns (5.552%)  route 9.867ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.895     9.721    UUT/ALU_PHY/AR[0]
    SLICE_X20Y32         FDCE                                         f  UUT/ALU_PHY/ACC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X20Y32         FDCE                                         r  UUT/ALU_PHY/ACC_reg[2]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.103    49.125    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.720    UUT/ALU_PHY/ACC_reg[2]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 38.999    

Slack (MET) :             39.003ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.443ns  (logic 0.580ns (5.554%)  route 9.863ns (94.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.891     9.717    UUT/ALU_PHY/AR[0]
    SLICE_X21Y32         FDCE                                         f  UUT/ALU_PHY/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X21Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[5]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.103    49.125    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.720    UUT/ALU_PHY/A_reg[5]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                 39.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/CPU_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/CPU_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[7]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[5]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.377%)  route 0.547ns (74.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.320    -0.067    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.227     0.205    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X21Y38         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X21Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.103    -0.385    
    SLICE_X21Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.044%)  route 0.557ns (74.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.241     0.215    UUT/CPU_PHY/AR[0]
    SLICE_X27Y37         FDCE                                         f  UUT/CPU_PHY/PC_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X27Y37         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[7]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.103    -0.410    
    SLICE_X27Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    UUT/CPU_PHY/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.706ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 0.580ns (5.400%)  route 10.160ns (94.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.189    10.015    UUT/ALU_PHY/AR[0]
    SLICE_X20Y30         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X20Y30         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.100    49.126    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.721    UUT/ALU_PHY/ACC_r_reg[5]
  -------------------------------------------------------------------
                         required time                         48.721    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 38.706    

Slack (MET) :             38.840ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.608ns  (logic 0.580ns (5.468%)  route 10.028ns (94.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.056     9.882    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X20Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/ACC_r_reg[6]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 38.840    

Slack (MET) :             38.844ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.580ns (5.470%)  route 10.023ns (94.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 48.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.052     9.878    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/ACC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    48.658    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C
                         clock pessimism              0.568    49.226    
                         clock uncertainty           -0.100    49.127    
    SLICE_X21Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.722    UUT/ALU_PHY/ACC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.722    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 38.844    

Slack (MET) :             38.847ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 0.580ns (5.472%)  route 10.019ns (94.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.047     9.873    UUT/ALU_PHY/AR[0]
    SLICE_X19Y30         FDCE                                         f  UUT/ALU_PHY/ACC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X19Y30         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.100    49.126    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.405    48.721    UUT/ALU_PHY/ACC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.721    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 38.847    

Slack (MET) :             39.001ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.100    49.139    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.820    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 39.001    

Slack (MET) :             39.001ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.100    49.139    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.820    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 39.001    

Slack (MET) :             39.001ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.100    49.139    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.820    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 39.001    

Slack (MET) :             39.001ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993     9.819    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    48.670    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/C
                         clock pessimism              0.568    49.238    
                         clock uncertainty           -0.100    49.139    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    48.820    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 39.001    

Slack (MET) :             39.002ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 0.580ns (5.552%)  route 9.867ns (94.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.895     9.721    UUT/ALU_PHY/AR[0]
    SLICE_X20Y32         FDCE                                         f  UUT/ALU_PHY/ACC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X20Y32         FDCE                                         r  UUT/ALU_PHY/ACC_reg[2]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.100    49.129    
    SLICE_X20Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.724    UUT/ALU_PHY/ACC_reg[2]
  -------------------------------------------------------------------
                         required time                         48.724    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 39.002    

Slack (MET) :             39.007ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.443ns  (logic 0.580ns (5.554%)  route 9.863ns (94.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 48.660 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.814    -0.726    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.270 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.972     0.702    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     0.826 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.891     9.717    UUT/ALU_PHY/AR[0]
    SLICE_X21Y32         FDCE                                         f  UUT/ALU_PHY/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    48.660    UUT/ALU_PHY/clk_out1
    SLICE_X21Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[5]/C
                         clock pessimism              0.568    49.228    
                         clock uncertainty           -0.100    49.129    
    SLICE_X21Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.724    UUT/ALU_PHY/A_reg[5]
  -------------------------------------------------------------------
                         required time                         48.724    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                 39.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INT_ACK_flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/CPU_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/CPU_PHY/INT_ACK_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/CPU_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/CPU_PHY/INT_ACK_flag_reg/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/CPU_PHY/INT_ACK_flag_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.540%)  route 0.542ns (74.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.227     0.201    UUT/DMA_PHY/AR[0]
    SLICE_X23Y38         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y38         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[7]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[5]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/ByteCounterTX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.228     0.202    UUT/DMA_PHY/AR[0]
    SLICE_X23Y39         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/DMA_PHY/clk_out1
    SLICE_X23Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X23Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.377%)  route 0.547ns (74.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.320    -0.067    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.227     0.205    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X21Y38         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X21Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.488    
    SLICE_X21Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.249%)  route 0.551ns (74.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.235     0.209    UUT/CPU_PHY/AR[0]
    SLICE_X24Y37         FDCE                                         f  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X24Y37         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.044%)  route 0.557ns (74.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.316    -0.071    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.026 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.241     0.215    UUT/CPU_PHY/AR[0]
    SLICE_X27Y37         FDCE                                         f  UUT/CPU_PHY/PC_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/CPU_PHY/clk_out1
    SLICE_X27Y37         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[7]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X27Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    UUT/CPU_PHY/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.820    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.573ns  (logic 5.327ns (36.557%)  route 9.245ns (63.443%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           2.260     3.785    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.909 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.648     4.557    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.681 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.337    11.018    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.573 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    14.573    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.310ns  (logic 5.432ns (40.812%)  route 7.878ns (59.188%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          2.319     3.829    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.124     3.953 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.658     4.611    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_6_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.198     5.933    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.057 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.703     9.760    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.310 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    13.310    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.353ns  (logic 5.375ns (43.512%)  route 6.978ns (56.488%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          2.134     3.644    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.124     3.768 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.644     4.412    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_6_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     4.536 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.251     5.787    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.124     5.911 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.948     8.860    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.353 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.353    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.099ns  (logic 5.419ns (44.791%)  route 6.680ns (55.209%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          1.914     3.423    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124     3.547 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.812     4.360    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_5_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     4.484 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.254     5.737    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_3_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I3_O)        0.124     5.861 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.700     8.562    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.099 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.099    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.696ns  (logic 5.561ns (47.550%)  route 6.134ns (52.450%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          1.933     3.442    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.124     3.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_7/O
                         net (fo=3, routed)           1.061     4.627    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_7_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     4.751 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.263     5.014    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_7_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     5.138 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.162     6.300    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     6.424 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     8.140    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.696 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    11.696    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 5.583ns (48.879%)  route 5.839ns (51.121%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          1.372     2.882    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.006 f  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.514     3.519    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_7_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.124     3.643 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.867     4.511    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_21_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     4.635 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           1.070     5.705    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_6_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.829 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016     7.845    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.422 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    11.422    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 5.415ns (48.064%)  route 5.852ns (51.936%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          1.997     3.507    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X10Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.631 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.676     4.307    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_8_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.431 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.062     5.494    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_5_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.124     5.618 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.116     7.734    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.267 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.267    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.841ns  (logic 5.567ns (51.350%)  route 5.274ns (48.650%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          1.372     2.882    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.124     3.006 f  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_7/O
                         net (fo=3, routed)           0.919     3.924    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_7_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.473     4.522    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.981     5.627    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     5.751 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     7.280    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.841 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    10.841    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 1.610ns (27.429%)  route 4.259ns (72.571%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.467     4.952    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.076 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.793     5.869    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y38         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 0.299ns (13.667%)  route 1.886ns (86.333%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.595     1.848    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.893 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.292     2.185    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y38         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.579ns (65.355%)  route 0.837ns (34.645%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          0.473     0.751    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X0Y56          LUT6 (Prop_lut6_I1_O)        0.045     0.796 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.364     1.159    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.415 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     2.415    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.602ns (55.569%)  route 1.281ns (44.431%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          0.598     0.876    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X0Y56          LUT6 (Prop_lut6_I4_O)        0.045     0.921 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.155     1.075    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_4_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.045     1.120 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.528     1.648    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.883 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     2.883    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.692ns (58.522%)  route 1.199ns (41.478%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          0.546     0.823    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.046     0.869 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.372     1.241    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.107     1.348 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     1.629    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.891 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     2.891    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.708ns (55.545%)  route 1.367ns (44.455%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          0.546     0.823    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.046     0.869 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.342     1.211    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.107     1.318 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.479     1.797    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.075 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.075    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.450ns  (logic 1.669ns (48.366%)  route 1.781ns (51.634%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          0.546     0.823    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.046     0.869 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.450     1.319    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.107     1.426 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.785     2.212    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.450 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.450    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.454ns  (logic 1.562ns (45.221%)  route 1.892ns (54.779%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          0.660     0.937    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.045     0.982 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.338     1.321    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.366 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.893     2.259    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.454 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.454    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.561ns  (logic 1.573ns (44.181%)  route 1.988ns (55.819%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=18, routed)          0.784     1.062    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.045     1.107 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.204     2.310    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.561 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.561    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.262ns  (logic 1.637ns (31.119%)  route 3.624ns (68.881%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.930     1.222    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.267 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.215     1.482    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.527 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.479     4.006    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.262 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.262    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.248ns  (logic 23.652ns (39.258%)  route 36.595ns (60.742%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.519    52.152    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.124    52.276 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.703    55.979    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    59.529 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    59.529    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.492ns  (logic 23.595ns (39.661%)  route 35.897ns (60.339%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.575    52.208    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124    52.332 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.948    55.280    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    58.773 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    58.773    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.078ns  (logic 23.657ns (40.045%)  route 35.420ns (59.955%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           2.330    52.963    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.124    53.087 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717    54.804    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    58.359 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    58.359    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.016ns  (logic 23.636ns (40.049%)  route 35.381ns (59.951%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.891    52.524    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I2_O)        0.124    52.648 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.116    54.764    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    58.297 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    58.297    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.803ns  (logic 23.679ns (40.268%)  route 35.124ns (59.732%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.734    52.367    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.124    52.491 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016    54.508    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    58.085 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    58.085    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.584ns  (logic 23.639ns (40.351%)  route 34.945ns (59.649%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.871    51.504    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124    51.628 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.700    54.328    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    57.866 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    57.866    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.130ns  (logic 23.663ns (40.706%)  route 34.468ns (59.294%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.565    52.198    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I4_O)        0.124    52.322 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529    53.851    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    57.412 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    57.412    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.279ns  (logic 4.521ns (34.049%)  route 8.758ns (65.951%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.819    -0.721    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X17Y43         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           0.907     0.606    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X14Y43         LUT6 (Prop_lut6_I4_O)        0.299     0.905 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.865     1.770    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.894 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.648     2.542    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.666 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.337     9.003    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.558 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.558    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.484ns (44.295%)  route 5.638ns (55.705%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.637    -0.903    clk
    SLICE_X15Y67         FDCE                                         r  contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.419    -0.484 f  contador_reg[15]/Q
                         net (fo=17, routed)          2.737     2.254    contador_reg_n_0_[15]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.327     2.581 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.901     5.482    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     9.219 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.219    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.852ns  (logic 4.270ns (43.340%)  route 5.582ns (56.660%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.637    -0.903    clk
    SLICE_X15Y67         FDCE                                         r  contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  contador_reg[15]/Q
                         net (fo=17, routed)          2.737     2.254    contador_reg_n_0_[15]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.299     2.553 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845     5.398    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.950 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.950    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.186ns (23.327%)  route 0.611ns (76.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.320    -0.067    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.292     0.270    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y38         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.396ns (78.643%)  route 0.379ns (21.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.379    -0.039    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.216 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.216    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.393ns (71.469%)  route 0.556ns (28.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.556     0.138    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.390 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.390    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.394ns (73.681%)  route 0.498ns (26.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.671    -0.493    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.498     0.146    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.399 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.399    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.373ns (69.814%)  route 0.594ns (30.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.594     0.175    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.408 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.408    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.412ns (73.074%)  route 0.520ns (26.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.671    -0.493    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.520     0.169    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.439 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.439    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.396ns (69.382%)  route 0.616ns (30.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.616     0.198    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.453 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.453    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.410ns (71.516%)  route 0.562ns (28.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.671    -0.493    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.562     0.210    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.480 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.480    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.430ns (65.443%)  route 0.755ns (34.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.670    -0.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.755     0.390    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.302     1.692 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.692    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.572ns (64.465%)  route 0.866ns (35.535%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.569    -0.595    clk
    SLICE_X15Y67         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  contador_reg[16]/Q
                         net (fo=25, routed)          0.101    -0.366    p_1_in
    SLICE_X15Y67         LUT2 (Prop_lut2_I0_O)        0.104    -0.262 r  DP_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.765     0.503    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.340     1.843 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.843    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.248ns  (logic 23.652ns (39.258%)  route 36.595ns (60.742%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.519    52.152    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.124    52.276 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.703    55.979    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    59.529 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    59.529    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.492ns  (logic 23.595ns (39.661%)  route 35.897ns (60.339%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.575    52.208    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124    52.332 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.948    55.280    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    58.773 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    58.773    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.078ns  (logic 23.657ns (40.045%)  route 35.420ns (59.955%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           2.330    52.963    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.124    53.087 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717    54.804    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    58.359 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    58.359    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.016ns  (logic 23.636ns (40.049%)  route 35.381ns (59.951%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.891    52.524    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I2_O)        0.124    52.648 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.116    54.764    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    58.297 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    58.297    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.803ns  (logic 23.679ns (40.268%)  route 35.124ns (59.732%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.734    52.367    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.124    52.491 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016    54.508    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    58.085 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    58.085    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.584ns  (logic 23.639ns (40.351%)  route 34.945ns (59.649%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.871    51.504    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124    51.628 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.700    54.328    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    57.866 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    57.866    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.130ns  (logic 23.663ns (40.706%)  route 34.468ns (59.294%))
  Logic Levels:           60  (CARRY4=34 LUT2=5 LUT3=7 LUT4=6 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.201 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=19, routed)          1.400     1.199    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X8Y54          LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_513/O
                         net (fo=1, routed)           0.000     1.323    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.750 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_293/O[1]
                         net (fo=2, routed)           0.693     2.443    UUT/RAM_PHY/RAM_especifica/Temp_C0[3]
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.306     2.749 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504/O
                         net (fo=1, routed)           0.000     2.749    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_504_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.129 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288/CO[3]
                         net (fo=1, routed)           0.000     3.129    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_288_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.452 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143/O[1]
                         net (fo=4, routed)           1.177     4.629    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_143_n_6
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.306     4.935 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292/O
                         net (fo=1, routed)           0.000     4.935    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_292_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.541 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_142/O[3]
                         net (fo=43, routed)          2.153     7.694    UUT/RAM_PHY/RAM_especifica/Temp_F1[9]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.334     8.028 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493/O
                         net (fo=6, routed)           1.150     9.178    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_493_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.348     9.526 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916/O
                         net (fo=1, routed)           0.000     9.526    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_916_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.924 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793/CO[3]
                         net (fo=1, routed)           0.000     9.924    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_793_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.152 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674/CO[2]
                         net (fo=28, routed)          1.213    11.365    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_674_n_1
    SLICE_X0Y54          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.146 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673/CO[2]
                         net (fo=4, routed)           0.610    12.756    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_673_n_1
    SLICE_X9Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.537 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672/CO[2]
                         net (fo=3, routed)           0.631    14.168    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_672_n_1
    SLICE_X7Y55          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.949 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818/CO[2]
                         net (fo=35, routed)          1.340    16.288    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_818_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I2_O)        0.307    16.595 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004/O
                         net (fo=2, routed)           1.048    17.644    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1004_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.326    17.970 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008/O
                         net (fo=1, routed)           0.000    17.970    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1008_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924/CO[3]
                         net (fo=1, routed)           0.000    18.520    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_924_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809/CO[3]
                         net (fo=1, routed)           0.000    18.634    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_809_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693/O[1]
                         net (fo=2, routed)           0.920    19.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_693_n_6
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.329    20.216 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685/O
                         net (fo=2, routed)           0.947    21.164    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_685_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.332    21.496 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689/O
                         net (fo=1, routed)           0.000    21.496    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_689_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.894 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520/CO[3]
                         net (fo=1, routed)           0.000    21.894    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_520_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.117 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301/O[0]
                         net (fo=5, routed)           0.851    22.968    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_301_n_7
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.299    23.267 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519/O
                         net (fo=1, routed)           0.000    23.267    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_519_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.799 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296/CO[3]
                         net (fo=1, routed)           0.000    23.799    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_296_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.021 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145/O[0]
                         net (fo=3, routed)           1.336    25.357    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_145_n_7
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.299    25.656 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316/O
                         net (fo=1, routed)           0.000    25.656    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_316_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.206 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147/CO[3]
                         net (fo=1, routed)           0.000    26.206    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_147_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.434 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64/CO[2]
                         net (fo=59, routed)          1.252    27.686    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_64_n_1
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.313    27.999 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638/O
                         net (fo=1, routed)           0.000    27.999    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_638_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.400 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    28.400    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_354_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.734 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355/O[1]
                         net (fo=33, routed)          1.954    30.687    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_355_n_6
    SLICE_X9Y68          LUT3 (Prop_lut3_I0_O)        0.331    31.018 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224/O
                         net (fo=7, routed)           1.592    32.610    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_224_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.326    32.936 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173/O
                         net (fo=1, routed)           0.000    32.936    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_173_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.449 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.449    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_81_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.566 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000    33.566    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_358_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.683 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    33.683    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_356_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.800 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360/CO[3]
                         net (fo=42, routed)          1.635    35.435    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_360_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.154    35.589 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403/O
                         net (fo=2, routed)           0.690    36.279    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_403_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.327    36.606 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407/O
                         net (fo=1, routed)           0.000    36.606    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_407_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.007 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250/CO[3]
                         net (fo=1, routed)           0.000    37.007    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_250_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.230 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258/O[0]
                         net (fo=3, routed)           1.341    38.572    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_258_n_7
    SLICE_X8Y71          LUT3 (Prop_lut3_I2_O)        0.299    38.871 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251/O
                         net (fo=2, routed)           0.692    39.563    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_251_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.150    39.713 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94/O
                         net (fo=2, routed)           0.918    40.631    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_94_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.328    40.959 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98/O
                         net (fo=1, routed)           0.000    40.959    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_98_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.335 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.335    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_48_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.658 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57/O[1]
                         net (fo=5, routed)           1.427    43.085    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_57_n_6
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.306    43.391 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181/O
                         net (fo=1, routed)           0.000    43.391    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_181_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.924 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    43.924    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_120_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.041 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    44.041    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.158 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.158    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_23_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.481 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10/O[1]
                         net (fo=3, routed)           0.814    45.295    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_10_n_6
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.306    45.601 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    45.601    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.009    46.160    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.431 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7/CO[0]
                         net (fo=11, routed)          1.622    48.053    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_7_n_3
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.373    48.426 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11/O
                         net (fo=12, routed)          1.289    49.715    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    49.839 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670    50.509    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_16_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    50.633 f  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.565    52.198    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I4_O)        0.124    52.322 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529    53.851    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    57.412 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    57.412    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.279ns  (logic 4.521ns (34.049%)  route 8.758ns (65.951%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.819    -0.721    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X17Y43         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           0.907     0.606    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X14Y43         LUT6 (Prop_lut6_I4_O)        0.299     0.905 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.865     1.770    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.894 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.648     2.542    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.666 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.337     9.003    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.558 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.558    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.484ns (44.295%)  route 5.638ns (55.705%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.637    -0.903    clk
    SLICE_X15Y67         FDCE                                         r  contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.419    -0.484 f  contador_reg[15]/Q
                         net (fo=17, routed)          2.737     2.254    contador_reg_n_0_[15]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.327     2.581 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.901     5.482    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     9.219 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.219    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.852ns  (logic 4.270ns (43.340%)  route 5.582ns (56.660%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.637    -0.903    clk
    SLICE_X15Y67         FDCE                                         r  contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  contador_reg[15]/Q
                         net (fo=17, routed)          2.737     2.254    contador_reg_n_0_[15]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.299     2.553 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845     5.398    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.950 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.950    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.186ns (23.327%)  route 0.611ns (76.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    clk
    SLICE_X25Y37         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.320    -0.067    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.292     0.270    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y38         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.396ns (78.643%)  route 0.379ns (21.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.379    -0.039    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.216 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.216    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.393ns (71.469%)  route 0.556ns (28.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.556     0.138    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.390 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.390    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.394ns (73.681%)  route 0.498ns (26.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.671    -0.493    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.498     0.146    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.399 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.399    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.373ns (69.814%)  route 0.594ns (30.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.594     0.175    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.408 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.408    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.412ns (73.074%)  route 0.520ns (26.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.671    -0.493    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.520     0.169    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.439 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.439    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.396ns (69.382%)  route 0.616ns (30.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.616     0.198    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.453 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.453    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.410ns (71.516%)  route 0.562ns (28.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.671    -0.493    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.562     0.210    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.480 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.480    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.430ns (65.443%)  route 0.755ns (34.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.670    -0.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.755     0.390    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.302     1.692 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.692    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.572ns (64.465%)  route 0.866ns (35.535%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.569    -0.595    clk
    SLICE_X15Y67         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  contador_reg[16]/Q
                         net (fo=25, routed)          0.101    -0.366    p_1_in
    SLICE_X15Y67         LUT2 (Prop_lut2_I0_O)        0.104    -0.262 r  DP_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.765     0.503    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.340     1.843 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.843    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           876 Endpoints
Min Delay           876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.656ns  (logic 1.610ns (10.984%)  route 13.047ns (89.016%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.189    14.656    UUT/ALU_PHY/AR[0]
    SLICE_X20Y30         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    -1.343    UUT/ALU_PHY/clk_out1
    SLICE_X20Y30         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.524ns  (logic 1.610ns (11.084%)  route 12.914ns (88.916%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.056    14.524    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.519ns  (logic 1.610ns (11.087%)  route 12.910ns (88.913%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.052    14.519    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/ACC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.515ns  (logic 1.610ns (11.091%)  route 12.905ns (88.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.047    14.515    UUT/ALU_PHY/AR[0]
    SLICE_X19Y30         FDCE                                         f  UUT/ALU_PHY/ACC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    -1.343    UUT/ALU_PHY/clk_out1
    SLICE_X19Y30         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.363ns  (logic 1.610ns (11.208%)  route 12.753ns (88.792%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.895    14.363    UUT/ALU_PHY/AR[0]
    SLICE_X20Y32         FDCE                                         f  UUT/ALU_PHY/ACC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    -1.340    UUT/ALU_PHY/clk_out1
    SLICE_X20Y32         FDCE                                         r  UUT/ALU_PHY/ACC_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/A_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.359ns  (logic 1.610ns (11.211%)  route 12.749ns (88.789%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.891    14.359    UUT/ALU_PHY/AR[0]
    SLICE_X21Y32         FDCE                                         f  UUT/ALU_PHY/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    -1.340    UUT/ALU_PHY/clk_out1
    SLICE_X21Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.470ns (41.861%)  route 0.653ns (58.139%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X24Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.188     0.413    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X21Y38         LUT3 (Prop_lut3_I1_O)        0.048     0.461 r  UUT/ALU_PHY/FlagZ_i_i_15/O
                         net (fo=2, routed)           0.291     0.752    UUT/CPU_PHY/FlagZ_r
    SLICE_X23Y33         LUT6 (Prop_lut6_I1_O)        0.107     0.859 r  UUT/CPU_PHY/FlagZ_i_i_7/O
                         net (fo=1, routed)           0.115     0.974    UUT/CPU_PHY/FlagZ_i_i_7_n_0
    SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.019 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.059     1.078    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.123 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     1.123    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.299ns (14.082%)  route 1.822ns (85.918%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.595     1.848    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.893 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.227     2.120    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X21Y38         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X21Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.427ns (19.371%)  route 1.775ns (80.629%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.253     2.202    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X10Y30         FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y30         FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.230ns  (logic 0.298ns (13.342%)  route 1.933ns (86.658%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.720     1.973    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.044     2.017 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.213     2.230    UUT/CPU_PHY/INS_reg_reg[0]_7[0]
    SLICE_X27Y36         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/CPU_PHY/clk_out1
    SLICE_X27Y36         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           876 Endpoints
Min Delay           876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.656ns  (logic 1.610ns (10.984%)  route 13.047ns (89.016%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.189    14.656    UUT/ALU_PHY/AR[0]
    SLICE_X20Y30         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    -1.343    UUT/ALU_PHY/clk_out1
    SLICE_X20Y30         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.524ns  (logic 1.610ns (11.084%)  route 12.914ns (88.916%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.056    14.524    UUT/ALU_PHY/AR[0]
    SLICE_X20Y31         FDCE                                         f  UUT/ALU_PHY/ACC_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X20Y31         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.519ns  (logic 1.610ns (11.087%)  route 12.910ns (88.913%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.052    14.519    UUT/ALU_PHY/AR[0]
    SLICE_X21Y31         FDCE                                         f  UUT/ALU_PHY/ACC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.679    -1.342    UUT/ALU_PHY/clk_out1
    SLICE_X21Y31         FDCE                                         r  UUT/ALU_PHY/ACC_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.515ns  (logic 1.610ns (11.091%)  route 12.905ns (88.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         9.047    14.515    UUT/ALU_PHY/AR[0]
    SLICE_X19Y30         FDCE                                         f  UUT/ALU_PHY/ACC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.678    -1.343    UUT/ALU_PHY/clk_out1
    SLICE_X19Y30         FDCE                                         r  UUT/ALU_PHY/ACC_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 1.610ns (11.132%)  route 12.851ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.993    14.461    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X8Y41          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.691    -1.330    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X8Y41          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/ACC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.363ns  (logic 1.610ns (11.208%)  route 12.753ns (88.792%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.895    14.363    UUT/ALU_PHY/AR[0]
    SLICE_X20Y32         FDCE                                         f  UUT/ALU_PHY/ACC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    -1.340    UUT/ALU_PHY/clk_out1
    SLICE_X20Y32         FDCE                                         r  UUT/ALU_PHY/ACC_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/A_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.359ns  (logic 1.610ns (11.211%)  route 12.749ns (88.789%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.858     5.344    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.468 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         8.891    14.359    UUT/ALU_PHY/AR[0]
    SLICE_X21Y32         FDCE                                         f  UUT/ALU_PHY/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.681    -1.340    UUT/ALU_PHY/clk_out1
    SLICE_X21Y32         FDCE                                         r  UUT/ALU_PHY/A_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.470ns (41.861%)  route 0.653ns (58.139%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X24Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.188     0.413    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X21Y38         LUT3 (Prop_lut3_I1_O)        0.048     0.461 r  UUT/ALU_PHY/FlagZ_i_i_15/O
                         net (fo=2, routed)           0.291     0.752    UUT/CPU_PHY/FlagZ_r
    SLICE_X23Y33         LUT6 (Prop_lut6_I1_O)        0.107     0.859 r  UUT/CPU_PHY/FlagZ_i_i_7/O
                         net (fo=1, routed)           0.115     0.974    UUT/CPU_PHY/FlagZ_i_i_7_n_0
    SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.019 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.059     1.078    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X24Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.123 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     1.123    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X24Y33         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.299ns (14.082%)  route 1.822ns (85.918%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.595     1.848    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X24Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.893 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.227     2.120    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X21Y38         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X21Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.427ns (19.382%)  route 1.774ns (80.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.252     2.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y30          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.427ns (19.371%)  route 1.775ns (80.629%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.125     1.417    UUT/RS232_PHY/Receiver/SW_IBUF[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  UUT/RS232_PHY/Receiver/Internal_memory_i_3/O
                         net (fo=1, routed)           0.054     1.516    UUT/RS232_PHY/Receiver/Internal_memory_i_3_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.561 r  UUT/RS232_PHY/Receiver/Internal_memory_i_1/O
                         net (fo=4, routed)           0.343     1.904    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.949 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.253     2.202    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X10Y30         FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.906    -0.767    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y30         FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.230ns  (logic 0.298ns (13.342%)  route 1.933ns (86.658%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.720     1.973    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.044     2.017 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.213     2.230    UUT/CPU_PHY/INS_reg_reg[0]_7[0]
    SLICE_X27Y36         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/CPU_PHY/clk_out1
    SLICE_X27Y36         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C





