{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731898899710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731898899711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 11:01:39 2024 " "Processing started: Mon Nov 18 11:01:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731898899711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731898899711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_risc -c my_risc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_risc -c my_risc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731898899711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731898899959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/ui.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 ui " "Found entity 1: ui" {  } { { "../../rtl/ui.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/ui.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/risc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/risc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_tb " "Found entity 1: risc_tb" {  } { { "../../rtl/risc_tb.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc_tb.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/risc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/risc.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc " "Found entity 1: risc" {  } { { "../../rtl/risc.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/pc_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/pc_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_gen " "Found entity 1: pc_gen" {  } { { "../../rtl/pc_gen.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/pc_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/ir_regester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/ir_regester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_regester " "Found entity 1: ir_regester" {  } { { "../../rtl/ir_regester.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/ir_regester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/bus_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/bus_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ctl " "Found entity 1: bus_ctl" {  } { { "../../rtl/bus_ctl.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/bus_ctl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../rtl/alu.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/risc_exam/rtl/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/risc_exam/rtl/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "../../rtl/acc.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731898900022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731898900022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc " "Elaborating entity \"risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731898900046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_ctl bus_ctl:bus_ctl_ins " "Elaborating entity \"bus_ctl\" for hierarchy \"bus_ctl:bus_ctl_ins\"" {  } { { "../../rtl/risc.v" "bus_ctl_ins" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731898900073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_gen pc_gen:pc_gen_ins " "Elaborating entity \"pc_gen\" for hierarchy \"pc_gen:pc_gen_ins\"" {  } { { "../../rtl/risc.v" "pc_gen_ins" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731898900077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_regester ir_regester:ir_regester_ins " "Elaborating entity \"ir_regester\" for hierarchy \"ir_regester:ir_regester_ins\"" {  } { { "../../rtl/risc.v" "ir_regester_ins" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731898900080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_ins " "Elaborating entity \"alu\" for hierarchy \"alu:alu_ins\"" {  } { { "../../rtl/risc.v" "alu_ins" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731898900084 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.v(47) " "Verilog HDL Case Statement warning at alu.v(47): case item expression covers a value already covered by a previous case item" {  } { { "../../rtl/alu.v" "" { Text "C:/Users/86150/Desktop/risc_exam/rtl/alu.v" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1731898900085 "|risc|alu:alu_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc acc:acc_ins " "Elaborating entity \"acc\" for hierarchy \"acc:acc_ins\"" {  } { { "../../rtl/risc.v" "acc_ins" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731898900097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ui ui:ui_ins " "Elaborating entity \"ui\" for hierarchy \"ui:ui_ins\"" {  } { { "../../rtl/risc.v" "ui_ins" { Text "C:/Users/86150/Desktop/risc_exam/rtl/risc.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731898900100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731898900194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 11:01:40 2024 " "Processing ended: Mon Nov 18 11:01:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731898900194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731898900194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731898900194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731898900194 ""}
