
---------- Begin Simulation Statistics ----------
final_tick                                  302249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128934                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852312                       # Number of bytes of host memory used
host_op_rate                                   161660                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.76                       # Real time elapsed on the host
host_tick_rate                               38969162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1253848                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000302                       # Number of seconds simulated
sim_ticks                                   302249500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.726888                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   65838                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66687                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               940                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            137232                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              190                       # Number of indirect misses.
system.cpu.branchPred.lookups                  190641                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       106078                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        28445                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       106057                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        28466                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           49                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           11                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         4570                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         3064                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4            4                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         6082                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10            4                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11            8                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            4                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1508                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17            6                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         3016                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect           58                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            6                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           21                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       115674                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          434                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2            7                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4            5                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         3066                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         1530                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         3035                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9            3                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         6080                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12            5                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14            9                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16            3                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1514                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1507                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         1513                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        18188                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           11                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           14                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   15573                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    257457                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   257394                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               605                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     186765                       # Number of branches committed
system.cpu.commit.bw_lim_events                 94499                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10029                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000029                       # Number of instructions committed
system.cpu.commit.committedOps                1253875                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       544665                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.302103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.085122                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       256502     47.09%     47.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        99545     18.28%     65.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16582      3.04%     68.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15860      2.91%     71.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26192      4.81%     76.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9331      1.71%     77.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        16907      3.10%     80.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9247      1.70%     82.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        94499     17.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       544665                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15355                       # Number of function calls committed.
system.cpu.commit.int_insts                   1159380                       # Number of committed integer instructions.
system.cpu.commit.loads                        199569                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           805940     64.28%     64.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6086      0.49%     64.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     64.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3024      0.24%     65.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           3030      0.24%     65.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             4      0.00%     65.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            1      0.00%     65.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3027      0.24%     65.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          3030      0.24%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              16      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               2      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          199569     15.92%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         230090     18.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1253875                       # Class of committed instruction
system.cpu.commit.refs                         429659                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     12432                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1253848                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.604499                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.604499                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                311838                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   350                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                65976                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1267701                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    53723                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    155521                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    655                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1243                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 24577                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      190641                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    123192                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        407883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   629                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1017294                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.315370                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             137366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              81416                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.682868                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             546314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.330413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.189247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   312236     57.15%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21834      4.00%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28076      5.14%     66.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    24818      4.54%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5336      0.98%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29169      5.34%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    20123      3.68%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5006      0.92%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    99716     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               546314                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           58186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  696                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   187807                       # Number of branches executed
system.cpu.iew.exec_nop                            53                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.085166                       # Inst execution rate
system.cpu.iew.exec_refs                       431688                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     230626                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1778                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                201333                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 83                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               115                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               231254                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1264033                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                201062                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               891                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1260483                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   136                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    655                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   148                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              131                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          152                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1764                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1153                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            114                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1250427                       # num instructions consuming a value
system.cpu.iew.wb_count                       1259445                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561443                       # average fanout of values written-back
system.cpu.iew.wb_producers                    702044                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.083449                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1259831                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1492844                       # number of integer regfile reads
system.cpu.int_regfile_writes                  917683                       # number of integer regfile writes
system.cpu.ipc                               1.654263                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.654263                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                811022     64.30%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6089      0.48%     64.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     64.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3024      0.24%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3030      0.24%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  4      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               1      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                3029      0.24%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               3032      0.24%     65.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     65.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   20      0.00%     65.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  17      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               201264     15.96%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              230791     18.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1261381                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       24689                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019573                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3199     12.96%     12.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    2      0.01%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     1      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   11      0.04%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     13.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6151     24.91%     37.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15322     62.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1273515                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3068803                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1246976                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1261467                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1263897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1261381                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  83                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               100                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             23                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        546314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.308894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.621936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              228698     41.86%     41.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               50844      9.31%     51.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               59460     10.88%     62.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               46862      8.58%     70.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               30025      5.50%     76.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               41511      7.60%     83.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               33989      6.22%     89.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               19958      3.65%     93.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               34967      6.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          546314                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.086652                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  12549                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              25055                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        12469                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             12636                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               136                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3127                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               201333                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              231254                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  879286                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9273                       # number of misc regfile writes
system.cpu.numCycles                           604500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1939                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1187393                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     46                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    72400                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      4                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1882005                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1266201                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1199914                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    161399                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1045                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    655                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 31540                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12467                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1499310                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         278381                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18326                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    155948                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             85                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            15638                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1713797                       # The number of ROB reads
system.cpu.rob.rob_writes                     2529518                       # The number of ROB writes
system.cpu.timesIdled                             533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    15536                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    9195                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                816                       # Transaction distribution
system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           816                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 965                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1200500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5059250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           765                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           10                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  85632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1029                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1028     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1029                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             997500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            386000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1147500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   63                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                       64                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  63                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                      64                       # number of overall hits
system.l2.demand_misses::.cpu.inst                702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                253                       # number of demand (read+write) misses
system.l2.demand_misses::total                    955                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               702                       # number of overall misses
system.l2.overall_misses::.cpu.data               253                       # number of overall misses
system.l2.overall_misses::total                   955                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     55600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     21544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77145000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     55600500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     21544500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77145000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              254                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1019                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             254                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1019                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.996063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937193                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.996063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937193                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79202.991453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85156.126482                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80780.104712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79202.991453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85156.126482                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80780.104712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               955                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              955                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     19014500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     67595000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     19014500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     67595000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937193                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937193                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69202.991453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75156.126482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70780.104712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69202.991453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75156.126482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70780.104712                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               16                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              303                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          303                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11261500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11261500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81017.985612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81017.985612                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      9871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71017.985612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71017.985612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     55600500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55600500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79202.991453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79202.991453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69202.991453                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69202.991453                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90201.754386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90201.754386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9143000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9143000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80201.754386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80201.754386                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       191000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       191000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19100                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   889.241744                       # Cycle average of tags in use
system.l2.tags.total_refs                        1347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       955                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.410471                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       648.924584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       240.317160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.027138                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029144                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11811                       # Number of tag accesses
system.l2.tags.data_accesses                    11811                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          44928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44928                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 955                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         148645407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          53571635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             202217043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    148645407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        148645407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        148645407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         53571635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            202217043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000566000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         955                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       955                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10336000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                28242250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10823.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29573.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      745                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   955                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.047619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.955326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.852290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           65     30.95%     30.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     31.90%     62.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     11.43%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      5.71%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.81%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.29%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.43%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.95%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      9.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          210                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  61120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       202.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    202.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      45588000                       # Total gap between requests
system.mem_ctrls.avgGap                      47736.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 148645407.188432067633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 53571635.354235492647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19686250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8556000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28043.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33818.18                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               406065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3291540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         24254640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         95639040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          147711585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.707459                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    248453500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     43916000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               735420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3527160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         24667890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          147968715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.558180                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247533000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     44836500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       122236                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           122236                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       122236                       # number of overall hits
system.cpu.icache.overall_hits::total          122236                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          955                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            955                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          955                       # number of overall misses
system.cpu.icache.overall_misses::total           955                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69195999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69195999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69195999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69195999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       123191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       123191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       123191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       123191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007752                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007752                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72456.543455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72456.543455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72456.543455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72456.543455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          939                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          303                       # number of writebacks
system.cpu.icache.writebacks::total               303                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          765                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          765                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          765                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          765                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57479999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57479999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57479999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57479999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006210                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75137.253595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75137.253595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75137.253595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75137.253595                       # average overall mshr miss latency
system.cpu.icache.replacements                    303                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       122236                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          122236                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          955                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           955                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69195999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69195999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       123191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       123191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72456.543455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72456.543455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          765                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57479999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57479999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75137.253595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75137.253595                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.599009                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              123001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            160.785621                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.599009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.848826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            247147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           247147                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       429766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           429766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       429774                       # number of overall hits
system.cpu.dcache.overall_hits::total          429774                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          871                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            871                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          873                       # number of overall misses
system.cpu.dcache.overall_misses::total           873                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61890955                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61890955                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61890955                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61890955                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       430637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       430637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       430647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       430647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71057.353617                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71057.353617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70894.564719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70894.564719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2750                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.354839                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          609                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22065995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22065995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22250495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22250495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000608                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000608                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84221.354962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84221.354962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84282.178030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84282.178030                       # average overall mshr miss latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       200355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          200355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19406000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19406000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       200593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       200593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81537.815126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81537.815126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91714.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91714.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       229411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         229411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42262457                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42262457                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       230037                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       230037                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67511.912141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67511.912141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11578497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11578497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80968.510490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80968.510490                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           55                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           228.156978                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              430139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1629.314394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   228.156978                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.445619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.445619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            861760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           861760                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    302249500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    302249500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
