<?xml version="1.0" encoding="utf-8"?>
<node id="READOUT_BOARD" fwinfo="endpoint; width=12">

  <!-- LPGBT-FPGA  -->
  <node id="LPGBT" address="0x0">


    <node id="UPLINK_0" fwinfo="type=array" address="0x00" module="file://LPGBT_UPLINK.xml"/>
    <node id="UPLINK_1" fwinfo="type=array" address="0x10" module="file://LPGBT_UPLINK.xml"/>

    <node id="DOWNLINK" address="0x20" module="file://LPGBT_DOWNLINK.xml"/>

    <node id="FEC_ERR_RESET" address="0x1f" mask="0x40" permission="w" description="Write 1 to reset FEC error counter"/>

    <node id="PATTERN_CHECKER" address="0x41" module="file://PATTERN_CHECKER.xml"/>

  </node>

  <node id="BITSLIP_AUTO_EN" address="0x107" mask="0x1"        permission="rw" description="1 to enable automatic bitslipping alignment" parameters="default=0x1"/>

  <node id="ELINK_WIDTH"     address="0x107" mask="0xe"        permission="rw" description="2 = 320 Mbps, 3 = 640 Mbps, 4 = 1280 Mbps" parameters="default=0x2"/>

  <node id="ETROC_BITSLIP"   address="0x104" mask="0xffffffff" permission="w"  description="1 to bitslip an ETROC" />
  <node id="RESET_ETROC_RX"  address="0x105" mask="0xffffffff" permission="w"  description="1 to reset the ETROC rx module" />
  <node id="ZERO_SUPRESS"    address="0x106" mask="0xffffffff" permission="rw" description="1 to zero suppress fillers out from the ETROC RX" parameters="default=0xfffffff" />
  <node id="RAW_DATA_MODE"   address="0x108" mask="0xffffffff" permission="rw" description="1 to read all data from ETROC, regardless of content"/>

  <node id="ETROC_BITSLIP_SLAVE"   address="0x109" mask="0xffffffff" permission="w"  description="1 to bitslip an ETROC" />
  <node id="RESET_ETROC_RX_SLAVE"  address="0x10A" mask="0xffffffff" permission="w"  description="1 to reset the ETROC rx module" />
  <node id="ZERO_SUPRESS_SLAVE"    address="0x10B" mask="0xffffffff" permission="rw" description="1 to zero suppress fillers out from the ETROC RX" parameters="default=0xfffffff" />
  <node id="RAW_DATA_MODE_SLAVE"   address="0x10C" mask="0xffffffff" permission="rw" description="1 to read all data from ETROC, regardless of content"/>

  <!-- LPGBT-FPGA  -->
  <node id="SC"   address="0x200" module="file://GBT_SC.xml"/>

  <node id="FIFO_ELINK_SEL0"     address="0x300" mask="0x1f"         permission="rw" description="Choose which e-link the readout fifo connects to (0-27)"/>
  <node id="FIFO_LPGBT_SEL0"     address="0x300" mask="0x100"        permission="rw" description="Choose which lpgbt the readout fifo connects to (0-1)"/>

  <node id="TX_FIFO_RESET"  address="0x30e" mask="0x1"        permission="w"  description="Reset the tx FIFO"/>
  <node id="TX_FIFO_WR_EN"  address="0x30e" mask="0x2"        permission="w"  description="TX Fifo Write enable"/>
  <node id="TX_FIFO_RD_EN"  address="0x30f" mask="0x2"        permission="rw" description="TX Fifo Read enable"/>
  <node id="TX_FIFO_DATA"   address="0x310" mask="0xffffffff" permission="rw" description="TX Fifo Data"/>

  <node id="FIFO_RESET"          address="0x311" mask="0x1"          permission="w"  description="Reset the daq FIFO"/>

  <node id="RX_FIFO_LOST_WORD_CNT" address="0x312" mask="0xffffffff"   permission="r" description="# of words lost to a full FIFO"/>
  <node id="RX_FIFO_FULL" address="0x313" mask="0x00000001"   permission="r" description="RX FIFO is full"/>
  <node id="RX_FIFO_OCCUPANCY" address="0x314" mask="0xffffffff"   permission="r" description="RX FIFO occupancy"/>

  <node id="RX_FIFO_DATA_SRC"     address="0x420" mask="0x00000001"   permission="rw" description="0=etroc data, 1=fixed pattern for ETROC data fifo"/>
  <node id="ETROC_LOCKED"         address="0x421" mask="0x0fffffff"   permission="r"  description="ETROC Link Locked"/>
  <node id="ETROC_LOCKED_SLAVE"   address="0x422" mask="0x0fffffff"   permission="r"  description="ETROC Link Locked"/>

  <node id="ETROC_DISABLE"        address="0x423" mask="0x0fffffff"   permission="rw"  description="Write a 1 to disable this ETROC from readout"/>
  <node id="ETROC_DISABLE_SLAVE"  address="0x424" mask="0x0fffffff"   permission="rw"  description="Write a 1 to disable this ETROC from readout"/>

  <node id="LINK_RESET_PULSE"  address="0x501" mask="0x00000001" permission="w"  description="Write 1 to pulse Link reset"/>
  <node id="WS_STOP_PULSE"     address="0x501" mask="0x00000002" permission="w"  description="Write 1 to pulse Waveform Stop"/>
  <node id="WS_START_PULSE"    address="0x501" mask="0x00000004" permission="w"  description="Write 1 to pulse Waveform Start"/>
  <node id="QINJ_PULSE"        address="0x501" mask="0x00000008" permission="w"  description="Write 1 to pulse Charge Injection"/>
  <node id="STP_PULSE"         address="0x501" mask="0x00000010" permission="w"  description="Write 1 to pulse STP"/>
  <node id="ECR_PULSE"         address="0x501" mask="0x00000020" permission="w"  description="Write 1 to pulse ECR"/>
  <node id="BC0_PULSE"         address="0x501" mask="0x00000040" permission="w"  description="Write 1 to pulse BC0"/>
  <node id="L1A_PULSE"         address="0x501" mask="0x00000080" permission="w"  description="Write 1 to pulse L1A"/>
  <node id="L1A_QINJ_PULSE"    address="0x501" mask="0x00000100" permission="w"  description="Write 1 to pulse Charge Injection followed by L1A"/>
  <node id="L1A_INJ_DLY"       address="0x502" mask="0x0000ffff" permission="rw" description="Number of clock cycles (40MHz) after which the L1A should be generated for a QINJ+L1A"/>

  <node id="PACKET_RX_RATE"   address="0x504" mask="0xffffffff" permission="r"  description="Measured rate of generated received packets in Hz" />
  <node id="PACKET_CNT"       address="0x505" mask="0x0000ffff" permission="r"  description="Count of packets received (muxed across elinks)" />
  <node id="ERROR_CNT"        address="0x505" mask="0xffff0000" permission="r"  description="Count of packet errors (muxed across elinks)" />
  <node id="DATA_CNT"         address="0x506" mask="0xffff0000" permission="r"  description="Count of packet data frames (muxed across elinks)"/>
  <node id="FILLER_RATE"      address="0x507" mask="0x00ffffff" permission="r"  description="Rate of packet filler frames (muxed across elinks)"/>
  <node id="PACKET_CNT_RESET" address="0x506" mask="0x00000001" permission="w"  description="Write 1 to reset packet counters"/>
  <node id="ERR_CNT_RESET"    address="0x506" mask="0x00000002" permission="w"  description="Write 1 to reset error counters"/>
  <node id="DATA_CNT_RESET"   address="0x506" mask="0x00000004" permission="w"  description="Write 1 to reset data counters"/>

  <!-- FlASHING BITS -->
  <node id="FLASH_RESET" address="0x518" mask="0x00000001" permission="w" description="Write 1 to refreash the count of clock and flashing bits seen"/>

  <!-- SELF TRIGGER  -->
  <node id="TRIG_ENABLE_MASK_0" address="0x508" mask="0xffffffff" permission="rw" description="Bitmask to enable bits in the trigger link. Bits 31 downto 0."/>
  <node id="TRIG_ENABLE_MASK_1" address="0x509" mask="0xffffffff" permission="rw" description="Bitmask to enable bits in the trigger link. Bits 63 downto 32."/>
  <node id="TRIG_ENABLE_MASK_2" address="0x50a" mask="0xffffffff" permission="rw" description="Bitmask to enable bits in the trigger link. Bits 95 downto 64."/>
  <node id="TRIG_ENABLE_MASK_3" address="0x50b" mask="0xffffffff" permission="rw" description="Bitmask to enable bits in the trigger link. Bits 127 downto 96."/>
  <node id="TRIG_ENABLE_MASK_4" address="0x50c" mask="0xffffffff" permission="rw" description="Bitmask to enable bits in the trigger link. Bits 159 downto 128."/>
  <node id="TRIG_ENABLE_MASK_5" address="0x50d" mask="0xffffffff" permission="rw" description="Bitmask to enable bits in the trigger link. Bits 191 downto 160."/>
  <node id="TRIG_ENABLE_MASK_6" address="0x50e" mask="0xffffffff" permission="rw" description="Bitmask to enable bits in the trigger link. Bits 223 downto 192."/>

  <node id="TRIGGER_RATES" address="0x515" mask="0x0000001f" permission="r" description="Trigger rate cnt of selected ETROC (muxed accross elinks)"/>
  <node id="TRIG_ENABLE"   address="0x50f" mask="0x10000000" permission="rw" description="Set to 1 to enable ETROC self trigger."/>

  <node id="TRIG_BITSLIP_0" address="0x510" mask="0x0000001f" permission="rw" description="Bitslip for ETROC0"/>
  <node id="TRIG_BITSLIP_1" address="0x510" mask="0x000003e0" permission="rw" description="Bitslip for ETROC1"/>
  <node id="TRIG_BITSLIP_2" address="0x510" mask="0x00007c00" permission="rw" description="Bitslip for ETROC2"/>
  <node id="TRIG_BITSLIP_3" address="0x510" mask="0x000f8000" permission="rw" description="Bitslip for ETROC3"/>
  <node id="TRIG_BITSLIP_4" address="0x510" mask="0x01f00000" permission="rw" description="Bitslip for ETROC4"/>
  <node id="TRIG_BITSLIP_5" address="0x510" mask="0x3e000000" permission="rw" description="Bitslip for ETROC5"/>
  <node id="TRIG_BITSLIP_6" address="0x511" mask="0x0000001f" permission="rw" description="Bitslip for ETROC6"/>
  <node id="TRIG_BITSLIP_7" address="0x511" mask="0x000003e0" permission="rw" description="Bitslip for ETROC7"/>
  <node id="TRIG_BITSLIP_8" address="0x511" mask="0x00007c00" permission="rw" description="Bitslip for ETROC8"/>
  <node id="TRIG_BITSLIP_9" address="0x511" mask="0x000f8000" permission="rw" description="Bitslip for ETROC9"/>
  <node id="TRIG_BITSLIP_10" address="0x511" mask="0x01f00000" permission="rw" description="Bitslip for ETROC10"/>
  <node id="TRIG_BITSLIP_11" address="0x511" mask="0x3e000000" permission="rw" description="Bitslip for ETROC11"/>
  <node id="TRIG_BITSLIP_12" address="0x512" mask="0x0000001f" permission="rw" description="Bitslip for ETROC12"/>
  <node id="TRIG_BITSLIP_13" address="0x512" mask="0x000003e0" permission="rw" description="Bitslip for ETROC13"/>
  <node id="TRIG_BITSLIP_14" address="0x512" mask="0x00007c00" permission="rw" description="Bitslip for ETROC14"/>
  <node id="TRIG_BITSLIP_15" address="0x512" mask="0x000f8000" permission="rw" description="Bitslip for ETROC15"/>
  <node id="TRIG_BITSLIP_16" address="0x512" mask="0x01f00000" permission="rw" description="Bitslip for ETROC16"/>
  <node id="TRIG_BITSLIP_17" address="0x512" mask="0x3e000000" permission="rw" description="Bitslip for ETROC17"/>
  <node id="TRIG_BITSLIP_18" address="0x513" mask="0x0000001f" permission="rw" description="Bitslip for ETROC18"/>
  <node id="TRIG_BITSLIP_19" address="0x513" mask="0x000003e0" permission="rw" description="Bitslip for ETROC19"/>
  <node id="TRIG_BITSLIP_20" address="0x513" mask="0x00007c00" permission="rw" description="Bitslip for ETROC20"/>
  <node id="TRIG_BITSLIP_21" address="0x513" mask="0x000f8000" permission="rw" description="Bitslip for ETROC21"/>
  <node id="TRIG_BITSLIP_22" address="0x513" mask="0x01f00000" permission="rw" description="Bitslip for ETROC22"/>
  <node id="TRIG_BITSLIP_23" address="0x513" mask="0x3e000000" permission="rw" description="Bitslip for ETROC23"/>
  <node id="TRIG_BITSLIP_24" address="0x514" mask="0x0000001f" permission="rw" description="Bitslip for ETROC24"/>
  <node id="TRIG_BITSLIP_25" address="0x514" mask="0x000003e0" permission="rw" description="Bitslip for ETROC25"/>
  <node id="TRIG_BITSLIP_26" address="0x514" mask="0x00007c00" permission="rw" description="Bitslip for ETROC26"/>
  <node id="TRIG_BITSLIP_27" address="0x514" mask="0x000f8000" permission="rw" description="Bitslip for ETROC27"/>

  <node id="TRIG_DLY_SEL" address="0x514" mask="0x01f00000" permission="rw" description="Select Delay in terms of clock cycles"/>

  <!-- EVENT COUNTER  -->
  <node id="EVENT_CNT_RESET" address="0x516" mask="0x00000001" permission="w" description="Reset event counter"/>
  <node id="EVENT_CNT" address="0x517" mask="0xffffffff" permission="r" description="Read counts on event counter"/>
  
</node>
