INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mitansh Jain/assgn7/assgn7.srcs/sources_1/new/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_RX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mitansh Jain/assgn7/assgn7.srcs/sources_1/new/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mitansh Jain/assgn7/assgn7.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
