msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2023-12-15 15:56+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdlother-language-featuresanalog_inout/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.3\n"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:5 language
msgid "Analog and inout"
msgstr "模拟和输入输出"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:8 language
msgid "Introduction"
msgstr "简介"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:10 language
msgid ""
"You can define native tristate signals by using the ``Analog``/``inout`` "
"features. These features were added for the following reasons:"
msgstr "您可以使用“模拟”/“输入”功能定义本机三态信号。添加这些功能的原因如下："

#: ../../source/SpinalHDL/Other features/analog_inout.rst:13 language
msgid ""
"Being able to add native tristate signals to the toplevel (it avoids having "
"to manually wrap them with some hand-written VHDL/Verilog)."
msgstr "能够将本机三态信号添加到顶层（它避免了必须用一些手写的 VHDL/Verilog 手动包装它们）。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:14 language
msgid "Allowing the definition of blackboxes which contain ``inout`` pins."
msgstr "允许定义包含“输入”引脚的黑盒。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:15 language
msgid ""
"Being able to connect a blackbox's ``inout`` pin through the hierarchy to a "
"toplevel ``inout`` pin."
msgstr "能够通过层次结构将黑盒的“inout”引脚连接到顶级“inout”引脚。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:17 language
msgid ""
"As those features were only added for convenience, please do not try other "
"fancy stuff with tristate logic just yet."
msgstr "由于这些功能只是为了方便而添加的，因此请不要尝试使用三态逻辑的其他花哨的东西。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:19 language
msgid ""
"If you want to model a component like a memory-mapped GPIO peripheral, "
"please use the :ref:`TriState/TriStateArray <section-tristate>` bundles from"
" the Spinal standard library, which abstract over the true nature of "
"tristate drivers."
msgstr ""
"如果您想对内存映射 GPIO 外设等组件进行建模，请使用 Spinal 标准库中的 TriState/TriStateArray <section-"
"tristate>` 捆绑包，它抽象了三态驱动程序的真实本质。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:22 language
msgid "Analog"
msgstr "模拟"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:24 language
msgid ""
"``Analog`` is the keyword which allows a signal to be defined as something "
"analog, which in the digital world could mean ``0``, ``1``, or ``Z`` (the "
"disconnected, high-impedance state)."
msgstr "“Analog” 是一个关键字，它允许将信号定义为模拟信号，在数字世界中可能意味着“0”、“1”或“Z”（断开的、高电平）阻抗状态）。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:26
#: features/analog_inout.rst:43 features/analog_inout.rst:66 language
msgid "For instance:"
msgstr "例如："

#: ../../source/SpinalHDL/Other features/analog_inout.rst:39 language
msgid "inout"
msgstr "进出"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:41 language
msgid ""
"``inout`` is the keyword which allows you to set an ``Analog`` signal as a "
"bidirectional (both \"in\" and \"out\") signal."
msgstr "``inout`` 是允许您将``Analog`` 信号设置为双向（“in”和“out”）信号的关键字。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:61 language
msgid "InOutWrapper"
msgstr "输入输出包装器"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:63 language
msgid ""
"``InOutWrapper`` is a tool which allows you to transform all ``master`` "
"``TriState``/``TriStateArray``/``ReadableOpenDrain`` bundles of a component "
"into native ``inout(Analog(...))`` signals. It allows you to keep your "
"hardware description free of any ``Analog``/``inout`` things, and then "
"transform the toplevel to make it synthesis ready."
msgstr ""
"``InOutWrapper`` 是一个工具，允许您将组件的所有 ``master`` "
"``TriState``/``TriStateArray``/``ReadableOpenDrain`` 包转换为本机 "
"``inout(Analog(.. .))`` 信号。它允许您保持硬件描述不受任何“模拟”/“输入输出”事物的影响，然后转换顶层以使其准备好综合。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:80 language
msgid "Will generate:"
msgstr "将生成："

#: ../../source/SpinalHDL/Other features/analog_inout.rst:100 language
msgid "Instead of:"
msgstr "代替："

#: ../../source/SpinalHDL/Other features/analog_inout.rst:123 language
msgid "Manually driving Analog bundles"
msgstr "手动驱动模拟包"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:125 language
msgid ""
"If an ``Analog`` bundle is not driven, it will default to being high-Z. "
"Therefore to manually implement a tristate driver (in case the "
"``InOutWrapper`` type can't be used for some reason) you have to "
"conditionally drive the signal."
msgstr ""
"如果“模拟”包没有被驱动，它将默认为高阻抗。因此，要手动实现三态驱动程序（以防因某种原因无法使用“InOutWrapper”类型），您必须有条件地驱动信号。"

#: ../../source/SpinalHDL/Other features/analog_inout.rst:128 language
msgid "To manually connect a ``TriState`` signal to an ``Analog`` bundle:"
msgstr "手动将“TriState”信号连接到“Analog”包："
