#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jul 29 18:34:06 2025
# Process ID: 10076
# Current directory: C:/Project/STRAIT/systolic_array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22956 C:\Project\STRAIT\systolic_array\systolic_array.xpr
# Log file: C:/Project/STRAIT/systolic_array/vivado.log
# Journal file: C:/Project/STRAIT/systolic_array\vivado.jou
# Running On: Innis, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Project/STRAIT/systolic_array/systolic_array.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Project/STRAIT/systolic_array/systolic_array.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 1467.059 ; gain = 423.848
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:56]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:56]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:57]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:57]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:58]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:58]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:56]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:56]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:57]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:57]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:58]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:58]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:56]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:56]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:57]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:57]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:58]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:58]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\PE_STRAIT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\PE_STRAIT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\PE_STRAIT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\tb_Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\PE_STRAIT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\tb_Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\PE_STRAIT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\tb_Systolic_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Project\STRAIT\PE_STRAIT.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
delete_fileset [ get_filesets sim_1 ]
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
export_ip_user_files -of_objects  [get_files C:/Project/STRAIT/Systolic_array.v] -no_script -reset -force -quiet
remove_files  C:/Project/STRAIT/Systolic_array.v
export_ip_user_files -of_objects  [get_files C:/Project/STRAIT/PE_STRAIT.v] -no_script -reset -force -quiet
remove_files  C:/Project/STRAIT/PE_STRAIT.v
export_ip_user_files -of_objects  [get_files C:/Project/STRAIT/tb_Systolic_array.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Project/STRAIT/tb_Systolic_array.v
add_files -norecurse {C:/Project/STRAIT/tb_Systolic_array.v C:/Project/STRAIT/Systolic_array.v C:/Project/STRAIT/PE_STRAIT.v}
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/Project/STRAIT/tb_Systolic_array.v]
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck24-ubva530-2LV-c
INFO: [Device 21-403] Loading part xck24-ubva530-2LV-c
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Device 21-9] Clock region file  is not available
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.887 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.887 ; gain = 904.906
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.887 ; gain = 904.906
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Project/STRAIT/systolic_array/Array_8x8_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Project/STRAIT/systolic_array/Array_8x8_tb_behav.wcfg
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Array_8x8_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Array_8x8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Array_8x8_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/STRAIT/PE_STRAIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STRAIT_PE
INFO: [VRFC 10-311] analyzing module MAC
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:59]
ERROR: [VRFC 10-2989] 'WEIGHT_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:60]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:61]
ERROR: [VRFC 10-2989] 'PARTIAL_SUM_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:62]
ERROR: [VRFC 10-2989] 'ACTIVATION_WIDTH' is not declared [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Project/STRAIT/PE_STRAIT.v:64]
ERROR: [VRFC 10-8530] module 'MAC' is ignored due to previous errors [C:/Project/STRAIT/PE_STRAIT.v:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/systolic_array/systolic_array.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 18:50:56 2025...
