Running: P:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TB_isim_beh.exe -prj C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TB_beh.prj work.TB 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd" into library work
Parsing VHDL file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Skifte_reg_til_Parallel [skifte_reg_til_parallel_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TB_isim_beh.exe
Fuse Memory Usage: 34136 KB
Fuse CPU Usage: 468 ms
