Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 23 00:02:24 2024
| Host         : DESKTOP-VLIJTU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file string_transmitter_timing_summary_routed.rpt -pb string_transmitter_timing_summary_routed.pb -rpx string_transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : string_transmitter
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.673        0.000                      0                  120        0.187        0.000                      0                  120        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.673        0.000                      0                  120        0.187        0.000                      0                  120        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.897ns (21.885%)  route 3.202ns (78.115%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.437     7.087    trans_sys_inst/uart_fsm_inst/state_1[1]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.295     7.382 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3/O
                         net (fo=1, routed)           1.157     8.538    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.662 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_1/O
                         net (fo=7, routed)           0.608     9.270    trans_sys_inst/uart_fsm_inst/b_reg_next_0
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.874    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.943    trans_sys_inst/uart_fsm_inst/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.897ns (21.885%)  route 3.202ns (78.115%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.437     7.087    trans_sys_inst/uart_fsm_inst/state_1[1]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.295     7.382 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3/O
                         net (fo=1, routed)           1.157     8.538    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.662 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_1/O
                         net (fo=7, routed)           0.608     9.270    trans_sys_inst/uart_fsm_inst/b_reg_next_0
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.874    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.943    trans_sys_inst/uart_fsm_inst/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.897ns (22.363%)  route 3.114ns (77.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.437     7.087    trans_sys_inst/uart_fsm_inst/state_1[1]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.295     7.382 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3/O
                         net (fo=1, routed)           1.157     8.538    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.662 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_1/O
                         net (fo=7, routed)           0.520     9.183    trans_sys_inst/uart_fsm_inst/b_reg_next_0
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[2]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.944    trans_sys_inst/uart_fsm_inst/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.897ns (22.363%)  route 3.114ns (77.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.437     7.087    trans_sys_inst/uart_fsm_inst/state_1[1]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.295     7.382 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3/O
                         net (fo=1, routed)           1.157     8.538    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.662 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_1/O
                         net (fo=7, routed)           0.520     9.183    trans_sys_inst/uart_fsm_inst/b_reg_next_0
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.944    trans_sys_inst/uart_fsm_inst/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.897ns (22.363%)  route 3.114ns (77.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.437     7.087    trans_sys_inst/uart_fsm_inst/state_1[1]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.295     7.382 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3/O
                         net (fo=1, routed)           1.157     8.538    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.662 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_1/O
                         net (fo=7, routed)           0.520     9.183    trans_sys_inst/uart_fsm_inst/b_reg_next_0
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[4]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.944    trans_sys_inst/uart_fsm_inst/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.897ns (22.363%)  route 3.114ns (77.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.437     7.087    trans_sys_inst/uart_fsm_inst/state_1[1]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.295     7.382 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3/O
                         net (fo=1, routed)           1.157     8.538    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.662 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_1/O
                         net (fo=7, routed)           0.520     9.183    trans_sys_inst/uart_fsm_inst/b_reg_next_0
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[5]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.944    trans_sys_inst/uart_fsm_inst/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.897ns (22.363%)  route 3.114ns (77.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.437     7.087    trans_sys_inst/uart_fsm_inst/state_1[1]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.295     7.382 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3/O
                         net (fo=1, routed)           1.157     8.538    trans_sys_inst/uart_fsm_inst/b_reg[6]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.662 r  trans_sys_inst/uart_fsm_inst/b_reg[6]_i_1/O
                         net (fo=7, routed)           0.520     9.183    trans_sys_inst/uart_fsm_inst/b_reg_next_0
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[6]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.944    trans_sys_inst/uart_fsm_inst/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.467%)  route 2.857ns (77.533%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.487    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.611 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.445     7.056    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.845     8.026    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I0_O)        0.124     8.150 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.707     8.857    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.683    trans_sys_inst/baud_rate_generator_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.467%)  route 2.857ns (77.533%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.487    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.611 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.445     7.056    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.845     8.026    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I0_O)        0.124     8.150 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.707     8.857    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[1]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.683    trans_sys_inst/baud_rate_generator_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.467%)  route 2.857ns (77.533%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.171    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.487    trans_sys_inst/baud_rate_generator_inst/count_reg[10]
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.611 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.445     7.056    trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  trans_sys_inst/baud_rate_generator_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.845     8.026    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I0_O)        0.124     8.150 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.707     8.857    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[2]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.683    trans_sys_inst/baud_rate_generator_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  5.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/tx_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.502    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.082     1.749    trans_sys_inst/uart_fsm_inst/b_reg_reg_n_0_[0]
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  trans_sys_inst/uart_fsm_inst/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.794    trans_sys_inst/uart_fsm_inst/tx_reg_next
    SLICE_X3Y61          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X3Y61          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X3Y61          FDSE (Hold_fdse_C_D)         0.091     1.606    trans_sys_inst/uart_fsm_inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gumbek_inst/sync_stable_btn_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gumbek_inst/res_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.503    gumbek_inst/clock_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  gumbek_inst/sync_stable_btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  gumbek_inst/sync_stable_btn_prev_reg/Q
                         net (fo=1, routed)           0.054     1.686    gumbek_inst/sync_stable_btn_prev
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.099     1.785 r  gumbek_inst/res_i_1/O
                         net (fo=1, routed)           0.000     1.785    gumbek_inst/res_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  gumbek_inst/res_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.019    gumbek_inst/clock_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  gumbek_inst/res_reg/C
                         clock pessimism             -0.515     1.503    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.091     1.594    gumbek_inst/res_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.502    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  trans_sys_inst/uart_fsm_inst/tx_done_reg/Q
                         net (fo=3, routed)           0.070     1.701    gumbek_inst/tx_done
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.099     1.800 r  gumbek_inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.800    gumbek_inst_n_1
    SLICE_X3Y60          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    clock_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  state_reg/C
                         clock pessimism             -0.515     1.502    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091     1.593    state_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 gumbek_inst/debounce_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gumbek_inst/sync_stable_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.054%)  route 0.152ns (44.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.503    gumbek_inst/clock_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  gumbek_inst/debounce_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  gumbek_inst/debounce_count_reg[16]/Q
                         net (fo=3, routed)           0.152     1.796    gumbek_inst/p_0_in
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  gumbek_inst/sync_stable_btn_i_1/O
                         net (fo=1, routed)           0.000     1.841    gumbek_inst/sync_stable_btn_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  gumbek_inst/sync_stable_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.019    gumbek_inst/clock_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  gumbek_inst/sync_stable_btn_reg/C
                         clock pessimism             -0.499     1.519    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.092     1.611    gumbek_inst/sync_stable_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 symbol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.502    clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  symbol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  symbol_reg[2]/Q
                         net (fo=1, routed)           0.186     1.830    trans_sys_inst/uart_fsm_inst/Q[2]
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.045     1.875 r  trans_sys_inst/uart_fsm_inst/b_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    trans_sys_inst/uart_fsm_inst/b_reg_next[2]
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[2]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120     1.638    trans_sys_inst/uart_fsm_inst/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 symbol_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.918%)  route 0.208ns (53.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.502    clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  symbol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  symbol_reg[3]/Q
                         net (fo=1, routed)           0.208     1.852    trans_sys_inst/uart_fsm_inst/Q[3]
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.043     1.895 r  trans_sys_inst/uart_fsm_inst/b_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.895    trans_sys_inst/uart_fsm_inst/b_reg_next[3]
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[3]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.131     1.649    trans_sys_inst/uart_fsm_inst/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gumbek_inst/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gumbek_inst/sync_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.505    gumbek_inst/clock_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  gumbek_inst/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  gumbek_inst/sync_reg/Q
                         net (fo=1, routed)           0.184     1.831    gumbek_inst/sync
    SLICE_X0Y52          FDRE                                         r  gumbek_inst/sync_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.021    gumbek_inst/clock_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  gumbek_inst/sync_btn_reg/C
                         clock pessimism             -0.515     1.505    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.070     1.575    gumbek_inst/sync_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.501    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.190     1.855    trans_sys_inst/uart_fsm_inst/state_1[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.043     1.898 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    trans_sys_inst/uart_fsm_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.016    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.131     1.632    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.502    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.148     1.650 r  trans_sys_inst/uart_fsm_inst/b_reg_reg[1]/Q
                         net (fo=1, routed)           0.148     1.798    trans_sys_inst/uart_fsm_inst/b_reg_reg_n_0_[1]
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.098     1.896 r  trans_sys_inst/uart_fsm_inst/b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    trans_sys_inst/uart_fsm_inst/b_reg_next[0]
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.120     1.622    trans_sys_inst/uart_fsm_inst/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.501    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.190     1.855    trans_sys_inst/uart_fsm_inst/state_1[0]
    SLICE_X2Y62          LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    trans_sys_inst/uart_fsm_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.016    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120     1.621    trans_sys_inst/uart_fsm_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60     state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     symbol_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     symbol_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     symbol_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     symbol_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     symbol_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     symbol_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     symbol_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     symbol_counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 4.002ns (51.234%)  route 3.809ns (48.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.172    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X3Y61          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.456     5.628 r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/Q
                         net (fo=1, routed)           3.809     9.438    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    12.984 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.984    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 3.980ns (69.902%)  route 1.714ns (30.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.622     5.173    clock_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  done_reg/Q
                         net (fo=1, routed)           1.714     7.343    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    10.867 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    10.867    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.366ns (79.339%)  route 0.356ns (20.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.502    clock_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  done_reg/Q
                         net (fo=1, routed)           0.356     1.999    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.224 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.224    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.388ns (50.281%)  route 1.372ns (49.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.502    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X3Y61          FDSE                                         r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  trans_sys_inst/uart_fsm_inst/tx_reg_reg/Q
                         net (fo=1, routed)           1.372     3.016    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.247     4.263 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.263    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.594ns (34.315%)  route 3.052ns (65.685%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.707     4.646    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.594ns (34.315%)  route 3.052ns (65.685%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.707     4.646    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.594ns (34.315%)  route 3.052ns (65.685%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.707     4.646    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.594ns (34.315%)  route 3.052ns (65.685%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.707     4.646    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.594ns (34.578%)  route 3.017ns (65.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.672     4.611    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.594ns (34.578%)  route 3.017ns (65.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.672     4.611    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.594ns (34.578%)  route 3.017ns (65.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.672     4.611    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.594ns (34.578%)  route 3.017ns (65.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.672     4.611    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     4.875    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.594ns (34.602%)  route 3.013ns (65.398%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.669     4.608    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503     4.874    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/baud_rate_generator_inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.594ns (34.602%)  route 3.013ns (65.398%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=27, routed)          2.345     3.815    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     3.939 r  trans_sys_inst/uart_fsm_inst/count[0]_i_1/O
                         net (fo=13, routed)          0.669     4.608    trans_sys_inst/baud_rate_generator_inst/count_reg[0]_0
    SLICE_X4Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503     4.874    trans_sys_inst/baud_rate_generator_inst/clock_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  trans_sys_inst/baud_rate_generator_inst/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            gumbek_inst/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.246ns (25.041%)  route 0.737ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.737     0.983    gumbek_inst/button_IBUF
    SLICE_X0Y52          FDRE                                         r  gumbek_inst/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.021    gumbek_inst/clock_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  gumbek_inst/sync_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.238ns (23.086%)  route 0.794ns (76.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.794     1.032    reset_IBUF
    SLICE_X2Y59          FDRE                                         r  symbol_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.019    clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  symbol_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.238ns (23.086%)  route 0.794ns (76.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.794     1.032    reset_IBUF
    SLICE_X2Y59          FDRE                                         r  symbol_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.019    clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  symbol_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.238ns (23.086%)  route 0.794ns (76.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.794     1.032    reset_IBUF
    SLICE_X2Y59          FDRE                                         r  symbol_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.019    clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  symbol_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.238ns (23.086%)  route 0.794ns (76.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.794     1.032    reset_IBUF
    SLICE_X2Y59          FDRE                                         r  symbol_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.019    clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  symbol_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.238ns (22.681%)  route 0.813ns (77.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.813     1.051    reset_IBUF
    SLICE_X1Y60          FDRE                                         r  symbol_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  symbol_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.238ns (22.681%)  route 0.813ns (77.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.813     1.051    reset_IBUF
    SLICE_X1Y60          FDRE                                         r  symbol_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  symbol_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            symbol_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.238ns (22.681%)  route 0.813ns (77.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.813     1.051    reset_IBUF
    SLICE_X1Y60          FDRE                                         r  symbol_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  symbol_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            done_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.238ns (22.588%)  route 0.817ns (77.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.817     1.055    reset_IBUF
    SLICE_X0Y60          FDRE                                         r  done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    clock_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  done_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.238ns (21.696%)  route 0.860ns (78.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.860     1.099    trans_sys_inst/uart_fsm_inst/reset_IBUF
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.018    trans_sys_inst/uart_fsm_inst/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  trans_sys_inst/uart_fsm_inst/b_reg_reg[0]/C





