/*
Developer   - Sriram Venkata Krishna
Date        - 15-09-2025
Platform    - HDL Bits
*/

//077. Minimum SOP & POS

module top_module 
    (
        input a, b, c, d,
        output out_sop,
        output out_pos
    ); 
    
    assign out_sop = ((c & d) | ((~a) & (~b) & c));
    assign out_pos = ((c) & ((~a) | (~c) | d) & ((~b) | (~c) | d));

endmodule
