4:22:20 PM
"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "impl_syn.prj" -log "impl_Implmnt/impl.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of impl_Implmnt/impl.srr
#Build: Synplify Pro J-2015.03L, Build 030R, Apr 20 2015
#install: C:\lscc\iCEcube2.2015.04\synpbase
#OS: Windows 7 6.1
#Hostname: PHENOMII-WIN7

#Implementation: impl_Implmnt

Synopsys HDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_pipes.svh"
@I::"X:\blackmesa\lattice\icoboard\hello\source\top.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Synthesizing module top


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 16:24:17 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 16:24:17 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 16:24:18 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2015.04\synpbase\bin64\syn_nfilter.exe changed - recompiling
File X:\blackmesa\lattice\ICE_Stick\sump2\impl\impl_Implmnt\synwork\impl_comp.srs changed - recompiling
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 16:24:19 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
@L: X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt 
Printing clock  summary report in "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



@S |Clock Summary
*****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
clk       100.0 MHz     10.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 16:24:21 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"x:\blackmesa\lattice\icoboard\hello\source\top.v":62:0:62:5|Found counter in view:work.top(verilog) inst test_cnt[24:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.46ns		  24 /        25
@N: FX1016 :"x:\blackmesa\lattice\icoboard\hello\source\top.v":47:22:47:24|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type              Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       clk_keep            clock definition on keepbuf     25         test_cnt[0]    
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 132MB)

Writing Analyst data base X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Found clock clk with period 10.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 19 16:24:23 2016
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 2.830

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
clk                100.0 MHz     139.5 MHz     10.000        7.170         2.830     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
clk       clk     |  10.000      2.830  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival          
Instance        Reference     Type       Pin     Net             Time        Slack
                Clock                                                             
----------------------------------------------------------------------------------
test_cnt[0]     clk           SB_DFF     Q       test_cnt[0]     0.540       2.830
test_cnt[1]     clk           SB_DFF     Q       test_cnt[1]     0.540       2.970
test_cnt[2]     clk           SB_DFF     Q       test_cnt[2]     0.540       3.111
test_cnt[3]     clk           SB_DFF     Q       test_cnt[3]     0.540       3.251
test_cnt[4]     clk           SB_DFF     Q       test_cnt[4]     0.540       3.391
test_cnt[5]     clk           SB_DFF     Q       test_cnt[5]     0.540       3.531
test_cnt[6]     clk           SB_DFF     Q       test_cnt[6]     0.540       3.671
test_cnt[7]     clk           SB_DFF     Q       test_cnt[7]     0.540       3.812
test_cnt[8]     clk           SB_DFF     Q       test_cnt[8]     0.540       3.952
test_cnt[9]     clk           SB_DFF     Q       test_cnt[9]     0.540       4.092
==================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required          
Instance         Reference     Type       Pin     Net                Time         Slack
                 Clock                                                                 
---------------------------------------------------------------------------------------
test_cnt[24]     clk           SB_DFF     D       test_cnt_s[24]     9.895        2.830
test_cnt[23]     clk           SB_DFF     D       test_cnt_s[23]     9.895        2.970
test_cnt[22]     clk           SB_DFF     D       test_cnt_s[22]     9.895        3.111
test_cnt[21]     clk           SB_DFF     D       test_cnt_s[21]     9.895        3.251
test_cnt[20]     clk           SB_DFF     D       test_cnt_s[20]     9.895        3.391
test_cnt[19]     clk           SB_DFF     D       test_cnt_s[19]     9.895        3.531
test_cnt[18]     clk           SB_DFF     D       test_cnt_s[18]     9.895        3.671
test_cnt[17]     clk           SB_DFF     D       test_cnt_s[17]     9.895        3.812
test_cnt[16]     clk           SB_DFF     D       test_cnt_s[16]     9.895        3.952
test_cnt[15]     clk           SB_DFF     D       test_cnt_s[15]     9.895        4.092
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.830

    Number of logic level(s):                25
    Starting point:                          test_cnt[0] / Q
    Ending point:                            test_cnt[24] / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_cnt[0]            SB_DFF       Q        Out     0.540     0.540       -         
test_cnt[0]            Net          -        -       0.834     -           2         
test_cnt_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
test_cnt_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
test_cnt_cry[0]        Net          -        -       0.014     -           2         
test_cnt_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
test_cnt_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
test_cnt_cry[1]        Net          -        -       0.014     -           2         
test_cnt_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
test_cnt_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
test_cnt_cry[2]        Net          -        -       0.014     -           2         
test_cnt_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
test_cnt_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
test_cnt_cry[3]        Net          -        -       0.014     -           2         
test_cnt_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
test_cnt_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
test_cnt_cry[4]        Net          -        -       0.014     -           2         
test_cnt_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
test_cnt_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
test_cnt_cry[5]        Net          -        -       0.014     -           2         
test_cnt_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
test_cnt_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
test_cnt_cry[6]        Net          -        -       0.014     -           2         
test_cnt_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
test_cnt_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
test_cnt_cry[7]        Net          -        -       0.014     -           2         
test_cnt_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
test_cnt_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
test_cnt_cry[8]        Net          -        -       0.014     -           2         
test_cnt_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
test_cnt_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
test_cnt_cry[9]        Net          -        -       0.014     -           2         
test_cnt_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
test_cnt_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
test_cnt_cry[10]       Net          -        -       0.014     -           2         
test_cnt_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
test_cnt_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
test_cnt_cry[11]       Net          -        -       0.014     -           2         
test_cnt_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
test_cnt_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
test_cnt_cry[12]       Net          -        -       0.014     -           2         
test_cnt_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
test_cnt_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
test_cnt_cry[13]       Net          -        -       0.014     -           2         
test_cnt_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
test_cnt_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
test_cnt_cry[14]       Net          -        -       0.014     -           2         
test_cnt_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
test_cnt_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
test_cnt_cry[15]       Net          -        -       0.014     -           2         
test_cnt_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
test_cnt_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
test_cnt_cry[16]       Net          -        -       0.014     -           2         
test_cnt_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
test_cnt_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
test_cnt_cry[17]       Net          -        -       0.014     -           2         
test_cnt_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
test_cnt_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
test_cnt_cry[18]       Net          -        -       0.014     -           2         
test_cnt_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
test_cnt_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
test_cnt_cry[19]       Net          -        -       0.014     -           2         
test_cnt_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
test_cnt_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
test_cnt_cry[20]       Net          -        -       0.014     -           2         
test_cnt_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
test_cnt_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
test_cnt_cry[21]       Net          -        -       0.014     -           2         
test_cnt_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
test_cnt_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
test_cnt_cry[22]       Net          -        -       0.014     -           2         
test_cnt_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
test_cnt_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
test_cnt_cry[23]       Net          -        -       0.386     -           1         
test_cnt_RNO[24]       SB_LUT4      I3       In      -         5.242       -         
test_cnt_RNO[24]       SB_LUT4      O        Out     0.316     5.558       -         
test_cnt_s[24]         Net          -        -       1.507     -           1         
test_cnt[24]           SB_DFF       D        In      -         7.065       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_CARRY        24 uses
SB_DFF          25 uses
SB_LUT4         25 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   clk: 25

Mapping Summary:
Total  LUTs: 25 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Nov 19 16:24:23 2016

###########################################################]


Synthesis exit by 0.
Current Implementation impl_Implmnt its sbt path: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt
impl_Implmnt: newer file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf " "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist" "-pCT256" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2015.04.27409
Build Date:     May 27 2015 15:58:47

Parsing edif file: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf...
start to read sdc/scf file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
sdc_reader OK X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
Stored edif netlist at X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --outdir X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2015.04.27409
Build Date:     May 27 2015 16:06:30

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top
SDC file             - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	25/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	25/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk | Frequency: 178.36 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 19
used logic cells: 25
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 19
used logic cells: 25
Translating sdc file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router" --sdf_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router --sdf_file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:51

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 14
I1209: Started routing
I1223: Total Nets : 51 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:41

Generating Verilog & VHDL netlist files ...
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:03

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --design "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:24

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "impl_syn.prj" -log "impl_Implmnt/impl.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of impl_Implmnt/impl.srr
#Build: Synplify Pro J-2015.03L, Build 030R, Apr 20 2015
#install: C:\lscc\iCEcube2.2015.04\synpbase
#OS: Windows 7 6.1
#Hostname: PHENOMII-WIN7

#Implementation: impl_Implmnt

Synopsys HDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_pipes.svh"
@I::"X:\blackmesa\lattice\icoboard\hello\source\top.v"
Verilog syntax check successful!
File X:\blackmesa\lattice\icoboard\hello\source\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Synthesizing module top


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 20:23:03 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 20:23:03 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 20:23:04 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_comp.srs changed - recompiling
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 20:23:05 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
@L: X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt 
Printing clock  summary report in "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



@S |Clock Summary
*****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
clk       100.0 MHz     10.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 20:23:07 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"x:\blackmesa\lattice\icoboard\hello\source\top.v":62:0:62:5|Found counter in view:work.top(verilog) inst test_cnt[19:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.30ns		  19 /        20
@N: FX1016 :"x:\blackmesa\lattice\icoboard\hello\source\top.v":47:22:47:24|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type              Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       clk_keep            clock definition on keepbuf     20         test_cnt[0]    
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 132MB)

Writing Analyst data base X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

Found clock clk with period 10.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 19 20:23:11 2016
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 3.531

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
clk                100.0 MHz     154.6 MHz     10.000        6.469         3.531     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
clk       clk     |  10.000      3.531  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival          
Instance        Reference     Type       Pin     Net             Time        Slack
                Clock                                                             
----------------------------------------------------------------------------------
test_cnt[0]     clk           SB_DFF     Q       test_cnt[0]     0.540       3.531
test_cnt[1]     clk           SB_DFF     Q       test_cnt[1]     0.540       3.671
test_cnt[2]     clk           SB_DFF     Q       test_cnt[2]     0.540       3.812
test_cnt[3]     clk           SB_DFF     Q       test_cnt[3]     0.540       3.952
test_cnt[4]     clk           SB_DFF     Q       test_cnt[4]     0.540       4.092
test_cnt[5]     clk           SB_DFF     Q       test_cnt[5]     0.540       4.232
test_cnt[6]     clk           SB_DFF     Q       test_cnt[6]     0.540       4.372
test_cnt[7]     clk           SB_DFF     Q       test_cnt[7]     0.540       4.513
test_cnt[8]     clk           SB_DFF     Q       test_cnt[8]     0.540       4.653
test_cnt[9]     clk           SB_DFF     Q       test_cnt[9]     0.540       4.793
==================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required          
Instance         Reference     Type       Pin     Net                Time         Slack
                 Clock                                                                 
---------------------------------------------------------------------------------------
test_cnt[19]     clk           SB_DFF     D       test_cnt_s[19]     9.895        3.531
test_cnt[18]     clk           SB_DFF     D       test_cnt_s[18]     9.895        3.671
test_cnt[17]     clk           SB_DFF     D       test_cnt_s[17]     9.895        3.812
test_cnt[16]     clk           SB_DFF     D       test_cnt_s[16]     9.895        3.952
test_cnt[15]     clk           SB_DFF     D       test_cnt_s[15]     9.895        4.092
test_cnt[14]     clk           SB_DFF     D       test_cnt_s[14]     9.895        4.232
test_cnt[13]     clk           SB_DFF     D       test_cnt_s[13]     9.895        4.372
test_cnt[12]     clk           SB_DFF     D       test_cnt_s[12]     9.895        4.513
test_cnt[11]     clk           SB_DFF     D       test_cnt_s[11]     9.895        4.653
test_cnt[10]     clk           SB_DFF     D       test_cnt_s[10]     9.895        4.793
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      6.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.531

    Number of logic level(s):                20
    Starting point:                          test_cnt[0] / Q
    Ending point:                            test_cnt[19] / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_cnt[0]            SB_DFF       Q        Out     0.540     0.540       -         
test_cnt[0]            Net          -        -       0.834     -           2         
test_cnt_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
test_cnt_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
test_cnt_cry[0]        Net          -        -       0.014     -           2         
test_cnt_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
test_cnt_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
test_cnt_cry[1]        Net          -        -       0.014     -           2         
test_cnt_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
test_cnt_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
test_cnt_cry[2]        Net          -        -       0.014     -           2         
test_cnt_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
test_cnt_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
test_cnt_cry[3]        Net          -        -       0.014     -           2         
test_cnt_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
test_cnt_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
test_cnt_cry[4]        Net          -        -       0.014     -           2         
test_cnt_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
test_cnt_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
test_cnt_cry[5]        Net          -        -       0.014     -           2         
test_cnt_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
test_cnt_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
test_cnt_cry[6]        Net          -        -       0.014     -           2         
test_cnt_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
test_cnt_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
test_cnt_cry[7]        Net          -        -       0.014     -           2         
test_cnt_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
test_cnt_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
test_cnt_cry[8]        Net          -        -       0.014     -           2         
test_cnt_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
test_cnt_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
test_cnt_cry[9]        Net          -        -       0.014     -           2         
test_cnt_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
test_cnt_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
test_cnt_cry[10]       Net          -        -       0.014     -           2         
test_cnt_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
test_cnt_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
test_cnt_cry[11]       Net          -        -       0.014     -           2         
test_cnt_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
test_cnt_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
test_cnt_cry[12]       Net          -        -       0.014     -           2         
test_cnt_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
test_cnt_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
test_cnt_cry[13]       Net          -        -       0.014     -           2         
test_cnt_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
test_cnt_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
test_cnt_cry[14]       Net          -        -       0.014     -           2         
test_cnt_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
test_cnt_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
test_cnt_cry[15]       Net          -        -       0.014     -           2         
test_cnt_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
test_cnt_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
test_cnt_cry[16]       Net          -        -       0.014     -           2         
test_cnt_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
test_cnt_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
test_cnt_cry[17]       Net          -        -       0.014     -           2         
test_cnt_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
test_cnt_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
test_cnt_cry[18]       Net          -        -       0.386     -           1         
test_cnt_RNO[19]       SB_LUT4      I3       In      -         4.541       -         
test_cnt_RNO[19]       SB_LUT4      O        Out     0.316     4.857       -         
test_cnt_s[19]         Net          -        -       1.507     -           1         
test_cnt[19]           SB_DFF       D        In      -         6.364       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.469 is 3.490(53.9%) logic and 2.979(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_LUT4         20 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   clk: 20

Mapping Summary:
Total  LUTs: 20 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 20 = 20 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 132MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Nov 19 20:23:11 2016

###########################################################]


Synthesis exit by 0.
Current Implementation impl_Implmnt its sbt path: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf " "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist" "-pCT256" "-yX:/blackmesa/lattice/icoboard/hello/constraint/top.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2015.04.27409
Build Date:     May 27 2015 15:58:47

Parsing edif file: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf...
Parsing constraint file: X:/blackmesa/lattice/icoboard/hello/constraint/top.pcf ...
start to read sdc/scf file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
sdc_reader OK X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
Stored edif netlist at X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --outdir X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2015.04.27409
Build Date:     May 27 2015 16:06:30

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top
SDC file             - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	20/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	20/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk | Frequency: 208.95 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 20
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 20
Translating sdc file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router" --sdf_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router --sdf_file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:51

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 19
I1209: Started routing
I1223: Total Nets : 41 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
router succeed.

"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:41

Generating Verilog & VHDL netlist files ...
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:03

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --design "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:24

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "impl_syn.prj" -log "impl_Implmnt/impl.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of impl_Implmnt/impl.srr
#Build: Synplify Pro J-2015.03L, Build 030R, Apr 20 2015
#install: C:\lscc\iCEcube2.2015.04\synpbase
#OS: Windows 7 6.1
#Hostname: PHENOMII-WIN7

#Implementation: impl_Implmnt

Synopsys HDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_pipes.svh"
@I::"X:\blackmesa\lattice\icoboard\hello\source\top.v"
Verilog syntax check successful!
File X:\blackmesa\lattice\icoboard\hello\source\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Synthesizing module top

@W: CL169 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":65:0:65:5|Pruning register test_cnt[31:0] 

@W: CL159 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":47:22:47:24|Input clk is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:43:52 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:43:52 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:43:52 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_comp.srs changed - recompiling
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:43:54 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
@L: X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt 
Printing clock  summary report in "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



@S |Clock Summary
*****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
clk       100.0 MHz     10.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:43:57 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 132MB)

Writing Analyst data base X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 19 21:44:00 2016
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA

@W: MT548 :"x:/blackmesa/lattice/icoboard/hello/constraint/top.sdc":1:0:1:0|Source for clock clk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 132MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:44:00 2016

###########################################################]


Synthesis exit by 0.
Current Implementation impl_Implmnt its sbt path: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf " "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist" "-pCT256" "-yX:/blackmesa/lattice/icoboard/hello/constraint/top.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2015.04.27409
Build Date:     May 27 2015 15:58:47

Parsing edif file: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf...
Parsing constraint file: X:/blackmesa/lattice/icoboard/hello/constraint/top.pcf ...
start to read sdc/scf file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
sdc_reader OK X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
Stored edif netlist at X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --outdir X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2015.04.27409
Build Date:     May 27 2015 16:06:30

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top
SDC file             - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 2.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router" --sdf_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router --sdf_file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:51

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Read device time: 18
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
router succeed.

"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:41

Generating Verilog & VHDL netlist files ...
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:03

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --design "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:24

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "impl_syn.prj" -log "impl_Implmnt/impl.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of impl_Implmnt/impl.srr
#Build: Synplify Pro J-2015.03L, Build 030R, Apr 20 2015
#install: C:\lscc\iCEcube2.2015.04\synpbase
#OS: Windows 7 6.1
#Hostname: PHENOMII-WIN7

#Implementation: impl_Implmnt

Synopsys HDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_pipes.svh"
@I::"X:\blackmesa\lattice\icoboard\hello\source\top.v"
Verilog syntax check successful!
File X:\blackmesa\lattice\icoboard\hello\source\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Synthesizing module top


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:47:04 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:47:04 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:47:04 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_comp.srs changed - recompiling
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:47:06 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
@L: X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt 
Printing clock  summary report in "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



@S |Clock Summary
*****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
clk       100.0 MHz     10.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:47:08 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"x:\blackmesa\lattice\icoboard\hello\source\top.v":65:0:65:5|Found counter in view:work.top(verilog) inst test_cnt[19:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.30ns		  19 /        20
@N: FX1016 :"x:\blackmesa\lattice\icoboard\hello\source\top.v":47:22:47:24|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type              Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       clk_keep            clock definition on keepbuf     20         test_cnt[0]    
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 132MB)

Writing Analyst data base X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

Found clock clk with period 10.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 19 21:47:10 2016
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 3.531

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
clk                100.0 MHz     154.6 MHz     10.000        6.469         3.531     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
clk       clk     |  10.000      3.531  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival          
Instance        Reference     Type       Pin     Net             Time        Slack
                Clock                                                             
----------------------------------------------------------------------------------
test_cnt[0]     clk           SB_DFF     Q       test_cnt[0]     0.540       3.531
test_cnt[1]     clk           SB_DFF     Q       test_cnt[1]     0.540       3.671
test_cnt[2]     clk           SB_DFF     Q       test_cnt[2]     0.540       3.812
test_cnt[3]     clk           SB_DFF     Q       test_cnt[3]     0.540       3.952
test_cnt[4]     clk           SB_DFF     Q       test_cnt[4]     0.540       4.092
test_cnt[5]     clk           SB_DFF     Q       test_cnt[5]     0.540       4.232
test_cnt[6]     clk           SB_DFF     Q       test_cnt[6]     0.540       4.372
test_cnt[7]     clk           SB_DFF     Q       test_cnt[7]     0.540       4.513
test_cnt[8]     clk           SB_DFF     Q       test_cnt[8]     0.540       4.653
test_cnt[9]     clk           SB_DFF     Q       test_cnt[9]     0.540       4.793
==================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required          
Instance         Reference     Type       Pin     Net                Time         Slack
                 Clock                                                                 
---------------------------------------------------------------------------------------
test_cnt[19]     clk           SB_DFF     D       test_cnt_s[19]     9.895        3.531
test_cnt[18]     clk           SB_DFF     D       test_cnt_s[18]     9.895        3.671
test_cnt[17]     clk           SB_DFF     D       test_cnt_s[17]     9.895        3.812
test_cnt[16]     clk           SB_DFF     D       test_cnt_s[16]     9.895        3.952
test_cnt[15]     clk           SB_DFF     D       test_cnt_s[15]     9.895        4.092
test_cnt[14]     clk           SB_DFF     D       test_cnt_s[14]     9.895        4.232
test_cnt[13]     clk           SB_DFF     D       test_cnt_s[13]     9.895        4.372
test_cnt[12]     clk           SB_DFF     D       test_cnt_s[12]     9.895        4.513
test_cnt[11]     clk           SB_DFF     D       test_cnt_s[11]     9.895        4.653
test_cnt[10]     clk           SB_DFF     D       test_cnt_s[10]     9.895        4.793
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      6.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.531

    Number of logic level(s):                20
    Starting point:                          test_cnt[0] / Q
    Ending point:                            test_cnt[19] / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_cnt[0]            SB_DFF       Q        Out     0.540     0.540       -         
test_cnt[0]            Net          -        -       0.834     -           2         
test_cnt_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
test_cnt_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
test_cnt_cry[0]        Net          -        -       0.014     -           2         
test_cnt_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
test_cnt_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
test_cnt_cry[1]        Net          -        -       0.014     -           2         
test_cnt_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
test_cnt_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
test_cnt_cry[2]        Net          -        -       0.014     -           2         
test_cnt_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
test_cnt_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
test_cnt_cry[3]        Net          -        -       0.014     -           2         
test_cnt_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
test_cnt_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
test_cnt_cry[4]        Net          -        -       0.014     -           2         
test_cnt_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
test_cnt_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
test_cnt_cry[5]        Net          -        -       0.014     -           2         
test_cnt_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
test_cnt_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
test_cnt_cry[6]        Net          -        -       0.014     -           2         
test_cnt_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
test_cnt_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
test_cnt_cry[7]        Net          -        -       0.014     -           2         
test_cnt_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
test_cnt_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
test_cnt_cry[8]        Net          -        -       0.014     -           2         
test_cnt_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
test_cnt_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
test_cnt_cry[9]        Net          -        -       0.014     -           2         
test_cnt_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
test_cnt_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
test_cnt_cry[10]       Net          -        -       0.014     -           2         
test_cnt_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
test_cnt_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
test_cnt_cry[11]       Net          -        -       0.014     -           2         
test_cnt_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
test_cnt_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
test_cnt_cry[12]       Net          -        -       0.014     -           2         
test_cnt_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
test_cnt_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
test_cnt_cry[13]       Net          -        -       0.014     -           2         
test_cnt_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
test_cnt_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
test_cnt_cry[14]       Net          -        -       0.014     -           2         
test_cnt_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
test_cnt_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
test_cnt_cry[15]       Net          -        -       0.014     -           2         
test_cnt_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
test_cnt_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
test_cnt_cry[16]       Net          -        -       0.014     -           2         
test_cnt_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
test_cnt_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
test_cnt_cry[17]       Net          -        -       0.014     -           2         
test_cnt_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
test_cnt_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
test_cnt_cry[18]       Net          -        -       0.386     -           1         
test_cnt_RNO[19]       SB_LUT4      I3       In      -         4.541       -         
test_cnt_RNO[19]       SB_LUT4      O        Out     0.316     4.857       -         
test_cnt_s[19]         Net          -        -       1.507     -           1         
test_cnt[19]           SB_DFF       D        In      -         6.364       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.469 is 3.490(53.9%) logic and 2.979(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_LUT4         20 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (0%)
Total load per clock:
   clk: 20

Mapping Summary:
Total  LUTs: 20 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 20 = 20 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:47:10 2016

###########################################################]


Synthesis exit by 0.
Current Implementation impl_Implmnt its sbt path: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf " "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist" "-pCT256" "-yX:/blackmesa/lattice/icoboard/hello/constraint/top.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2015.04.27409
Build Date:     May 27 2015 15:58:47

Parsing edif file: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf...
Parsing constraint file: X:/blackmesa/lattice/icoboard/hello/constraint/top.pcf ...
start to read sdc/scf file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
sdc_reader OK X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
Stored edif netlist at X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --outdir X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2015.04.27409
Build Date:     May 27 2015 16:06:30

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top
SDC file             - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	20/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	20/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk | Frequency: 208.95 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 20
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 20
Translating sdc file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router" --sdf_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router --sdf_file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:51

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 41 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:41

Generating Verilog & VHDL netlist files ...
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:03

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --design "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:24

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "impl_syn.prj" -log "impl_Implmnt/impl.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of impl_Implmnt/impl.srr
#Build: Synplify Pro J-2015.03L, Build 030R, Apr 20 2015
#install: C:\lscc\iCEcube2.2015.04\synpbase
#OS: Windows 7 6.1
#Hostname: PHENOMII-WIN7

#Implementation: impl_Implmnt

Synopsys HDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_pipes.svh"
@I::"X:\blackmesa\lattice\icoboard\hello\source\top.v"
Verilog syntax check successful!
File X:\blackmesa\lattice\icoboard\hello\source\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Synthesizing module top


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:49:08 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:49:08 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:49:08 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_comp.srs changed - recompiling
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:49:10 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
@L: X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt 
Printing clock  summary report in "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



@S |Clock Summary
*****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
clk       100.0 MHz     10.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:49:12 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"x:\blackmesa\lattice\icoboard\hello\source\top.v":65:0:65:5|Found counter in view:work.top(verilog) inst test_cnt[24:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.46ns		  24 /        25
@N: FX1016 :"x:\blackmesa\lattice\icoboard\hello\source\top.v":47:22:47:24|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type              Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       clk_keep            clock definition on keepbuf     25         test_cnt[0]    
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 132MB)

Writing Analyst data base X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Found clock clk with period 10.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 19 21:49:14 2016
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 2.830

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
clk                100.0 MHz     139.5 MHz     10.000        7.170         2.830     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
clk       clk     |  10.000      2.830  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival          
Instance        Reference     Type       Pin     Net             Time        Slack
                Clock                                                             
----------------------------------------------------------------------------------
test_cnt[0]     clk           SB_DFF     Q       test_cnt[0]     0.540       2.830
test_cnt[1]     clk           SB_DFF     Q       test_cnt[1]     0.540       2.970
test_cnt[2]     clk           SB_DFF     Q       test_cnt[2]     0.540       3.111
test_cnt[3]     clk           SB_DFF     Q       test_cnt[3]     0.540       3.251
test_cnt[4]     clk           SB_DFF     Q       test_cnt[4]     0.540       3.391
test_cnt[5]     clk           SB_DFF     Q       test_cnt[5]     0.540       3.531
test_cnt[6]     clk           SB_DFF     Q       test_cnt[6]     0.540       3.671
test_cnt[7]     clk           SB_DFF     Q       test_cnt[7]     0.540       3.812
test_cnt[8]     clk           SB_DFF     Q       test_cnt[8]     0.540       3.952
test_cnt[9]     clk           SB_DFF     Q       test_cnt[9]     0.540       4.092
==================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required          
Instance         Reference     Type       Pin     Net                Time         Slack
                 Clock                                                                 
---------------------------------------------------------------------------------------
test_cnt[24]     clk           SB_DFF     D       test_cnt_s[24]     9.895        2.830
test_cnt[23]     clk           SB_DFF     D       test_cnt_s[23]     9.895        2.970
test_cnt[22]     clk           SB_DFF     D       test_cnt_s[22]     9.895        3.111
test_cnt[21]     clk           SB_DFF     D       test_cnt_s[21]     9.895        3.251
test_cnt[20]     clk           SB_DFF     D       test_cnt_s[20]     9.895        3.391
test_cnt[19]     clk           SB_DFF     D       test_cnt_s[19]     9.895        3.531
test_cnt[18]     clk           SB_DFF     D       test_cnt_s[18]     9.895        3.671
test_cnt[17]     clk           SB_DFF     D       test_cnt_s[17]     9.895        3.812
test_cnt[16]     clk           SB_DFF     D       test_cnt_s[16]     9.895        3.952
test_cnt[15]     clk           SB_DFF     D       test_cnt_s[15]     9.895        4.092
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.830

    Number of logic level(s):                25
    Starting point:                          test_cnt[0] / Q
    Ending point:                            test_cnt[24] / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_cnt[0]            SB_DFF       Q        Out     0.540     0.540       -         
test_cnt[0]            Net          -        -       0.834     -           2         
test_cnt_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
test_cnt_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
test_cnt_cry[0]        Net          -        -       0.014     -           2         
test_cnt_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
test_cnt_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
test_cnt_cry[1]        Net          -        -       0.014     -           2         
test_cnt_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
test_cnt_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
test_cnt_cry[2]        Net          -        -       0.014     -           2         
test_cnt_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
test_cnt_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
test_cnt_cry[3]        Net          -        -       0.014     -           2         
test_cnt_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
test_cnt_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
test_cnt_cry[4]        Net          -        -       0.014     -           2         
test_cnt_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
test_cnt_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
test_cnt_cry[5]        Net          -        -       0.014     -           2         
test_cnt_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
test_cnt_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
test_cnt_cry[6]        Net          -        -       0.014     -           2         
test_cnt_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
test_cnt_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
test_cnt_cry[7]        Net          -        -       0.014     -           2         
test_cnt_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
test_cnt_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
test_cnt_cry[8]        Net          -        -       0.014     -           2         
test_cnt_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
test_cnt_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
test_cnt_cry[9]        Net          -        -       0.014     -           2         
test_cnt_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
test_cnt_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
test_cnt_cry[10]       Net          -        -       0.014     -           2         
test_cnt_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
test_cnt_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
test_cnt_cry[11]       Net          -        -       0.014     -           2         
test_cnt_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
test_cnt_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
test_cnt_cry[12]       Net          -        -       0.014     -           2         
test_cnt_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
test_cnt_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
test_cnt_cry[13]       Net          -        -       0.014     -           2         
test_cnt_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
test_cnt_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
test_cnt_cry[14]       Net          -        -       0.014     -           2         
test_cnt_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
test_cnt_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
test_cnt_cry[15]       Net          -        -       0.014     -           2         
test_cnt_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
test_cnt_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
test_cnt_cry[16]       Net          -        -       0.014     -           2         
test_cnt_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
test_cnt_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
test_cnt_cry[17]       Net          -        -       0.014     -           2         
test_cnt_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
test_cnt_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
test_cnt_cry[18]       Net          -        -       0.014     -           2         
test_cnt_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
test_cnt_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
test_cnt_cry[19]       Net          -        -       0.014     -           2         
test_cnt_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
test_cnt_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
test_cnt_cry[20]       Net          -        -       0.014     -           2         
test_cnt_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
test_cnt_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
test_cnt_cry[21]       Net          -        -       0.014     -           2         
test_cnt_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
test_cnt_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
test_cnt_cry[22]       Net          -        -       0.014     -           2         
test_cnt_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
test_cnt_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
test_cnt_cry[23]       Net          -        -       0.386     -           1         
test_cnt_RNO[24]       SB_LUT4      I3       In      -         5.242       -         
test_cnt_RNO[24]       SB_LUT4      O        Out     0.316     5.558       -         
test_cnt_s[24]         Net          -        -       1.507     -           1         
test_cnt[24]           SB_DFF       D        In      -         7.065       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_CARRY        24 uses
SB_DFF          25 uses
SB_LUT4         25 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   clk: 25

Mapping Summary:
Total  LUTs: 25 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:49:14 2016

###########################################################]


Synthesis exit by 0.
Current Implementation impl_Implmnt its sbt path: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf " "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist" "-pCT256" "-yX:/blackmesa/lattice/icoboard/hello/constraint/top.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2015.04.27409
Build Date:     May 27 2015 15:58:47

Parsing edif file: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf...
Parsing constraint file: X:/blackmesa/lattice/icoboard/hello/constraint/top.pcf ...
start to read sdc/scf file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
sdc_reader OK X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
Stored edif netlist at X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --outdir X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2015.04.27409
Build Date:     May 27 2015 16:06:30

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top
SDC file             - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	25/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	25/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk | Frequency: 178.54 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 25
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 25
Translating sdc file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router" --sdf_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router --sdf_file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:51

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 51 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:41

Generating Verilog & VHDL netlist files ...
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:03

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --design "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:24

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "impl_syn.prj" -log "impl_Implmnt/impl.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of impl_Implmnt/impl.srr
#Build: Synplify Pro J-2015.03L, Build 030R, Apr 20 2015
#install: C:\lscc\iCEcube2.2015.04\synpbase
#OS: Windows 7 6.1
#Hostname: PHENOMII-WIN7

#Implementation: impl_Implmnt

Synopsys HDL Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\iCEcube2.2015.04\synpbase\lib\vlog\scemi_pipes.svh"
@I::"X:\blackmesa\lattice\icoboard\hello\source\top.v"
Verilog syntax check successful!
File X:\blackmesa\lattice\icoboard\hello\source\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Synthesizing module top


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:50:55 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:50:55 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:50:55 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 058R, built Apr 20 2015
@N|Running in 64-bit mode
File X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_comp.srs changed - recompiling
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"X:\blackmesa\lattice\icoboard\hello\source\top.v":45:7:45:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:50:57 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
@L: X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt 
Printing clock  summary report in "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



@S |Clock Summary
*****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
clk       100.0 MHz     10.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\impl.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:50:58 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1178R, Built Apr 22 2015 10:50:52
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"x:\blackmesa\lattice\icoboard\hello\source\top.v":65:0:65:5|Found counter in view:work.top(verilog) inst test_cnt[27:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.96ns		  27 /        28
@N: FX1016 :"x:\blackmesa\lattice\icoboard\hello\source\top.v":47:22:47:24|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type              Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       clk_keep            clock definition on keepbuf     28         test_cnt[0]    
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 132MB)

Writing Analyst data base X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Found clock clk with period 10.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 19 21:51:01 2016
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    X:\blackmesa\lattice\icoboard\hello\constraint\top.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 2.410

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
clk                100.0 MHz     131.7 MHz     10.000        7.590         2.410     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
clk       clk     |  10.000      2.410  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival          
Instance        Reference     Type       Pin     Net             Time        Slack
                Clock                                                             
----------------------------------------------------------------------------------
test_cnt[0]     clk           SB_DFF     Q       test_cnt[0]     0.540       2.410
test_cnt[1]     clk           SB_DFF     Q       test_cnt[1]     0.540       2.550
test_cnt[2]     clk           SB_DFF     Q       test_cnt[2]     0.540       2.690
test_cnt[3]     clk           SB_DFF     Q       test_cnt[3]     0.540       2.830
test_cnt[4]     clk           SB_DFF     Q       test_cnt[4]     0.540       2.970
test_cnt[5]     clk           SB_DFF     Q       test_cnt[5]     0.540       3.111
test_cnt[6]     clk           SB_DFF     Q       test_cnt[6]     0.540       3.251
test_cnt[7]     clk           SB_DFF     Q       test_cnt[7]     0.540       3.391
test_cnt[8]     clk           SB_DFF     Q       test_cnt[8]     0.540       3.531
test_cnt[9]     clk           SB_DFF     Q       test_cnt[9]     0.540       3.671
==================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required          
Instance         Reference     Type       Pin     Net                Time         Slack
                 Clock                                                                 
---------------------------------------------------------------------------------------
test_cnt[27]     clk           SB_DFF     D       test_cnt_s[27]     9.895        2.410
test_cnt[26]     clk           SB_DFF     D       test_cnt_s[26]     9.895        2.550
test_cnt[25]     clk           SB_DFF     D       test_cnt_s[25]     9.895        2.690
test_cnt[24]     clk           SB_DFF     D       test_cnt_s[24]     9.895        2.830
test_cnt[23]     clk           SB_DFF     D       test_cnt_s[23]     9.895        2.970
test_cnt[22]     clk           SB_DFF     D       test_cnt_s[22]     9.895        3.111
test_cnt[21]     clk           SB_DFF     D       test_cnt_s[21]     9.895        3.251
test_cnt[20]     clk           SB_DFF     D       test_cnt_s[20]     9.895        3.391
test_cnt[19]     clk           SB_DFF     D       test_cnt_s[19]     9.895        3.531
test_cnt[18]     clk           SB_DFF     D       test_cnt_s[18]     9.895        3.671
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      7.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.410

    Number of logic level(s):                28
    Starting point:                          test_cnt[0] / Q
    Ending point:                            test_cnt[27] / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_cnt[0]            SB_DFF       Q        Out     0.540     0.540       -         
test_cnt[0]            Net          -        -       0.834     -           2         
test_cnt_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
test_cnt_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
test_cnt_cry[0]        Net          -        -       0.014     -           2         
test_cnt_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
test_cnt_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
test_cnt_cry[1]        Net          -        -       0.014     -           2         
test_cnt_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
test_cnt_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
test_cnt_cry[2]        Net          -        -       0.014     -           2         
test_cnt_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
test_cnt_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
test_cnt_cry[3]        Net          -        -       0.014     -           2         
test_cnt_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
test_cnt_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
test_cnt_cry[4]        Net          -        -       0.014     -           2         
test_cnt_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
test_cnt_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
test_cnt_cry[5]        Net          -        -       0.014     -           2         
test_cnt_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
test_cnt_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
test_cnt_cry[6]        Net          -        -       0.014     -           2         
test_cnt_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
test_cnt_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
test_cnt_cry[7]        Net          -        -       0.014     -           2         
test_cnt_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
test_cnt_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
test_cnt_cry[8]        Net          -        -       0.014     -           2         
test_cnt_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
test_cnt_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
test_cnt_cry[9]        Net          -        -       0.014     -           2         
test_cnt_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
test_cnt_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
test_cnt_cry[10]       Net          -        -       0.014     -           2         
test_cnt_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
test_cnt_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
test_cnt_cry[11]       Net          -        -       0.014     -           2         
test_cnt_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
test_cnt_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
test_cnt_cry[12]       Net          -        -       0.014     -           2         
test_cnt_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
test_cnt_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
test_cnt_cry[13]       Net          -        -       0.014     -           2         
test_cnt_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
test_cnt_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
test_cnt_cry[14]       Net          -        -       0.014     -           2         
test_cnt_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
test_cnt_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
test_cnt_cry[15]       Net          -        -       0.014     -           2         
test_cnt_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
test_cnt_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
test_cnt_cry[16]       Net          -        -       0.014     -           2         
test_cnt_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
test_cnt_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
test_cnt_cry[17]       Net          -        -       0.014     -           2         
test_cnt_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
test_cnt_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
test_cnt_cry[18]       Net          -        -       0.014     -           2         
test_cnt_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
test_cnt_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
test_cnt_cry[19]       Net          -        -       0.014     -           2         
test_cnt_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
test_cnt_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
test_cnt_cry[20]       Net          -        -       0.014     -           2         
test_cnt_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
test_cnt_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
test_cnt_cry[21]       Net          -        -       0.014     -           2         
test_cnt_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
test_cnt_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
test_cnt_cry[22]       Net          -        -       0.014     -           2         
test_cnt_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
test_cnt_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
test_cnt_cry[23]       Net          -        -       0.014     -           2         
test_cnt_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
test_cnt_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
test_cnt_cry[24]       Net          -        -       0.014     -           2         
test_cnt_cry_c[25]     SB_CARRY     CI       In      -         5.010       -         
test_cnt_cry_c[25]     SB_CARRY     CO       Out     0.126     5.136       -         
test_cnt_cry[25]       Net          -        -       0.014     -           2         
test_cnt_cry_c[26]     SB_CARRY     CI       In      -         5.151       -         
test_cnt_cry_c[26]     SB_CARRY     CO       Out     0.126     5.277       -         
test_cnt_cry[26]       Net          -        -       0.386     -           1         
test_cnt_RNO[27]       SB_LUT4      I3       In      -         5.663       -         
test_cnt_RNO[27]       SB_LUT4      O        Out     0.316     5.978       -         
test_cnt_s[27]         Net          -        -       1.507     -           1         
test_cnt[27]           SB_DFF       D        In      -         7.485       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.590 is 4.499(59.3%) logic and 3.091(40.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_CARRY        27 uses
SB_DFF          28 uses
SB_LUT4         28 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   clk: 28

Mapping Summary:
Total  LUTs: 28 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 28 = 28 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 19 21:51:01 2016

###########################################################]


Synthesis exit by 0.
Current Implementation impl_Implmnt its sbt path: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf " "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist" "-pCT256" "-yX:/blackmesa/lattice/icoboard/hello/constraint/top.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2015.04.27409
Build Date:     May 27 2015 15:58:47

Parsing edif file: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.edf...
Parsing constraint file: X:/blackmesa/lattice/icoboard/hello/constraint/top.pcf ...
start to read sdc/scf file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
sdc_reader OK X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/impl.scf
Stored edif netlist at X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --outdir X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2015.04.27409
Build Date:     May 27 2015 16:06:30

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top
SDC file             - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	28
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	28
    Number of Carrys    	:	27

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	27
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	28
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk | Frequency: 167.23 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 57
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2015.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2015.04.27409
Build Date:     May 27 2015 15:59:21

Begin Packing...
initializing finish
Total HPWL cost is 57
used logic cells: 28
Translating sdc file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router" --sdf_file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\router --sdf_file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:51

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 16
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:41

Generating Verilog & VHDL netlist files ...
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2015.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ice40HX8K.lib --sdc-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file X:\blackmesa\lattice\icoboard\hello\impl\impl_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2015.04.27409
Build Date:     May 27 2015 16:02:03

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2015.04/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2015.04\sbt_backend\devices\ICE40P08.dev" --design "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "X:/blackmesa/lattice/icoboard/hello/impl/impl_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2015.04.27409
Build Date:     May 27 2015 16:13:24

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
