ARM GAS  C:\usertemp\cceHQHWM.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"sdram.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/sdram.c"
  19              		.section	.text.SDRAM_Send_Cmd,"ax",%progbits
  20              		.align	1
  21              		.global	SDRAM_Send_Cmd
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SDRAM_Send_Cmd:
  27              	.LVL0:
  28              	.LFB365:
   1:Core/Src/sdram.c **** #include "sdram.h"
   2:Core/Src/sdram.c **** 
   3:Core/Src/sdram.c **** 
   4:Core/Src/sdram.c **** SDRAM_HandleTypeDef SDRAM_Handler;   //SDRAMå¥æŸ„
   5:Core/Src/sdram.c **** 
   6:Core/Src/sdram.c **** //å‘é€SDRAMåˆå§‹åŒ–åºåˆ—
   7:Core/Src/sdram.c **** void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram)
   8:Core/Src/sdram.c **** {
   9:Core/Src/sdram.c **** 	u32_t temp=0;
  10:Core/Src/sdram.c **** 
  11:Core/Src/sdram.c ****     //SDRAMæ§åˆ¶å™¨åˆå§‹åŒ–å®Œæˆä»¥åè¿˜éœ€è¦æŒ‰ç…§å¦‚ä¸‹é¡ºåºåˆå§‹åŒ–SDRAM
  12:Core/Src/sdram.c ****     SDRAM_Send_Cmd(0,FMC_SDRAM_CMD_CLK_ENABLE,1,0); //æ—¶é’Ÿé…ç½®ä½¿èƒ½
  13:Core/Src/sdram.c ****     HAL_Delay(1);                                  //è‡³å°‘å»¶æ—¶200us
  14:Core/Src/sdram.c **** 	SDRAM_Send_Cmd(0,FMC_SDRAM_CMD_PALL,1,0);       //å¯¹æ‰€æœ‰å­˜å‚¨åŒºé¢„å……ç”µ
  15:Core/Src/sdram.c ****     SDRAM_Send_Cmd(0,FMC_SDRAM_CMD_AUTOREFRESH_MODE,8,0);//è®¾ç½®è‡ªåˆ·æ–°æ¬¡æ•° 
  16:Core/Src/sdram.c ****     //é…ç½®æ¨¡å¼å¯„å­˜å™¨,SDRAMçš„bit0~bit2ä¸ºæŒ‡å®šçªå‘è®¿é—®çš„é•¿åº¦ï¼Œ
  17:Core/Src/sdram.c **** 	//bit3ä¸ºæŒ‡å®šçªå‘è®¿é—®çš„ç±»å‹ï¼Œbit4~bit6ä¸ºCASå€¼ï¼Œbit7å’Œbit8ä¸ºè¿è¡Œæ¨¡å¼
  18:Core/Src/sdram.c **** 	//bit9ä¸ºæŒ‡å®šçš„å†™çªå‘æ¨¡å¼ï¼Œbit10å’Œbit11ä½ä¿ç•™ä½
  19:Core/Src/sdram.c **** 	temp=(u32_t)SDRAM_MODEREG_BURST_LENGTH_1          |	//è®¾ç½®çªå‘é•¿åº¦:1(å¯ä»¥æ˜¯1/2/4/8)
  20:Core/Src/sdram.c ****               SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |	//è®¾ç½®çªå‘ç±»å‹:è¿ç»­(å¯ä»¥æ˜¯è¿ç»­/ä
  21:Core/Src/sdram.c ****               SDRAM_MODEREG_CAS_LATENCY_2           |	//è®¾ç½®CASå€¼:3(å¯ä»¥æ˜¯2/3)
  22:Core/Src/sdram.c ****               SDRAM_MODEREG_OPERATING_MODE_STANDARD |   //è®¾ç½®æ“ä½œæ¨¡å¼:0,æ ‡å‡†æ¨¡å¼
  23:Core/Src/sdram.c ****               SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;     //è®¾ç½®çªå‘å†™æ¨¡å¼:1,å•ç‚¹è®¿é—®
  24:Core/Src/sdram.c ****     SDRAM_Send_Cmd(0,FMC_SDRAM_CMD_LOAD_MODE,1,temp);   //è®¾ç½®SDRAMçš„æ¨¡å¼å¯„å­˜å™¨
  25:Core/Src/sdram.c ****     
  26:Core/Src/sdram.c ****     //åˆ·æ–°é¢‘ç‡è®¡æ•°å™¨(ä»¥SDCLKé¢‘ç‡è®¡æ•°),è®¡ç®—æ–¹æ³•:
  27:Core/Src/sdram.c **** 	//COUNT=SDRAMåˆ·æ–°å‘¨æœŸ/è¡Œæ•°-20=SDRAMåˆ·æ–°å‘¨æœŸ(us)*SDCLKé¢‘ç‡(Mhz)/è¡Œæ•°
  28:Core/Src/sdram.c ****     //æˆ‘ä»¬ä½¿ç”¨çš„SDRAMåˆ·æ–°å‘¨æœŸä¸º64ms,SDCLK=200/2=100Mhz,è¡Œæ•°ä¸º8192(2^13).
  29:Core/Src/sdram.c **** 	//æ‰€ä»¥,COUNT=64*1000*100/8192-20=761
  30:Core/Src/sdram.c **** 	HAL_SDRAM_ProgramRefreshRate(&SDRAM_Handler,761);	
ARM GAS  C:\usertemp\cceHQHWM.s 			page 2


  31:Core/Src/sdram.c **** }	
  32:Core/Src/sdram.c **** 
  33:Core/Src/sdram.c **** //å‘SDRAMå‘é€å‘½ä»¤
  34:Core/Src/sdram.c **** //bankx:0,å‘BANK5ä¸Šé¢çš„SDRAMå‘é€æŒ‡ä»¤
  35:Core/Src/sdram.c **** //      1,å‘BANK6ä¸Šé¢çš„SDRAMå‘é€æŒ‡ä»¤
  36:Core/Src/sdram.c **** //cmd:æŒ‡ä»¤(0,æ­£å¸¸æ¨¡å¼/1,æ—¶é’Ÿé…ç½®ä½¿èƒ½/2,é¢„å……ç”µæ‰€æœ‰å­˜å‚¨åŒº/3,è‡ªåŠ¨åˆ·æ–°/4,åŠ è½½
  37:Core/Src/sdram.c **** //refresh:è‡ªåˆ·æ–°æ¬¡æ•°
  38:Core/Src/sdram.c **** //regval:æ¨¡å¼å¯„å­˜å™¨çš„å®šä¹‰
  39:Core/Src/sdram.c **** //è¿”å›å€¼:0,æ­£å¸¸;1,å¤±è´¥.
  40:Core/Src/sdram.c **** uint8_t SDRAM_Send_Cmd(uint8_t bankx,uint8_t cmd,uint8_t refresh,u16_t regval)
  41:Core/Src/sdram.c **** {
  29              		.loc 1 41 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 41 1 is_stmt 0 view .LVU1
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
  38 0002 85B0     		sub	sp, sp, #20
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 24
  42:Core/Src/sdram.c ****     u32_t target_bank=0;
  41              		.loc 1 42 5 is_stmt 1 view .LVU2
  42              	.LVL1:
  43:Core/Src/sdram.c ****     FMC_SDRAM_CommandTypeDef Command;
  43              		.loc 1 43 5 view .LVU3
  44:Core/Src/sdram.c ****     
  45:Core/Src/sdram.c ****     if(bankx==0) target_bank=FMC_SDRAM_CMD_TARGET_BANK1;       
  44              		.loc 1 45 5 view .LVU4
  45              		.loc 1 45 7 is_stmt 0 view .LVU5
  46 0004 18B1     		cbz	r0, .L4
  46:Core/Src/sdram.c ****     else if(bankx==1) target_bank=FMC_SDRAM_CMD_TARGET_BANK2;   
  47              		.loc 1 46 10 is_stmt 1 view .LVU6
  48              		.loc 1 46 12 is_stmt 0 view .LVU7
  49 0006 0128     		cmp	r0, #1
  50 0008 11D0     		beq	.L5
  42:Core/Src/sdram.c ****     FMC_SDRAM_CommandTypeDef Command;
  51              		.loc 1 42 11 view .LVU8
  52 000a 0020     		movs	r0, #0
  53              	.LVL2:
  42:Core/Src/sdram.c ****     FMC_SDRAM_CommandTypeDef Command;
  54              		.loc 1 42 11 view .LVU9
  55 000c 00E0     		b	.L2
  56              	.LVL3:
  57              	.L4:
  45:Core/Src/sdram.c ****     else if(bankx==1) target_bank=FMC_SDRAM_CMD_TARGET_BANK2;   
  58              		.loc 1 45 29 discriminator 1 view .LVU10
  59 000e 1020     		movs	r0, #16
  60              	.LVL4:
  61              	.L2:
  47:Core/Src/sdram.c ****     Command.CommandMode=cmd;                //å‘½ä»¤
  62              		.loc 1 47 5 is_stmt 1 view .LVU11
  63              		.loc 1 47 24 is_stmt 0 view .LVU12
  64 0010 0091     		str	r1, [sp]
  48:Core/Src/sdram.c ****     Command.CommandTarget=target_bank;      //ç›®æ ‡SDRAMå­˜å‚¨åŒºåŸŸ
ARM GAS  C:\usertemp\cceHQHWM.s 			page 3


  65              		.loc 1 48 5 is_stmt 1 view .LVU13
  66              		.loc 1 48 26 is_stmt 0 view .LVU14
  67 0012 0190     		str	r0, [sp, #4]
  49:Core/Src/sdram.c ****     Command.AutoRefreshNumber=refresh;      //è‡ªåˆ·æ–°æ¬¡æ•°
  68              		.loc 1 49 5 is_stmt 1 view .LVU15
  69              		.loc 1 49 30 is_stmt 0 view .LVU16
  70 0014 0292     		str	r2, [sp, #8]
  50:Core/Src/sdram.c ****     Command.ModeRegisterDefinition=regval;  //è¦å†™å…¥æ¨¡å¼å¯„å­˜å™¨çš„å€¼
  71              		.loc 1 50 5 is_stmt 1 view .LVU17
  72              		.loc 1 50 35 is_stmt 0 view .LVU18
  73 0016 0393     		str	r3, [sp, #12]
  51:Core/Src/sdram.c ****     if(HAL_SDRAM_SendCommand(&SDRAM_Handler,&Command,0XFFFF)==HAL_OK) //å‘SDRAMå‘é€å‘½ä»¤
  74              		.loc 1 51 5 is_stmt 1 view .LVU19
  75              		.loc 1 51 8 is_stmt 0 view .LVU20
  76 0018 4FF6FF72 		movw	r2, #65535
  77              	.LVL5:
  78              		.loc 1 51 8 view .LVU21
  79 001c 6946     		mov	r1, sp
  80              	.LVL6:
  81              		.loc 1 51 8 view .LVU22
  82 001e 0548     		ldr	r0, .L8
  83              	.LVL7:
  84              		.loc 1 51 8 view .LVU23
  85 0020 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
  86              	.LVL8:
  87              		.loc 1 51 7 discriminator 1 view .LVU24
  88 0024 00B1     		cbz	r0, .L3
  52:Core/Src/sdram.c ****     {
  53:Core/Src/sdram.c ****         return 0;  
  54:Core/Src/sdram.c ****     }
  55:Core/Src/sdram.c ****     else return 1;    
  89              		.loc 1 55 17 view .LVU25
  90 0026 0120     		movs	r0, #1
  91              	.L3:
  56:Core/Src/sdram.c **** }
  92              		.loc 1 56 1 view .LVU26
  93 0028 05B0     		add	sp, sp, #20
  94              	.LCFI2:
  95              		.cfi_remember_state
  96              		.cfi_def_cfa_offset 4
  97              		@ sp needed
  98 002a 5DF804FB 		ldr	pc, [sp], #4
  99              	.LVL9:
 100              	.L5:
 101              	.LCFI3:
 102              		.cfi_restore_state
  46:Core/Src/sdram.c ****     Command.CommandMode=cmd;                //å‘½ä»¤
 103              		.loc 1 46 34 discriminator 1 view .LVU27
 104 002e 0820     		movs	r0, #8
 105              	.LVL10:
  46:Core/Src/sdram.c ****     Command.CommandMode=cmd;                //å‘½ä»¤
 106              		.loc 1 46 34 discriminator 1 view .LVU28
 107 0030 EEE7     		b	.L2
 108              	.L9:
 109 0032 00BF     		.align	2
 110              	.L8:
 111 0034 00000000 		.word	SDRAM_Handler
ARM GAS  C:\usertemp\cceHQHWM.s 			page 4


 112              		.cfi_endproc
 113              	.LFE365:
 115              		.section	.text.SDRAM_Initialization_Sequence,"ax",%progbits
 116              		.align	1
 117              		.global	SDRAM_Initialization_Sequence
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	SDRAM_Initialization_Sequence:
 123              	.LVL11:
 124              	.LFB364:
   8:Core/Src/sdram.c **** 	u32_t temp=0;
 125              		.loc 1 8 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
   8:Core/Src/sdram.c **** 	u32_t temp=0;
 129              		.loc 1 8 1 is_stmt 0 view .LVU30
 130 0000 08B5     		push	{r3, lr}
 131              	.LCFI4:
 132              		.cfi_def_cfa_offset 8
 133              		.cfi_offset 3, -8
 134              		.cfi_offset 14, -4
   9:Core/Src/sdram.c **** 
 135              		.loc 1 9 2 is_stmt 1 view .LVU31
 136              	.LVL12:
  12:Core/Src/sdram.c ****     HAL_Delay(1);                                  //è‡³å°‘å»¶æ—¶200us
 137              		.loc 1 12 5 view .LVU32
 138 0002 0023     		movs	r3, #0
 139 0004 0122     		movs	r2, #1
 140 0006 1146     		mov	r1, r2
 141 0008 1846     		mov	r0, r3
 142              	.LVL13:
  12:Core/Src/sdram.c ****     HAL_Delay(1);                                  //è‡³å°‘å»¶æ—¶200us
 143              		.loc 1 12 5 is_stmt 0 view .LVU33
 144 000a FFF7FEFF 		bl	SDRAM_Send_Cmd
 145              	.LVL14:
  13:Core/Src/sdram.c **** 	SDRAM_Send_Cmd(0,FMC_SDRAM_CMD_PALL,1,0);       //å¯¹æ‰€æœ‰å­˜å‚¨åŒºé¢„å……ç”µ
 146              		.loc 1 13 5 is_stmt 1 view .LVU34
 147 000e 0120     		movs	r0, #1
 148 0010 FFF7FEFF 		bl	HAL_Delay
 149              	.LVL15:
  14:Core/Src/sdram.c ****     SDRAM_Send_Cmd(0,FMC_SDRAM_CMD_AUTOREFRESH_MODE,8,0);//è®¾ç½®è‡ªåˆ·æ–°æ¬¡æ•° 
 150              		.loc 1 14 2 view .LVU35
 151 0014 0023     		movs	r3, #0
 152 0016 0122     		movs	r2, #1
 153 0018 0221     		movs	r1, #2
 154 001a 1846     		mov	r0, r3
 155 001c FFF7FEFF 		bl	SDRAM_Send_Cmd
 156              	.LVL16:
  15:Core/Src/sdram.c ****     //é…ç½®æ¨¡å¼å¯„å­˜å™¨,SDRAMçš„bit0~bit2ä¸ºæŒ‡å®šçªå‘è®¿é—®çš„é•¿åº¦ï¼Œ
 157              		.loc 1 15 5 view .LVU36
 158 0020 0023     		movs	r3, #0
 159 0022 0822     		movs	r2, #8
 160 0024 0321     		movs	r1, #3
 161 0026 1846     		mov	r0, r3
 162 0028 FFF7FEFF 		bl	SDRAM_Send_Cmd
ARM GAS  C:\usertemp\cceHQHWM.s 			page 5


 163              	.LVL17:
  19:Core/Src/sdram.c ****               SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |	//è®¾ç½®çªå‘ç±»å‹:è¿ç»­(å¯ä»¥æ˜¯è¿ç»­/ä
 164              		.loc 1 19 2 view .LVU37
  24:Core/Src/sdram.c ****     
 165              		.loc 1 24 5 view .LVU38
 166 002c 4FF40873 		mov	r3, #544
 167 0030 0122     		movs	r2, #1
 168 0032 0421     		movs	r1, #4
 169 0034 0020     		movs	r0, #0
 170 0036 FFF7FEFF 		bl	SDRAM_Send_Cmd
 171              	.LVL18:
  30:Core/Src/sdram.c **** }	
 172              		.loc 1 30 2 view .LVU39
 173 003a 40F2F921 		movw	r1, #761
 174 003e 0248     		ldr	r0, .L12
 175 0040 FFF7FEFF 		bl	HAL_SDRAM_ProgramRefreshRate
 176              	.LVL19:
  31:Core/Src/sdram.c **** 
 177              		.loc 1 31 1 is_stmt 0 view .LVU40
 178 0044 08BD     		pop	{r3, pc}
 179              	.L13:
 180 0046 00BF     		.align	2
 181              	.L12:
 182 0048 00000000 		.word	SDRAM_Handler
 183              		.cfi_endproc
 184              	.LFE364:
 186              		.section	.text.FMC_SDRAM_WriteBuffer,"ax",%progbits
 187              		.align	1
 188              		.global	FMC_SDRAM_WriteBuffer
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	FMC_SDRAM_WriteBuffer:
 194              	.LVL20:
 195              	.LFB366:
  57:Core/Src/sdram.c **** 
  58:Core/Src/sdram.c **** //åœ¨æŒ‡å®šåœ°å€(WriteAddr+Bank5_SDRAM_ADDR)å¼€å§‹,è¿ç»­å†™å…¥nä¸ªå­—èŠ‚.
  59:Core/Src/sdram.c **** //pBuffer:å­—èŠ‚æŒ‡é’ˆ
  60:Core/Src/sdram.c **** //WriteAddr:è¦å†™å…¥çš„åœ°å€
  61:Core/Src/sdram.c **** //n:è¦å†™å…¥çš„å­—èŠ‚æ•°
  62:Core/Src/sdram.c **** void FMC_SDRAM_WriteBuffer(uint8_t *pBuffer,u32_t WriteAddr,u32_t n)
  63:Core/Src/sdram.c **** {
 196              		.loc 1 63 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
  64:Core/Src/sdram.c **** 	for(;n!=0;n--)
 201              		.loc 1 64 2 view .LVU42
 202 0000 07E0     		b	.L15
 203              	.L16:
  65:Core/Src/sdram.c **** 	{
  66:Core/Src/sdram.c **** 		*(volatile uint8_t*)(Bank5_SDRAM_ADDR+WriteAddr)=*pBuffer;
 204              		.loc 1 66 3 view .LVU43
 205              		.loc 1 66 40 is_stmt 0 view .LVU44
 206 0002 01F14043 		add	r3, r1, #-1073741824
 207              		.loc 1 66 52 view .LVU45
ARM GAS  C:\usertemp\cceHQHWM.s 			page 6


 208 0006 10F801CB 		ldrb	ip, [r0], #1	@ zero_extendqisi2
 209              	.LVL21:
 210              		.loc 1 66 51 view .LVU46
 211 000a 83F800C0 		strb	ip, [r3]
  67:Core/Src/sdram.c **** 		WriteAddr++;
 212              		.loc 1 67 3 is_stmt 1 view .LVU47
 213              		.loc 1 67 12 is_stmt 0 view .LVU48
 214 000e 0131     		adds	r1, r1, #1
 215              	.LVL22:
  68:Core/Src/sdram.c **** 		pBuffer++;
 216              		.loc 1 68 3 is_stmt 1 view .LVU49
  64:Core/Src/sdram.c **** 	{
 217              		.loc 1 64 13 discriminator 2 view .LVU50
 218 0010 013A     		subs	r2, r2, #1
 219              	.LVL23:
 220              	.L15:
  64:Core/Src/sdram.c **** 	{
 221              		.loc 1 64 8 discriminator 1 view .LVU51
 222 0012 002A     		cmp	r2, #0
 223 0014 F5D1     		bne	.L16
  69:Core/Src/sdram.c **** 	}
  70:Core/Src/sdram.c **** }
 224              		.loc 1 70 1 is_stmt 0 view .LVU52
 225 0016 7047     		bx	lr
 226              		.cfi_endproc
 227              	.LFE366:
 229              		.section	.text.FMC_SDRAM_ReadBuffer,"ax",%progbits
 230              		.align	1
 231              		.global	FMC_SDRAM_ReadBuffer
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	FMC_SDRAM_ReadBuffer:
 237              	.LVL24:
 238              	.LFB367:
  71:Core/Src/sdram.c **** 
  72:Core/Src/sdram.c **** //åœ¨æŒ‡å®šåœ°å€((WriteAddr+Bank5_SDRAM_ADDR))å¼€å§‹,è¿ç»­è¯»å‡ºnä¸ªå­—èŠ‚.
  73:Core/Src/sdram.c **** //pBuffer:å­—èŠ‚æŒ‡é’ˆ
  74:Core/Src/sdram.c **** //ReadAddr:è¦è¯»å‡ºçš„èµ·å§‹åœ°å€
  75:Core/Src/sdram.c **** //n:è¦å†™å…¥çš„å­—èŠ‚æ•°
  76:Core/Src/sdram.c **** void FMC_SDRAM_ReadBuffer(uint8_t *pBuffer,u32_t ReadAddr,u32_t n)
  77:Core/Src/sdram.c **** {
 239              		.loc 1 77 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		@ link register save eliminated.
  78:Core/Src/sdram.c **** 	for(;n!=0;n--)
 244              		.loc 1 78 2 view .LVU54
 245 0000 06E0     		b	.L18
 246              	.L19:
  79:Core/Src/sdram.c **** 	{
  80:Core/Src/sdram.c **** 		*pBuffer++=*(volatile uint8_t*)(Bank5_SDRAM_ADDR+ReadAddr);
 247              		.loc 1 80 3 view .LVU55
 248              		.loc 1 80 51 is_stmt 0 view .LVU56
 249 0002 01F14043 		add	r3, r1, #-1073741824
 250              	.LVL25:
ARM GAS  C:\usertemp\cceHQHWM.s 			page 7


 251              		.loc 1 80 14 view .LVU57
 252 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 253              		.loc 1 80 13 view .LVU58
 254 0008 00F8013B 		strb	r3, [r0], #1
 255              	.LVL26:
  81:Core/Src/sdram.c **** 		ReadAddr++;
 256              		.loc 1 81 3 is_stmt 1 view .LVU59
 257              		.loc 1 81 11 is_stmt 0 view .LVU60
 258 000c 0131     		adds	r1, r1, #1
 259              	.LVL27:
  78:Core/Src/sdram.c **** 	for(;n!=0;n--)
 260              		.loc 1 78 13 is_stmt 1 discriminator 2 view .LVU61
 261 000e 013A     		subs	r2, r2, #1
 262              	.LVL28:
 263              	.L18:
  78:Core/Src/sdram.c **** 	for(;n!=0;n--)
 264              		.loc 1 78 8 discriminator 1 view .LVU62
 265 0010 002A     		cmp	r2, #0
 266 0012 F6D1     		bne	.L19
  82:Core/Src/sdram.c **** 	}
  83:Core/Src/sdram.c **** }
 267              		.loc 1 83 1 is_stmt 0 view .LVU63
 268 0014 7047     		bx	lr
 269              		.cfi_endproc
 270              	.LFE367:
 272              		.global	SDRAM_Handler
 273              		.section	.bss.SDRAM_Handler,"aw",%nobits
 274              		.align	2
 277              	SDRAM_Handler:
 278 0000 00000000 		.space	52
 278      00000000 
 278      00000000 
 278      00000000 
 278      00000000 
 279              		.text
 280              	.Letext0:
 281              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 282              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 283              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 284              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 285              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 286              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 287              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 288              		.file 9 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 289              		.file 10 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 290              		.file 11 "Core/Inc/sdram.h"
 291              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  C:\usertemp\cceHQHWM.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 sdram.c
C:\usertemp\cceHQHWM.s:20     .text.SDRAM_Send_Cmd:00000000 $t
C:\usertemp\cceHQHWM.s:26     .text.SDRAM_Send_Cmd:00000000 SDRAM_Send_Cmd
C:\usertemp\cceHQHWM.s:111    .text.SDRAM_Send_Cmd:00000034 $d
C:\usertemp\cceHQHWM.s:277    .bss.SDRAM_Handler:00000000 SDRAM_Handler
C:\usertemp\cceHQHWM.s:116    .text.SDRAM_Initialization_Sequence:00000000 $t
C:\usertemp\cceHQHWM.s:122    .text.SDRAM_Initialization_Sequence:00000000 SDRAM_Initialization_Sequence
C:\usertemp\cceHQHWM.s:182    .text.SDRAM_Initialization_Sequence:00000048 $d
C:\usertemp\cceHQHWM.s:187    .text.FMC_SDRAM_WriteBuffer:00000000 $t
C:\usertemp\cceHQHWM.s:193    .text.FMC_SDRAM_WriteBuffer:00000000 FMC_SDRAM_WriteBuffer
C:\usertemp\cceHQHWM.s:230    .text.FMC_SDRAM_ReadBuffer:00000000 $t
C:\usertemp\cceHQHWM.s:236    .text.FMC_SDRAM_ReadBuffer:00000000 FMC_SDRAM_ReadBuffer
C:\usertemp\cceHQHWM.s:274    .bss.SDRAM_Handler:00000000 $d

UNDEFINED SYMBOLS
HAL_SDRAM_SendCommand
HAL_Delay
HAL_SDRAM_ProgramRefreshRate
