

================================================================
== Vivado HLS Report for 'distanceTransform'
================================================================
* Date:           Sun Apr 23 06:26:02 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        watershed
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.606|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  2100227|  13110275|  2100227|  13110275|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+--------------+-----------+-----------+------+----------+
        |             |      Latency      |   Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1     |   263168|   263168|           514|          -|          -|   512|    no    |
        | + Loop 1.1  |      512|      512|             1|          -|          -|   512|    no    |
        |- Loop 2     |   787456|  6554624| 1538 ~ 12802 |          -|          -|   512|    no    |
        | + Loop 2.1  |     1536|    12800|    3 ~ 25    |          -|          -|   512|    no    |
        |- Loop 3     |  1049600|  6292480| 2050 ~ 12290 |          -|          -|   512|    no    |
        | + Loop 3.1  |     2048|    12288|    4 ~ 24    |          -|          -|   512|    no    |
        +-------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|  1190|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|   1138|  2684|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   517|
|Register         |        -|      -|    583|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      5|   1721|  4391|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     12|     10|    54|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+------+
    |                      Instance                      |                     Module                     | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+------+
    |imageProcessing_dadd_64ns_64ns_64_6_full_dsp_1_U35  |imageProcessing_dadd_64ns_64ns_64_6_full_dsp_1  |        0|      3|  509|  1165|
    |imageProcessing_dcmp_64ns_64ns_1_1_1_U36            |imageProcessing_dcmp_64ns_64ns_1_1_1            |        0|      0|  130|   469|
    |imageProcessing_fadd_32ns_32ns_32_5_full_dsp_1_U31  |imageProcessing_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|   390|
    |imageProcessing_fcmp_32ns_32ns_1_1_1_U34            |imageProcessing_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|   239|
    |imageProcessing_fpext_32ns_64_1_1_U33               |imageProcessing_fpext_32ns_64_1_1               |        0|      0|  100|   137|
    |imageProcessing_fptrunc_64ns_32_1_1_U32             |imageProcessing_fptrunc_64ns_32_1_1             |        0|      0|  128|   284|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+------+
    |Total                                               |                                                |        0|      5| 1138|  2684|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_261_p2          |     +    |      0|  0|  17|           2|          10|
    |grp_fu_267_p2          |     +    |      0|  0|  17|           1|          10|
    |i_13_fu_325_p2         |     +    |      0|  0|  17|          10|           1|
    |j_12_fu_349_p2         |     +    |      0|  0|  17|          10|           1|
    |tmp_105_fu_470_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_110_fu_812_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_112_fu_832_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_122_fu_930_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_125_fu_940_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_135_fu_656_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_138_fu_1042_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_139_fu_1056_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_84_fu_359_p2       |     +    |      0|  0|  27|          20|          20|
    |tmp_98_fu_433_p2       |     +    |      0|  0|  27|          20|          20|
    |tmp_99_fu_444_p2       |     +    |      0|  0|  27|          20|          20|
    |x_2_fu_423_p2          |     +    |      0|  0|  17|          10|           1|
    |x_fu_1150_p2           |     +    |      0|  0|  17|          10|           2|
    |y2_assign_1_fu_776_p2  |     +    |      0|  0|  17|          10|           1|
    |y2_assign_fu_399_p2    |     +    |      0|  0|  17|          10|           2|
    |y_2_fu_822_p2          |     +    |      0|  0|  17|          10|           2|
    |y_fu_375_p2            |     +    |      0|  0|  17|          10|           1|
    |or_cond4_fu_1034_p2    |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_648_p2      |    and   |      0|  0|   8|           1|           1|
    |tmp_128_fu_1138_p2     |    and   |      0|  0|   8|           1|           1|
    |tmp_130_fu_1144_p2     |    and   |      0|  0|   8|           1|           1|
    |tmp_53_fu_552_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_55_fu_558_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_62_fu_914_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_64_fu_920_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_71_fu_636_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_73_fu_642_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_80_fu_1022_p2      |    and   |      0|  0|   8|           1|           1|
    |tmp_82_fu_1028_p2      |    and   |      0|  0|   8|           1|           1|
    |tmp_89_fu_738_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_91_fu_744_p2       |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_369_p2    |   icmp   |      0|  0|  13|          10|          11|
    |exitcond2_fu_343_p2    |   icmp   |      0|  0|  13|          10|          11|
    |exitcond3_fu_319_p2    |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_417_p2     |   icmp   |      0|  0|  13|          10|          11|
    |notlhs10_fu_1102_p2    |   icmp   |      0|  0|  13|          11|           2|
    |notlhs11_fu_1120_p2    |   icmp   |      0|  0|  13|          11|           2|
    |notlhs1_fu_878_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs2_fu_896_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs3_fu_986_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs4_fu_1004_p2     |   icmp   |      0|  0|  11|           8|           2|
    |notlhs5_fu_720_p2      |   icmp   |      0|  0|  13|          11|           2|
    |notlhs6_fu_516_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs7_fu_600_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs8_fu_534_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs9_fu_618_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_702_p2       |   icmp   |      0|  0|  13|          11|           2|
    |notrhs10_fu_1108_p2    |   icmp   |      0|  0|  29|          52|           1|
    |notrhs11_fu_1126_p2    |   icmp   |      0|  0|  29|          52|           1|
    |notrhs1_fu_902_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs2_fu_624_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs3_fu_992_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs4_fu_1010_p2     |   icmp   |      0|  0|  18|          23|           1|
    |notrhs5_fu_522_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs6_fu_726_p2      |   icmp   |      0|  0|  29|          52|           1|
    |notrhs7_fu_540_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs8_fu_606_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs9_fu_884_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_708_p2       |   icmp   |      0|  0|  29|          52|           1|
    |tmp_100_fu_454_p2      |   icmp   |      0|  0|  11|           8|           1|
    |tmp_102_fu_460_p2      |   icmp   |      0|  0|  13|          10|           1|
    |tmp_103_fu_802_p2      |   icmp   |      0|  0|  13|          10|           9|
    |tmp_95_fu_770_p2       |   icmp   |      0|  0|  13|          10|           9|
    |tmp_s_fu_393_p2        |   icmp   |      0|  0|  13|          10|           1|
    |tmp_127_fu_1132_p2     |    or    |      0|  0|   8|           1|           1|
    |tmp_51_fu_528_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_52_fu_546_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_60_fu_890_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_61_fu_908_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_69_fu_612_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_70_fu_630_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_78_fu_998_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_79_fu_1016_p2      |    or    |      0|  0|   8|           1|           1|
    |tmp_87_fu_714_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_88_fu_732_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_96_fu_1114_p2      |    or    |      0|  0|   8|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1190|         917|         378|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  237|         55|    1|         55|
    |grp_fu_235_p0         |   15|          3|   32|         96|
    |grp_fu_243_p0         |   15|          3|   32|         96|
    |grp_fu_248_p0         |   15|          3|   32|         96|
    |grp_fu_248_p1         |   15|          3|   32|         96|
    |grp_fu_267_p1         |   15|          3|   10|         30|
    |i_reg_166             |    9|          2|   10|         20|
    |j_reg_177             |    9|          2|   10|         20|
    |outputImage_address0  |   44|          9|   18|        162|
    |outputImage_address1  |   41|          8|   18|        144|
    |outputImage_d0        |   27|          5|   32|        160|
    |outputImage_d1        |   21|          4|   32|        128|
    |reg_274               |    9|          2|   32|         64|
    |reg_288               |    9|          2|   32|         64|
    |x1_assign_1_reg_223   |    9|          2|   10|         20|
    |x1_assign_reg_199     |    9|          2|   10|         20|
    |y1_assign_1_reg_211   |    9|          2|   10|         20|
    |y1_assign_reg_188     |    9|          2|   10|         20|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  517|        112|  363|       1311|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  54|   0|   54|          0|
    |i_13_reg_1159                 |  10|   0|   10|          0|
    |i_reg_166                     |  10|   0|   10|          0|
    |j_reg_177                     |  10|   0|   10|          0|
    |or_cond4_reg_1322             |   1|   0|    1|          0|
    |or_cond_reg_1246              |   1|   0|    1|          0|
    |outputImage_addr_10_reg_1331  |  18|   0|   18|          0|
    |outputImage_addr_1_reg_1215   |  18|   0|   18|          0|
    |outputImage_addr_3_reg_1299   |  18|   0|   18|          0|
    |outputImage_addr_5_reg_1221   |  18|   0|   18|          0|
    |outputImage_addr_7_reg_1313   |  18|   0|   18|          0|
    |reg_274                       |  32|   0|   32|          0|
    |reg_281                       |  32|   0|   32|          0|
    |reg_288                       |  32|   0|   32|          0|
    |reg_295                       |  32|   0|   32|          0|
    |reg_302                       |  64|   0|   64|          0|
    |reg_308                       |  64|   0|   64|          0|
    |reg_314                       |  32|   0|   32|          0|
    |tmp_100_reg_1226              |   1|   0|    1|          0|
    |tmp_102_reg_1230              |   1|   0|    1|          0|
    |tmp_103_cast_reg_1185         |  10|   0|   20|         10|
    |tmp_103_reg_1284              |   1|   0|    1|          0|
    |tmp_130_reg_1337              |   1|   0|    1|          0|
    |tmp_135_cast_reg_1196         |  11|   0|   20|          9|
    |tmp_139_cast_reg_1262         |  11|   0|   20|          9|
    |tmp_141_cast_reg_1275         |  10|   0|   20|         10|
    |tmp_91_reg_1255               |   1|   0|    1|          0|
    |tmp_95_reg_1270               |   1|   0|    1|          0|
    |tmp_98_cast_reg_1164          |  10|   0|   20|         10|
    |tmp_s_reg_1191                |   1|   0|    1|          0|
    |x1_assign_1_reg_223           |  10|   0|   10|          0|
    |x1_assign_reg_199             |  10|   0|   10|          0|
    |x_2_reg_1205                  |  10|   0|   10|          0|
    |y1_assign_1_reg_211           |  10|   0|   10|          0|
    |y1_assign_reg_188             |  10|   0|   10|          0|
    |y_reg_1180                    |  10|   0|   10|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 583|   0|  631|         48|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | distanceTransform | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | distanceTransform | return value |
|ap_start               |  in |    1| ap_ctrl_hs | distanceTransform | return value |
|ap_done                | out |    1| ap_ctrl_hs | distanceTransform | return value |
|ap_idle                | out |    1| ap_ctrl_hs | distanceTransform | return value |
|ap_ready               | out |    1| ap_ctrl_hs | distanceTransform | return value |
|outputImage_address0   | out |   18|  ap_memory |    outputImage    |     array    |
|outputImage_ce0        | out |    1|  ap_memory |    outputImage    |     array    |
|outputImage_we0        | out |    1|  ap_memory |    outputImage    |     array    |
|outputImage_d0         | out |   32|  ap_memory |    outputImage    |     array    |
|outputImage_q0         |  in |   32|  ap_memory |    outputImage    |     array    |
|outputImage_address1   | out |   18|  ap_memory |    outputImage    |     array    |
|outputImage_ce1        | out |    1|  ap_memory |    outputImage    |     array    |
|outputImage_we1        | out |    1|  ap_memory |    outputImage    |     array    |
|outputImage_d1         | out |   32|  ap_memory |    outputImage    |     array    |
|outputImage_q1         |  in |   32|  ap_memory |    outputImage    |     array    |
|morphOpening_address0  | out |   18|  ap_memory |    morphOpening   |     array    |
|morphOpening_ce0       | out |    1|  ap_memory |    morphOpening   |     array    |
|morphOpening_q0        |  in |    8|  ap_memory |    morphOpening   |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
3 --> 
	3  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	30  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	29  / (!tmp_100)
	7  / (tmp_100 & tmp_102)
	13  / (tmp_100 & !tmp_102)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (tmp_s)
	20  / (!tmp_s)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (or_cond)
	29  / (!or_cond)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	5  / true
30 --> 
	31  / (!tmp_86)
31 --> 
	32  / (!tmp_101 & tmp_103)
	38  / (!tmp_101 & !tmp_103)
	30  / (tmp_101)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / (tmp_95)
	45  / (!tmp_95)
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / (or_cond4)
	54  / (!or_cond4)
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	31  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 55 [1/1] (1.66ns)   --->   "br label %.loopexit" [segmentation.cpp:266]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_13, %.loopexit.loopexit ]"   --->   Operation 56 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.70ns)   --->   "%exitcond3 = icmp eq i10 %i, -512" [segmentation.cpp:266]   --->   Operation 57 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.12ns)   --->   "%i_13 = add i10 %i, 1" [segmentation.cpp:266]   --->   Operation 59 'add' 'i_13' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader7.preheader, label %.preheader8.preheader" [segmentation.cpp:266]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i, i9 0)" [segmentation.cpp:266]   --->   Operation 61 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_98_cast = zext i19 %tmp to i20" [segmentation.cpp:267]   --->   Operation 62 'zext' 'tmp_98_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.66ns)   --->   "br label %.preheader8" [segmentation.cpp:267]   --->   Operation 63 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_2 : Operation 64 [1/1] (1.66ns)   --->   "br label %.preheader7" [segmentation.cpp:273]   --->   Operation 64 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_12, %1 ], [ 0, %.preheader8.preheader ]"   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.70ns)   --->   "%exitcond2 = icmp eq i10 %j, -512" [segmentation.cpp:267]   --->   Operation 66 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 67 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.12ns)   --->   "%j_12 = add i10 %j, 1" [segmentation.cpp:267]   --->   Operation 68 'add' 'j_12' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %1" [segmentation.cpp:267]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i10 %j to i20" [segmentation.cpp:268]   --->   Operation 70 'zext' 'tmp_97_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.25ns)   --->   "%tmp_84 = add i20 %tmp_98_cast, %tmp_97_cast" [segmentation.cpp:268]   --->   Operation 71 'add' 'tmp_84' <Predicate = (!exitcond2)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i20 %tmp_84 to i64" [segmentation.cpp:268]   --->   Operation 72 'zext' 'tmp_136_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%outputImage_addr = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_136_cast" [segmentation.cpp:268]   --->   Operation 73 'getelementptr' 'outputImage_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "store float 1.000000e+06, float* %outputImage_addr, align 4" [segmentation.cpp:268]   --->   Operation 74 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader8" [segmentation.cpp:267]   --->   Operation 75 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 76 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.12>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%y1_assign = phi i10 [ %y, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 77 'phi' 'y1_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.70ns)   --->   "%exitcond1 = icmp eq i10 %y1_assign, -512" [segmentation.cpp:273]   --->   Operation 78 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 79 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.12ns)   --->   "%y = add i10 %y1_assign, 1" [segmentation.cpp:273]   --->   Operation 80 'add' 'y' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader5.preheader, label %.preheader6.preheader" [segmentation.cpp:273]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_75 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %y1_assign, i9 0)" [segmentation.cpp:273]   --->   Operation 82 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i19 %tmp_75 to i20" [segmentation.cpp:281]   --->   Operation 83 'zext' 'tmp_103_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.70ns)   --->   "%tmp_s = icmp ne i10 %y1_assign, 0" [segmentation.cpp:281]   --->   Operation 84 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (2.12ns)   --->   "%y2_assign = add i10 %y1_assign, -1" [segmentation.cpp:281]   --->   Operation 85 'add' 'y2_assign' <Predicate = (!exitcond1)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_77 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %y2_assign, i9 0)" [segmentation.cpp:281]   --->   Operation 86 'bitconcatenate' 'tmp_77' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_135_cast = sext i19 %tmp_77 to i20" [segmentation.cpp:274]   --->   Operation 87 'sext' 'tmp_135_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.66ns)   --->   "br label %.preheader6" [segmentation.cpp:274]   --->   Operation 88 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_4 : Operation 89 [1/1] (1.66ns)   --->   "br label %.preheader5" [segmentation.cpp:292]   --->   Operation 89 'br' <Predicate = (exitcond1)> <Delay = 1.66>

State 5 <SV = 3> <Delay = 5.50>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%x1_assign = phi i10 [ %x_2, %11 ], [ 0, %.preheader6.preheader ]"   --->   Operation 90 'phi' 'x1_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.70ns)   --->   "%exitcond = icmp eq i10 %x1_assign, -512" [segmentation.cpp:274]   --->   Operation 91 'icmp' 'exitcond' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 92 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (2.12ns)   --->   "%x_2 = add i10 %x1_assign, 1" [segmentation.cpp:274]   --->   Operation 93 'add' 'x_2' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader7.loopexit, label %2" [segmentation.cpp:274]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i10 %x1_assign to i20" [segmentation.cpp:275]   --->   Operation 95 'zext' 'tmp_102_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.25ns)   --->   "%tmp_98 = add i20 %tmp_103_cast, %tmp_102_cast" [segmentation.cpp:275]   --->   Operation 96 'add' 'tmp_98' <Predicate = (!exitcond)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i20 %tmp_98 to i64" [segmentation.cpp:275]   --->   Operation 97 'zext' 'tmp_142_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%morphOpening_addr = getelementptr [262144 x i8]* @morphOpening, i64 0, i64 %tmp_142_cast" [segmentation.cpp:275]   --->   Operation 98 'getelementptr' 'morphOpening_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%outputImage_addr_1 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_142_cast" [segmentation.cpp:276]   --->   Operation 99 'getelementptr' 'outputImage_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (2.25ns)   --->   "%tmp_99 = add i20 %tmp_135_cast, %tmp_102_cast" [segmentation.cpp:281]   --->   Operation 100 'add' 'tmp_99' <Predicate = (!exitcond)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_143_cast = sext i20 %tmp_99 to i64" [segmentation.cpp:281]   --->   Operation 101 'sext' 'tmp_143_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%outputImage_addr_5 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_143_cast" [segmentation.cpp:281]   --->   Operation 102 'getelementptr' 'outputImage_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (3.25ns)   --->   "%morphOpening_load = load i8* %morphOpening_addr, align 1" [segmentation.cpp:275]   --->   Operation 103 'load' 'morphOpening_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 104 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.63>
ST_6 : Operation 105 [1/2] (3.25ns)   --->   "%morphOpening_load = load i8* %morphOpening_addr, align 1" [segmentation.cpp:275]   --->   Operation 105 'load' 'morphOpening_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 106 [1/1] (1.47ns)   --->   "%tmp_100 = icmp eq i8 %morphOpening_load, 0" [segmentation.cpp:275]   --->   Operation 106 'icmp' 'tmp_100' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_100, label %4, label %3" [segmentation.cpp:275]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %outputImage_addr_1, align 4" [segmentation.cpp:276]   --->   Operation 108 'store' <Predicate = (!tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "br label %11" [segmentation.cpp:277]   --->   Operation 109 'br' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.70ns)   --->   "%tmp_102 = icmp ne i10 %x1_assign, 0" [segmentation.cpp:278]   --->   Operation 110 'icmp' 'tmp_102' <Predicate = (tmp_100)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_102, label %5, label %._crit_edge" [segmentation.cpp:278]   --->   Operation 111 'br' <Predicate = (tmp_100)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (2.12ns)   --->   "%tmp_104 = add i10 -1, %x1_assign" [segmentation.cpp:278]   --->   Operation 112 'add' 'tmp_104' <Predicate = (tmp_100 & tmp_102)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i10 %tmp_104 to i20" [segmentation.cpp:278]   --->   Operation 113 'zext' 'tmp_109_cast' <Predicate = (tmp_100 & tmp_102)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (2.25ns)   --->   "%tmp_105 = add i20 %tmp_103_cast, %tmp_109_cast" [segmentation.cpp:278]   --->   Operation 114 'add' 'tmp_105' <Predicate = (tmp_100 & tmp_102)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_144_cast = zext i20 %tmp_105 to i64" [segmentation.cpp:278]   --->   Operation 115 'zext' 'tmp_144_cast' <Predicate = (tmp_100 & tmp_102)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%outputImage_addr_4 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_144_cast" [segmentation.cpp:278]   --->   Operation 116 'getelementptr' 'outputImage_addr_4' <Predicate = (tmp_100 & tmp_102)> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (3.25ns)   --->   "%outputImage_load = load float* %outputImage_addr_4, align 4" [segmentation.cpp:278]   --->   Operation 117 'load' 'outputImage_load' <Predicate = (tmp_100 & tmp_102)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 118 [1/2] (3.25ns)   --->   "%outputImage_load = load float* %outputImage_addr_4, align 4" [segmentation.cpp:278]   --->   Operation 118 'load' 'outputImage_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 8 <SV = 6> <Delay = 7.17>
ST_8 : Operation 119 [5/5] (7.17ns)   --->   "%tmp_106 = fadd float %outputImage_load, 1.000000e+00" [segmentation.cpp:278]   --->   Operation 119 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 7.17>
ST_9 : Operation 120 [4/5] (7.17ns)   --->   "%tmp_106 = fadd float %outputImage_load, 1.000000e+00" [segmentation.cpp:278]   --->   Operation 120 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.17>
ST_10 : Operation 121 [3/5] (7.17ns)   --->   "%tmp_106 = fadd float %outputImage_load, 1.000000e+00" [segmentation.cpp:278]   --->   Operation 121 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 7.17>
ST_11 : Operation 122 [2/5] (7.17ns)   --->   "%tmp_106 = fadd float %outputImage_load, 1.000000e+00" [segmentation.cpp:278]   --->   Operation 122 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [2/2] (3.25ns)   --->   "%outputImage_load_1 = load float* %outputImage_addr_1, align 4" [segmentation.cpp:278]   --->   Operation 123 'load' 'outputImage_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 12 <SV = 10> <Delay = 7.17>
ST_12 : Operation 124 [1/5] (7.17ns)   --->   "%tmp_106 = fadd float %outputImage_load, 1.000000e+00" [segmentation.cpp:278]   --->   Operation 124 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/2] (3.25ns)   --->   "%outputImage_load_1 = load float* %outputImage_addr_1, align 4" [segmentation.cpp:278]   --->   Operation 125 'load' 'outputImage_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 13 <SV = 11> <Delay = 7.56>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_155_to_int = bitcast float %tmp_106 to i32" [segmentation.cpp:278]   --->   Operation 126 'bitcast' 'tmp_155_to_int' <Predicate = (tmp_102)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_155_to_int, i32 23, i32 30)" [segmentation.cpp:278]   --->   Operation 127 'partselect' 'tmp_47' <Predicate = (tmp_102)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i32 %tmp_155_to_int to i23" [segmentation.cpp:278]   --->   Operation 128 'trunc' 'tmp_107' <Predicate = (tmp_102)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%outputImage_load_1_t = bitcast float %outputImage_load_1 to i32" [segmentation.cpp:278]   --->   Operation 129 'bitcast' 'outputImage_load_1_t' <Predicate = (tmp_102)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %outputImage_load_1_t, i32 23, i32 30)" [segmentation.cpp:278]   --->   Operation 130 'partselect' 'tmp_49' <Predicate = (tmp_102)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i32 %outputImage_load_1_t to i23" [segmentation.cpp:278]   --->   Operation 131 'trunc' 'tmp_108' <Predicate = (tmp_102)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (1.47ns)   --->   "%notlhs6 = icmp ne i8 %tmp_47, -1" [segmentation.cpp:278]   --->   Operation 132 'icmp' 'notlhs6' <Predicate = (tmp_102)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (2.40ns)   --->   "%notrhs5 = icmp eq i23 %tmp_107, 0" [segmentation.cpp:278]   --->   Operation 133 'icmp' 'notrhs5' <Predicate = (tmp_102)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_51 = or i1 %notrhs5, %notlhs6" [segmentation.cpp:278]   --->   Operation 134 'or' 'tmp_51' <Predicate = (tmp_102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (1.47ns)   --->   "%notlhs8 = icmp ne i8 %tmp_49, -1" [segmentation.cpp:278]   --->   Operation 135 'icmp' 'notlhs8' <Predicate = (tmp_102)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (2.40ns)   --->   "%notrhs7 = icmp eq i23 %tmp_108, 0" [segmentation.cpp:278]   --->   Operation 136 'icmp' 'notrhs7' <Predicate = (tmp_102)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_52 = or i1 %notrhs7, %notlhs8" [segmentation.cpp:278]   --->   Operation 137 'or' 'tmp_52' <Predicate = (tmp_102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_53 = and i1 %tmp_51, %tmp_52" [segmentation.cpp:278]   --->   Operation 138 'and' 'tmp_53' <Predicate = (tmp_102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (6.61ns)   --->   "%tmp_54 = fcmp olt float %tmp_106, %outputImage_load_1" [segmentation.cpp:278]   --->   Operation 139 'fcmp' 'tmp_54' <Predicate = (tmp_102)> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_55 = and i1 %tmp_53, %tmp_54" [segmentation.cpp:278]   --->   Operation 140 'and' 'tmp_55' <Predicate = (tmp_102)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %6, label %._crit_edge" [segmentation.cpp:278]   --->   Operation 141 'br' <Predicate = (tmp_102)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (3.25ns)   --->   "store float %tmp_106, float* %outputImage_addr_1, align 4" [segmentation.cpp:279]   --->   Operation 142 'store' <Predicate = (tmp_102 & tmp_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge" [segmentation.cpp:280]   --->   Operation 143 'br' <Predicate = (tmp_102 & tmp_55)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %7, label %._crit_edge10" [segmentation.cpp:281]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [2/2] (3.25ns)   --->   "%outputImage_load_4 = load float* %outputImage_addr_5, align 4" [segmentation.cpp:281]   --->   Operation 145 'load' 'outputImage_load_4' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 14 <SV = 12> <Delay = 3.25>
ST_14 : Operation 146 [1/2] (3.25ns)   --->   "%outputImage_load_4 = load float* %outputImage_addr_5, align 4" [segmentation.cpp:281]   --->   Operation 146 'load' 'outputImage_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 15 <SV = 13> <Delay = 7.17>
ST_15 : Operation 147 [5/5] (7.17ns)   --->   "%tmp_115 = fadd float %outputImage_load_4, 1.000000e+00" [segmentation.cpp:281]   --->   Operation 147 'fadd' 'tmp_115' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.17>
ST_16 : Operation 148 [4/5] (7.17ns)   --->   "%tmp_115 = fadd float %outputImage_load_4, 1.000000e+00" [segmentation.cpp:281]   --->   Operation 148 'fadd' 'tmp_115' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.17>
ST_17 : Operation 149 [3/5] (7.17ns)   --->   "%tmp_115 = fadd float %outputImage_load_4, 1.000000e+00" [segmentation.cpp:281]   --->   Operation 149 'fadd' 'tmp_115' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.17>
ST_18 : Operation 150 [2/5] (7.17ns)   --->   "%tmp_115 = fadd float %outputImage_load_4, 1.000000e+00" [segmentation.cpp:281]   --->   Operation 150 'fadd' 'tmp_115' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [2/2] (3.25ns)   --->   "%outputImage_load_5 = load float* %outputImage_addr_1, align 4" [segmentation.cpp:281]   --->   Operation 151 'load' 'outputImage_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 19 <SV = 17> <Delay = 7.17>
ST_19 : Operation 152 [1/5] (7.17ns)   --->   "%tmp_115 = fadd float %outputImage_load_4, 1.000000e+00" [segmentation.cpp:281]   --->   Operation 152 'fadd' 'tmp_115' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/2] (3.25ns)   --->   "%outputImage_load_5 = load float* %outputImage_addr_1, align 4" [segmentation.cpp:281]   --->   Operation 153 'load' 'outputImage_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 20 <SV = 18> <Delay = 7.63>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_162_to_int = bitcast float %tmp_115 to i32" [segmentation.cpp:281]   --->   Operation 154 'bitcast' 'tmp_162_to_int' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_162_to_int, i32 23, i32 30)" [segmentation.cpp:281]   --->   Operation 155 'partselect' 'tmp_65' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i32 %tmp_162_to_int to i23" [segmentation.cpp:281]   --->   Operation 156 'trunc' 'tmp_116' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%outputImage_load_5_t = bitcast float %outputImage_load_5 to i32" [segmentation.cpp:281]   --->   Operation 157 'bitcast' 'outputImage_load_5_t' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %outputImage_load_5_t, i32 23, i32 30)" [segmentation.cpp:281]   --->   Operation 158 'partselect' 'tmp_67' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i32 %outputImage_load_5_t to i23" [segmentation.cpp:281]   --->   Operation 159 'trunc' 'tmp_118' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (1.47ns)   --->   "%notlhs7 = icmp ne i8 %tmp_65, -1" [segmentation.cpp:281]   --->   Operation 160 'icmp' 'notlhs7' <Predicate = (tmp_s)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (2.40ns)   --->   "%notrhs8 = icmp eq i23 %tmp_116, 0" [segmentation.cpp:281]   --->   Operation 161 'icmp' 'notrhs8' <Predicate = (tmp_s)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_69 = or i1 %notrhs8, %notlhs7" [segmentation.cpp:281]   --->   Operation 162 'or' 'tmp_69' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (1.47ns)   --->   "%notlhs9 = icmp ne i8 %tmp_67, -1" [segmentation.cpp:281]   --->   Operation 163 'icmp' 'notlhs9' <Predicate = (tmp_s)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (2.40ns)   --->   "%notrhs2 = icmp eq i23 %tmp_118, 0" [segmentation.cpp:281]   --->   Operation 164 'icmp' 'notrhs2' <Predicate = (tmp_s)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_70 = or i1 %notrhs2, %notlhs9" [segmentation.cpp:281]   --->   Operation 165 'or' 'tmp_70' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_71 = and i1 %tmp_69, %tmp_70" [segmentation.cpp:281]   --->   Operation 166 'and' 'tmp_71' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (6.61ns)   --->   "%tmp_72 = fcmp olt float %tmp_115, %outputImage_load_5" [segmentation.cpp:281]   --->   Operation 167 'fcmp' 'tmp_72' <Predicate = (tmp_s)> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_73 = and i1 %tmp_71, %tmp_72" [segmentation.cpp:281]   --->   Operation 168 'and' 'tmp_73' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %8, label %._crit_edge10" [segmentation.cpp:281]   --->   Operation 169 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (3.25ns)   --->   "store float %tmp_115, float* %outputImage_addr_1, align 4" [segmentation.cpp:282]   --->   Operation 170 'store' <Predicate = (tmp_s & tmp_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [segmentation.cpp:283]   --->   Operation 171 'br' <Predicate = (tmp_s & tmp_73)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.94ns)   --->   "%or_cond = and i1 %tmp_102, %tmp_s" [segmentation.cpp:284]   --->   Operation 172 'and' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %9, label %._crit_edge12" [segmentation.cpp:284]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (2.12ns)   --->   "%x2_assign = add i10 -1, %x1_assign" [segmentation.cpp:284]   --->   Operation 174 'add' 'x2_assign' <Predicate = (or_cond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i10 %x2_assign to i20" [segmentation.cpp:284]   --->   Operation 175 'zext' 'tmp_118_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (2.25ns)   --->   "%tmp_135 = add i20 %tmp_135_cast, %tmp_118_cast" [segmentation.cpp:284]   --->   Operation 176 'add' 'tmp_135' <Predicate = (or_cond)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_149_cast = sext i20 %tmp_135 to i64" [segmentation.cpp:284]   --->   Operation 177 'sext' 'tmp_149_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%outputImage_addr_8 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_149_cast" [segmentation.cpp:284]   --->   Operation 178 'getelementptr' 'outputImage_addr_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_20 : Operation 179 [2/2] (3.25ns)   --->   "%outputImage_load_8 = load float* %outputImage_addr_8, align 4" [segmentation.cpp:284]   --->   Operation 179 'load' 'outputImage_load_8' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 21 <SV = 19> <Delay = 8.60>
ST_21 : Operation 180 [1/2] (3.25ns)   --->   "%outputImage_load_8 = load float* %outputImage_addr_8, align 4" [segmentation.cpp:284]   --->   Operation 180 'load' 'outputImage_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_21 : Operation 181 [1/1] (5.34ns)   --->   "%tmp_119 = fpext float %outputImage_load_8 to double" [segmentation.cpp:284]   --->   Operation 181 'fpext' 'tmp_119' <Predicate = true> <Delay = 5.34> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 20> <Delay = 8.37>
ST_22 : Operation 182 [6/6] (8.37ns)   --->   "%tmp_120 = fadd double %tmp_119, 0x3FF6A09E667F3BCD" [segmentation.cpp:284]   --->   Operation 182 'dadd' 'tmp_120' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 8.37>
ST_23 : Operation 183 [5/6] (8.37ns)   --->   "%tmp_120 = fadd double %tmp_119, 0x3FF6A09E667F3BCD" [segmentation.cpp:284]   --->   Operation 183 'dadd' 'tmp_120' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 8.37>
ST_24 : Operation 184 [4/6] (8.37ns)   --->   "%tmp_120 = fadd double %tmp_119, 0x3FF6A09E667F3BCD" [segmentation.cpp:284]   --->   Operation 184 'dadd' 'tmp_120' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 8.37>
ST_25 : Operation 185 [3/6] (8.37ns)   --->   "%tmp_120 = fadd double %tmp_119, 0x3FF6A09E667F3BCD" [segmentation.cpp:284]   --->   Operation 185 'dadd' 'tmp_120' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.37>
ST_26 : Operation 186 [2/6] (8.37ns)   --->   "%tmp_120 = fadd double %tmp_119, 0x3FF6A09E667F3BCD" [segmentation.cpp:284]   --->   Operation 186 'dadd' 'tmp_120' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [2/2] (3.25ns)   --->   "%outputImage_load_9 = load float* %outputImage_addr_1, align 4" [segmentation.cpp:284]   --->   Operation 187 'load' 'outputImage_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 27 <SV = 25> <Delay = 8.60>
ST_27 : Operation 188 [1/6] (8.37ns)   --->   "%tmp_120 = fadd double %tmp_119, 0x3FF6A09E667F3BCD" [segmentation.cpp:284]   --->   Operation 188 'dadd' 'tmp_120' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [1/2] (3.25ns)   --->   "%outputImage_load_9 = load float* %outputImage_addr_1, align 4" [segmentation.cpp:284]   --->   Operation 189 'load' 'outputImage_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_27 : Operation 190 [1/1] (5.34ns)   --->   "%tmp_121 = fpext float %outputImage_load_9 to double" [segmentation.cpp:284]   --->   Operation 190 'fpext' 'tmp_121' <Predicate = true> <Delay = 5.34> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.81>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_170_to_int = bitcast double %tmp_120 to i64" [segmentation.cpp:284]   --->   Operation 191 'bitcast' 'tmp_170_to_int' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_83 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_170_to_int, i32 52, i32 62)" [segmentation.cpp:284]   --->   Operation 192 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i64 %tmp_170_to_int to i52" [segmentation.cpp:284]   --->   Operation 193 'trunc' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_171_to_int = bitcast double %tmp_121 to i64" [segmentation.cpp:284]   --->   Operation 194 'bitcast' 'tmp_171_to_int' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_85 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_171_to_int, i32 52, i32 62)" [segmentation.cpp:284]   --->   Operation 195 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i64 %tmp_171_to_int to i52" [segmentation.cpp:284]   --->   Operation 196 'trunc' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (1.81ns)   --->   "%notlhs = icmp ne i11 %tmp_83, -1" [segmentation.cpp:284]   --->   Operation 197 'icmp' 'notlhs' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [1/1] (2.77ns)   --->   "%notrhs = icmp eq i52 %tmp_136, 0" [segmentation.cpp:284]   --->   Operation 198 'icmp' 'notrhs' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_91)   --->   "%tmp_87 = or i1 %notrhs, %notlhs" [segmentation.cpp:284]   --->   Operation 199 'or' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (1.81ns)   --->   "%notlhs5 = icmp ne i11 %tmp_85, -1" [segmentation.cpp:284]   --->   Operation 200 'icmp' 'notlhs5' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 201 [1/1] (2.77ns)   --->   "%notrhs6 = icmp eq i52 %tmp_137, 0" [segmentation.cpp:284]   --->   Operation 201 'icmp' 'notrhs6' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_91)   --->   "%tmp_88 = or i1 %notrhs6, %notlhs5" [segmentation.cpp:284]   --->   Operation 202 'or' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_91)   --->   "%tmp_89 = and i1 %tmp_87, %tmp_88" [segmentation.cpp:284]   --->   Operation 203 'and' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 204 [1/1] (6.87ns)   --->   "%tmp_90 = fcmp olt double %tmp_120, %tmp_121" [segmentation.cpp:284]   --->   Operation 204 'dcmp' 'tmp_90' <Predicate = true> <Delay = 6.87> <Core = "DCmp">   --->   Core 119 'DCmp' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 205 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_91 = and i1 %tmp_89, %tmp_90" [segmentation.cpp:284]   --->   Operation 205 'and' 'tmp_91' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_91, label %10, label %._crit_edge12" [segmentation.cpp:284]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (6.40ns)   --->   "%tmp_131 = fptrunc double %tmp_120 to float" [segmentation.cpp:285]   --->   Operation 207 'fptrunc' 'tmp_131' <Predicate = (tmp_91)> <Delay = 6.40> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.40> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 27> <Delay = 3.25>
ST_29 : Operation 208 [1/1] (3.25ns)   --->   "store float %tmp_131, float* %outputImage_addr_1, align 4" [segmentation.cpp:285]   --->   Operation 208 'store' <Predicate = (tmp_100 & or_cond & tmp_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "br label %._crit_edge12" [segmentation.cpp:286]   --->   Operation 209 'br' <Predicate = (tmp_100 & or_cond & tmp_91)> <Delay = 0.00>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 210 'br' <Predicate = (tmp_100)> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader6" [segmentation.cpp:274]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 2.12>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%y1_assign_1 = phi i10 [ %y_2, %19 ], [ 511, %.preheader5.preheader ]"   --->   Operation 212 'phi' 'y1_assign_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %y1_assign_1, i32 9)" [segmentation.cpp:292]   --->   Operation 213 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 214 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %20, label %.preheader.preheader" [segmentation.cpp:292]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_93 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %y1_assign_1, i9 0)" [segmentation.cpp:292]   --->   Operation 216 'bitconcatenate' 'tmp_93' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_139_cast = sext i19 %tmp_93 to i20" [segmentation.cpp:297]   --->   Operation 217 'sext' 'tmp_139_cast' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_30 : Operation 218 [1/1] (1.70ns)   --->   "%tmp_95 = icmp ne i10 %y1_assign_1, 511" [segmentation.cpp:297]   --->   Operation 218 'icmp' 'tmp_95' <Predicate = (!tmp_86)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [1/1] (2.12ns)   --->   "%y2_assign_1 = add i10 %y1_assign_1, 1" [segmentation.cpp:297]   --->   Operation 219 'add' 'y2_assign_1' <Predicate = (!tmp_86)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_97 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %y2_assign_1, i9 0)" [segmentation.cpp:297]   --->   Operation 220 'bitconcatenate' 'tmp_97' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i19 %tmp_97 to i20" [segmentation.cpp:293]   --->   Operation 221 'zext' 'tmp_141_cast' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_30 : Operation 222 [1/1] (1.66ns)   --->   "br label %.preheader" [segmentation.cpp:293]   --->   Operation 222 'br' <Predicate = (!tmp_86)> <Delay = 1.66>
ST_30 : Operation 223 [1/1] (0.00ns)   --->   "ret void" [segmentation.cpp:305]   --->   Operation 223 'ret' <Predicate = (tmp_86)> <Delay = 0.00>

State 31 <SV = 4> <Delay = 7.63>
ST_31 : Operation 224 [1/1] (0.00ns)   --->   "%x1_assign_1 = phi i10 [ %x, %._crit_edge18 ], [ 511, %.preheader.preheader ]"   --->   Operation 224 'phi' 'x1_assign_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %x1_assign_1, i32 9)" [segmentation.cpp:293]   --->   Operation 225 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 226 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 226 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %tmp_101, label %19, label %12" [segmentation.cpp:293]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 228 [1/1] (1.70ns)   --->   "%tmp_103 = icmp ne i10 %x1_assign_1, 511" [segmentation.cpp:294]   --->   Operation 228 'icmp' 'tmp_103' <Predicate = (!tmp_101)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %tmp_103, label %13, label %._crit_edge14" [segmentation.cpp:294]   --->   Operation 229 'br' <Predicate = (!tmp_101)> <Delay = 0.00>
ST_31 : Operation 230 [1/1] (2.12ns)   --->   "%tmp_109 = add i10 1, %x1_assign_1" [segmentation.cpp:294]   --->   Operation 230 'add' 'tmp_109' <Predicate = (!tmp_101 & tmp_103)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i10 %tmp_109 to i20" [segmentation.cpp:294]   --->   Operation 231 'zext' 'tmp_112_cast' <Predicate = (!tmp_101 & tmp_103)> <Delay = 0.00>
ST_31 : Operation 232 [1/1] (2.25ns)   --->   "%tmp_110 = add i20 %tmp_139_cast, %tmp_112_cast" [segmentation.cpp:294]   --->   Operation 232 'add' 'tmp_110' <Predicate = (!tmp_101 & tmp_103)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_145_cast = zext i20 %tmp_110 to i64" [segmentation.cpp:294]   --->   Operation 233 'zext' 'tmp_145_cast' <Predicate = (!tmp_101 & tmp_103)> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.00ns)   --->   "%outputImage_addr_2 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_145_cast" [segmentation.cpp:294]   --->   Operation 234 'getelementptr' 'outputImage_addr_2' <Predicate = (!tmp_101 & tmp_103)> <Delay = 0.00>
ST_31 : Operation 235 [2/2] (3.25ns)   --->   "%outputImage_load_2 = load float* %outputImage_addr_2, align 4" [segmentation.cpp:294]   --->   Operation 235 'load' 'outputImage_load_2' <Predicate = (!tmp_101 & tmp_103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_31 : Operation 236 [1/1] (2.12ns)   --->   "%y_2 = add i10 %y1_assign_1, -1" [segmentation.cpp:292]   --->   Operation 236 'add' 'y_2' <Predicate = (tmp_101)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader5" [segmentation.cpp:292]   --->   Operation 237 'br' <Predicate = (tmp_101)> <Delay = 0.00>

State 32 <SV = 5> <Delay = 3.25>
ST_32 : Operation 238 [1/2] (3.25ns)   --->   "%outputImage_load_2 = load float* %outputImage_addr_2, align 4" [segmentation.cpp:294]   --->   Operation 238 'load' 'outputImage_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 33 <SV = 6> <Delay = 7.17>
ST_33 : Operation 239 [5/5] (7.17ns)   --->   "%tmp_111 = fadd float %outputImage_load_2, 1.000000e+00" [segmentation.cpp:294]   --->   Operation 239 'fadd' 'tmp_111' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 7> <Delay = 7.17>
ST_34 : Operation 240 [4/5] (7.17ns)   --->   "%tmp_111 = fadd float %outputImage_load_2, 1.000000e+00" [segmentation.cpp:294]   --->   Operation 240 'fadd' 'tmp_111' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 8> <Delay = 7.17>
ST_35 : Operation 241 [3/5] (7.17ns)   --->   "%tmp_111 = fadd float %outputImage_load_2, 1.000000e+00" [segmentation.cpp:294]   --->   Operation 241 'fadd' 'tmp_111' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 9> <Delay = 7.17>
ST_36 : Operation 242 [2/5] (7.17ns)   --->   "%tmp_111 = fadd float %outputImage_load_2, 1.000000e+00" [segmentation.cpp:294]   --->   Operation 242 'fadd' 'tmp_111' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_114_cast = zext i10 %x1_assign_1 to i20" [segmentation.cpp:294]   --->   Operation 243 'zext' 'tmp_114_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (2.25ns)   --->   "%tmp_112 = add i20 %tmp_139_cast, %tmp_114_cast" [segmentation.cpp:294]   --->   Operation 244 'add' 'tmp_112' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_146_cast = zext i20 %tmp_112 to i64" [segmentation.cpp:294]   --->   Operation 245 'zext' 'tmp_146_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 246 [1/1] (0.00ns)   --->   "%outputImage_addr_3 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_146_cast" [segmentation.cpp:294]   --->   Operation 246 'getelementptr' 'outputImage_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 247 [2/2] (3.25ns)   --->   "%outputImage_load_3 = load float* %outputImage_addr_3, align 4" [segmentation.cpp:294]   --->   Operation 247 'load' 'outputImage_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 37 <SV = 10> <Delay = 7.17>
ST_37 : Operation 248 [1/5] (7.17ns)   --->   "%tmp_111 = fadd float %outputImage_load_2, 1.000000e+00" [segmentation.cpp:294]   --->   Operation 248 'fadd' 'tmp_111' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 249 [1/2] (3.25ns)   --->   "%outputImage_load_3 = load float* %outputImage_addr_3, align 4" [segmentation.cpp:294]   --->   Operation 249 'load' 'outputImage_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 38 <SV = 11> <Delay = 7.56>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_159_to_int = bitcast float %tmp_111 to i32" [segmentation.cpp:294]   --->   Operation 250 'bitcast' 'tmp_159_to_int' <Predicate = (tmp_103)> <Delay = 0.00>
ST_38 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_159_to_int, i32 23, i32 30)" [segmentation.cpp:294]   --->   Operation 251 'partselect' 'tmp_56' <Predicate = (tmp_103)> <Delay = 0.00>
ST_38 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i32 %tmp_159_to_int to i23" [segmentation.cpp:294]   --->   Operation 252 'trunc' 'tmp_113' <Predicate = (tmp_103)> <Delay = 0.00>
ST_38 : Operation 253 [1/1] (0.00ns)   --->   "%outputImage_load_3_t = bitcast float %outputImage_load_3 to i32" [segmentation.cpp:294]   --->   Operation 253 'bitcast' 'outputImage_load_3_t' <Predicate = (tmp_103)> <Delay = 0.00>
ST_38 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %outputImage_load_3_t, i32 23, i32 30)" [segmentation.cpp:294]   --->   Operation 254 'partselect' 'tmp_58' <Predicate = (tmp_103)> <Delay = 0.00>
ST_38 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i32 %outputImage_load_3_t to i23" [segmentation.cpp:294]   --->   Operation 255 'trunc' 'tmp_114' <Predicate = (tmp_103)> <Delay = 0.00>
ST_38 : Operation 256 [1/1] (1.47ns)   --->   "%notlhs1 = icmp ne i8 %tmp_56, -1" [segmentation.cpp:294]   --->   Operation 256 'icmp' 'notlhs1' <Predicate = (tmp_103)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 257 [1/1] (2.40ns)   --->   "%notrhs9 = icmp eq i23 %tmp_113, 0" [segmentation.cpp:294]   --->   Operation 257 'icmp' 'notrhs9' <Predicate = (tmp_103)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_60 = or i1 %notrhs9, %notlhs1" [segmentation.cpp:294]   --->   Operation 258 'or' 'tmp_60' <Predicate = (tmp_103)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 259 [1/1] (1.47ns)   --->   "%notlhs2 = icmp ne i8 %tmp_58, -1" [segmentation.cpp:294]   --->   Operation 259 'icmp' 'notlhs2' <Predicate = (tmp_103)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 260 [1/1] (2.40ns)   --->   "%notrhs1 = icmp eq i23 %tmp_114, 0" [segmentation.cpp:294]   --->   Operation 260 'icmp' 'notrhs1' <Predicate = (tmp_103)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_61 = or i1 %notrhs1, %notlhs2" [segmentation.cpp:294]   --->   Operation 261 'or' 'tmp_61' <Predicate = (tmp_103)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_62 = and i1 %tmp_60, %tmp_61" [segmentation.cpp:294]   --->   Operation 262 'and' 'tmp_62' <Predicate = (tmp_103)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 263 [1/1] (6.61ns)   --->   "%tmp_63 = fcmp olt float %tmp_111, %outputImage_load_3" [segmentation.cpp:294]   --->   Operation 263 'fcmp' 'tmp_63' <Predicate = (tmp_103)> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 264 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_64 = and i1 %tmp_62, %tmp_63" [segmentation.cpp:294]   --->   Operation 264 'and' 'tmp_64' <Predicate = (tmp_103)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %14, label %._crit_edge14" [segmentation.cpp:294]   --->   Operation 265 'br' <Predicate = (tmp_103)> <Delay = 0.00>
ST_38 : Operation 266 [1/1] (3.25ns)   --->   "store float %tmp_111, float* %outputImage_addr_3, align 4" [segmentation.cpp:295]   --->   Operation 266 'store' <Predicate = (tmp_103 & tmp_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_38 : Operation 267 [1/1] (0.00ns)   --->   "br label %._crit_edge14" [segmentation.cpp:296]   --->   Operation 267 'br' <Predicate = (tmp_103 & tmp_64)> <Delay = 0.00>
ST_38 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %tmp_95, label %15, label %._crit_edge16" [segmentation.cpp:297]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_116_cast = zext i10 %x1_assign_1 to i20" [segmentation.cpp:297]   --->   Operation 269 'zext' 'tmp_116_cast' <Predicate = (tmp_95)> <Delay = 0.00>
ST_38 : Operation 270 [1/1] (2.25ns)   --->   "%tmp_122 = add i20 %tmp_141_cast, %tmp_116_cast" [segmentation.cpp:297]   --->   Operation 270 'add' 'tmp_122' <Predicate = (tmp_95)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_147_cast = zext i20 %tmp_122 to i64" [segmentation.cpp:297]   --->   Operation 271 'zext' 'tmp_147_cast' <Predicate = (tmp_95)> <Delay = 0.00>
ST_38 : Operation 272 [1/1] (0.00ns)   --->   "%outputImage_addr_6 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_147_cast" [segmentation.cpp:297]   --->   Operation 272 'getelementptr' 'outputImage_addr_6' <Predicate = (tmp_95)> <Delay = 0.00>
ST_38 : Operation 273 [1/1] (2.25ns)   --->   "%tmp_125 = add i20 %tmp_139_cast, %tmp_116_cast" [segmentation.cpp:297]   --->   Operation 273 'add' 'tmp_125' <Predicate = (tmp_95)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_148_cast = zext i20 %tmp_125 to i64" [segmentation.cpp:297]   --->   Operation 274 'zext' 'tmp_148_cast' <Predicate = (tmp_95)> <Delay = 0.00>
ST_38 : Operation 275 [1/1] (0.00ns)   --->   "%outputImage_addr_7 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_148_cast" [segmentation.cpp:297]   --->   Operation 275 'getelementptr' 'outputImage_addr_7' <Predicate = (tmp_95)> <Delay = 0.00>
ST_38 : Operation 276 [2/2] (3.25ns)   --->   "%outputImage_load_6 = load float* %outputImage_addr_6, align 4" [segmentation.cpp:297]   --->   Operation 276 'load' 'outputImage_load_6' <Predicate = (tmp_95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 39 <SV = 12> <Delay = 3.25>
ST_39 : Operation 277 [1/2] (3.25ns)   --->   "%outputImage_load_6 = load float* %outputImage_addr_6, align 4" [segmentation.cpp:297]   --->   Operation 277 'load' 'outputImage_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 40 <SV = 13> <Delay = 7.17>
ST_40 : Operation 278 [5/5] (7.17ns)   --->   "%tmp_117 = fadd float %outputImage_load_6, 1.000000e+00" [segmentation.cpp:297]   --->   Operation 278 'fadd' 'tmp_117' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 7.17>
ST_41 : Operation 279 [4/5] (7.17ns)   --->   "%tmp_117 = fadd float %outputImage_load_6, 1.000000e+00" [segmentation.cpp:297]   --->   Operation 279 'fadd' 'tmp_117' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.17>
ST_42 : Operation 280 [3/5] (7.17ns)   --->   "%tmp_117 = fadd float %outputImage_load_6, 1.000000e+00" [segmentation.cpp:297]   --->   Operation 280 'fadd' 'tmp_117' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 7.17>
ST_43 : Operation 281 [2/5] (7.17ns)   --->   "%tmp_117 = fadd float %outputImage_load_6, 1.000000e+00" [segmentation.cpp:297]   --->   Operation 281 'fadd' 'tmp_117' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 282 [2/2] (3.25ns)   --->   "%outputImage_load_7 = load float* %outputImage_addr_7, align 4" [segmentation.cpp:297]   --->   Operation 282 'load' 'outputImage_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 44 <SV = 17> <Delay = 7.17>
ST_44 : Operation 283 [1/5] (7.17ns)   --->   "%tmp_117 = fadd float %outputImage_load_6, 1.000000e+00" [segmentation.cpp:297]   --->   Operation 283 'fadd' 'tmp_117' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [1/2] (3.25ns)   --->   "%outputImage_load_7 = load float* %outputImage_addr_7, align 4" [segmentation.cpp:297]   --->   Operation 284 'load' 'outputImage_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 45 <SV = 18> <Delay = 7.63>
ST_45 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_165_to_int = bitcast float %tmp_117 to i32" [segmentation.cpp:297]   --->   Operation 285 'bitcast' 'tmp_165_to_int' <Predicate = (tmp_95)> <Delay = 0.00>
ST_45 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_165_to_int, i32 23, i32 30)" [segmentation.cpp:297]   --->   Operation 286 'partselect' 'tmp_74' <Predicate = (tmp_95)> <Delay = 0.00>
ST_45 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i32 %tmp_165_to_int to i23" [segmentation.cpp:297]   --->   Operation 287 'trunc' 'tmp_133' <Predicate = (tmp_95)> <Delay = 0.00>
ST_45 : Operation 288 [1/1] (0.00ns)   --->   "%outputImage_load_7_t = bitcast float %outputImage_load_7 to i32" [segmentation.cpp:297]   --->   Operation 288 'bitcast' 'outputImage_load_7_t' <Predicate = (tmp_95)> <Delay = 0.00>
ST_45 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %outputImage_load_7_t, i32 23, i32 30)" [segmentation.cpp:297]   --->   Operation 289 'partselect' 'tmp_76' <Predicate = (tmp_95)> <Delay = 0.00>
ST_45 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i32 %outputImage_load_7_t to i23" [segmentation.cpp:297]   --->   Operation 290 'trunc' 'tmp_134' <Predicate = (tmp_95)> <Delay = 0.00>
ST_45 : Operation 291 [1/1] (1.47ns)   --->   "%notlhs3 = icmp ne i8 %tmp_74, -1" [segmentation.cpp:297]   --->   Operation 291 'icmp' 'notlhs3' <Predicate = (tmp_95)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 292 [1/1] (2.40ns)   --->   "%notrhs3 = icmp eq i23 %tmp_133, 0" [segmentation.cpp:297]   --->   Operation 292 'icmp' 'notrhs3' <Predicate = (tmp_95)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node tmp_82)   --->   "%tmp_78 = or i1 %notrhs3, %notlhs3" [segmentation.cpp:297]   --->   Operation 293 'or' 'tmp_78' <Predicate = (tmp_95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 294 [1/1] (1.47ns)   --->   "%notlhs4 = icmp ne i8 %tmp_76, -1" [segmentation.cpp:297]   --->   Operation 294 'icmp' 'notlhs4' <Predicate = (tmp_95)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 295 [1/1] (2.40ns)   --->   "%notrhs4 = icmp eq i23 %tmp_134, 0" [segmentation.cpp:297]   --->   Operation 295 'icmp' 'notrhs4' <Predicate = (tmp_95)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_82)   --->   "%tmp_79 = or i1 %notrhs4, %notlhs4" [segmentation.cpp:297]   --->   Operation 296 'or' 'tmp_79' <Predicate = (tmp_95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node tmp_82)   --->   "%tmp_80 = and i1 %tmp_78, %tmp_79" [segmentation.cpp:297]   --->   Operation 297 'and' 'tmp_80' <Predicate = (tmp_95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 298 [1/1] (6.61ns)   --->   "%tmp_81 = fcmp olt float %tmp_117, %outputImage_load_7" [segmentation.cpp:297]   --->   Operation 298 'fcmp' 'tmp_81' <Predicate = (tmp_95)> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 299 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_82 = and i1 %tmp_80, %tmp_81" [segmentation.cpp:297]   --->   Operation 299 'and' 'tmp_82' <Predicate = (tmp_95)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %16, label %._crit_edge16" [segmentation.cpp:297]   --->   Operation 300 'br' <Predicate = (tmp_95)> <Delay = 0.00>
ST_45 : Operation 301 [1/1] (3.25ns)   --->   "store float %tmp_117, float* %outputImage_addr_7, align 4" [segmentation.cpp:298]   --->   Operation 301 'store' <Predicate = (tmp_95 & tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_45 : Operation 302 [1/1] (0.00ns)   --->   "br label %._crit_edge16" [segmentation.cpp:299]   --->   Operation 302 'br' <Predicate = (tmp_95 & tmp_82)> <Delay = 0.00>
ST_45 : Operation 303 [1/1] (0.94ns)   --->   "%or_cond4 = and i1 %tmp_103, %tmp_95" [segmentation.cpp:300]   --->   Operation 303 'and' 'or_cond4' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 304 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %17, label %._crit_edge18" [segmentation.cpp:300]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 305 [1/1] (2.12ns)   --->   "%x2_assign_1 = add i10 1, %x1_assign_1" [segmentation.cpp:300]   --->   Operation 305 'add' 'x2_assign_1' <Predicate = (or_cond4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i10 %x2_assign_1 to i20" [segmentation.cpp:300]   --->   Operation 306 'zext' 'tmp_122_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_45 : Operation 307 [1/1] (2.25ns)   --->   "%tmp_138 = add i20 %tmp_141_cast, %tmp_122_cast" [segmentation.cpp:300]   --->   Operation 307 'add' 'tmp_138' <Predicate = (or_cond4)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_150_cast = zext i20 %tmp_138 to i64" [segmentation.cpp:300]   --->   Operation 308 'zext' 'tmp_150_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_45 : Operation 309 [1/1] (0.00ns)   --->   "%outputImage_addr_9 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_150_cast" [segmentation.cpp:300]   --->   Operation 309 'getelementptr' 'outputImage_addr_9' <Predicate = (or_cond4)> <Delay = 0.00>
ST_45 : Operation 310 [2/2] (3.25ns)   --->   "%outputImage_load_10 = load float* %outputImage_addr_9, align 4" [segmentation.cpp:300]   --->   Operation 310 'load' 'outputImage_load_10' <Predicate = (or_cond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_45 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_125_cast = zext i10 %x1_assign_1 to i20" [segmentation.cpp:300]   --->   Operation 311 'zext' 'tmp_125_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_45 : Operation 312 [1/1] (2.25ns)   --->   "%tmp_139 = add i20 %tmp_139_cast, %tmp_125_cast" [segmentation.cpp:300]   --->   Operation 312 'add' 'tmp_139' <Predicate = (or_cond4)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i20 %tmp_139 to i64" [segmentation.cpp:300]   --->   Operation 313 'zext' 'tmp_151_cast' <Predicate = (or_cond4)> <Delay = 0.00>
ST_45 : Operation 314 [1/1] (0.00ns)   --->   "%outputImage_addr_10 = getelementptr [262144 x float]* %outputImage, i64 0, i64 %tmp_151_cast" [segmentation.cpp:300]   --->   Operation 314 'getelementptr' 'outputImage_addr_10' <Predicate = (or_cond4)> <Delay = 0.00>

State 46 <SV = 19> <Delay = 8.60>
ST_46 : Operation 315 [1/2] (3.25ns)   --->   "%outputImage_load_10 = load float* %outputImage_addr_9, align 4" [segmentation.cpp:300]   --->   Operation 315 'load' 'outputImage_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_46 : Operation 316 [1/1] (5.34ns)   --->   "%tmp_123 = fpext float %outputImage_load_10 to double" [segmentation.cpp:300]   --->   Operation 316 'fpext' 'tmp_123' <Predicate = true> <Delay = 5.34> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 20> <Delay = 8.37>
ST_47 : Operation 317 [6/6] (8.37ns)   --->   "%tmp_124 = fadd double %tmp_123, 0x3FF6A09E667F3BCD" [segmentation.cpp:300]   --->   Operation 317 'dadd' 'tmp_124' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 21> <Delay = 8.37>
ST_48 : Operation 318 [5/6] (8.37ns)   --->   "%tmp_124 = fadd double %tmp_123, 0x3FF6A09E667F3BCD" [segmentation.cpp:300]   --->   Operation 318 'dadd' 'tmp_124' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 22> <Delay = 8.37>
ST_49 : Operation 319 [4/6] (8.37ns)   --->   "%tmp_124 = fadd double %tmp_123, 0x3FF6A09E667F3BCD" [segmentation.cpp:300]   --->   Operation 319 'dadd' 'tmp_124' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 23> <Delay = 8.37>
ST_50 : Operation 320 [3/6] (8.37ns)   --->   "%tmp_124 = fadd double %tmp_123, 0x3FF6A09E667F3BCD" [segmentation.cpp:300]   --->   Operation 320 'dadd' 'tmp_124' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 24> <Delay = 8.37>
ST_51 : Operation 321 [2/6] (8.37ns)   --->   "%tmp_124 = fadd double %tmp_123, 0x3FF6A09E667F3BCD" [segmentation.cpp:300]   --->   Operation 321 'dadd' 'tmp_124' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 322 [2/2] (3.25ns)   --->   "%outputImage_load_11 = load float* %outputImage_addr_10, align 4" [segmentation.cpp:300]   --->   Operation 322 'load' 'outputImage_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 52 <SV = 25> <Delay = 8.60>
ST_52 : Operation 323 [1/6] (8.37ns)   --->   "%tmp_124 = fadd double %tmp_123, 0x3FF6A09E667F3BCD" [segmentation.cpp:300]   --->   Operation 323 'dadd' 'tmp_124' <Predicate = true> <Delay = 8.37> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 324 [1/2] (3.25ns)   --->   "%outputImage_load_11 = load float* %outputImage_addr_10, align 4" [segmentation.cpp:300]   --->   Operation 324 'load' 'outputImage_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_52 : Operation 325 [1/1] (5.34ns)   --->   "%tmp_126 = fpext float %outputImage_load_11 to double" [segmentation.cpp:300]   --->   Operation 325 'fpext' 'tmp_126' <Predicate = true> <Delay = 5.34> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 26> <Delay = 7.81>
ST_53 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_176_to_int = bitcast double %tmp_124 to i64" [segmentation.cpp:300]   --->   Operation 326 'bitcast' 'tmp_176_to_int' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_92 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_176_to_int, i32 52, i32 62)" [segmentation.cpp:300]   --->   Operation 327 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_140 = trunc i64 %tmp_176_to_int to i52" [segmentation.cpp:300]   --->   Operation 328 'trunc' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_178_to_int = bitcast double %tmp_126 to i64" [segmentation.cpp:300]   --->   Operation 329 'bitcast' 'tmp_178_to_int' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_94 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_178_to_int, i32 52, i32 62)" [segmentation.cpp:300]   --->   Operation 330 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i64 %tmp_178_to_int to i52" [segmentation.cpp:300]   --->   Operation 331 'trunc' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 332 [1/1] (1.81ns)   --->   "%notlhs10 = icmp ne i11 %tmp_92, -1" [segmentation.cpp:300]   --->   Operation 332 'icmp' 'notlhs10' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 333 [1/1] (2.77ns)   --->   "%notrhs10 = icmp eq i52 %tmp_140, 0" [segmentation.cpp:300]   --->   Operation 333 'icmp' 'notrhs10' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_130)   --->   "%tmp_96 = or i1 %notrhs10, %notlhs10" [segmentation.cpp:300]   --->   Operation 334 'or' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 335 [1/1] (1.81ns)   --->   "%notlhs11 = icmp ne i11 %tmp_94, -1" [segmentation.cpp:300]   --->   Operation 335 'icmp' 'notlhs11' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 336 [1/1] (2.77ns)   --->   "%notrhs11 = icmp eq i52 %tmp_141, 0" [segmentation.cpp:300]   --->   Operation 336 'icmp' 'notrhs11' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp_130)   --->   "%tmp_127 = or i1 %notrhs11, %notlhs11" [segmentation.cpp:300]   --->   Operation 337 'or' 'tmp_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp_130)   --->   "%tmp_128 = and i1 %tmp_96, %tmp_127" [segmentation.cpp:300]   --->   Operation 338 'and' 'tmp_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 339 [1/1] (6.87ns)   --->   "%tmp_129 = fcmp olt double %tmp_124, %tmp_126" [segmentation.cpp:300]   --->   Operation 339 'dcmp' 'tmp_129' <Predicate = true> <Delay = 6.87> <Core = "DCmp">   --->   Core 119 'DCmp' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 340 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_130 = and i1 %tmp_128, %tmp_129" [segmentation.cpp:300]   --->   Operation 340 'and' 'tmp_130' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 341 [1/1] (0.00ns)   --->   "br i1 %tmp_130, label %18, label %._crit_edge18" [segmentation.cpp:300]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 342 [1/1] (6.40ns)   --->   "%tmp_132 = fptrunc double %tmp_124 to float" [segmentation.cpp:301]   --->   Operation 342 'fptrunc' 'tmp_132' <Predicate = (tmp_130)> <Delay = 6.40> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.40> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 27> <Delay = 3.25>
ST_54 : Operation 343 [1/1] (3.25ns)   --->   "store float %tmp_132, float* %outputImage_addr_10, align 4" [segmentation.cpp:301]   --->   Operation 343 'store' <Predicate = (or_cond4 & tmp_130)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_54 : Operation 344 [1/1] (0.00ns)   --->   "br label %._crit_edge18" [segmentation.cpp:302]   --->   Operation 344 'br' <Predicate = (or_cond4 & tmp_130)> <Delay = 0.00>
ST_54 : Operation 345 [1/1] (2.12ns)   --->   "%x = add i10 %x1_assign_1, -1" [segmentation.cpp:293]   --->   Operation 345 'add' 'x' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 346 [1/1] (0.00ns)   --->   "br label %.preheader" [segmentation.cpp:293]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ morphOpening]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_55          (br               ) [ 0111000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 0010000000000000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 0011000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
i_13                 (add              ) [ 0111000000000000000000000000000000000000000000000000000]
StgValue_60          (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_98_cast          (zext             ) [ 0001000000000000000000000000000000000000000000000000000]
StgValue_63          (br               ) [ 0011000000000000000000000000000000000000000000000000000]
StgValue_64          (br               ) [ 0011111111111111111111111111110000000000000000000000000]
j                    (phi              ) [ 0001000000000000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 0011000000000000000000000000000000000000000000000000000]
empty_48             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
j_12                 (add              ) [ 0011000000000000000000000000000000000000000000000000000]
StgValue_69          (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_97_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_84               (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_136_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_74          (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_75          (br               ) [ 0011000000000000000000000000000000000000000000000000000]
StgValue_76          (br               ) [ 0111000000000000000000000000000000000000000000000000000]
y1_assign            (phi              ) [ 0000100000000000000000000000000000000000000000000000000]
exitcond1            (icmp             ) [ 0000111111111111111111111111110000000000000000000000000]
empty_49             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
y                    (add              ) [ 0010111111111111111111111111110000000000000000000000000]
StgValue_81          (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_75               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_103_cast         (zext             ) [ 0000011111111111111111111111110000000000000000000000000]
tmp_s                (icmp             ) [ 0000011111111111111111111111110000000000000000000000000]
y2_assign            (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_77               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_135_cast         (sext             ) [ 0000011111111111111111111111110000000000000000000000000]
StgValue_88          (br               ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_89          (br               ) [ 0000111111111111111111111111111111111111111111111111111]
x1_assign            (phi              ) [ 0000011111111111111110000000000000000000000000000000000]
exitcond             (icmp             ) [ 0000111111111111111111111111110000000000000000000000000]
empty_50             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
x_2                  (add              ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_94          (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_102_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_98               (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_142_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
morphOpening_addr    (getelementptr    ) [ 0000001000000000000000000000000000000000000000000000000]
outputImage_addr_1   (getelementptr    ) [ 0000001111111111111111111111110000000000000000000000000]
tmp_99               (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_143_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_5   (getelementptr    ) [ 0000001111111110000000000000000000000000000000000000000]
StgValue_104         (br               ) [ 0010111111111111111111111111110000000000000000000000000]
morphOpening_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_100              (icmp             ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_107         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_108         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_109         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_102              (icmp             ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_111         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_104              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_109_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_105              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_144_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_4   (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000000]
outputImage_load     (load             ) [ 0000000011111000000000000000000000000000000000000000000]
tmp_106              (fadd             ) [ 0000111000000111111111111111110000000000000000000000000]
outputImage_load_1   (load             ) [ 0000111000000111111111111111110000000000000000000000000]
tmp_155_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_47               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_107              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_load_1_t (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_49               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_108              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs6              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs5              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_51               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs8              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs7              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_52               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_53               (and              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_54               (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_55               (and              ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_141         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_142         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_143         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_144         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_load_4   (load             ) [ 0000000000000001111100000000000000000000000000000000000]
tmp_115              (fadd             ) [ 0000111111111100000011111111110000000000000000000000000]
outputImage_load_5   (load             ) [ 0000111111111100000011111111110000000000000000000000000]
tmp_162_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_65               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_116              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_load_5_t (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_67               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_118              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs7              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs8              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_69               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs9              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs2              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_70               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_71               (and              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_72               (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_73               (and              ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_169         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_170         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_171         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
or_cond              (and              ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_173         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
x2_assign            (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_118_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_135              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_149_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_8   (getelementptr    ) [ 0000000000000000000001000000000000000000000000000000000]
outputImage_load_8   (load             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_119              (fpext            ) [ 0000000000000000000000111111000000000000000000000000000]
tmp_120              (dadd             ) [ 0000000000000000000000000000100000000000000000000000000]
outputImage_load_9   (load             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_121              (fpext            ) [ 0000000000000000000000000000100000000000000000000000000]
tmp_170_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_83               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_136              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_171_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_85               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_137              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_87               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs5              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs6              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_88               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_89               (and              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_90               (dcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_91               (and              ) [ 0000111111111111111111111111110000000000000000000000000]
StgValue_206         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_131              (fptrunc          ) [ 0000111111111111111110000000010000000000000000000000000]
StgValue_208         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_209         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_210         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_211         (br               ) [ 0000111111111111111111111111110000000000000000000000000]
y1_assign_1          (phi              ) [ 0000000000000000000000000000001111111111111111111111111]
tmp_86               (bitselect        ) [ 0000000000000000000000000000001111111111111111111111111]
empty_51             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_215         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_93               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_139_cast         (sext             ) [ 0000000000000000000000000000000111111111111111111111111]
tmp_95               (icmp             ) [ 0000000000000000000000000000000111111111111111111111111]
y2_assign_1          (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_97               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_141_cast         (zext             ) [ 0000000000000000000000000000000111111111111111111111111]
StgValue_222         (br               ) [ 0000000000000000000000000000001111111111111111111111111]
StgValue_223         (ret              ) [ 0000000000000000000000000000000000000000000000000000000]
x1_assign_1          (phi              ) [ 0000000000000000000000000000000111111111111111111111111]
tmp_101              (bitselect        ) [ 0000000000000000000000000000001111111111111111111111111]
empty_52             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_227         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_103              (icmp             ) [ 0000000000000000000000000000001111111111111111111111111]
StgValue_229         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_109              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_112_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_110              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_145_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_2   (getelementptr    ) [ 0000000000000000000000000000000010000000000000000000000]
y_2                  (add              ) [ 0000100000000000000000000000001111111111111111111111111]
StgValue_237         (br               ) [ 0000100000000000000000000000001111111111111111111111111]
outputImage_load_2   (load             ) [ 0000000000000000000000000000000001111100000000000000000]
tmp_114_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_112              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_146_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_3   (getelementptr    ) [ 0000000000000000000000000000001100000111111111111111111]
tmp_111              (fadd             ) [ 0000000000000000000000000000001100000011111111111111111]
outputImage_load_3   (load             ) [ 0000000000000000000000000000001100000011111111111111111]
tmp_159_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_56               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_113              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_load_3_t (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_58               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_114              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs1              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs9              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_60               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs2              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs1              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_61               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_62               (and              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_63               (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_64               (and              ) [ 0000000000000000000000000000001111111111111111111111111]
StgValue_265         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_266         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_267         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_268         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_116_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_122              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_147_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_6   (getelementptr    ) [ 0000000000000000000000000000000000000001000000000000000]
tmp_125              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_148_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_7   (getelementptr    ) [ 0000000000000000000000000000000000000001111111000000000]
outputImage_load_6   (load             ) [ 0000000000000000000000000000000000000000111110000000000]
tmp_117              (fadd             ) [ 0000000000000000000000000000001111111110000001111111111]
outputImage_load_7   (load             ) [ 0000000000000000000000000000001111111110000001111111111]
tmp_165_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_74               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_133              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_load_7_t (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_76               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_134              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs3              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs3              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_78               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs4              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs4              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_79               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_80               (and              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_81               (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_82               (and              ) [ 0000000000000000000000000000001111111111111111111111111]
StgValue_300         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_301         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_302         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
or_cond4             (and              ) [ 0000000000000000000000000000001111111111111111111111111]
StgValue_304         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
x2_assign_1          (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_122_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_138              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_150_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_9   (getelementptr    ) [ 0000000000000000000000000000000000000000000000100000000]
tmp_125_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_139              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_151_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
outputImage_addr_10  (getelementptr    ) [ 0000000000000000000000000000000000000000000000111111111]
outputImage_load_10  (load             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_123              (fpext            ) [ 0000000000000000000000000000000000000000000000011111100]
tmp_124              (dadd             ) [ 0000000000000000000000000000000000000000000000000000010]
outputImage_load_11  (load             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_126              (fpext            ) [ 0000000000000000000000000000000000000000000000000000010]
tmp_176_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_92               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_140              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_178_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_94               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_141              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs10             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs10             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_96               (or               ) [ 0000000000000000000000000000000000000000000000000000000]
notlhs11             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
notrhs11             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_127              (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_128              (and              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_129              (dcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_130              (and              ) [ 0000000000000000000000000000001111111111111111111111111]
StgValue_341         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_132              (fptrunc          ) [ 0000000000000000000000000000001111111111111111000000001]
StgValue_343         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
StgValue_344         (br               ) [ 0000000000000000000000000000000000000000000000000000000]
x                    (add              ) [ 0000000000000000000000000000001111111111111111111111111]
StgValue_346         (br               ) [ 0000000000000000000000000000001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputImage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputImage"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="morphOpening">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="morphOpening"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="outputImage_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="20" slack="0"/>
<pin id="62" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="18" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="18" slack="1"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_74/3 StgValue_108/6 outputImage_load/6 outputImage_load_1/11 StgValue_142/13 outputImage_load_4/13 outputImage_load_5/18 StgValue_170/20 outputImage_load_8/20 outputImage_load_9/26 StgValue_208/29 outputImage_load_2/31 outputImage_load_3/36 StgValue_266/38 outputImage_load_6/38 outputImage_load_7/43 StgValue_301/45 outputImage_load_10/45 outputImage_load_11/51 StgValue_343/54 "/>
</bind>
</comp>

<comp id="72" class="1004" name="morphOpening_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="20" slack="0"/>
<pin id="76" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="morphOpening_addr/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="outputImage_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="20" slack="0"/>
<pin id="83" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_1/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="outputImage_addr_5_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="20" slack="0"/>
<pin id="90" dir="1" index="3" bw="18" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_5/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="18" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="morphOpening_load/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="outputImage_addr_4_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="20" slack="0"/>
<pin id="104" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_4/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="outputImage_addr_8_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="20" slack="0"/>
<pin id="116" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_8/20 "/>
</bind>
</comp>

<comp id="120" class="1004" name="outputImage_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="20" slack="0"/>
<pin id="124" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_2/31 "/>
</bind>
</comp>

<comp id="128" class="1004" name="outputImage_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="20" slack="0"/>
<pin id="132" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_3/36 "/>
</bind>
</comp>

<comp id="136" class="1004" name="outputImage_addr_6_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="20" slack="0"/>
<pin id="140" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_6/38 "/>
</bind>
</comp>

<comp id="143" class="1004" name="outputImage_addr_7_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="20" slack="0"/>
<pin id="147" dir="1" index="3" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_7/38 "/>
</bind>
</comp>

<comp id="151" class="1004" name="outputImage_addr_9_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="20" slack="0"/>
<pin id="155" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_9/45 "/>
</bind>
</comp>

<comp id="159" class="1004" name="outputImage_addr_10_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="20" slack="0"/>
<pin id="163" dir="1" index="3" bw="18" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputImage_addr_10/45 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="1"/>
<pin id="168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="j_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="1"/>
<pin id="179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="j_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="y1_assign_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y1_assign (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="y1_assign_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y1_assign/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="x1_assign_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x1_assign (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="x1_assign_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1_assign/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="y1_assign_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y1_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="y1_assign_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="10" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y1_assign_1/30 "/>
</bind>
</comp>

<comp id="223" class="1005" name="x1_assign_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="1"/>
<pin id="225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x1_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="x1_assign_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="10" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1_assign_1/31 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_106/8 tmp_115/15 tmp_111/33 tmp_117/40 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_131/28 tmp_132/53 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_119/21 tmp_121/27 tmp_123/46 tmp_126/52 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_54/13 tmp_72/20 tmp_63/38 tmp_81/45 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_120/22 tmp_124/47 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="0" index="1" bw="64" slack="1"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_90/28 tmp_129/53 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="1"/>
<pin id="264" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/6 x2_assign/20 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109/31 x2_assign_1/45 "/>
</bind>
</comp>

<comp id="274" class="1005" name="reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_load outputImage_load_1 outputImage_load_2 outputImage_load_3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 tmp_111 "/>
</bind>
</comp>

<comp id="288" class="1005" name="reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_load_4 outputImage_load_5 outputImage_load_6 outputImage_load_7 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_115 tmp_117 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 tmp_121 tmp_123 tmp_126 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 tmp_124 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_131 tmp_132 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_13_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="19" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_98_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="19" slack="0"/>
<pin id="341" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98_cast/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_12_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_97_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97_cast/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_84_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="19" slack="1"/>
<pin id="361" dir="0" index="1" bw="10" slack="0"/>
<pin id="362" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_136_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="20" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_136_cast/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="y_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_75_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="19" slack="0"/>
<pin id="383" dir="0" index="1" bw="10" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_103_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="19" slack="0"/>
<pin id="391" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_cast/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="10" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="y2_assign_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y2_assign/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_77_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="19" slack="0"/>
<pin id="407" dir="0" index="1" bw="10" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_135_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="19" slack="0"/>
<pin id="415" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_135_cast/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="exitcond_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="x_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_102_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102_cast/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_98_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="19" slack="1"/>
<pin id="435" dir="0" index="1" bw="10" slack="0"/>
<pin id="436" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_142_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="20" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_142_cast/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_99_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="19" slack="1"/>
<pin id="446" dir="0" index="1" bw="10" slack="0"/>
<pin id="447" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_99/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_143_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="20" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_143_cast/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_100_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_100/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_102_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="1"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_102/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_109_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_105_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="19" slack="2"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_144_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="20" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_144_cast/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_155_to_int_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_155_to_int/13 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_47_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/13 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_107_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_107/13 "/>
</bind>
</comp>

<comp id="498" class="1004" name="outputImage_load_1_t_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="outputImage_load_1_t/13 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_49_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_108_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_108/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="notlhs6_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="notrhs5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="23" slack="0"/>
<pin id="524" dir="0" index="1" bw="23" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/13 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_51_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_51/13 "/>
</bind>
</comp>

<comp id="534" class="1004" name="notlhs8_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="notrhs7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="23" slack="0"/>
<pin id="542" dir="0" index="1" bw="23" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_52_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/13 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_53_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_53/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_55_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_55/13 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_162_to_int_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_162_to_int/20 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_65_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="6" slack="0"/>
<pin id="572" dir="0" index="3" bw="6" slack="0"/>
<pin id="573" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/20 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_116_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_116/20 "/>
</bind>
</comp>

<comp id="582" class="1004" name="outputImage_load_5_t_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="outputImage_load_5_t/20 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_67_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/20 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_118_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_118/20 "/>
</bind>
</comp>

<comp id="600" class="1004" name="notlhs7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/20 "/>
</bind>
</comp>

<comp id="606" class="1004" name="notrhs8_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="23" slack="0"/>
<pin id="608" dir="0" index="1" bw="23" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs8/20 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_69_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_69/20 "/>
</bind>
</comp>

<comp id="618" class="1004" name="notlhs9_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs9/20 "/>
</bind>
</comp>

<comp id="624" class="1004" name="notrhs2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="23" slack="0"/>
<pin id="626" dir="0" index="1" bw="23" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/20 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_70_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_70/20 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_71_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_71/20 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_73_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_73/20 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_cond_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="14"/>
<pin id="650" dir="0" index="1" bw="1" slack="16"/>
<pin id="651" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/20 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_118_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_cast/20 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_135_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="19" slack="16"/>
<pin id="658" dir="0" index="1" bw="10" slack="0"/>
<pin id="659" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_135/20 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_149_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="20" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_149_cast/20 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_170_to_int_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_170_to_int/28 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_83_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="0" index="3" bw="7" slack="0"/>
<pin id="675" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/28 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_136_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_136/28 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_171_to_int_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_171_to_int/28 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_85_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="0"/>
<pin id="690" dir="0" index="1" bw="64" slack="0"/>
<pin id="691" dir="0" index="2" bw="7" slack="0"/>
<pin id="692" dir="0" index="3" bw="7" slack="0"/>
<pin id="693" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/28 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_137_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_137/28 "/>
</bind>
</comp>

<comp id="702" class="1004" name="notlhs_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="0" index="1" bw="11" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/28 "/>
</bind>
</comp>

<comp id="708" class="1004" name="notrhs_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="52" slack="0"/>
<pin id="710" dir="0" index="1" bw="52" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/28 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_87_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_87/28 "/>
</bind>
</comp>

<comp id="720" class="1004" name="notlhs5_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/28 "/>
</bind>
</comp>

<comp id="726" class="1004" name="notrhs6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="52" slack="0"/>
<pin id="728" dir="0" index="1" bw="52" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/28 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_88_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_88/28 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_89_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_89/28 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_91_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_91/28 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_86_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="10" slack="0"/>
<pin id="753" dir="0" index="2" bw="5" slack="0"/>
<pin id="754" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/30 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_93_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="0"/>
<pin id="760" dir="0" index="1" bw="10" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_93/30 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_139_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="19" slack="0"/>
<pin id="768" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_139_cast/30 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_95_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="0"/>
<pin id="772" dir="0" index="1" bw="10" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_95/30 "/>
</bind>
</comp>

<comp id="776" class="1004" name="y2_assign_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y2_assign_1/30 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_97_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="19" slack="0"/>
<pin id="784" dir="0" index="1" bw="10" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_97/30 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_141_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="19" slack="0"/>
<pin id="792" dir="1" index="1" bw="20" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_cast/30 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_101_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="10" slack="0"/>
<pin id="797" dir="0" index="2" bw="5" slack="0"/>
<pin id="798" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/31 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_103_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="10" slack="0"/>
<pin id="804" dir="0" index="1" bw="10" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_103/31 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_112_cast_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="10" slack="0"/>
<pin id="810" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_112_cast/31 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_110_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="19" slack="1"/>
<pin id="814" dir="0" index="1" bw="10" slack="0"/>
<pin id="815" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/31 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_145_cast_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="20" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_145_cast/31 "/>
</bind>
</comp>

<comp id="822" class="1004" name="y_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="1"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/31 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_114_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="5"/>
<pin id="830" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114_cast/36 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_112_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="19" slack="6"/>
<pin id="834" dir="0" index="1" bw="10" slack="0"/>
<pin id="835" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/36 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_146_cast_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="20" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_146_cast/36 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_159_to_int_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_159_to_int/38 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_56_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="6" slack="0"/>
<pin id="850" dir="0" index="3" bw="6" slack="0"/>
<pin id="851" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/38 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_113_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_113/38 "/>
</bind>
</comp>

<comp id="860" class="1004" name="outputImage_load_3_t_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="outputImage_load_3_t/38 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_58_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="0" index="2" bw="6" slack="0"/>
<pin id="868" dir="0" index="3" bw="6" slack="0"/>
<pin id="869" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/38 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_114_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_114/38 "/>
</bind>
</comp>

<comp id="878" class="1004" name="notlhs1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/38 "/>
</bind>
</comp>

<comp id="884" class="1004" name="notrhs9_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="23" slack="0"/>
<pin id="886" dir="0" index="1" bw="23" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/38 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_60_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_60/38 "/>
</bind>
</comp>

<comp id="896" class="1004" name="notlhs2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/38 "/>
</bind>
</comp>

<comp id="902" class="1004" name="notrhs1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="23" slack="0"/>
<pin id="904" dir="0" index="1" bw="23" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/38 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_61_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_61/38 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_62_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_62/38 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_64_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_64/38 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_116_cast_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="7"/>
<pin id="928" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_116_cast/38 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_122_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="19" slack="8"/>
<pin id="932" dir="0" index="1" bw="10" slack="0"/>
<pin id="933" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/38 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_147_cast_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="20" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_cast/38 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_125_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="19" slack="8"/>
<pin id="942" dir="0" index="1" bw="10" slack="0"/>
<pin id="943" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_125/38 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_148_cast_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="20" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_cast/38 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_165_to_int_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_165_to_int/45 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_74_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="0" index="2" bw="6" slack="0"/>
<pin id="958" dir="0" index="3" bw="6" slack="0"/>
<pin id="959" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/45 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_133_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_133/45 "/>
</bind>
</comp>

<comp id="968" class="1004" name="outputImage_load_7_t_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="outputImage_load_7_t/45 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_76_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="0" index="2" bw="6" slack="0"/>
<pin id="976" dir="0" index="3" bw="6" slack="0"/>
<pin id="977" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/45 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_134_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_134/45 "/>
</bind>
</comp>

<comp id="986" class="1004" name="notlhs3_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="0"/>
<pin id="988" dir="0" index="1" bw="8" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/45 "/>
</bind>
</comp>

<comp id="992" class="1004" name="notrhs3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="23" slack="0"/>
<pin id="994" dir="0" index="1" bw="23" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/45 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_78_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_78/45 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="notlhs4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/45 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="notrhs4_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="23" slack="0"/>
<pin id="1012" dir="0" index="1" bw="23" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/45 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_79_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_79/45 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_80_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_80/45 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_82_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_82/45 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="or_cond4_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="14"/>
<pin id="1036" dir="0" index="1" bw="1" slack="15"/>
<pin id="1037" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond4/45 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_122_cast_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="10" slack="0"/>
<pin id="1040" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_cast/45 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_138_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="19" slack="15"/>
<pin id="1044" dir="0" index="1" bw="10" slack="0"/>
<pin id="1045" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_138/45 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_150_cast_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="20" slack="0"/>
<pin id="1049" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_150_cast/45 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_125_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="10" slack="14"/>
<pin id="1054" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125_cast/45 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_139_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="19" slack="15"/>
<pin id="1058" dir="0" index="1" bw="10" slack="0"/>
<pin id="1059" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_139/45 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_151_cast_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="20" slack="0"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_151_cast/45 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_176_to_int_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_176_to_int/53 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_92_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="11" slack="0"/>
<pin id="1072" dir="0" index="1" bw="64" slack="0"/>
<pin id="1073" dir="0" index="2" bw="7" slack="0"/>
<pin id="1074" dir="0" index="3" bw="7" slack="0"/>
<pin id="1075" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/53 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_140_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="64" slack="0"/>
<pin id="1082" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_140/53 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_178_to_int_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="64" slack="1"/>
<pin id="1086" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_178_to_int/53 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_94_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="11" slack="0"/>
<pin id="1090" dir="0" index="1" bw="64" slack="0"/>
<pin id="1091" dir="0" index="2" bw="7" slack="0"/>
<pin id="1092" dir="0" index="3" bw="7" slack="0"/>
<pin id="1093" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/53 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_141_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="0"/>
<pin id="1100" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_141/53 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="notlhs10_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="11" slack="0"/>
<pin id="1104" dir="0" index="1" bw="11" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs10/53 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="notrhs10_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="52" slack="0"/>
<pin id="1110" dir="0" index="1" bw="52" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs10/53 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_96_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_96/53 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="notlhs11_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="11" slack="0"/>
<pin id="1122" dir="0" index="1" bw="11" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs11/53 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="notrhs11_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="52" slack="0"/>
<pin id="1128" dir="0" index="1" bw="52" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs11/53 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_127_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_127/53 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_128_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_128/53 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_130_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_130/53 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="x_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="23"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/54 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="i_13_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="10" slack="0"/>
<pin id="1161" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_98_cast_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="20" slack="1"/>
<pin id="1166" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98_cast "/>
</bind>
</comp>

<comp id="1172" class="1005" name="j_12_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="0"/>
<pin id="1174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_12 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="y_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="0"/>
<pin id="1182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_103_cast_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="20" slack="1"/>
<pin id="1187" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103_cast "/>
</bind>
</comp>

<comp id="1191" class="1005" name="tmp_s_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="9"/>
<pin id="1193" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_135_cast_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="20" slack="1"/>
<pin id="1198" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_135_cast "/>
</bind>
</comp>

<comp id="1205" class="1005" name="x_2_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="0"/>
<pin id="1207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="morphOpening_addr_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="18" slack="1"/>
<pin id="1212" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="morphOpening_addr "/>
</bind>
</comp>

<comp id="1215" class="1005" name="outputImage_addr_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="18" slack="1"/>
<pin id="1217" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_addr_1 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="outputImage_addr_5_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="18" slack="8"/>
<pin id="1223" dir="1" index="1" bw="18" slack="8"/>
</pin_list>
<bind>
<opset="outputImage_addr_5 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_100_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="23"/>
<pin id="1228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_102_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="7"/>
<pin id="1232" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="outputImage_addr_4_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="18" slack="1"/>
<pin id="1237" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_addr_4 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="or_cond_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="9"/>
<pin id="1248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1250" class="1005" name="outputImage_addr_8_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="18" slack="1"/>
<pin id="1252" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_addr_8 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_91_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_139_cast_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="20" slack="1"/>
<pin id="1264" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139_cast "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_95_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="8"/>
<pin id="1272" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_141_cast_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="20" slack="8"/>
<pin id="1277" dir="1" index="1" bw="20" slack="8"/>
</pin_list>
<bind>
<opset="tmp_141_cast "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_103_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="7"/>
<pin id="1286" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="outputImage_addr_2_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="18" slack="1"/>
<pin id="1291" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_addr_2 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="y_2_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="10" slack="1"/>
<pin id="1296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="outputImage_addr_3_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="18" slack="1"/>
<pin id="1301" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_addr_3 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="outputImage_addr_6_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="18" slack="1"/>
<pin id="1310" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_addr_6 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="outputImage_addr_7_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="18" slack="5"/>
<pin id="1315" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="outputImage_addr_7 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="or_cond4_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="9"/>
<pin id="1324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond4 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="outputImage_addr_9_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="18" slack="1"/>
<pin id="1328" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outputImage_addr_9 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="outputImage_addr_10_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="18" slack="6"/>
<pin id="1333" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="outputImage_addr_10 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_130_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="1"/>
<pin id="1339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_130 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="x_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="10" slack="1"/>
<pin id="1343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="72" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="136" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="65" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="65" pin="7"/><net_sink comp="243" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="199" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="227" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="223" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="65" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="280"><net_src comp="65" pin="7"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="235" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="65" pin=4"/></net>

<net id="291"><net_src comp="65" pin="7"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="294"><net_src comp="65" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="235" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="65" pin=4"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="305"><net_src comp="243" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="311"><net_src comp="252" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="317"><net_src comp="240" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="65" pin=4"/></net>

<net id="323"><net_src comp="170" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="6" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="170" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="170" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="181" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="6" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="181" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="181" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="373"><net_src comp="192" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="6" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="192" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="192" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="192" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="4" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="192" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="22" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="14" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="203" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="6" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="203" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="12" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="203" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="448"><net_src comp="429" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="458"><net_src comp="93" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="199" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="4" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="261" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="483"><net_src comp="281" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="32" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="480" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="274" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="30" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="32" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="515"><net_src comp="498" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="484" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="36" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="494" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="516" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="502" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="36" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="512" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="534" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="528" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="248" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="295" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="30" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="32" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="34" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="564" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="288" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="30" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="32" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="34" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="582" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="568" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="36" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="578" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="38" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="600" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="586" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="36" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="596" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="38" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="618" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="612" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="248" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="655"><net_src comp="261" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="669"><net_src comp="308" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="42" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="46" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="666" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="302" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="42" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="44" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="46" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="701"><net_src comp="684" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="670" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="48" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="680" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="50" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="702" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="688" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="48" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="698" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="50" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="720" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="714" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="257" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="54" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="215" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="56" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="763"><net_src comp="14" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="215" pin="4"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="16" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="215" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="52" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="215" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="12" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="14" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="16" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="54" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="227" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="56" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="227" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="52" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="267" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="826"><net_src comp="211" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="22" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="223" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="845"><net_src comp="281" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="852"><net_src comp="30" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="842" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="32" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="34" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="859"><net_src comp="842" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="274" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="870"><net_src comp="30" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="32" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="34" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="877"><net_src comp="860" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="846" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="36" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="856" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="38" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="878" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="864" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="36" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="874" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="38" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="896" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="890" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="908" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="248" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="223" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="926" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="938"><net_src comp="930" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="944"><net_src comp="926" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="953"><net_src comp="295" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="960"><net_src comp="30" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="950" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="32" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="963"><net_src comp="34" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="967"><net_src comp="950" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="288" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="978"><net_src comp="30" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="968" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="980"><net_src comp="32" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="981"><net_src comp="34" pin="0"/><net_sink comp="972" pin=3"/></net>

<net id="985"><net_src comp="968" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="954" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="36" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="964" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="38" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="986" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="972" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="36" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="982" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="38" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="1004" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="998" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="248" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1041"><net_src comp="267" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="1042" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1055"><net_src comp="223" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="1056" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1069"><net_src comp="308" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1076"><net_src comp="42" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1078"><net_src comp="44" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1079"><net_src comp="46" pin="0"/><net_sink comp="1070" pin=3"/></net>

<net id="1083"><net_src comp="1066" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="302" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1094"><net_src comp="42" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="1084" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1096"><net_src comp="44" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1097"><net_src comp="46" pin="0"/><net_sink comp="1088" pin=3"/></net>

<net id="1101"><net_src comp="1084" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1070" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="48" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1080" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="50" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1102" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="1088" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1098" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="50" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1120" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1114" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1132" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="257" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="223" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="22" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1162"><net_src comp="325" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1167"><net_src comp="339" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1175"><net_src comp="349" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1183"><net_src comp="375" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1188"><net_src comp="389" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1194"><net_src comp="393" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1199"><net_src comp="413" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1208"><net_src comp="423" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1213"><net_src comp="72" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="1218"><net_src comp="79" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="1224"><net_src comp="86" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="1229"><net_src comp="454" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="460" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1238"><net_src comp="100" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="1249"><net_src comp="648" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="112" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="1258"><net_src comp="744" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1265"><net_src comp="766" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1268"><net_src comp="1262" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1269"><net_src comp="1262" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1273"><net_src comp="770" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1278"><net_src comp="790" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1287"><net_src comp="802" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1292"><net_src comp="120" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="1297"><net_src comp="822" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1302"><net_src comp="128" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="1311"><net_src comp="136" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="1316"><net_src comp="143" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="1325"><net_src comp="1034" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="151" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="1334"><net_src comp="159" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="1340"><net_src comp="1144" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1344"><net_src comp="1150" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="227" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputImage | {3 6 13 20 29 38 45 54 }
	Port: morphOpening | {}
 - Input state : 
	Port: distanceTransform : outputImage | {6 7 11 12 13 14 18 19 20 21 26 27 31 32 36 37 38 39 43 44 45 46 51 52 }
	Port: distanceTransform : morphOpening | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_13 : 1
		StgValue_60 : 2
		tmp : 1
		tmp_98_cast : 2
	State 3
		exitcond2 : 1
		j_12 : 1
		StgValue_69 : 2
		tmp_97_cast : 1
		tmp_84 : 2
		tmp_136_cast : 3
		outputImage_addr : 4
		StgValue_74 : 5
	State 4
		exitcond1 : 1
		y : 1
		StgValue_81 : 2
		tmp_75 : 1
		tmp_103_cast : 2
		tmp_s : 1
		y2_assign : 1
		tmp_77 : 2
		tmp_135_cast : 3
	State 5
		exitcond : 1
		x_2 : 1
		StgValue_94 : 2
		tmp_102_cast : 1
		tmp_98 : 2
		tmp_142_cast : 3
		morphOpening_addr : 4
		outputImage_addr_1 : 4
		tmp_99 : 2
		tmp_143_cast : 3
		outputImage_addr_5 : 4
		morphOpening_load : 5
	State 6
		tmp_100 : 1
		StgValue_107 : 2
		StgValue_111 : 1
		tmp_109_cast : 1
		tmp_105 : 2
		tmp_144_cast : 3
		outputImage_addr_4 : 4
		outputImage_load : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_47 : 1
		tmp_107 : 1
		tmp_49 : 1
		tmp_108 : 1
		notlhs6 : 2
		notrhs5 : 2
		tmp_51 : 3
		notlhs8 : 2
		notrhs7 : 2
		tmp_52 : 3
		tmp_53 : 3
		tmp_55 : 3
		StgValue_141 : 3
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_65 : 1
		tmp_116 : 1
		tmp_67 : 1
		tmp_118 : 1
		notlhs7 : 2
		notrhs8 : 2
		tmp_69 : 3
		notlhs9 : 2
		notrhs2 : 2
		tmp_70 : 3
		tmp_71 : 3
		tmp_73 : 3
		StgValue_169 : 3
		tmp_118_cast : 1
		tmp_135 : 2
		tmp_149_cast : 3
		outputImage_addr_8 : 4
		outputImage_load_8 : 5
	State 21
		tmp_119 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp_121 : 1
	State 28
		tmp_83 : 1
		tmp_136 : 1
		tmp_85 : 1
		tmp_137 : 1
		notlhs : 2
		notrhs : 2
		tmp_87 : 3
		notlhs5 : 2
		notrhs6 : 2
		tmp_88 : 3
		tmp_89 : 3
		tmp_91 : 3
		StgValue_206 : 3
	State 29
	State 30
		tmp_86 : 1
		StgValue_215 : 2
		tmp_93 : 1
		tmp_139_cast : 2
		tmp_95 : 1
		y2_assign_1 : 1
		tmp_97 : 2
		tmp_141_cast : 3
	State 31
		tmp_101 : 1
		StgValue_227 : 2
		tmp_103 : 1
		StgValue_229 : 2
		tmp_109 : 1
		tmp_112_cast : 2
		tmp_110 : 3
		tmp_145_cast : 4
		outputImage_addr_2 : 5
		outputImage_load_2 : 6
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_112 : 1
		tmp_146_cast : 2
		outputImage_addr_3 : 3
		outputImage_load_3 : 4
	State 37
	State 38
		tmp_56 : 1
		tmp_113 : 1
		tmp_58 : 1
		tmp_114 : 1
		notlhs1 : 2
		notrhs9 : 2
		tmp_60 : 3
		notlhs2 : 2
		notrhs1 : 2
		tmp_61 : 3
		tmp_62 : 3
		tmp_64 : 3
		StgValue_265 : 3
		tmp_122 : 1
		tmp_147_cast : 2
		outputImage_addr_6 : 3
		tmp_125 : 1
		tmp_148_cast : 2
		outputImage_addr_7 : 3
		outputImage_load_6 : 4
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		tmp_74 : 1
		tmp_133 : 1
		tmp_76 : 1
		tmp_134 : 1
		notlhs3 : 2
		notrhs3 : 2
		tmp_78 : 3
		notlhs4 : 2
		notrhs4 : 2
		tmp_79 : 3
		tmp_80 : 3
		tmp_82 : 3
		StgValue_300 : 3
		tmp_122_cast : 1
		tmp_138 : 2
		tmp_150_cast : 3
		outputImage_addr_9 : 4
		outputImage_load_10 : 5
		tmp_139 : 1
		tmp_151_cast : 2
		outputImage_addr_10 : 3
	State 46
		tmp_123 : 1
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		tmp_126 : 1
	State 53
		tmp_92 : 1
		tmp_140 : 1
		tmp_94 : 1
		tmp_141 : 1
		notlhs10 : 2
		notrhs10 : 2
		tmp_96 : 3
		notlhs11 : 2
		notrhs11 : 2
		tmp_127 : 3
		tmp_128 : 3
		tmp_130 : 3
		StgValue_341 : 3
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_252      |    3    |   509   |   1165  |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_257      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_235      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond3_fu_319   |    0    |    0    |    13   |
|          |   exitcond2_fu_343   |    0    |    0    |    13   |
|          |   exitcond1_fu_369   |    0    |    0    |    13   |
|          |     tmp_s_fu_393     |    0    |    0    |    13   |
|          |    exitcond_fu_417   |    0    |    0    |    13   |
|          |    tmp_100_fu_454    |    0    |    0    |    11   |
|          |    tmp_102_fu_460    |    0    |    0    |    13   |
|          |    notlhs6_fu_516    |    0    |    0    |    11   |
|          |    notrhs5_fu_522    |    0    |    0    |    18   |
|          |    notlhs8_fu_534    |    0    |    0    |    11   |
|          |    notrhs7_fu_540    |    0    |    0    |    18   |
|          |    notlhs7_fu_600    |    0    |    0    |    11   |
|          |    notrhs8_fu_606    |    0    |    0    |    18   |
|          |    notlhs9_fu_618    |    0    |    0    |    11   |
|          |    notrhs2_fu_624    |    0    |    0    |    18   |
|          |     notlhs_fu_702    |    0    |    0    |    13   |
|   icmp   |     notrhs_fu_708    |    0    |    0    |    29   |
|          |    notlhs5_fu_720    |    0    |    0    |    13   |
|          |    notrhs6_fu_726    |    0    |    0    |    29   |
|          |     tmp_95_fu_770    |    0    |    0    |    13   |
|          |    tmp_103_fu_802    |    0    |    0    |    13   |
|          |    notlhs1_fu_878    |    0    |    0    |    11   |
|          |    notrhs9_fu_884    |    0    |    0    |    18   |
|          |    notlhs2_fu_896    |    0    |    0    |    11   |
|          |    notrhs1_fu_902    |    0    |    0    |    18   |
|          |    notlhs3_fu_986    |    0    |    0    |    11   |
|          |    notrhs3_fu_992    |    0    |    0    |    18   |
|          |    notlhs4_fu_1004   |    0    |    0    |    11   |
|          |    notrhs4_fu_1010   |    0    |    0    |    18   |
|          |   notlhs10_fu_1102   |    0    |    0    |    13   |
|          |   notrhs10_fu_1108   |    0    |    0    |    29   |
|          |   notlhs11_fu_1120   |    0    |    0    |    13   |
|          |   notrhs11_fu_1126   |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_261      |    0    |    0    |    17   |
|          |      grp_fu_267      |    0    |    0    |    17   |
|          |      i_13_fu_325     |    0    |    0    |    17   |
|          |      j_12_fu_349     |    0    |    0    |    17   |
|          |     tmp_84_fu_359    |    0    |    0    |    26   |
|          |       y_fu_375       |    0    |    0    |    17   |
|          |   y2_assign_fu_399   |    0    |    0    |    17   |
|          |      x_2_fu_423      |    0    |    0    |    17   |
|          |     tmp_98_fu_433    |    0    |    0    |    26   |
|          |     tmp_99_fu_444    |    0    |    0    |    26   |
|    add   |    tmp_105_fu_470    |    0    |    0    |    26   |
|          |    tmp_135_fu_656    |    0    |    0    |    26   |
|          |  y2_assign_1_fu_776  |    0    |    0    |    17   |
|          |    tmp_110_fu_812    |    0    |    0    |    26   |
|          |      y_2_fu_822      |    0    |    0    |    17   |
|          |    tmp_112_fu_832    |    0    |    0    |    26   |
|          |    tmp_122_fu_930    |    0    |    0    |    26   |
|          |    tmp_125_fu_940    |    0    |    0    |    26   |
|          |    tmp_138_fu_1042   |    0    |    0    |    26   |
|          |    tmp_139_fu_1056   |    0    |    0    |    26   |
|          |       x_fu_1150      |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|  fptrunc |      grp_fu_240      |    0    |   128   |   284   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_248      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|   fpext  |      grp_fu_243      |    0    |   100   |   137   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_53_fu_552    |    0    |    0    |    8    |
|          |     tmp_55_fu_558    |    0    |    0    |    8    |
|          |     tmp_71_fu_636    |    0    |    0    |    8    |
|          |     tmp_73_fu_642    |    0    |    0    |    8    |
|          |    or_cond_fu_648    |    0    |    0    |    8    |
|          |     tmp_89_fu_738    |    0    |    0    |    8    |
|    and   |     tmp_91_fu_744    |    0    |    0    |    8    |
|          |     tmp_62_fu_914    |    0    |    0    |    8    |
|          |     tmp_64_fu_920    |    0    |    0    |    8    |
|          |    tmp_80_fu_1022    |    0    |    0    |    8    |
|          |    tmp_82_fu_1028    |    0    |    0    |    8    |
|          |   or_cond4_fu_1034   |    0    |    0    |    8    |
|          |    tmp_128_fu_1138   |    0    |    0    |    8    |
|          |    tmp_130_fu_1144   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_51_fu_528    |    0    |    0    |    8    |
|          |     tmp_52_fu_546    |    0    |    0    |    8    |
|          |     tmp_69_fu_612    |    0    |    0    |    8    |
|          |     tmp_70_fu_630    |    0    |    0    |    8    |
|          |     tmp_87_fu_714    |    0    |    0    |    8    |
|    or    |     tmp_88_fu_732    |    0    |    0    |    8    |
|          |     tmp_60_fu_890    |    0    |    0    |    8    |
|          |     tmp_61_fu_908    |    0    |    0    |    8    |
|          |     tmp_78_fu_998    |    0    |    0    |    8    |
|          |    tmp_79_fu_1016    |    0    |    0    |    8    |
|          |    tmp_96_fu_1114    |    0    |    0    |    8    |
|          |    tmp_127_fu_1132   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_331      |    0    |    0    |    0    |
|          |     tmp_75_fu_381    |    0    |    0    |    0    |
|bitconcatenate|     tmp_77_fu_405    |    0    |    0    |    0    |
|          |     tmp_93_fu_758    |    0    |    0    |    0    |
|          |     tmp_97_fu_782    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_98_cast_fu_339  |    0    |    0    |    0    |
|          |  tmp_97_cast_fu_355  |    0    |    0    |    0    |
|          |  tmp_136_cast_fu_364 |    0    |    0    |    0    |
|          |  tmp_103_cast_fu_389 |    0    |    0    |    0    |
|          |  tmp_102_cast_fu_429 |    0    |    0    |    0    |
|          |  tmp_142_cast_fu_438 |    0    |    0    |    0    |
|          |  tmp_109_cast_fu_466 |    0    |    0    |    0    |
|          |  tmp_144_cast_fu_475 |    0    |    0    |    0    |
|          |  tmp_118_cast_fu_652 |    0    |    0    |    0    |
|          |  tmp_141_cast_fu_790 |    0    |    0    |    0    |
|   zext   |  tmp_112_cast_fu_808 |    0    |    0    |    0    |
|          |  tmp_145_cast_fu_817 |    0    |    0    |    0    |
|          |  tmp_114_cast_fu_828 |    0    |    0    |    0    |
|          |  tmp_146_cast_fu_837 |    0    |    0    |    0    |
|          |  tmp_116_cast_fu_926 |    0    |    0    |    0    |
|          |  tmp_147_cast_fu_935 |    0    |    0    |    0    |
|          |  tmp_148_cast_fu_945 |    0    |    0    |    0    |
|          | tmp_122_cast_fu_1038 |    0    |    0    |    0    |
|          | tmp_150_cast_fu_1047 |    0    |    0    |    0    |
|          | tmp_125_cast_fu_1052 |    0    |    0    |    0    |
|          | tmp_151_cast_fu_1061 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_135_cast_fu_413 |    0    |    0    |    0    |
|   sext   |  tmp_143_cast_fu_449 |    0    |    0    |    0    |
|          |  tmp_149_cast_fu_661 |    0    |    0    |    0    |
|          |  tmp_139_cast_fu_766 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_47_fu_484    |    0    |    0    |    0    |
|          |     tmp_49_fu_502    |    0    |    0    |    0    |
|          |     tmp_65_fu_568    |    0    |    0    |    0    |
|          |     tmp_67_fu_586    |    0    |    0    |    0    |
|          |     tmp_83_fu_670    |    0    |    0    |    0    |
|partselect|     tmp_85_fu_688    |    0    |    0    |    0    |
|          |     tmp_56_fu_846    |    0    |    0    |    0    |
|          |     tmp_58_fu_864    |    0    |    0    |    0    |
|          |     tmp_74_fu_954    |    0    |    0    |    0    |
|          |     tmp_76_fu_972    |    0    |    0    |    0    |
|          |    tmp_92_fu_1070    |    0    |    0    |    0    |
|          |    tmp_94_fu_1088    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_107_fu_494    |    0    |    0    |    0    |
|          |    tmp_108_fu_512    |    0    |    0    |    0    |
|          |    tmp_116_fu_578    |    0    |    0    |    0    |
|          |    tmp_118_fu_596    |    0    |    0    |    0    |
|          |    tmp_136_fu_680    |    0    |    0    |    0    |
|   trunc  |    tmp_137_fu_698    |    0    |    0    |    0    |
|          |    tmp_113_fu_856    |    0    |    0    |    0    |
|          |    tmp_114_fu_874    |    0    |    0    |    0    |
|          |    tmp_133_fu_964    |    0    |    0    |    0    |
|          |    tmp_134_fu_982    |    0    |    0    |    0    |
|          |    tmp_140_fu_1080   |    0    |    0    |    0    |
|          |    tmp_141_fu_1098   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_86_fu_750    |    0    |    0    |    0    |
|          |    tmp_101_fu_794    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   1138  |   3863  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i_13_reg_1159       |   10   |
|          i_reg_166         |   10   |
|        j_12_reg_1172       |   10   |
|          j_reg_177         |   10   |
| morphOpening_addr_reg_1210 |   18   |
|      or_cond4_reg_1322     |    1   |
|      or_cond_reg_1246      |    1   |
|outputImage_addr_10_reg_1331|   18   |
| outputImage_addr_1_reg_1215|   18   |
| outputImage_addr_2_reg_1289|   18   |
| outputImage_addr_3_reg_1299|   18   |
| outputImage_addr_4_reg_1235|   18   |
| outputImage_addr_5_reg_1221|   18   |
| outputImage_addr_6_reg_1308|   18   |
| outputImage_addr_7_reg_1313|   18   |
| outputImage_addr_8_reg_1250|   18   |
| outputImage_addr_9_reg_1326|   18   |
|           reg_274          |   32   |
|           reg_281          |   32   |
|           reg_288          |   32   |
|           reg_295          |   32   |
|           reg_302          |   64   |
|           reg_308          |   64   |
|           reg_314          |   32   |
|      tmp_100_reg_1226      |    1   |
|      tmp_102_reg_1230      |    1   |
|    tmp_103_cast_reg_1185   |   20   |
|      tmp_103_reg_1284      |    1   |
|      tmp_130_reg_1337      |    1   |
|    tmp_135_cast_reg_1196   |   20   |
|    tmp_139_cast_reg_1262   |   20   |
|    tmp_141_cast_reg_1275   |   20   |
|       tmp_91_reg_1255      |    1   |
|       tmp_95_reg_1270      |    1   |
|    tmp_98_cast_reg_1164    |   20   |
|       tmp_s_reg_1191       |    1   |
|     x1_assign_1_reg_223    |   10   |
|      x1_assign_reg_199     |   10   |
|        x_2_reg_1205        |   10   |
|         x_reg_1341         |   10   |
|     y1_assign_1_reg_211    |   10   |
|      y1_assign_reg_188     |   10   |
|        y_2_reg_1294        |   10   |
|         y_reg_1180         |   10   |
+----------------------------+--------+
|            Total           |   715  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_65  |  p0  |  12  |  18  |   216  ||    53   |
|   grp_access_fu_65  |  p1  |   4  |  32  |   128  ||    15   |
|   grp_access_fu_65  |  p2  |   9  |   0  |    0   ||    44   |
|   grp_access_fu_65  |  p4  |   3  |  18  |   54   ||    15   |
|   grp_access_fu_93  |  p0  |   2  |  18  |   36   ||    9    |
|  x1_assign_reg_199  |  p0  |   2  |  10  |   20   ||    9    |
| y1_assign_1_reg_211 |  p0  |   2  |  10  |   20   ||    9    |
| x1_assign_1_reg_223 |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_235     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_243     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_248     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_248     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_267     |  p1  |   2  |  10  |   20   ||    9    |
|       reg_274       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_288       |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   898  || 25.6818 ||   226   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1138  |  3863  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   226  |
|  Register |    -   |    -   |   715  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   25   |  1853  |  4089  |
+-----------+--------+--------+--------+--------+
