// Seed: 3823163073
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3
);
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output id_18;
  input id_17;
  output id_16;
  inout id_15;
  output id_14;
  inout id_13;
  inout id_12;
  inout id_11;
  input id_10;
  output id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_18 = 1'b0;
  assign id_2[{1, 1}] = id_12;
  always @(posedge 1) begin
    id_11 <= 1;
  end
endmodule
