COMMERCIAL;
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
##########################################################################
# Frequency Declerations
##########################################################################
FREQUENCY NET "clk_in_int" 100.0 MHz ;
FREQUENCY NET "sclk" 200.0 MHz PAR_ADJ 40.0 ;
FREQUENCY NET "clocking/clkos" 400.0 MHz PAR_ADJ 80.0 ;
FREQUENCY NET "sclk2x" 400.0 MHz PAR_ADJ 80.0 ;

##########################################################################
# Block, Maxdelay, Multicycle preferences
##########################################################################

BLOCK PATH FROM PORT "rst_*" ;
BLOCK NET "*read_pulse_tap*" ;

MAXDELAY NET "*/U1_ddr3_sdram_mem_io_top/ddr3_read_data_out*" 4.50 ns;
MAXDELAY NET "*/U1_ddr3_sdram_mem_io_top/datavalid_o_*" 4.40 nS ;
MAXDELAY NET "*/U1_ddr3_sdram_mem_io_top/ddrin_*" 3.00 nS ;

MAXDELAY NET "*/wl_dyndel*" 4.50 nS ;
MAXDELAY NET "*/wl_dyndelpol*" 4.50 nS ;
MAXDELAY NET "*/wl_act_cntl*" 10.0 nS ;
MULTICYCLE FROM CELL "*/wl_act_cntl_r"  2.000000 X ;
MULTICYCLE FROM CELL "*/wl_act"  2.000000 X ;
MULTICYCLE FROM CELL "*/uddcntln"  2.000000 X ;

#Half SCLK clock path
MAXDELAY TO CELL "*/dq_read_o_n0*" 5.0 ns ;

#sclk(-)  or sclk(+) to sclk2x(+)
MAXDELAY TO CELL "*/dq_read_o_t2_sclk*" 2.5 ns ;

#Half sclk2x clock path
MAXDELAY TO CELL "*/dq_read_o_n00*" 2.5 ns ;

#Mux input and output paths
MAXDELAY NET "*/dq_read_o_p01*" 0.70 ns ;
MAXDELAY NET "*/dq_read_o_n00*" 0.70 ns ;
MAXDELAY NET "*/dqs_read*" 0.70 ns ;

##########################################################################
# CSM logic preferences
##########################################################################
BLOCK PATH FROM CLKNET "clk_in_int" TO CLKNET "sclk" ; 
BLOCK PATH FROM CLKNET "clk_in_int" TO CLKNET "*clocking/clkos" ; 
BLOCK PATH FROM CLKNET "sclk" TO CLKNET "clk_in_int" ; 
BLOCK PATH FROM CLKNET "*sclk2x" TO CLKNET "clk_in_int" ;
BLOCK PATH FROM CLKNET "clk_in_int" TO CLKNET "*eclk" ;

BLOCK PATH FROM CLKNET "*clocking/clkos" TO CLKNET "*eclk" ;
BLOCK PATH FROM CLKNET "*clocking/clkos" TO CLKNET "sclk" ;
BLOCK PATH FROM CLKNET "*sclk2x" TO CLKNET "*clocking/clkos" ;

MAXDELAY NET "*clocking/pll_phase*" 2.50 ns;
MAXDELAY NET "*dqclk1bar_ff" 0.65 ns ;
MAXDELAY NET "*eclk" 1.20 ns ;
MAXDELAY NET "*clocking/stop" 0.80 ns ;
MAXDELAY NET "*clocking/clkos" 1.10 ns ;
