\hypertarget{group___s_d_i_o___clock___bypass}{}\section{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}
\label{group___s_d_i_o___clock___bypass}\index{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000000)
\item 
\#define \hyperlink{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000400)
\item 
\#define \hyperlink{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}(B\+Y\+P\+A\+SS)
\item 
\#define \hyperlink{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000000)
\item 
\#define \hyperlink{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000400)
\item 
\#define \hyperlink{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}(B\+Y\+P\+A\+SS)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}!I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS@{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}}
\index{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS@{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}!S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}{IS_SDIO_CLOCK_BYPASS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS(
\begin{DoxyParamCaption}
\item[{}]{B\+Y\+P\+A\+SS}
\end{DoxyParamCaption}
)}\hypertarget{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}{}\label{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}
{\bfseries Value\+:}
\begin{DoxyCode}
(((BYPASS) == \hyperlink{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{SDIO\_ClockBypass\_Disable}) || \(\backslash\)
                                     ((BYPASS) == \hyperlink{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{SDIO\_ClockBypass\_Enable}))
\end{DoxyCode}


Definition at line 137 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}!I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS@{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}}
\index{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS@{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}!S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}{IS_SDIO_CLOCK_BYPASS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS(
\begin{DoxyParamCaption}
\item[{}]{B\+Y\+P\+A\+SS}
\end{DoxyParamCaption}
)}\hypertarget{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}{}\label{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}
{\bfseries Value\+:}
\begin{DoxyCode}
(((BYPASS) == \hyperlink{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{SDIO\_ClockBypass\_Disable}) || \(\backslash\)
                                     ((BYPASS) == \hyperlink{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{SDIO\_ClockBypass\_Enable}))
\end{DoxyCode}


Definition at line 137 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}!S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}!S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}{SDIO_ClockBypass_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable~(({\bf uint32\+\_\+t})0x00000000)}\hypertarget{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{}\label{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}


Definition at line 135 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}!S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}!S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable}{SDIO_ClockBypass_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Disable~(({\bf uint32\+\_\+t})0x00000000)}\hypertarget{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{}\label{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}


Definition at line 135 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}!S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}!S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}{SDIO_ClockBypass_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable~(({\bf uint32\+\_\+t})0x00000400)}\hypertarget{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{}\label{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}


Definition at line 136 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}!S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable@{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}!S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable}{SDIO_ClockBypass_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+Clock\+Bypass\+\_\+\+Enable~(({\bf uint32\+\_\+t})0x00000400)}\hypertarget{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{}\label{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}


Definition at line 136 of file stm32f10x\+\_\+sdio.\+h.

