<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: include/regs/xmega_portcfg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_portcfg.h File Reference</h1>
<p>XMEGA Port Configuration (PORTCFG) Register Definitions.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="memory-map_8h_source.html">chip/memory-map.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__portcfg_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga671545fbd4b3a9bdf42c17a7939f0438">PORTCFG_MPCMASK</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multi-Pin Configuration Mask Register.  <a href="group__portcfg__regs__group.html#ga671545fbd4b3a9bdf42c17a7939f0438"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga3c5ac047abbea9cebf90f79a4b37a4c9">PORTCFG_VPCTRLA</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port-Map Control A Register.  <a href="group__portcfg__regs__group.html#ga3c5ac047abbea9cebf90f79a4b37a4c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga887984c7bc43e2585811963809aa586e">PORTCFG_VPCTRLB</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port-Map Control B Register.  <a href="group__portcfg__regs__group.html#ga887984c7bc43e2585811963809aa586e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga499028267f39a86d8772dbda7ed82b1f">PORTCFG_CLKEVOUT</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock and Event Out Register.  <a href="group__portcfg__regs__group.html#ga499028267f39a86d8772dbda7ed82b1f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">VPCTRLA Bitfields</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp009defc2e589624154e3f8f133b4addc"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gae076c116cfb1494262feb4e91c88550c">PORTCFG_VPCTRLA_VP0MAP_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 0 Mapping.  <a href="group__portcfg__regs__group.html#gae076c116cfb1494262feb4e91c88550c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gad5db70a1f6bb8c012d4ad5687e6d41de">PORTCFG_VPCTRLA_VP0MAP_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 0 Mapping.  <a href="group__portcfg__regs__group.html#gad5db70a1f6bb8c012d4ad5687e6d41de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gaf6a7ca9969abb0778760cf0049d424a5">PORTCFG_VPCTRLA_VP1MAP_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 1 Mapping.  <a href="group__portcfg__regs__group.html#gaf6a7ca9969abb0778760cf0049d424a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga22761e2a592a4c9c1ab24f9568078e53">PORTCFG_VPCTRLA_VP1MAP_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 1 Mapping.  <a href="group__portcfg__regs__group.html#ga22761e2a592a4c9c1ab24f9568078e53"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">VPCTRLB Bitfields</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpcf5ed3c1ab9a819fd8ce19a222160265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga11a268061cbc8c6eae1e39477ca703e5">PORTCFG_VPCTRLB_VP2MAP_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 2 Mapping.  <a href="group__portcfg__regs__group.html#ga11a268061cbc8c6eae1e39477ca703e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gac540ffba4ac53ebb533d9b6099aedf46">PORTCFG_VPCTRLB_VP2MAP_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 2 Mapping.  <a href="group__portcfg__regs__group.html#gac540ffba4ac53ebb533d9b6099aedf46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga1086beee37daa3902c3378de88d5f0b1">PORTCFG_VPCTRLB_VP3MAP_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 3 Mapping.  <a href="group__portcfg__regs__group.html#ga1086beee37daa3902c3378de88d5f0b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga6feae82e04ba14319b4580d16b0de954">PORTCFG_VPCTRLB_VP3MAP_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Virtual Port 3 Mapping.  <a href="group__portcfg__regs__group.html#ga6feae82e04ba14319b4580d16b0de954"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CLKEVOUT Bitfields</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7bfa0f4afd8a80d50731f9863b7952e6"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gafd1ca7110729e5c6efa4b06677616268">PORTCFG_CLKEVOUT_CLKOUT_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Output Port.  <a href="group__portcfg__regs__group.html#gafd1ca7110729e5c6efa4b06677616268"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga019a31bd16e4824df3068c6bf852f8b9">PORTCFG_CLKEVOUT_CLKOUT_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Output Port.  <a href="group__portcfg__regs__group.html#ga019a31bd16e4824df3068c6bf852f8b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gab7bf1cf74000faa37bfe8b7481fde141">PORTCFG_CLKEVOUT_EVOUT_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Output Port.  <a href="group__portcfg__regs__group.html#gab7bf1cf74000faa37bfe8b7481fde141"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gac99521c44f6e03b1781e6cc7a4f370e4">PORTCFG_CLKEVOUT_EVOUT_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Output Port.  <a href="group__portcfg__regs__group.html#gac99521c44f6e03b1781e6cc7a4f370e4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">VPCTRLA and VPCTRLB Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8477f57ee6b08f4e6f3c298a5c191fd8"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga70d941e424b1d88030c0e068deba8d37">PORTCFG_PORTA</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port A to Virtual Port.  <a href="group__portcfg__regs__group.html#ga70d941e424b1d88030c0e068deba8d37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga84960a3c6994e3ddc13777c893d3958b">PORTCFG_PORTB</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port B to Virtual Port.  <a href="group__portcfg__regs__group.html#ga84960a3c6994e3ddc13777c893d3958b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gae90a3b7df3a8037f055c680538af88b6">PORTCFG_PORTC</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port C to Virtual Port.  <a href="group__portcfg__regs__group.html#gae90a3b7df3a8037f055c680538af88b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga22b1d9ce4fc95699df8c3b092dc43e9d">PORTCFG_PORTD</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port D to Virtual Port.  <a href="group__portcfg__regs__group.html#ga22b1d9ce4fc95699df8c3b092dc43e9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gaa0cdd15c6ce8432ead5be452f26bf20f">PORTCFG_PORTE</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port E to Virtual Port.  <a href="group__portcfg__regs__group.html#gaa0cdd15c6ce8432ead5be452f26bf20f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga354a26a51aeb234aa5c266c55fac21dc">PORTCFG_PORTF</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port F to Virtual Port.  <a href="group__portcfg__regs__group.html#ga354a26a51aeb234aa5c266c55fac21dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga66250097925cbd3a6d24acbeb5de36be">PORTCFG_PORTG</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port G to Virtual Port.  <a href="group__portcfg__regs__group.html#ga66250097925cbd3a6d24acbeb5de36be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga17f641ed4eb4d5167542d68fddae5c44">PORTCFG_PORTH</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port H to Virtual Port.  <a href="group__portcfg__regs__group.html#ga17f641ed4eb4d5167542d68fddae5c44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga097762927183b9d4de1c14c70a88917f">PORTCFG_PORTJ</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port J to Virtual Port.  <a href="group__portcfg__regs__group.html#ga097762927183b9d4de1c14c70a88917f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gab5e37b3af2d41228d6fa19a59a5db231">PORTCFG_PORTK</a>&nbsp;&nbsp;&nbsp;0x9</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port K to Virtual Port.  <a href="group__portcfg__regs__group.html#gab5e37b3af2d41228d6fa19a59a5db231"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga21fc9460bf56a56f16fb07306d937c8e">PORTCFG_PORTL</a>&nbsp;&nbsp;&nbsp;0xa</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port L to Virtual Port.  <a href="group__portcfg__regs__group.html#ga21fc9460bf56a56f16fb07306d937c8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga939fa2c18cbe21669690c589ce66181e">PORTCFG_PORTM</a>&nbsp;&nbsp;&nbsp;0xb</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port M to Virtual Port.  <a href="group__portcfg__regs__group.html#ga939fa2c18cbe21669690c589ce66181e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga89e8b359e96d0820d58045b5f059a357">PORTCFG_PORTN</a>&nbsp;&nbsp;&nbsp;0xc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port N to Virtual Port.  <a href="group__portcfg__regs__group.html#ga89e8b359e96d0820d58045b5f059a357"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gaa865556a59f08ddd990a2ff9d6483fcf">PORTCFG_PORTP</a>&nbsp;&nbsp;&nbsp;0xd</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port P to Virtual Port.  <a href="group__portcfg__regs__group.html#gaa865556a59f08ddd990a2ff9d6483fcf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gaccffbc9e84692d2e3efc35e19d16382e">PORTCFG_PORTQ</a>&nbsp;&nbsp;&nbsp;0xe</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port Q to Virtual Port.  <a href="group__portcfg__regs__group.html#gaccffbc9e84692d2e3efc35e19d16382e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gabcb7e0ff67753445da501ca304948996">PORTCFG_PORTR</a>&nbsp;&nbsp;&nbsp;0xf</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map Port R to Virtual Port.  <a href="group__portcfg__regs__group.html#gabcb7e0ff67753445da501ca304948996"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CLKEVOUT_CLKOUT Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe574051ba109391f329393c1326530c6"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga7fb186e02293c6deeb79a1545f2a5742">PORTCFG_CLKOUT_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Out Disabled.  <a href="group__portcfg__regs__group.html#ga7fb186e02293c6deeb79a1545f2a5742"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gafb7d4ed764b027fb5b4c93ef4c1ec15d">PORTCFG_CLKOUT_PC7</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Output on Port C Pin 7.  <a href="group__portcfg__regs__group.html#gafb7d4ed764b027fb5b4c93ef4c1ec15d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga1fd43bca44c8ea514b9c42a151d13d24">PORTCFG_CLKOUT_PD7</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Output on Port D Pin 7.  <a href="group__portcfg__regs__group.html#ga1fd43bca44c8ea514b9c42a151d13d24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga552761ab0add77c193b1729755c1169b">PORTCFG_CLKOUT_PE7</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Output on Port E Pin 7.  <a href="group__portcfg__regs__group.html#ga552761ab0add77c193b1729755c1169b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CLKEVOUT_EVOUT Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7f303a8b93cf3bf93f6bc2f5ee9f82b2"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga3f041509172c8a46b0a181415c571cc2">PORTCFG_EVOUT_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Out Disabled.  <a href="group__portcfg__regs__group.html#ga3f041509172c8a46b0a181415c571cc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga8a20dab8b61a9ef08779ecf968eacacd">PORTCFG_EVOUT_PC7</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 0 on Port C Pin 7.  <a href="group__portcfg__regs__group.html#ga8a20dab8b61a9ef08779ecf968eacacd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga5ea3efc21671ede4b305483be4c1fb1b">PORTCFG_EVOUT_PD7</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 0 on Port D Pin 7.  <a href="group__portcfg__regs__group.html#ga5ea3efc21671ede4b305483be4c1fb1b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gaf76508e258895bd8e18f8f8928ed8b87">PORTCFG_EVOUT_PE7</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 0 on Port E Pin 7.  <a href="group__portcfg__regs__group.html#gaf76508e258895bd8e18f8f8928ed8b87"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga8516192e0bc9954877a3fcdf7192df30">PORTCFG_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; PORTCFG_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__portcfg__regs__group.html#ga8516192e0bc9954877a3fcdf7192df30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gac948227b1eb5059c64e7fdf307118f73">PORTCFG_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; PORTCFG_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__portcfg__regs__group.html#gac948227b1eb5059c64e7fdf307118f73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gacfd08062026868a9339070d8168cf9fd">PORTCFG_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; %s_##name##_SIZE) - 1) &lt;&lt; %s_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__portcfg__regs__group.html#gacfd08062026868a9339070d8168cf9fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga4d00d16c7255336513d1f2a82eb4d4d6">PORTCFG_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__portcfg__regs__group.html#ga4d00d16c7255336513d1f2a82eb4d4d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga228fe185b0cf297ed448890128fc548f">PORTCFG_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__portcfg__regs__group.html#ga228fe185b0cf297ed448890128fc548f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#gac52ae76d62db58f19fb828dcef464d6f">portcfg_read_reg</a>(base, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORTCFG_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of PORT register <em>reg</em>.  <a href="group__portcfg__regs__group.html#gac52ae76d62db58f19fb828dcef464d6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__portcfg__regs__group.html#ga1c30e69a3d452bb5263b5db6cefccc97">portcfg_write_reg</a>(base, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORTCFG_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to PORT register <em>reg</em>.  <a href="group__portcfg__regs__group.html#ga1c30e69a3d452bb5263b5db6cefccc97"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>XMEGA Port Configuration (PORTCFG) Register Definitions. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__portcfg_8h_source.html">xmega_portcfg.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:58 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
