#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 16 18:23:13 2020
# Process ID: 12364
# Current directory: D:/Verilog/Lab_01_full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8580 D:\Verilog\Lab_01_full_adder\Lab_01_full_adder.xpr
# Log file: D:/Verilog/Lab_01_full_adder/vivado.log
# Journal file: D:/Verilog/Lab_01_full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 841.699 ; gain = 212.004
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab01_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab01_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01_decoder
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:38]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:38]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:32]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:33]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:34]
ERROR: [VRFC 10-2989] 'y' is not declared [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:35]
ERROR: [VRFC 10-2865] module 'lab01_decoder' ignored due to previous errors [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.srcs/sources_1/new/lab01_decoder.v:38]
[Mon Mar 16 18:28:38 2020] Launched synth_1...
Run output will be captured here: D:/Verilog/Lab_01_full_adder/Lab_01_full_adder.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 18:29:29 2020...
