$date
	Sat Oct 22 19:34:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#137288
b10 !
1"
#137290
b10 &
b10 %
1$
#137291
0"
#137294
b1 &
1#
b1 %
#137298
b0 &
b0 %
0#
0$
#1065471
b100 !
1"
#1065474
b100 &
b100 %
1$
#1065475
0"
#1065478
b10 &
b10 %
#1065482
b1 &
b1 %
1#
#1065486
b0 &
0#
b0 %
0$
#2105027
b101 !
1"
#2105030
b101 &
b101 %
1$
#2105031
0"
#2105034
b10000 &
b10000 %
#2105038
b1000 &
b1000 %
#2105042
b100 &
b100 %
#2105046
b10 &
b10 %
#2105050
b1 &
b1 %
1#
#2105054
b0 &
0#
b0 %
0$
#4500012
