Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:55:22 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.140        0.000                      0                19387        0.041        0.000                      0                19387        2.927        0.000                       0                  7490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.140        0.000                      0                19387        0.041        0.000                      0                19387        2.927        0.000                       0                  7490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.993ns (20.517%)  route 3.847ns (79.483%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.881     3.745    A0_0/out_reg[0]_i_2_1
    SLICE_X16Y55         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     3.859 r  A0_0/out[27]_i_4/O
                         net (fo=1, routed)           0.027     3.886    A0_0/out[27]_i_4_n_0
    SLICE_X16Y55         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.969 r  A0_0/out_reg[27]_i_2/O
                         net (fo=1, routed)           0.000     3.969    A0_0/out_reg[27]_i_2_n_0
    SLICE_X16Y55         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.006 r  A0_0/out_reg[27]_i_1/O
                         net (fo=4, routed)           0.637     4.643    A_sh_read0_0/A0_0_read_data[27]
    SLICE_X25Y52         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.817 r  A_sh_read0_0/out[27]_i_1__7/O
                         net (fo=1, routed)           0.059     4.876    A_sh_read0_0/out[27]_i_1__7_n_0
    SLICE_X25Y52         FDRE                                         r  A_sh_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y52         FDRE                                         r  A_sh_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y52         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            old_0_00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.873ns (18.142%)  route 3.939ns (81.858%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.728     3.592    A0_0/out_reg[0]_i_2_1
    SLICE_X13Y40         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     3.770 r  A0_0/out[7]_i_7/O
                         net (fo=1, routed)           0.011     3.781    A0_0/out[7]_i_7_n_0
    SLICE_X13Y40         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.857 r  A0_0/out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     3.857    A0_0/out_reg[7]_i_3_n_0
    SLICE_X13Y40         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.891 r  A0_0/out_reg[7]_i_1/O
                         net (fo=4, routed)           0.957     4.848    old_0_00/A0_0_read_data[7]
    SLICE_X20Y44         FDRE                                         r  old_0_00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.026     7.026    old_0_00/clk
    SLICE_X20Y44         FDRE                                         r  old_0_00/out_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y44         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    old_0_00/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.972ns (20.390%)  route 3.795ns (79.610%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.728     3.592    A0_0/out_reg[0]_i_2_1
    SLICE_X13Y40         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     3.770 r  A0_0/out[7]_i_7/O
                         net (fo=1, routed)           0.011     3.781    A0_0/out[7]_i_7_n_0
    SLICE_X13Y40         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.857 r  A0_0/out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     3.857    A0_0/out_reg[7]_i_3_n_0
    SLICE_X13Y40         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.891 r  A0_0/out_reg[7]_i_1/O
                         net (fo=4, routed)           0.755     4.646    A_sh_read0_0/A0_0_read_data[7]
    SLICE_X25Y43         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.745 r  A_sh_read0_0/out[7]_i_1__7/O
                         net (fo=1, routed)           0.058     4.803    A_sh_read0_0/out[7]_i_1__7_n_0
    SLICE_X25Y43         FDRE                                         r  A_sh_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y43         FDRE                                         r  A_sh_read0_0/out_reg[7]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y43         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.966ns (20.363%)  route 3.778ns (79.637%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.820     3.684    A0_0/out_reg[0]_i_2_1
    SLICE_X16Y54         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     3.798 r  A0_0/out[24]_i_4/O
                         net (fo=1, routed)           0.027     3.825    A0_0/out[24]_i_4_n_0
    SLICE_X16Y54         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.908 r  A0_0/out_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     3.908    A0_0/out_reg[24]_i_2_n_0
    SLICE_X16Y54         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.945 r  A0_0/out_reg[24]_i_1/O
                         net (fo=4, routed)           0.630     4.575    A_sh_read0_0/A0_0_read_data[24]
    SLICE_X23Y52         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     4.722 r  A_sh_read0_0/out[24]_i_1__7/O
                         net (fo=1, routed)           0.058     4.780    A_sh_read0_0/out[24]_i_1__7_n_0
    SLICE_X23Y52         FDRE                                         r  A_sh_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y52         FDRE                                         r  A_sh_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y52         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[2][1][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.875ns (18.773%)  route 3.786ns (81.227%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.269     3.133    par_done_reg50/out_reg[2]
    SLICE_X21Y36         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.309 r  par_done_reg50/mem[2][0][31]_i_2__2/O
                         net (fo=8, routed)           0.255     3.564    done_reg16/mem_reg[2][1][31]
    SLICE_X18Y38         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.678 r  done_reg16/mem[2][1][31]_i_1/O
                         net (fo=32, routed)          1.019     4.697    A0_0/mem_reg[2][1][31]_0[0]
    SLICE_X14Y48         FDRE                                         r  A0_0/mem_reg[2][1][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.026     7.026    A0_0/clk
    SLICE_X14Y48         FDRE                                         r  A0_0/mem_reg[2][1][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y48         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    A0_0/mem_reg[2][1][28]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.900ns (19.032%)  route 3.829ns (80.968%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.785     3.649    A0_0/out_reg[0]_i_2_1
    SLICE_X14Y48         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.747 r  A0_0/out[28]_i_6/O
                         net (fo=1, routed)           0.024     3.771    A0_0/out[28]_i_6_n_0
    SLICE_X14Y48         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.082     3.853 r  A0_0/out_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     3.853    A0_0/out_reg[28]_i_3_n_0
    SLICE_X14Y48         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.035     3.888 r  A0_0/out_reg[28]_i_1/O
                         net (fo=4, routed)           0.717     4.605    A_sh_read0_0/A0_0_read_data[28]
    SLICE_X25Y52         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.705 r  A_sh_read0_0/out[28]_i_1__7/O
                         net (fo=1, routed)           0.060     4.765    A_sh_read0_0/out[28]_i_1__7_n_0
    SLICE_X25Y52         FDRE                                         r  A_sh_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X25Y52         FDRE                                         r  A_sh_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y52         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 fsm28/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.591ns (34.430%)  route 3.030ns (65.570%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.037     0.037    fsm28/clk
    SLICE_X24Y26         FDRE                                         r  fsm28/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm28/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.400    fsm28/out_reg_n_0_[2]
    SLICE_X23Y26         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     0.578 r  fsm28/out[3]_i_3__8/O
                         net (fo=16, routed)          0.114     0.692    fsm24/out_reg[0]_2
    SLICE_X23Y24         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     0.819 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.283     1.102    fsm23/out_reg[0]_26
    SLICE_X23Y24         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.165 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.302     1.467    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y25         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     1.506 f  fsm23/v2_int0_write_en_INST_0_i_1/O
                         net (fo=13, routed)          0.273     1.779    cond_stored38/out_reg[0]_1
    SLICE_X28Y25         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040     1.819 r  cond_stored38/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=35, routed)          0.137     1.956    i6/w1_addr01898_out
    SLICE_X29Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.104 r  i6/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.710     2.814    w1/mem_reg_0_3_1_1/A0
    SLICE_X34Y20         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.010 r  w1/mem_reg_0_3_1_1/SP/O
                         net (fo=3, routed)           0.296     3.306    add25/read_data0_out[1]
    SLICE_X35Y19         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.483 r  add25/mem_reg_0_3_0_0_i_23/O
                         net (fo=1, routed)           0.010     3.493    add25/mem_reg_0_3_0_0_i_23_n_0
    SLICE_X35Y19         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.726 r  add25/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     3.754    add25/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X35Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.777 r  add25/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.805    add25/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X35Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.828 r  add25/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.856    add25/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X35Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.928 r  add25/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=1, routed)           0.267     4.195    add25/add25_out[24]
    SLICE_X36Y23         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.374 r  add25/mem_reg_0_3_24_24_i_1__6/O
                         net (fo=1, routed)           0.284     4.658    w1/mem_reg_0_3_24_24/D
    SLICE_X34Y22         RAMS32                                       r  w1/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.052     7.052    w1/mem_reg_0_3_24_24/WCLK
    SLICE_X34Y22         RAMS32                                       r  w1/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X34Y22         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    w1/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.967ns (20.618%)  route 3.723ns (79.382%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.859     3.723    A0_0/out_reg[0]_i_2_1
    SLICE_X17Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     3.821 r  A0_0/out[31]_i_7/O
                         net (fo=1, routed)           0.011     3.832    A0_0/out[31]_i_7_n_0
    SLICE_X17Y55         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.908 r  A0_0/out_reg[31]_i_4/O
                         net (fo=1, routed)           0.000     3.908    A0_0/out_reg[31]_i_4_n_0
    SLICE_X17Y55         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.942 r  A0_0/out_reg[31]_i_2/O
                         net (fo=4, routed)           0.551     4.493    A_sh_read0_0/A0_0_read_data[31]
    SLICE_X23Y54         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.667 r  A_sh_read0_0/out[31]_i_2__7/O
                         net (fo=1, routed)           0.059     4.726    A_sh_read0_0/out[31]_i_2__7_n_0
    SLICE_X23Y54         FDRE                                         r  A_sh_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y54         FDRE                                         r  A_sh_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y54         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.881ns (18.789%)  route 3.808ns (81.211%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.611     2.428    i1/mem[0][0][31]_i_15__2_0
    SLICE_X24Y35         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.548 r  i1/mem[0][0][31]_i_39/O
                         net (fo=1, routed)           0.275     2.823    par_done_reg50/out[0]_i_4
    SLICE_X24Y34         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.864 r  par_done_reg50/mem[0][0][31]_i_15__2/O
                         net (fo=130, routed)         0.720     3.584    A0_0/out_reg[0]_i_2_1
    SLICE_X13Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     3.732 r  A0_0/out[11]_i_5/O
                         net (fo=1, routed)           0.011     3.743    A0_0/out[11]_i_5_n_0
    SLICE_X13Y44         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.819 r  A0_0/out_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.819    A0_0/out_reg[11]_i_2_n_0
    SLICE_X13Y44         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.853 r  A0_0/out_reg[11]_i_1/O
                         net (fo=4, routed)           0.757     4.610    A_sh_read0_0/A0_0_read_data[11]
    SLICE_X24Y44         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     4.648 r  A_sh_read0_0/out[11]_i_1__7/O
                         net (fo=1, routed)           0.077     4.725    A_sh_read0_0/out[11]_i_1__7_n_0
    SLICE_X24Y44         FDRE                                         r  A_sh_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y44         FDRE                                         r  A_sh_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y44         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.978ns (20.897%)  route 3.702ns (79.103%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.036     0.036    done_reg23/clk
    SLICE_X23Y34         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.410     0.542    fsm28/done_reg23_out
    SLICE_X23Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.716 r  fsm28/out[0]_i_2__8/O
                         net (fo=9, routed)           0.460     1.176    fsm8/done_reg_2
    SLICE_X22Y35         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.290 r  fsm8/out[31]_i_3__5/O
                         net (fo=42, routed)          0.487     1.777    par_done_reg50/done_reg
    SLICE_X22Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.817 r  par_done_reg50/out[31]_i_3__1/O
                         net (fo=46, routed)          0.720     2.537    par_done_reg50/old_0_00_write_en
    SLICE_X22Y36         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     2.653 r  par_done_reg50/mem[0][0][31]_i_5__2/O
                         net (fo=144, routed)         0.943     3.596    A0_0/out_reg[0]_i_2_0
    SLICE_X13Y49         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.775 r  A0_0/out[22]_i_4/O
                         net (fo=1, routed)           0.011     3.786    A0_0/out[22]_i_4_n_0
    SLICE_X13Y49         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     3.862 r  A0_0/out_reg[22]_i_2/O
                         net (fo=1, routed)           0.000     3.862    A0_0/out_reg[22]_i_2_n_0
    SLICE_X13Y49         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.034     3.896 r  A0_0/out_reg[22]_i_1/O
                         net (fo=4, routed)           0.611     4.507    A_sh_read0_0/A0_0_read_data[22]
    SLICE_X23Y54         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.656 r  A_sh_read0_0/out[22]_i_1__7/O
                         net (fo=1, routed)           0.060     4.716    A_sh_read0_0/out[22]_i_1__7_n_0
    SLICE_X23Y54         FDRE                                         r  A_sh_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X23Y54         FDRE                                         r  A_sh_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y54         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  2.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 j1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    j1/clk
    SLICE_X22Y35         FDRE                                         r  j1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  j1/out_reg[2]/Q
                         net (fo=10, routed)          0.027     0.078    j1/Q[2]
    SLICE_X22Y35         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     0.099 r  j1/out[3]_i_2__4/O
                         net (fo=1, routed)           0.007     0.106    j1/j1_in[3]
    SLICE_X22Y35         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    j1/clk
    SLICE_X22Y35         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y35         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read13_0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    bin_read13_0/clk
    SLICE_X27Y7          FDRE                                         r  bin_read13_0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read13_0/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.107    tmp2_0_10/out_reg[15]_1
    SLICE_X26Y7          FDRE                                         r  tmp2_0_10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    tmp2_0_10/clk
    SLICE_X26Y7          FDRE                                         r  tmp2_0_10/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y7          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read21_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp4_0_10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.013     0.013    bin_read21_0/clk
    SLICE_X31Y26         FDRE                                         r  bin_read21_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read21_0/out_reg[24]/Q
                         net (fo=1, routed)           0.056     0.108    tmp4_0_10/out_reg[24]_1
    SLICE_X32Y26         FDRE                                         r  tmp4_0_10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.019     0.019    tmp4_0_10/clk
    SLICE_X32Y26         FDRE                                         r  tmp4_0_10/out_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y26         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp4_0_10/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    cond_computed18/clk
    SLICE_X23Y33         FDRE                                         r  cond_computed18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed18/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm1/cond_computed18_out
    SLICE_X23Y33         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm1/out[0]_i_1__119/O
                         net (fo=1, routed)           0.015     0.106    cond_computed18/out_reg[0]_1
    SLICE_X23Y33         FDRE                                         r  cond_computed18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    cond_computed18/clk
    SLICE_X23Y33         FDRE                                         r  cond_computed18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y33         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 done_reg43/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg43/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    done_reg43/clk
    SLICE_X25Y17         FDRE                                         r  done_reg43/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg43/out_reg[0]/Q
                         net (fo=5, routed)           0.025     0.076    done_reg43/done_reg43_out
    SLICE_X25Y17         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  done_reg43/out[0]_i_1__281/O
                         net (fo=1, routed)           0.016     0.106    done_reg43/out[0]_i_1__281_n_0
    SLICE_X25Y17         FDRE                                         r  done_reg43/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    done_reg43/clk
    SLICE_X25Y17         FDRE                                         r  done_reg43/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y17         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg43/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg32/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg32/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    par_done_reg32/clk
    SLICE_X23Y74         FDRE                                         r  par_done_reg32/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg32/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    par_reset9/par_done_reg32_out
    SLICE_X23Y74         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset9/out[0]_i_1__140/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg32/out_reg[0]_0
    SLICE_X23Y74         FDRE                                         r  par_done_reg32/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    par_done_reg32/clk
    SLICE_X23Y74         FDRE                                         r  par_done_reg32/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y74         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg32/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg76/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg76/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    par_done_reg76/clk
    SLICE_X25Y19         FDRE                                         r  par_done_reg76/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg76/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset16/par_done_reg76_out
    SLICE_X25Y19         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset16/out[0]_i_1__194/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg76/out_reg[0]_0
    SLICE_X25Y19         FDRE                                         r  par_done_reg76/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    par_done_reg76/clk
    SLICE_X25Y19         FDRE                                         r  par_done_reg76/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y19         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg76/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe13/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe13/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.013     0.013    mult_pipe13/clk
    SLICE_X27Y5          FDRE                                         r  mult_pipe13/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe13/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.057     0.109    mult_pipe13/p_1_in[10]
    SLICE_X26Y5          FDRE                                         r  mult_pipe13/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.019     0.019    mult_pipe13/clk
    SLICE_X26Y5          FDRE                                         r  mult_pipe13/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y5          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe13/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe23/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read23_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.013     0.013    mult_pipe23/clk
    SLICE_X38Y22         FDRE                                         r  mult_pipe23/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe23/out_reg[6]/Q
                         net (fo=1, routed)           0.056     0.109    bin_read23_0/Q[6]
    SLICE_X38Y21         FDRE                                         r  bin_read23_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    bin_read23_0/clk
    SLICE_X38Y21         FDRE                                         r  bin_read23_0/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y21         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read23_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X27Y74         FDRE                                         r  mult_pipe2/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe2/out_reg[5]/Q
                         net (fo=1, routed)           0.056     0.109    bin_read2_0/Q[5]
    SLICE_X27Y73         FDRE                                         r  bin_read2_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    bin_read2_0/clk
    SLICE_X27Y73         FDRE                                         r  bin_read2_0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y73         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_18_18/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_19_19/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_1_1/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y82  u10/mem_reg_0_3_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y82  u10/mem_reg_0_3_16_16/SP/CLK



