m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/simulation/qsim
Etest_divide_ip
Z1 w1697429663
Z2 DPx11 fiftyfivenm 21 fiftyfivenm_atom_pack 0 22 OTUTkBjTeYVegmIWhVi3N0
Z3 DPx11 fiftyfivenm 22 fiftyfivenm_components 0 22 C5K^h=:j[4HI?HO^UkN3:2
Z4 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z5 DPx6 altera 11 dffeas_pack 0 22 dc5N=DKXMMTVYdUQ@D3FA2
Z6 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z7 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z8 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z9 DPx6 altera 28 altera_primitives_components 0 22 ca:ehlQAg4;_gVV:^8MAg3
!i122 74
R0
Z10 8Test_divide_IP.vho
Z11 FTest_divide_IP.vho
l0
L37 1
V7LD5<[M2RW44>g^SOcEKn2
!s100 A@CdflMIU4iZnGzTzQnnE3
Z12 OV;C;2020.1;71
32
Z13 !s110 1697429664
!i10b 1
Z14 !s108 1697429664.000000
Z15 !s90 -work|work|Test_divide_IP.vho|
Z16 !s107 Test_divide_IP.vho|
!i113 1
Z17 o-work work
Z18 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
R9
DEx4 work 14 test_divide_ip 0 22 7LD5<[M2RW44>g^SOcEKn2
!i122 74
l762
L54 10928
VUz9_:=68PaZ90<F:inS0D2
!s100 VRCl?f9DW`AW_kU?^XTdI1
R12
32
R13
!i10b 1
R14
R15
R16
!i113 1
R17
R18
Etest_divide_ip_vhd_vec_tst
Z19 w1697429662
R7
R8
!i122 75
R0
Z20 8Waveform.vwf.vht
Z21 FWaveform.vwf.vht
l0
L32 1
V`o5FB?X4c6a[_mEAzGMDI0
!s100 G2SVW?WXF^HXm:AiAnJ4T0
R12
32
R13
!i10b 1
R14
Z22 !s90 -work|work|Waveform.vwf.vht|
Z23 !s107 Waveform.vwf.vht|
!i113 1
R17
R18
Atest_divide_ip_arch
R7
R8
Z24 DEx4 work 26 test_divide_ip_vhd_vec_tst 0 22 `o5FB?X4c6a[_mEAzGMDI0
!i122 75
l65
Z25 L34 228
Z26 VZiJAP@cnV[d1gX0e9zKYh3
Z27 !s100 :Wn>6`ZA6_z:Nn@0>b3N;1
R12
32
R13
!i10b 1
R14
R22
R23
!i113 1
R17
R18
