{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725581788201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725581788201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  5 19:16:28 2024 " "Processing started: Thu Sep  5 19:16:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725581788201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581788201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopBrain -c TopBrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopBrain -c TopBrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581788201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725581788290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725581788290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnAntirebote.v 1 1 " "Found 1 design units, including 1 entities, in source file btnAntirebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnAntirebote " "Found entity 1: btnAntirebote" {  } { { "btnAntirebote.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnAntirebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnRT.v 1 1 " "Found 1 design units, including 1 entities, in source file btnRT.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnRT " "Found entity 1: btnRT" {  } { { "btnRT.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARE " "Found entity 1: COMPARE" {  } { { "compare.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConEcho.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConEcho.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConEcho " "Found entity 1: ContadorConEcho" {  } { { "ContadorConEcho.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConEcho.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ContadorConTrigger.v(22) " "Verilog HDL information at ContadorConTrigger.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725581792563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConTrigger.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConTrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConTrigger " "Found entity 1: ContadorConTrigger" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "downSens DOWNSENS ControlLed.v(16) " "Verilog HDL Declaration information at ControlLed.v(16): object \"downSens\" differs only in case from object \"DOWNSENS\" in the same scope" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725581792563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlLed.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlLed.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlLed " "Found entity 1: ControlLed" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_mpu6050.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_mpu6050.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMO_MPU6050 " "Found entity 1: DEMO_MPU6050" {  } { { "demo_mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/demo_mpu6050.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792563 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(62) " "Verilog HDL information at FSM.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725581792564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi_fsm " "Found entity 1: tamagotchi_fsm" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CMASTER " "Found entity 1: I2CMASTER" {  } { { "i2cmaster.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/i2cmaster.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu6050.v 1 1 " "Found 1 design units, including 1 entities, in source file mpu6050.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPU6050 " "Found entity 1: MPU6050" {  } { { "mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/mpu6050.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792565 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mpu6050/mpu6050.v top_brain_tb.v(1) " "Verilog HDL File I/O error at top_brain_tb.v(1): can't open Verilog Design File \"mpu6050/mpu6050.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 1 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792565 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mpu6050/i2cmaster.v top_brain_tb.v(2) " "Verilog HDL File I/O error at top_brain_tb.v(2): can't open Verilog Design File \"mpu6050/i2cmaster.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 2 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792565 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mpu6050/demo_mpu6050.v top_brain_tb.v(3) " "Verilog HDL File I/O error at top_brain_tb.v(3): can't open Verilog Design File \"mpu6050/demo_mpu6050.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792566 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "mpu6050/compare.v top_brain_tb.v(4) " "Verilog HDL File I/O error at top_brain_tb.v(4): can't open Verilog Design File \"mpu6050/compare.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792566 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "JJDiaz/FSM/FSM.v top_brain_tb.v(5) " "Verilog HDL File I/O error at top_brain_tb.v(5): can't open Verilog Design File \"JJDiaz/FSM/FSM.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 5 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792566 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "ultrasonido/top.v top_brain_tb.v(6) " "Verilog HDL File I/O error at top_brain_tb.v(6): can't open Verilog Design File \"ultrasonido/top.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 6 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792566 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "ultrasonido/ControlLed.v top_brain_tb.v(7) " "Verilog HDL File I/O error at top_brain_tb.v(7): can't open Verilog Design File \"ultrasonido/ControlLed.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792566 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "ultrasonido/ContadorConTrigger.v top_brain_tb.v(8) " "Verilog HDL File I/O error at top_brain_tb.v(8): can't open Verilog Design File \"ultrasonido/ContadorConTrigger.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792566 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "ultrasonido/ContadorConEcho.v top_brain_tb.v(9) " "Verilog HDL File I/O error at top_brain_tb.v(9): can't open Verilog Design File \"ultrasonido/ContadorConEcho.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792566 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "Botones/btn/btnAntirebote.v top_brain_tb.v(10) " "Verilog HDL File I/O error at top_brain_tb.v(10): can't open Verilog Design File \"Botones/btn/btnAntirebote.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "Botones/btn/btnRT.v top_brain_tb.v(11) " "Verilog HDL File I/O error at top_brain_tb.v(11): can't open Verilog Design File \"Botones/btn/btnRT.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 11 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "Botones/btn/topBtn.v top_brain_tb.v(12) " "Verilog HDL File I/O error at top_brain_tb.v(12): can't open Verilog Design File \"Botones/btn/topBtn.v\"" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDSIGN ledsign TopBrain.v(9) " "Verilog HDL Declaration information at TopBrain.v(9): object \"LEDSIGN\" differs only in case from object \"ledsign\" in the same scope" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TopBrain TopBrain.v(1) " "Ignored design unit \"TopBrain\" at TopBrain.v(1) due to previous errors" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top_brain_tb top_brain_tb.v(15) " "Ignored design unit \"top_brain_tb\" at top_brain_tb.v(15) due to previous errors" {  } { { "top_brain_tb.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top_brain_tb.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_brain_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file top_brain_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDSIGN ledsign TopBrain.v(9) " "Verilog HDL Declaration information at TopBrain.v(9): object \"LEDSIGN\" differs only in case from object \"ledsign\" in the same scope" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopBrain.v 1 1 " "Found 1 design units, including 1 entities, in source file TopBrain.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopBrain " "Found entity 1: TopBrain" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topBtn.v 1 1 " "Found 1 design units, including 1 entities, in source file topBtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 topBtn " "Found entity 1: topBtn" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/topBtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725581792568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725581792589 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep  5 19:16:32 2024 " "Processing ended: Thu Sep  5 19:16:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725581792589 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725581792589 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725581792589 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581792589 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725581793163 ""}
