5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd mem3.vcd -o mem3.cdd -v mem3.v
3 0 $root $root NA 0 0 1
3 0 main main mem3.v 1 21 1
2 1 7 130016 1 0 20004 0 0 1 4 0
2 2 7 e000e 0 0 20400 0 0 32 64 1 0 0 0 0 0 0 0
2 3 7 d000f 0 23 400 0 2 mem
2 4 7 b000b 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 5 7 a000c 0 23 400 0 4 mem
2 6 7 80008 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 7 7 70009 0 23 400 0 6 mem
2 8 7 50005 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 9 7 40006 0 23 400 0 8 mem
2 10 7 40009 0 58 400 7 9
2 11 7 4000c 0 58 400 5 10
2 12 7 1000f 0 58 400 3 11
2 13 7 10016 1 37 1006 1 12
2 14 8 130016 1 0 20008 0 0 1 4 1
2 15 8 e000e 0 0 20400 0 0 32 64 1 0 0 0 0 0 0 0
2 16 8 d000f 0 23 400 0 15 mem
2 17 8 b000b 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 18 8 a000c 0 23 400 0 17 mem
2 19 8 80008 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 20 8 70009 0 23 400 0 19 mem
2 21 8 50005 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 22 8 40006 0 23 400 0 21 mem
2 23 8 40009 0 58 400 20 22
2 24 8 4000c 0 58 400 18 23
2 25 8 1000f 0 58 400 16 24
2 26 8 10016 1 37 a 14 25
2 27 9 120012 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 28 9 110013 1 23 8 0 27 mem
2 29 9 f000f 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 30 9 e0010 1 23 8 0 29 mem
2 31 9 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 32 9 b000d 1 23 8 0 31 mem
2 33 9 90009 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 34 9 8000a 1 23 8 0 33 mem
2 35 9 8000d 1 58 208 32 34
2 36 9 80010 1 58 208 30 35
2 37 9 50013 1 58 208 28 36
2 38 9 10001 0 1 400 0 0 a
2 39 9 10013 1 37 a 37 38
1 mem 3 18b000f 2 2 2 0 0 6 0 3 4 1 336 3 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa 1000aa aa aa 101aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
1 a 4 83000f 1 0 0 0 1 1 2
4 39 0 0
4 26 39 39
4 13 26 26
