#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  1 19:48:26 2025
# Process ID: 1296
# Current directory: C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10664 C:\Users\KIIT\Desktop\VLSI\VIVADO PROJECTS\4 bit multiplier\4 bit multiplier.xpr
# Log file: C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/vivado.log
# Journal file: C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier\vivado.jou
#-----------------------------------------------------------
sstart_guioopen_project {C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.xpr}IINFO: [Project 1-313] Project file moved from 'C:/Users/KIIT/Desktop/VLSI/4 bit multiplier' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 888.258 ; gain = 150.137
update_compile_order -fileset sources_1
elaunch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a3d3b4850b114b9eb41cee82eadc81b2 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Multiplier_behav xil_defaultlib.Multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port a [C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.srcs/sources_1/new/Multiplier.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multiplier_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/KIIT/Desktop/VLSI/VIVADO -notrace
couldn't read file "C:/Users/KIIT/Desktop/VLSI/VIVADO": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar  1 19:49:52 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 882.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KIIT/Desktop/VLSI/VIVADO PROJECTS/4 bit multiplier/4 bit multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_behav -key {Behavioral:sim_1:Functional:Multiplier} -tclbatch {Multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 896.133 ; gain = 13.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  1 19:50:54 2025...
