{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1525972275181 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1525972275181 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1525972275244 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1525972275244 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1525972275328 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1525972275328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525972276114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525972276114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:11:15 2018 " "Processing started: Thu May 10 14:11:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525972276114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972276114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972276114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525972277115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD/LCD.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296185 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_string " "Found entity 2: display_string" {  } { { "LCD/LCD.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/io.v 1 1 " "Found 1 design units, including 1 entities, in source file io/io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory/DataMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersbank/registersbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registersbank/registersbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "RegistersBank/RegistersBank.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/RegistersBank/RegistersBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsmemory/instructionsmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsmemory/instructionsmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionsMemory " "Found entity 1: InstructionsMemory" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296223 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(35) " "Verilog HDL Expression warning at ALU.v(35): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525972296228 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(49) " "Verilog HDL Expression warning at ALU.v(49): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525972296228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296230 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(19) " "Verilog Module Declaration warning at main.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(18) " "Verilog Module Declaration warning at main.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(17) " "Verilog Module Declaration warning at main.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(16) " "Verilog Module Declaration warning at main.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(15) " "Verilog Module Declaration warning at main.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(14) " "Verilog Module Declaration warning at main.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(13) " "Verilog Module Declaration warning at main.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(12) " "Verilog Module Declaration warning at main.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(11) " "Verilog Module Declaration warning at main.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296234 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(10) " "Verilog Module Declaration warning at main.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296235 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(9) " "Verilog Module Declaration warning at main.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296235 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(8) " "Verilog Module Declaration warning at main.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296235 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(7) " "Verilog Module Declaration warning at main.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296235 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(6) " "Verilog Module Declaration warning at main.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972296236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inputOut main.v(58) " "Verilog HDL Implicit Net warning at main.v(58): created implicit net for \"inputOut\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525972296478 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(79) " "Verilog HDL Case Statement warning at main.v(79): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1525972296481 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aluError main.v(39) " "Output port \"aluError\" at main.v(39) has no driver" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525972296482 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "main.v" "programCounter" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsMemory InstructionsMemory:instructionsMemory " "Elaborating entity \"InstructionsMemory\" for hierarchy \"InstructionsMemory:instructionsMemory\"" {  } { { "main.v" "instructionsMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296487 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 InstructionsMemory.v(10) " "Net \"ram.data_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525972296489 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 InstructionsMemory.v(10) " "Net \"ram.waddr_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525972296489 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 InstructionsMemory.v(10) " "Net \"ram.we_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525972296489 "|main|InstructionsMemory:instructionsMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "main.v" "controlUnit" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(107) " "Verilog HDL assignment warning at ControlUnit.v(107): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296541 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(108) " "Verilog HDL assignment warning at ControlUnit.v(108): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296541 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(109) " "Verilog HDL assignment warning at ControlUnit.v(109): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296541 "|main|ControlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank RegistersBank:registersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"RegistersBank:registersBank\"" {  } { { "main.v" "registersBank" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "main.v" "alu" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(35) " "Verilog HDL assignment warning at ALU.v(35): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(36) " "Verilog HDL assignment warning at ALU.v(36): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(49) " "Verilog HDL assignment warning at ALU.v(49): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(50) " "Verilog HDL assignment warning at ALU.v(50): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(57) " "Verilog HDL assignment warning at ALU.v(57): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(101) " "Verilog HDL assignment warning at ALU.v(101): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataC ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"dataC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(28) " "Inferred latch for \"overflow\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[0\] ALU.v(28) " "Inferred latch for \"dataC\[0\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296635 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[1\] ALU.v(28) " "Inferred latch for \"dataC\[1\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296636 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[2\] ALU.v(28) " "Inferred latch for \"dataC\[2\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296637 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[3\] ALU.v(28) " "Inferred latch for \"dataC\[3\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296637 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[4\] ALU.v(28) " "Inferred latch for \"dataC\[4\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296638 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[5\] ALU.v(28) " "Inferred latch for \"dataC\[5\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296638 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[6\] ALU.v(28) " "Inferred latch for \"dataC\[6\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296638 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[7\] ALU.v(28) " "Inferred latch for \"dataC\[7\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296639 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[8\] ALU.v(28) " "Inferred latch for \"dataC\[8\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296639 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[9\] ALU.v(28) " "Inferred latch for \"dataC\[9\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296639 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[10\] ALU.v(28) " "Inferred latch for \"dataC\[10\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296639 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[11\] ALU.v(28) " "Inferred latch for \"dataC\[11\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296639 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[12\] ALU.v(28) " "Inferred latch for \"dataC\[12\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296639 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[13\] ALU.v(28) " "Inferred latch for \"dataC\[13\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[14\] ALU.v(28) " "Inferred latch for \"dataC\[14\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[15\] ALU.v(28) " "Inferred latch for \"dataC\[15\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[16\] ALU.v(28) " "Inferred latch for \"dataC\[16\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[17\] ALU.v(28) " "Inferred latch for \"dataC\[17\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[18\] ALU.v(28) " "Inferred latch for \"dataC\[18\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[19\] ALU.v(28) " "Inferred latch for \"dataC\[19\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[20\] ALU.v(28) " "Inferred latch for \"dataC\[20\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[21\] ALU.v(28) " "Inferred latch for \"dataC\[21\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296640 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[22\] ALU.v(28) " "Inferred latch for \"dataC\[22\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296641 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[23\] ALU.v(28) " "Inferred latch for \"dataC\[23\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296641 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[24\] ALU.v(28) " "Inferred latch for \"dataC\[24\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296641 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[25\] ALU.v(28) " "Inferred latch for \"dataC\[25\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296641 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[26\] ALU.v(28) " "Inferred latch for \"dataC\[26\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296641 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[27\] ALU.v(28) " "Inferred latch for \"dataC\[27\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296642 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[28\] ALU.v(28) " "Inferred latch for \"dataC\[28\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296642 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[29\] ALU.v(28) " "Inferred latch for \"dataC\[29\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296642 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[30\] ALU.v(28) " "Inferred latch for \"dataC\[30\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296642 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[31\] ALU.v(28) " "Inferred latch for \"dataC\[31\]\" at ALU.v(28)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296642 "|main|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "main.v" "dataMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:io " "Elaborating entity \"IO\" for hierarchy \"IO:io\"" {  } { { "main.v" "io" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972296651 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 IO.v(38) " "Verilog HDL Always Construct warning at IO.v(38): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296658 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 IO.v(39) " "Verilog HDL Always Construct warning at IO.v(39): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296658 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw2 IO.v(40) " "Verilog HDL Always Construct warning at IO.v(40): variable \"sw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296658 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw3 IO.v(41) " "Verilog HDL Always Construct warning at IO.v(41): variable \"sw3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296658 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw4 IO.v(42) " "Verilog HDL Always Construct warning at IO.v(42): variable \"sw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296658 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw5 IO.v(43) " "Verilog HDL Always Construct warning at IO.v(43): variable \"sw5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw6 IO.v(44) " "Verilog HDL Always Construct warning at IO.v(44): variable \"sw6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw7 IO.v(45) " "Verilog HDL Always Construct warning at IO.v(45): variable \"sw7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw8 IO.v(46) " "Verilog HDL Always Construct warning at IO.v(46): variable \"sw8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw9 IO.v(47) " "Verilog HDL Always Construct warning at IO.v(47): variable \"sw9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw10 IO.v(48) " "Verilog HDL Always Construct warning at IO.v(48): variable \"sw10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw11 IO.v(49) " "Verilog HDL Always Construct warning at IO.v(49): variable \"sw11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw12 IO.v(50) " "Verilog HDL Always Construct warning at IO.v(50): variable \"sw12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw13 IO.v(51) " "Verilog HDL Always Construct warning at IO.v(51): variable \"sw13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296659 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw14 IO.v(52) " "Verilog HDL Always Construct warning at IO.v(52): variable \"sw14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296661 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw15 IO.v(53) " "Verilog HDL Always Construct warning at IO.v(53): variable \"sw15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296662 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw16 IO.v(54) " "Verilog HDL Always Construct warning at IO.v(54): variable \"sw16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296662 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw17 IO.v(55) " "Verilog HDL Always Construct warning at IO.v(55): variable \"sw17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296662 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key0 IO.v(56) " "Verilog HDL Always Construct warning at IO.v(56): variable \"key0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296662 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1 IO.v(57) " "Verilog HDL Always Construct warning at IO.v(57): variable \"key1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296663 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key2 IO.v(58) " "Verilog HDL Always Construct warning at IO.v(58): variable \"key2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296663 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 IO.v(59) " "Verilog HDL Always Construct warning at IO.v(59): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296663 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(37) " "Verilog HDL Case Statement warning at IO.v(37): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525972296663 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data IO.v(68) " "Verilog HDL Always Construct warning at IO.v(68): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525972296663 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IO.v(68) " "Verilog HDL Case Statement warning at IO.v(68): can't check case statement for completeness because the case expression has too many possible states" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 68 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1525972296663 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(84) " "Verilog HDL assignment warning at IO.v(84): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296664 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(85) " "Verilog HDL assignment warning at IO.v(85): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296664 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(86) " "Verilog HDL assignment warning at IO.v(86): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296664 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(87) " "Verilog HDL assignment warning at IO.v(87): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296664 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(88) " "Verilog HDL assignment warning at IO.v(88): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296664 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(89) " "Verilog HDL assignment warning at IO.v(89): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296664 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(90) " "Verilog HDL assignment warning at IO.v(90): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296665 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(91) " "Verilog HDL assignment warning at IO.v(91): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525972296665 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(82) " "Verilog HDL Case Statement warning at IO.v(82): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525972296665 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(33) " "Verilog HDL Case Statement warning at IO.v(33): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525972296665 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296665 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex7 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296666 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex6 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296666 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex5 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296666 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296666 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296667 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296667 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296667 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525972296667 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcdOut IO.v(27) " "Output port \"lcdOut\" at IO.v(27) has no driver" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525972296668 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] IO.v(31) " "Inferred latch for \"hex0\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296668 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] IO.v(31) " "Inferred latch for \"hex0\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296669 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] IO.v(31) " "Inferred latch for \"hex0\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296669 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] IO.v(31) " "Inferred latch for \"hex0\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296669 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] IO.v(31) " "Inferred latch for \"hex0\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296670 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] IO.v(31) " "Inferred latch for \"hex0\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296670 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] IO.v(31) " "Inferred latch for \"hex0\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296670 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] IO.v(31) " "Inferred latch for \"hex1\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296671 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] IO.v(31) " "Inferred latch for \"hex1\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] IO.v(31) " "Inferred latch for \"hex1\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] IO.v(31) " "Inferred latch for \"hex1\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] IO.v(31) " "Inferred latch for \"hex1\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] IO.v(31) " "Inferred latch for \"hex1\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] IO.v(31) " "Inferred latch for \"hex1\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] IO.v(31) " "Inferred latch for \"hex2\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] IO.v(31) " "Inferred latch for \"hex2\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296672 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] IO.v(31) " "Inferred latch for \"hex2\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] IO.v(31) " "Inferred latch for \"hex2\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] IO.v(31) " "Inferred latch for \"hex2\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] IO.v(31) " "Inferred latch for \"hex2\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] IO.v(31) " "Inferred latch for \"hex2\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] IO.v(31) " "Inferred latch for \"hex3\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] IO.v(31) " "Inferred latch for \"hex3\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] IO.v(31) " "Inferred latch for \"hex3\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] IO.v(31) " "Inferred latch for \"hex3\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] IO.v(31) " "Inferred latch for \"hex3\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] IO.v(31) " "Inferred latch for \"hex3\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296673 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] IO.v(31) " "Inferred latch for \"hex3\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] IO.v(31) " "Inferred latch for \"hex4\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] IO.v(31) " "Inferred latch for \"hex4\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] IO.v(31) " "Inferred latch for \"hex4\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] IO.v(31) " "Inferred latch for \"hex4\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] IO.v(31) " "Inferred latch for \"hex4\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] IO.v(31) " "Inferred latch for \"hex4\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] IO.v(31) " "Inferred latch for \"hex4\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[0\] IO.v(31) " "Inferred latch for \"hex5\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296674 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[1\] IO.v(31) " "Inferred latch for \"hex5\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296675 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[2\] IO.v(31) " "Inferred latch for \"hex5\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296675 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[3\] IO.v(31) " "Inferred latch for \"hex5\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296675 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[4\] IO.v(31) " "Inferred latch for \"hex5\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296675 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[5\] IO.v(31) " "Inferred latch for \"hex5\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296675 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[6\] IO.v(31) " "Inferred latch for \"hex5\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296675 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[0\] IO.v(31) " "Inferred latch for \"hex6\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296675 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[1\] IO.v(31) " "Inferred latch for \"hex6\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296676 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[2\] IO.v(31) " "Inferred latch for \"hex6\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296676 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[3\] IO.v(31) " "Inferred latch for \"hex6\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296676 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[4\] IO.v(31) " "Inferred latch for \"hex6\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296676 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[5\] IO.v(31) " "Inferred latch for \"hex6\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296676 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[6\] IO.v(31) " "Inferred latch for \"hex6\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296679 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[0\] IO.v(31) " "Inferred latch for \"hex7\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296679 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[1\] IO.v(31) " "Inferred latch for \"hex7\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296679 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[2\] IO.v(31) " "Inferred latch for \"hex7\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296688 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[3\] IO.v(31) " "Inferred latch for \"hex7\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296688 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[4\] IO.v(31) " "Inferred latch for \"hex7\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296688 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[5\] IO.v(31) " "Inferred latch for \"hex7\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296693 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[6\] IO.v(31) " "Inferred latch for \"hex7\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296694 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[0\] IO.v(31) " "Inferred latch for \"_temp\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296694 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[1\] IO.v(31) " "Inferred latch for \"_temp\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296695 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[2\] IO.v(31) " "Inferred latch for \"_temp\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296695 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[3\] IO.v(31) " "Inferred latch for \"_temp\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296695 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[4\] IO.v(31) " "Inferred latch for \"_temp\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296708 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[5\] IO.v(31) " "Inferred latch for \"_temp\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296708 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[6\] IO.v(31) " "Inferred latch for \"_temp\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296709 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[7\] IO.v(31) " "Inferred latch for \"_temp\[7\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296709 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[8\] IO.v(31) " "Inferred latch for \"_temp\[8\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296709 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[9\] IO.v(31) " "Inferred latch for \"_temp\[9\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296709 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[10\] IO.v(31) " "Inferred latch for \"_temp\[10\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296709 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[11\] IO.v(31) " "Inferred latch for \"_temp\[11\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296709 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[12\] IO.v(31) " "Inferred latch for \"_temp\[12\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296709 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[13\] IO.v(31) " "Inferred latch for \"_temp\[13\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296710 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[14\] IO.v(31) " "Inferred latch for \"_temp\[14\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296710 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[15\] IO.v(31) " "Inferred latch for \"_temp\[15\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296710 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[16\] IO.v(31) " "Inferred latch for \"_temp\[16\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296710 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[17\] IO.v(31) " "Inferred latch for \"_temp\[17\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296710 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[18\] IO.v(31) " "Inferred latch for \"_temp\[18\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296710 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[19\] IO.v(31) " "Inferred latch for \"_temp\[19\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296714 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[20\] IO.v(31) " "Inferred latch for \"_temp\[20\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296714 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[21\] IO.v(31) " "Inferred latch for \"_temp\[21\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[22\] IO.v(31) " "Inferred latch for \"_temp\[22\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[23\] IO.v(31) " "Inferred latch for \"_temp\[23\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[24\] IO.v(31) " "Inferred latch for \"_temp\[24\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[25\] IO.v(31) " "Inferred latch for \"_temp\[25\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[26\] IO.v(31) " "Inferred latch for \"_temp\[26\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[27\] IO.v(31) " "Inferred latch for \"_temp\[27\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[28\] IO.v(31) " "Inferred latch for \"_temp\[28\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[29\] IO.v(31) " "Inferred latch for \"_temp\[29\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296715 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[30\] IO.v(31) " "Inferred latch for \"_temp\[30\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296718 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[31\] IO.v(31) " "Inferred latch for \"_temp\[31\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972296718 "|main|IO:io"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RegistersBank:registersBank\|registers_rtl_0 " "Inferred dual-clock RAM node \"RegistersBank:registersBank\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1525972297591 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RegistersBank:registersBank\|registers_rtl_1 " "Inferred dual-clock RAM node \"RegistersBank:registersBank\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1525972297591 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstructionsMemory:instructionsMemory\|ram " "RAM logic \"InstructionsMemory:instructionsMemory\|ram\" is uninferred due to asynchronous read logic" {  } { { "InstructionsMemory/InstructionsMemory.v" "ram" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525972297592 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525972297592 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_InstructionsMemory_d253ae8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/main.ram0_InstructionsMemory_d253ae8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525972297632 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegistersBank:registersBank\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegistersBank:registersBank\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter INIT_FILE set to db/main.ram0_RegistersBank_9280d5ac.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegistersBank:registersBank\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegistersBank:registersBank\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter INIT_FILE set to db/main.ram0_RegistersBank_9280d5ac.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525972298209 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525972298209 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525972298209 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU/ALU.v" "Mult0" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972298211 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Div0\"" {  } { { "ALU/ALU.v" "Div0" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972298211 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Mod0\"" {  } { { "ALU/ALU.v" "Mod0" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972298211 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525972298211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistersBank:registersBank\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"RegistersBank:registersBank\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972298300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistersBank:registersBank\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"RegistersBank:registersBank\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter \"INIT_FILE\" = \"db/main.ram0_RegistersBank_9280d5ac.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298300 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972298300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ith1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ith1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ith1 " "Found entity 1: altsyncram_ith1" {  } { { "db/altsyncram_ith1.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_ith1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972298377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972298377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegistersBank:registersBank\|altsyncram:registers_rtl_1 " "Elaborated megafunction instantiation \"RegistersBank:registersBank\|altsyncram:registers_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972298402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegistersBank:registersBank\|altsyncram:registers_rtl_1 " "Instantiated megafunction \"RegistersBank:registersBank\|altsyncram:registers_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/main.ram0_RegistersBank_9280d5ac.hdl.mif " "Parameter \"INIT_FILE\" = \"db/main.ram0_RegistersBank_9280d5ac.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972298403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972298424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298424 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972298424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ir71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ir71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ir71 " "Found entity 1: altsyncram_ir71" {  } { { "db/altsyncram_ir71.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_ir71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972298492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972298492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972298545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298545 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972298545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972298623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972298623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972298709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972298710 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972298710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972298799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972298799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972298832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972298832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972298968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972298968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972299072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972299072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972299137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972299137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Mod0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972299153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972299154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972299154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972299154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525972299154 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525972299154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525972299216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972299216 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525972299996 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1525972300058 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1525972300058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[0\] " "Latch ALU:alu\|dataC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[27\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300076 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[1\] " "Latch ALU:alu\|dataC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[27\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300076 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[2\] " "Latch ALU:alu\|dataC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300076 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[3\] " "Latch ALU:alu\|dataC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300076 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[4\] " "Latch ALU:alu\|dataC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300076 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[5\] " "Latch ALU:alu\|dataC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300076 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[6\] " "Latch ALU:alu\|dataC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300076 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[7\] " "Latch ALU:alu\|dataC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300077 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[8\] " "Latch ALU:alu\|dataC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300077 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[9\] " "Latch ALU:alu\|dataC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300077 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[10\] " "Latch ALU:alu\|dataC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300077 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[11\] " "Latch ALU:alu\|dataC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300077 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[12\] " "Latch ALU:alu\|dataC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300077 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[13\] " "Latch ALU:alu\|dataC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[14\] " "Latch ALU:alu\|dataC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[15\] " "Latch ALU:alu\|dataC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[16\] " "Latch ALU:alu\|dataC\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[17\] " "Latch ALU:alu\|dataC\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[18\] " "Latch ALU:alu\|dataC\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[19\] " "Latch ALU:alu\|dataC\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[20\] " "Latch ALU:alu\|dataC\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300078 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[21\] " "Latch ALU:alu\|dataC\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300079 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[22\] " "Latch ALU:alu\|dataC\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300079 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[23\] " "Latch ALU:alu\|dataC\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300079 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[24\] " "Latch ALU:alu\|dataC\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300079 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[25\] " "Latch ALU:alu\|dataC\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300079 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[26\] " "Latch ALU:alu\|dataC\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300079 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[27\] " "Latch ALU:alu\|dataC\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300079 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[28\] " "Latch ALU:alu\|dataC\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300080 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[29\] " "Latch ALU:alu\|dataC\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300080 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[30\] " "Latch ALU:alu\|dataC\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300080 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[31\] " "Latch ALU:alu\|dataC\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525972300080 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525972300080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] VCC " "Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] VCC " "Pin \"hex6\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] GND " "Pin \"hex6\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] GND " "Pin \"hex6\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] GND " "Pin \"hex6\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] GND " "Pin \"hex6\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] VCC " "Pin \"hex7\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] GND " "Pin \"hex7\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] GND " "Pin \"hex7\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] GND " "Pin \"hex7\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] GND " "Pin \"hex7\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[1\] GND " "Pin \"instructionOut\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[3\] GND " "Pin \"instructionOut\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[4\] GND " "Pin \"instructionOut\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[5\] GND " "Pin \"instructionOut\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[6\] GND " "Pin \"instructionOut\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[7\] GND " "Pin \"instructionOut\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[8\] GND " "Pin \"instructionOut\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[9\] GND " "Pin \"instructionOut\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[10\] GND " "Pin \"instructionOut\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[11\] GND " "Pin \"instructionOut\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[12\] GND " "Pin \"instructionOut\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[13\] GND " "Pin \"instructionOut\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[14\] GND " "Pin \"instructionOut\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[15\] GND " "Pin \"instructionOut\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[17\] GND " "Pin \"instructionOut\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[18\] GND " "Pin \"instructionOut\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[19\] GND " "Pin \"instructionOut\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[20\] GND " "Pin \"instructionOut\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[22\] GND " "Pin \"instructionOut\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[23\] GND " "Pin \"instructionOut\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[24\] GND " "Pin \"instructionOut\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[25\] GND " "Pin \"instructionOut\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionOut\[31\] GND " "Pin \"instructionOut\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|instructionOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluCode\[5\] GND " "Pin \"aluCode\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|aluCode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryWrite GND " "Pin \"memoryWrite\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|memoryWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryRead GND " "Pin \"memoryRead\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|memoryRead"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[1\] GND " "Pin \"intermediate\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[3\] GND " "Pin \"intermediate\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[4\] GND " "Pin \"intermediate\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[5\] GND " "Pin \"intermediate\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[6\] GND " "Pin \"intermediate\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[7\] GND " "Pin \"intermediate\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[8\] GND " "Pin \"intermediate\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[9\] GND " "Pin \"intermediate\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[10\] GND " "Pin \"intermediate\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[11\] GND " "Pin \"intermediate\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[12\] GND " "Pin \"intermediate\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[13\] GND " "Pin \"intermediate\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[14\] GND " "Pin \"intermediate\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[15\] GND " "Pin \"intermediate\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[16\] GND " "Pin \"intermediate\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[17\] GND " "Pin \"intermediate\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[18\] GND " "Pin \"intermediate\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[19\] GND " "Pin \"intermediate\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[20\] GND " "Pin \"intermediate\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[21\] GND " "Pin \"intermediate\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[22\] GND " "Pin \"intermediate\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[23\] GND " "Pin \"intermediate\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[24\] GND " "Pin \"intermediate\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[25\] GND " "Pin \"intermediate\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[26\] GND " "Pin \"intermediate\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[27\] GND " "Pin \"intermediate\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[28\] GND " "Pin \"intermediate\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[29\] GND " "Pin \"intermediate\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[30\] GND " "Pin \"intermediate\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intermediate\[31\] GND " "Pin \"intermediate\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|intermediate[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluError GND " "Pin \"aluError\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525972302573 "|main|aluError"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525972302573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525972302940 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RegistersBank:registersBank\|altsyncram:registers_rtl_0\|altsyncram_ith1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"RegistersBank:registersBank\|altsyncram:registers_rtl_0\|altsyncram_ith1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ith1.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_ith1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 52 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972304910 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RegistersBank:registersBank\|altsyncram:registers_rtl_1\|altsyncram_ith1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"RegistersBank:registersBank\|altsyncram:registers_rtl_1\|altsyncram_ith1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ith1.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/db/altsyncram_ith1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 52 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972304911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525972305369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525972305369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw6 " "No output dependent on input pin \"sw6\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw8 " "No output dependent on input pin \"sw8\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw9 " "No output dependent on input pin \"sw9\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw10 " "No output dependent on input pin \"sw10\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw11 " "No output dependent on input pin \"sw11\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw12 " "No output dependent on input pin \"sw12\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw13 " "No output dependent on input pin \"sw13\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw14 " "No output dependent on input pin \"sw14\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw15 " "No output dependent on input pin \"sw15\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw16 " "No output dependent on input pin \"sw16\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw17 " "No output dependent on input pin \"sw17\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|sw17"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key0 " "No output dependent on input pin \"key0\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|key0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525972305644 "|main|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525972305644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2432 " "Implemented 2432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525972305645 ""} { "Info" "ICUT_CUT_TM_OPINS" "373 " "Implemented 373 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525972305645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1932 " "Implemented 1932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525972305645 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525972305645 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525972305645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525972305645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 284 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525972305724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:11:45 2018 " "Processing ended: Thu May 10 14:11:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525972305724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525972305724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525972305724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525972305724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525972307231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525972307238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:11:46 2018 " "Processing started: Thu May 10 14:11:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525972307238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525972307238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525972307238 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525972307442 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1525972307443 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1525972307443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525972307563 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "main EP4CE30F29C6 " "Automatically selected device EP4CE30F29C6 for design main" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1525972307826 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1525972307826 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1525972307878 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1525972307878 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "DataMemory:dataMemory\|altsyncram:ram_rtl_0\|altsyncram_ir71:auto_generated\|ram_block1a0 " "Atom \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\|altsyncram_ir71:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1525972307936 "|main|DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1525972307936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525972308149 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525972308158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C6 " "Device EP4CE40F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525972308476 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C6 " "Device EP4CE55F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525972308476 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C6 " "Device EP4CE75F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525972308476 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525972308476 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 5974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525972308484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 5976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525972308484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 5978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525972308484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 5980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525972308484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 5982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525972308484 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525972308484 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525972308493 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525972308794 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "396 396 " "No exact pin location assignment(s) for 396 pins of 396 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1525972310191 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1525972311167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525972311169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525972311169 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1525972311198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525972311199 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525972311200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525972311408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionsMemory:instructionsMemory\|q\[28\] " "Destination node InstructionsMemory:instructionsMemory\|q\[28\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525972311408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionsMemory:instructionsMemory\|q\[29\] " "Destination node InstructionsMemory:instructionsMemory\|q\[29\]" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525972311408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525972311408 ""}  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 5971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525972311408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:alu\|Selector0~1  " "Automatically promoted node ALU:alu\|Selector0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525972311409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:controlUnit\|branch " "Destination node ControlUnit:controlUnit\|branch" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525972311409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:alu\|Selector0~2 " "Destination node ALU:alu\|Selector0~2" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 2151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525972311409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525972311409 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 0 { 0 ""} 0 2150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525972311409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525972312081 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525972312083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525972312083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525972312086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525972312090 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525972312092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525972312253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1525972312255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525972312255 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "395 unused 2.5V 22 373 0 " "Number of I/O pins in group: 395 (unused VREF, 2.5V VCCIO, 22 input, 373 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1525972312269 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1525972312269 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525972312269 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525972312271 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1525972312271 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525972312271 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525972313009 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525972313026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525972315167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525972315917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525972315966 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525972379184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:03 " "Fitter placement operations ending: elapsed time is 00:01:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525972379184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525972380708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525972394559 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525972394559 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1525972430145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525972614177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525972614177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:51 " "Fitter routing operations ending: elapsed time is 00:03:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525972614182 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.41 " "Total time spent on timing analysis during the Fitter is 11.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525972614522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525972614567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525972615932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525972615934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525972617166 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525972618848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525972620596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1299 " "Peak virtual memory: 1299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525972622355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:17:02 2018 " "Processing ended: Thu May 10 14:17:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525972622355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:16 " "Elapsed time: 00:05:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525972622355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:18 " "Total CPU time (on all processors): 00:05:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525972622355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525972622355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525972624044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525972624054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:17:03 2018 " "Processing started: Thu May 10 14:17:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525972624054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525972624054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525972624054 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525972626817 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525972626926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525972627462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:17:07 2018 " "Processing ended: Thu May 10 14:17:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525972627462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525972627462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525972627462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525972627462 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525972628255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525972629526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525972629534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:17:08 2018 " "Processing started: Thu May 10 14:17:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525972629534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972629534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972629534 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525972629812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972630407 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972630501 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972630501 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631159 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525972631172 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionsMemory:instructionsMemory\|q\[27\] InstructionsMemory:instructionsMemory\|q\[27\] " "create_clock -period 1.000 -name InstructionsMemory:instructionsMemory\|q\[27\] InstructionsMemory:instructionsMemory\|q\[27\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525972631172 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631189 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525972631191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525972631229 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525972631623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -108.968 " "Worst-case setup slack is -108.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -108.968           -1785.295 InstructionsMemory:instructionsMemory\|q\[27\]  " " -108.968           -1785.295 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.177            -183.869 clock  " "   -8.177            -183.869 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.645 " "Worst-case hold slack is -0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645              -0.807 InstructionsMemory:instructionsMemory\|q\[27\]  " "   -0.645              -0.807 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clock  " "    0.355               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.784 clock  " "   -3.000             -64.784 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 InstructionsMemory:instructionsMemory\|q\[27\]  " "    0.324               0.000 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972631745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972631745 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525972642818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972642873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972644528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972644822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525972644904 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972644904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -97.130 " "Worst-case setup slack is -97.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -97.130           -1595.104 InstructionsMemory:instructionsMemory\|q\[27\]  " "  -97.130           -1595.104 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.367            -164.449 clock  " "   -7.367            -164.449 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972644925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.622 " "Worst-case hold slack is -0.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.802 InstructionsMemory:instructionsMemory\|q\[27\]  " "   -0.622              -0.802 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clock  " "    0.310               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972644982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972644982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972645003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972645021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972645040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972645040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.784 clock  " "   -3.000             -64.784 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972645040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 InstructionsMemory:instructionsMemory\|q\[27\]  " "    0.428               0.000 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972645040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972645040 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525972655675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972655926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525972655965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972655965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.554 " "Worst-case setup slack is -61.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972655986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972655986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.554            -995.271 InstructionsMemory:instructionsMemory\|q\[27\]  " "  -61.554            -995.271 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972655986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.089             -86.072 clock  " "   -4.089             -86.072 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972655986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972655986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.341 " "Worst-case hold slack is -0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -0.449 InstructionsMemory:instructionsMemory\|q\[27\]  " "   -0.341              -0.449 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clock  " "    0.184               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972656052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972656098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972656158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.631 clock  " "   -3.000             -49.631 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 InstructionsMemory:instructionsMemory\|q\[27\]  " "    0.242               0.000 InstructionsMemory:instructionsMemory\|q\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525972656179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972656179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972668841 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972668850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525972669220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:17:49 2018 " "Processing ended: Thu May 10 14:17:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525972669220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525972669220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525972669220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972669220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525972670916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525972670925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:17:50 2018 " "Processing started: Thu May 10 14:17:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525972670925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525972670925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525972670925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_85c_slow.vo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_85c_slow.vo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972673611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_0c_slow.vo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_0c_slow.vo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972674658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_fast.vo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_fast.vo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972675691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main.vo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972676754 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_85c_v_slow.sdo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972677363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_6_1200mv_0c_v_slow.sdo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972677888 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_v_fast.sdo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972678430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_v.sdo C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/ simulation " "Generated file main_v.sdo in folder \"C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525972678930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525972679128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:17:59 2018 " "Processing ended: Thu May 10 14:17:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525972679128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525972679128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525972679128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525972679128 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 295 s " "Quartus Prime Full Compilation was successful. 0 errors, 295 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525972680049 ""}
