
AVRASM ver. 2.1.30  C:\projects\soldering-iron-controller\soft\USI TWI Test\List\TwiTest.asm Mon Mar 09 17:20:47 2015

C:\projects\soldering-iron-controller\soft\USI TWI Test\List\TwiTest.asm(955): warning: Register r3 already defined by the .DEF directive
C:\projects\soldering-iron-controller\soft\USI TWI Test\List\TwiTest.asm(956): warning: Register r2 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.04.4a Advanced
                 ;(C) Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATtiny2313
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Tiny
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 32 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATtiny2313
                 	#pragma AVRPART MEMORY PROG_FLASH 2048
                 	#pragma AVRPART MEMORY EEPROM 128
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 128
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU WDTCR=0x21
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x13
                 	.EQU GPIOR1=0x14
                 	.EQU GPIOR2=0x15
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _overflow_state_t=R3
                 	.DEF _startstop_state_t=R2
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 c012      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f c042      	RJMP _usi_start_isr
000010 c058      	RJMP _usi_ovf_isr
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 __RESET:
000013 94f8      	CLI
000014 27ee      	CLR  R30
000015 bbec      	OUT  EECR,R30
000016 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000017 e1f8      	LDI  R31,0x18
000018 b7a4      	IN   R26,MCUSR
000019 7fa7      	CBR  R26,8
00001a bfa4      	OUT  MCUSR,R26
00001b bdf1      	OUT  WDTCR,R31
00001c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00001d e08d      	LDI  R24,(14-2)+1
00001e e0a2      	LDI  R26,2
                 __CLEAR_REG:
00001f 93ed      	ST   X+,R30
000020 958a      	DEC  R24
000021 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000022 e880      	LDI  R24,LOW(0x80)
000023 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000024 93ed      	ST   X+,R30
000025 958a      	DEC  R24
000026 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
000027 e0e0      	LDI  R30,0x00
000028 bbe3      	OUT  GPIOR0,R30
000029 bbe4      	OUT  GPIOR1,R30
00002a bbe5      	OUT  GPIOR2,R30
                 
                 ;STACK POINTER INITIALIZATION
00002b edef      	LDI  R30,LOW(0xDF)
00002c bfed      	OUT  SPL,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00002d e8c0      	LDI  R28,LOW(0x80)
                 
00002e c13d      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x80
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.04.4a Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 3/8/2015
                 ;Author  : NeVaDa
                 ;Company : banana-electronics
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATtiny2313
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Tiny
                 ;External RAM size       : 0
                 ;Data Stack size         : 32
                 ;*****************************************************/
                 ;
                 ;#include <tiny2313.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x50
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_standby=0x40
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdint.h>
                 ;#include <generalCompatabilityDefinitions.c>
                 ;#define _BV(bit)    (1 << (bit))
                 ;
                 ;#ifndef NULL
                 ;    #define NULL 0
                 ;#endif
                 ;#include <twiOverUsi.c>
                 ;# define USI_TWI_BUFFER_SIZE 16
                 ;
                 ;//******chrystal dependent part******//
                 ;# define DDR_USI    DDRB
                 ;# define PORT_USI    PORTB
                 ;# define PIN_USI    PINB
                 ;# define PORT_USI_SDA    PINB5
                 ;# define PORT_USI_SCL    PINB7
                 ;# define PIN_USI_SDA    PINB5
                 ;# define PIN_USI_SCL    PINB7
                 ;
                 ;//******theoretically chrystal independent part******//
                 ;enum{
                 ;    of_state_check_address,
                 ;    of_state_send_data,
                 ;    of_state_request_ack,
                 ;    of_state_check_ack,
                 ;    of_state_receive_data,
                 ;    of_state_store_data_and_send_ack
                 ;} overflow_state_t;
                 ;
                 ;enum{
                 ;    ss_state_before_start,
                 ;    ss_state_after_start,
                 ;    ss_state_address_selected,
                 ;    ss_state_address_not_selected,
                 ;    ss_state_data_processed
                 ;} startstop_state_t;
                 ;
                 ;
                 ;static void (*idle_callback)(void);
                 ;static void    (*data_callback)(uint8_t input_buffer_length, const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer);
                 ;
                 ;static uint8_t of_state;
                 ;static uint8_t ss_state;
                 ;static uint8_t    slave_address;
                 ;static uint8_t    input_buffer[USI_TWI_BUFFER_SIZE];
                 ;static uint8_t    input_buffer_length;
                 ;static uint8_t    output_buffer[USI_TWI_BUFFER_SIZE];
                 ;static uint8_t    output_buffer_length;
                 ;static uint8_t    output_buffer_current;
                 ;
                 ;//static    uint8_t    *phy_send_buffer;
                 ;//static    uint8_t    *phy_send_buffer_length;
                 ;enum{
                 ;    phy_buffer_size = USI_TWI_BUFFER_SIZE
                 ;};
                 ;
                 ;
                 ;
                 ;
                 ;static void set_sda_to_input(void){
                 ; 0000 001A static void set_sda_to_input(void){
                 
                 	.CSEG
                 _set_sda_to_input_G000:
                 ;    DDR_USI &= ~_BV(PORT_USI_SDA);
00002f 98bd      	CBI  0x17,5
                 ;}
000030 9508      	RET
                 ;static void set_sda_to_output(void){
                 _set_sda_to_output_G000:
                 ;    DDR_USI |= _BV(PORT_USI_SDA);
000031 9abd      	SBI  0x17,5
                 ;}
000032 9508      	RET
                 ;static inline void set_scl_to_input(void){
                 _set_scl_to_input_G000:
                 ;    DDR_USI &= ~_BV(PORT_USI_SCL);
000033 98bf      	CBI  0x17,7
                 ;}
000034 9508      	RET
                 ;static inline void set_scl_to_output(void){
                 _set_scl_to_output_G000:
                 ;    DDR_USI |= _BV(PORT_USI_SCL);
000035 9abf      	SBI  0x17,7
                 ;}
000036 9508      	RET
                 ;static inline void set_sda_low(void){
                 _set_sda_low_G000:
                 ;    PORT_USI &= ~_BV(PORT_USI_SDA);
000037 98c5      	CBI  0x18,5
                 ;}
000038 9508      	RET
                 ;static inline void set_sda_high(void){
                 _set_sda_high_G000:
                 ;    PORT_USI |= _BV(PORT_USI_SDA);
000039 9ac5      	SBI  0x18,5
                 ;}
00003a 9508      	RET
                 ;static inline void set_scl_low(void){
                 _set_scl_low_G000:
                 ;    PORT_USI &= ~_BV(PORT_USI_SCL);
00003b 98c7      	CBI  0x18,7
                 ;}
00003c 9508      	RET
                 ;static inline void set_scl_high(void){
                 _set_scl_high_G000:
                 ;    PORT_USI |= _BV(PORT_USI_SCL);
00003d 9ac7      	SBI  0x18,7
                 ;}
00003e 9508      	RET
                 ;
                 ;static inline void twi_reset_state(void){
                 _twi_reset_state_G000:
                 ;    USISR =
                 ;            (1	<< USISIF) | // clear start condition flag
                 ;            (1	<< USIOIF) | // clear overflow condition flag
                 ;            (0	<< USIPF) | // !clear stop condition flag
                 ;            (1	<< USIDC) | // clear arbitration error flag
                 ;            (0x00 << USICNT0); // set counter to "8" bits
00003f ede0      	LDI  R30,LOW(208)
000040 b9ee      	OUT  0xE,R30
                 ;    USICR =
                 ;            (1 << USISIE) | // enable start condition interrupt
                 ;            (0 << USIOIE) | // !enable overflow interrupt
                 ;            (1 << USIWM1) | (0 << USIWM0) | // set usi in two-wire mode, disable bit counter overflow hold
                 ;            (1 << USICS1) | (0 << USICS0) | (0 << USICLK) | // shift register clock source = external, positive edge, 4-bit counter source = external, both edges
                 ;            (0 << USITC); // don't toggle clock-port pin
000041 eae8      	LDI  R30,LOW(168)
000042 b9ed      	OUT  0xD,R30
                 ;}
000043 9508      	RET
                 ;
                 ;static void twi_reset(void){
                 _twi_reset_G000:
                 ;// make sure no sda/scl remains pulled up or down
                 ;    set_sda_to_input(); // deactivate internal pullup on sda/scl
000044 dfea      	RCALL _set_sda_to_input_G000
                 ;    set_sda_low();
000045 dff1      	RCALL _set_sda_low_G000
                 ;    set_scl_to_input();
000046 dfec      	RCALL _set_scl_to_input_G000
                 ;    set_scl_low();
000047 dff3      	RCALL _set_scl_low_G000
                 ;    set_sda_to_output(); // release (set high) on sda/scl
000048 dfe8      	RCALL _set_sda_to_output_G000
                 ;    set_sda_high();
000049 dfef      	RCALL _set_sda_high_G000
                 ;    set_sda_to_input();
00004a dfe4      	RCALL _set_sda_to_input_G000
                 ;    set_sda_high();
00004b dfed      	RCALL _set_sda_high_G000
                 ;    set_scl_to_output();
00004c dfe8      	RCALL _set_scl_to_output_G000
                 ;    set_scl_high();
00004d dfef      	RCALL _set_scl_high_G000
                 ;    twi_reset_state();
00004e dff0      	RCALL _twi_reset_state_G000
                 ;}
00004f 9508      	RET
                 ;
                 ;static inline void twi_init(void)
                 ;{
                 _twi_init_G000:
                 ;    #if defined(USIPP)
                 ;        #if defined(USI_ON_PORT_A)
                 ;            USIPP |= _BV(USIPOS);
                 ;        #else
                 ;            USIPP &= ~_BV(USIPOS);
                 ;        # endif
                 ;    #endif
                 ;    twi_reset();
000050 dff3      	RCALL _twi_reset_G000
                 ;}
000051 9508      	RET
                 ;
                 ;
                 ;// USI start condition interrupt service routine
                 ;interrupt [USI_STRT] void usi_start_isr(void){
                 _usi_start_isr:
000052 d159      	RCALL SUBOPT_0x0
                 ;    set_sda_to_input();
000053 dfdb      	RCALL _set_sda_to_input_G000
                 ;    // wait for SCL to go low to ensure the start condition has completed (the
                 ;    // start detector will hold SCL low) - if a stop condition arises then leave
                 ;    // the interrupt to prevent waiting forever - don't use USISR to test for stop
                 ;    // condition as in Application Note AVR312 because the stop condition Flag is
                 ;    // going to be set from the last TWI sequence
                 ;    while(!(PIN_USI & _BV(PIN_USI_SDA)) && (PIN_USI & _BV(PIN_USI_SCL))){}
                 _0x3:
000054 99b5      	SBIC 0x16,5
000055 c002      	RJMP _0x6
000056 99b7      	SBIC 0x16,7
000057 c001      	RJMP _0x7
                 _0x6:
000058 c001      	RJMP _0x5
                 _0x7:
000059 cffa      	RJMP _0x3
                 _0x5:
                 ;    // possible combinations
                 ;    // sda = low scl = low break start condition
                 ;    // sda = low scl = high loop
                 ;    // sda = high scl = low break stop condition
                 ;    // sda = high scl = high break stop condition
                 ;    if((PIN_USI & _BV(PIN_USI_SDA))){ // stop condition
00005a 9bb5      	SBIS 0x16,5
00005b c002      	RJMP _0x8
                 ;        twi_reset();
00005c dfe7      	RCALL _twi_reset_G000
                 ;        return;
00005d c090      	RJMP _0x3D
                 ;    }
                 ;
                 ;    of_state = of_state_check_address;
                 _0x8:
00005e e0e0      	LDI  R30,LOW(0)
00005f d15a      	RCALL SUBOPT_0x1
                 ;    ss_state = ss_state_after_start;
000060 e0e1      	LDI  R30,LOW(1)
000061 d15b      	RCALL SUBOPT_0x2
                 ;    USIDR = 0xff;
000062 efef      	LDI  R30,LOW(255)
000063 b9ef      	OUT  0xF,R30
                 ;    USICR =
                 ;            (1 << USISIE) | // enable start condition interrupt
                 ;            (1 << USIOIE) | // enable overflow interrupt
                 ;            (1 << USIWM1) | (1 << USIWM0) | // set usi in two-wire mode, enable bit counter overflow hold
                 ;            (1 << USICS1) | (0 << USICS0) | (0 << USICLK) | // shift register clock source = external, positive edge, 4-bit counter source = external, both edges
                 ;            (0 << USITC); // don't toggle clock-port pin
000064 efe8      	LDI  R30,LOW(248)
000065 b9ed      	OUT  0xD,R30
                 ;    USISR =
                 ;            (1    << USISIF) | // clear start condition flag
                 ;            (1    << USIOIF) | // clear overflow condition flag
                 ;            (0    << USIPF) | // !clear stop condition flag
                 ;            (1    << USIDC) | // clear arbitration error flag
                 ;            (0x00 << USICNT0); // set counter to "8" bits
000066 ede0      	LDI  R30,LOW(208)
000067 b9ee      	OUT  0xE,R30
                 ;}
000068 c085      	RJMP _0x3D
                 ;
                 ;
                 ;// USI counter overflow interrupt service routine
                 ;interrupt [USI_OVERFLOW] void usi_ovf_isr(void){
                 _usi_ovf_isr:
000069 d142      	RCALL SUBOPT_0x0
                 ;    // bit shift register overflow condition occured
                 ;    // scl forced low until overflow condition is cleared!
                 ;    uint8_t data = USIDR;
                 ;    uint8_t set_counter = 0x00; // send 8 bits (16 edges)
                 ;again:
00006a d169      	RCALL __SAVELOCR2
                 ;	data -> R17
                 ;	set_counter -> R16
00006b b11f      	IN   R17,15
00006c e000      	LDI  R16,0
                 _0x9:
                 ;    switch(of_state){
00006d 91e0 0084 	LDS  R30,_of_state_G000
00006f d150      	RCALL SUBOPT_0x3
                 ;    // start condition occured and succeed
                 ;    // check address, if not OK, reset usi
                 ;    // note: not using general call address
                 ;        case(of_state_check_address):{
000070 9730      	SBIW R30,0
000071 f521      	BRNE _0xD
                 ;            uint8_t address;
                 ;            uint8_t direction;
                 ;            direction = data & 0x01;
000072 9722      	SBIW R28,2
                 ;	address -> Y+1
                 ;	direction -> Y+0
000073 2fe1      	MOV  R30,R17
000074 70e1      	ANDI R30,LOW(0x1)
000075 83e8      	ST   Y,R30
                 ;            address = (data & 0xfe) >> 1;
000076 2fe1      	MOV  R30,R17
000077 7fee      	ANDI R30,0xFE
000078 d147      	RCALL SUBOPT_0x3
000079 95f5      	ASR  R31
00007a 95e7      	ROR  R30
00007b 83e9      	STD  Y+1,R30
                 ;            if(address == slave_address){
00007c 91e0 0086 	LDS  R30,_slave_address_G000
00007e 81a9      	LDD  R26,Y+1
00007f 17ea      	CP   R30,R26
000080 f471      	BRNE _0xE
                 ;                ss_state = ss_state_address_selected;
000081 e0e2      	LDI  R30,LOW(2)
000082 d13a      	RCALL SUBOPT_0x2
                 ;                if(direction){ // read request from master
000083 81e8      	LD   R30,Y
000084 30e0      	CPI  R30,0
000085 f011      	BREQ _0xF
                 ;                    of_state = of_state_send_data;
000086 e0e1      	LDI  R30,LOW(1)
000087 c001      	RJMP _0x38
                 ;                }else{    // write request from master
                 _0xF:
                 ;                    of_state = of_state_receive_data;
000088 e0e4      	LDI  R30,LOW(4)
                 _0x38:
000089 93e0 0084 	STS  _of_state_G000,R30
                 ;                }
                 ;                USIDR = 0x00;
00008b d136      	RCALL SUBOPT_0x4
                 ;                set_counter = 0x0e; // send 1 bit (2 edges)
00008c e00e      	LDI  R16,LOW(14)
                 ;                set_sda_to_output(); // initiate send ack
00008d dfa3      	RCALL _set_sda_to_output_G000
                 ;            }else{
00008e c005      	RJMP _0x11
                 _0xE:
                 ;                USIDR = 0x00;
00008f d132      	RCALL SUBOPT_0x4
                 ;                set_counter = 0x00;
000090 e000      	LDI  R16,LOW(0)
                 ;                twi_reset_state();
000091 dfad      	RCALL _twi_reset_state_G000
                 ;                ss_state = ss_state_address_not_selected;
000092 e0e3      	LDI  R30,LOW(3)
000093 d129      	RCALL SUBOPT_0x2
                 ;            }
                 _0x11:
                 ;            break;
000094 9622      	ADIW R28,2
000095 c054      	RJMP _0xC
                 ;        }
                 ;        // process read request from master
                 ;        case(of_state_send_data):{
                 _0xD:
000096 30e1      	CPI  R30,LOW(0x1)
000097 e0a0      	LDI  R26,HIGH(0x1)
000098 07fa      	CPC  R31,R26
000099 f4b9      	BRNE _0x12
                 ;            ss_state = ss_state_data_processed;
00009a e0e4      	LDI  R30,LOW(4)
00009b d121      	RCALL SUBOPT_0x2
                 ;            of_state = of_state_request_ack;
00009c e0e2      	LDI  R30,LOW(2)
00009d d11c      	RCALL SUBOPT_0x1
                 ;            if(output_buffer_current < output_buffer_length){
00009e 91e0 00a8 	LDS  R30,_output_buffer_length_G000
0000a0 91a0 00a9 	LDS  R26,_output_buffer_current_G000
0000a2 17ae      	CP   R26,R30
0000a3 f448      	BRSH _0x13
                 ;                USIDR = output_buffer[output_buffer_current++];
0000a4 91e0 00a9 	LDS  R30,_output_buffer_current_G000
0000a6 5fef      	SUBI R30,-LOW(1)
0000a7 93e0 00a9 	STS  _output_buffer_current_G000,R30
0000a9 50e1      	SUBI R30,LOW(1)
0000aa 56e8      	SUBI R30,-LOW(_output_buffer_G000)
0000ab 81e0      	LD   R30,Z
0000ac c001      	RJMP _0x39
                 ;            }else{
                 _0x13:
                 ;                USIDR = 0x00; // no more data, but cannot send "nothing" or "nak"
0000ad e0e0      	LDI  R30,LOW(0)
                 _0x39:
0000ae b9ef      	OUT  0xF,R30
                 ;            }
                 ;            set_counter = 0x00;
0000af e000      	LDI  R16,LOW(0)
                 ;            set_sda_to_output(); // initiate send data
0000b0 c038      	RJMP _0x3A
                 ;            break;
                 ;        }
                 ;        // data sent to master, request ack (or nack) from master
                 ;        case(of_state_request_ack):{
                 _0x12:
0000b1 30e2      	CPI  R30,LOW(0x2)
0000b2 e0a0      	LDI  R26,HIGH(0x2)
0000b3 07fa      	CPC  R31,R26
0000b4 f431      	BRNE _0x15
                 ;            of_state = of_state_check_ack;
0000b5 e0e3      	LDI  R30,LOW(3)
0000b6 d103      	RCALL SUBOPT_0x1
                 ;            USIDR = 0x00;
0000b7 d10a      	RCALL SUBOPT_0x4
                 ;            set_counter = 0x0e; // receive 1 bit (2 edges)
0000b8 e00e      	LDI  R16,LOW(14)
                 ;            set_sda_to_input(); // initiate receive ack
0000b9 df75      	RCALL _set_sda_to_input_G000
                 ;            break;
0000ba c02f      	RJMP _0xC
                 ;        }
                 ;        // ack/nack from master received
                 ;        case(of_state_check_ack):{
                 _0x15:
0000bb 30e3      	CPI  R30,LOW(0x3)
0000bc e0a0      	LDI  R26,HIGH(0x3)
0000bd 07fa      	CPC  R31,R26
0000be f459      	BRNE _0x16
                 ;            if(data){ // if NACK, the master does not want more data
0000bf 3010      	CPI  R17,0
0000c0 f029      	BREQ _0x17
                 ;                of_state = of_state_check_address;
0000c1 e0e0      	LDI  R30,LOW(0)
0000c2 d0f7      	RCALL SUBOPT_0x1
                 ;                set_counter = 0x00;
0000c3 e000      	LDI  R16,LOW(0)
                 ;                twi_reset();
0000c4 df7f      	RCALL _twi_reset_G000
                 ;            }else{
0000c5 c003      	RJMP _0x18
                 _0x17:
                 ;                of_state = of_state_send_data;
0000c6 e0e1      	LDI  R30,LOW(1)
0000c7 d0f2      	RCALL SUBOPT_0x1
                 ;                goto again; // from here we just drop straight into state_send_data
0000c8 cfa4      	RJMP _0x9
                 ;            } // don't wait for another overflow interrupt
                 _0x18:
                 ;            break;
0000c9 c020      	RJMP _0xC
                 ;        }
                 ;        // process write request from master
                 ;        case(of_state_receive_data):{
                 _0x16:
0000ca 30e4      	CPI  R30,LOW(0x4)
0000cb e0a0      	LDI  R26,HIGH(0x4)
0000cc 07fa      	CPC  R31,R26
0000cd f439      	BRNE _0x19
                 ;            ss_state = ss_state_data_processed;
0000ce e0e4      	LDI  R30,LOW(4)
0000cf d0ed      	RCALL SUBOPT_0x2
                 ;            of_state = of_state_store_data_and_send_ack;
0000d0 e0e5      	LDI  R30,LOW(5)
0000d1 d0e8      	RCALL SUBOPT_0x1
                 ;            set_counter = 0x00; // receive 1 bit (2 edges)
0000d2 e000      	LDI  R16,LOW(0)
                 ;            set_sda_to_input(); // initiate receive data
0000d3 df5b      	RCALL _set_sda_to_input_G000
                 ;            break;
0000d4 c015      	RJMP _0xC
                 ;        }
                 ;        // data received from master, store it and wait for more data
                 ;        case(of_state_store_data_and_send_ack):{
                 _0x19:
0000d5 30e5      	CPI  R30,LOW(0x5)
0000d6 e0a0      	LDI  R26,HIGH(0x5)
0000d7 07fa      	CPC  R31,R26
0000d8 f489      	BRNE _0xC
                 ;            of_state = of_state_receive_data;
0000d9 e0e4      	LDI  R30,LOW(4)
0000da d0df      	RCALL SUBOPT_0x1
                 ;            if(input_buffer_length < (USI_TWI_BUFFER_SIZE - 1)){
0000db 91a0 0097 	LDS  R26,_input_buffer_length_G000
0000dd 30af      	CPI  R26,LOW(0xF)
0000de f440      	BRSH _0x1B
                 ;                input_buffer[input_buffer_length++] = data;
0000df 91e0 0097 	LDS  R30,_input_buffer_length_G000
0000e1 5fef      	SUBI R30,-LOW(1)
0000e2 93e0 0097 	STS  _input_buffer_length_G000,R30
0000e4 50e1      	SUBI R30,LOW(1)
0000e5 57e9      	SUBI R30,-LOW(_input_buffer_G000)
0000e6 8310      	ST   Z,R17
                 ;            }
                 ;            USIDR = 0x00;
                 _0x1B:
0000e7 d0da      	RCALL SUBOPT_0x4
                 ;            set_counter = 0x0e; // send 1 bit (2 edges)
0000e8 e00e      	LDI  R16,LOW(14)
                 ;            set_sda_to_output(); // initiate send ack
                 _0x3A:
0000e9 df47      	RCALL _set_sda_to_output_G000
                 ;            break;
                 ;        }
                 ;    }
                 _0xC:
                 ;    USISR =
                 ;            (0	<< USISIF) | // don't clear start condition flag
                 ;            (1	<< USIOIF) | // clear overflow condition flag
                 ;            (0	<< USIPF) | // don't clear stop condition flag
                 ;            (1	<< USIDC) | // clear arbitration error flag
                 ;            (set_counter << USICNT0); // set counter to 8 or 1 bits
0000ea 2fe0      	MOV  R30,R16
0000eb 65e0      	ORI  R30,LOW(0x50)
0000ec b9ee      	OUT  0xE,R30
                 ;}
0000ed d0ec      	RCALL __LOADLOCR2P
                 _0x3D:
0000ee 91e9      	LD   R30,Y+
0000ef bfef      	OUT  SREG,R30
0000f0 91f9      	LD   R31,Y+
0000f1 91e9      	LD   R30,Y+
0000f2 91b9      	LD   R27,Y+
0000f3 91a9      	LD   R26,Y+
0000f4 9199      	LD   R25,Y+
0000f5 9189      	LD   R24,Y+
0000f6 9179      	LD   R23,Y+
0000f7 9169      	LD   R22,Y+
0000f8 90f9      	LD   R15,Y+
0000f9 9019      	LD   R1,Y+
0000fa 9009      	LD   R0,Y+
0000fb 9518      	RETI
                 ;
                 ;void usi_twi_slave(uint8_t slave_address_in, uint8_t use_sleep, void (*data_callback_in)(uint8_t input_buffer_length,
                 ;                    const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer),void (*idle_callback_in)(void)){
                 _usi_twi_slave:
                 ;    uint8_t	call_datacallback = 0;
                 ;    slave_address = slave_address_in;
0000fc 931a      	ST   -Y,R17
                 ;	slave_address_in -> Y+6
                 ;	use_sleep -> Y+5
                 ;	*data_callback_in -> Y+3
                 ;	*idle_callback_in -> Y+1
                 ;	call_datacallback -> R17
0000fd e010      	LDI  R17,0
0000fe 81ee      	LDD  R30,Y+6
0000ff 93e0 0086 	STS  _slave_address_G000,R30
                 ;    data_callback = data_callback_in;
000101 81eb      	LDD  R30,Y+3
000102 81fc      	LDD  R31,Y+3+1
000103 93e0 0082 	STS  _data_callback_G000,R30
000105 93f0 0083 	STS  _data_callback_G000+1,R31
                 ;    idle_callback = idle_callback_in;
000107 81e9      	LDD  R30,Y+1
000108 81fa      	LDD  R31,Y+1+1
000109 93e0 0080 	STS  _idle_callback_G000,R30
00010b 93f0 0081 	STS  _idle_callback_G000+1,R31
                 ;    input_buffer_length = 0;
00010d e0e0      	LDI  R30,LOW(0)
00010e 93e0 0097 	STS  _input_buffer_length_G000,R30
                 ;    output_buffer_length = 0;
000110 d0b4      	RCALL SUBOPT_0x5
                 ;    output_buffer_current = 0;
                 ;    ss_state = ss_state_before_start;
000111 e0e0      	LDI  R30,LOW(0)
000112 d0aa      	RCALL SUBOPT_0x2
                 ;//    if(use_sleep){
                 ;//        set_sleep_mode(SLEEP_MODE_IDLE);
                 ;//    }
                 ;    twi_init();
000113 df3c      	RCALL _twi_init_G000
                 ;    #asm("sei")
000114 9478      	sei
                 ;    for(;;){
                 _0x1D:
                 ;        if(idle_callback){
000115 d0b5      	RCALL SUBOPT_0x6
000116 9730      	SBIW R30,0
000117 f011      	BREQ _0x1F
                 ;            idle_callback();
000118 d0b2      	RCALL SUBOPT_0x6
000119 9509      	ICALL
                 ;        }
                 ;
                 ;        if(use_sleep && (ss_state == ss_state_before_start)){
                 _0x1F:
                 ;            //sleep_mode();
                 ;        }
                 ;
                 ;        if(USISR & _BV(USIPF)){
00011a 9b75      	SBIS 0xE,5
00011b c013      	RJMP _0x23
                 ;            #asm("cli")
00011c 94f8      	cli
                 ;            USISR |= _BV(USIPF); // clear stop condition flag
00011d 9a75      	SBI  0xE,5
                 ;            switch(ss_state){
00011e 91e0 0085 	LDS  R30,_ss_state_G000
000120 d09f      	RCALL SUBOPT_0x3
                 ;                case(ss_state_after_start):{
000121 30e1      	CPI  R30,LOW(0x1)
000122 e0a0      	LDI  R26,HIGH(0x1)
000123 07fa      	CPC  R31,R26
000124 f411      	BRNE _0x27
                 ;                    twi_reset();
000125 df1e      	RCALL _twi_reset_G000
                 ;                    break;
000126 c005      	RJMP _0x26
                 ;                }
                 ;
                 ;                case(ss_state_data_processed):{
                 _0x27:
000127 30e4      	CPI  R30,LOW(0x4)
000128 e0a0      	LDI  R26,HIGH(0x4)
000129 07fa      	CPC  R31,R26
00012a f409      	BRNE _0x26
                 ;                    call_datacallback = 1;
00012b e011      	LDI  R17,LOW(1)
                 ;                    break;
                 ;                }
                 ;            }
                 _0x26:
                 ;            ss_state = ss_state_before_start;
00012c e0e0      	LDI  R30,LOW(0)
00012d d08f      	RCALL SUBOPT_0x2
                 ;            #asm("sei")
00012e 9478      	sei
                 ;        }
                 ;        if(call_datacallback){
                 _0x23:
00012f 3010      	CPI  R17,0
000130 f0b9      	BREQ _0x29
                 ;            output_buffer_length = 0;
000131 d093      	RCALL SUBOPT_0x5
                 ;            output_buffer_current = 0;
                 ;            data_callback(input_buffer_length, input_buffer, &output_buffer_length, output_buffer);
000132 e8e2      	LDI  R30,LOW(_data_callback_G000)
000133 e0f0      	LDI  R31,HIGH(_data_callback_G000)
000134 2fae      	MOV  R26,R30
000135 d09a      	RCALL __GETW1P
000136 93ff      	PUSH R31
000137 93ef      	PUSH R30
000138 91e0 0097 	LDS  R30,_input_buffer_length_G000
00013a 93ea      	ST   -Y,R30
00013b e8e7      	LDI  R30,LOW(_input_buffer_G000)
00013c 93ea      	ST   -Y,R30
00013d eae8      	LDI  R30,LOW(_output_buffer_length_G000)
00013e 93ea      	ST   -Y,R30
00013f e9e8      	LDI  R30,LOW(_output_buffer_G000)
000140 93ea      	ST   -Y,R30
000141 91ef      	POP  R30
000142 91ff      	POP  R31
000143 9509      	ICALL
                 ;            input_buffer_length = 0;
000144 e0e0      	LDI  R30,LOW(0)
000145 93e0 0097 	STS  _input_buffer_length_G000,R30
                 ;            call_datacallback = 0;
000147 e010      	LDI  R17,LOW(0)
                 ;        }
                 ;    }
                 _0x29:
000148 cfcc      	RJMP _0x1D
                 ;}
                 ;#include <uartHelper.c>
                 ;void transmit(char data){
                 ; 0000 001B void transmit(char data){
                 _transmit:
                 ;    while(!(UCSRA & (1 << UDRE))){}
                 ;	data -> Y+0
                 _0x2A:
000149 9b5d      	SBIS 0xB,5
00014a cffe      	RJMP _0x2A
                 ;    UDR=data;
00014b 81e8      	LD   R30,Y
00014c b9ec      	OUT  0xC,R30
                 ;}
00014d 9621      	ADIW R28,1
00014e 9508      	RET
                 ;void transmitInt(int data){
                 ;    int number = 0;
                 ;    char str = '';
                 ;    if(data < 10){
                 ;	data -> Y+4
                 ;	number -> R16,R17
                 ;	str -> R19
                 ;        str = data + '0';
                 ;        transmit(str);
                 ;    }else if(data < 100){
                 ;        number = data / 10;
                 ;        transmit(number + '0');
                 ;        number = data - (number*10);
                 ;        transmit(number + '0');
                 ;    }else if(data < 1000){
                 ;        number = data / 100;
                 ;        transmit(number + '0');
                 ;        data = data - (number * 100);
                 ;        number = data / 10;
                 ;        transmit(number + '0');
                 ;        number = data - (number*10);
                 ;        transmit(number + '0');
                 ;    }
                 ;}
                 ;
                 ;
                 ;
                 ;static void my_twi_callback(uint8_t input_buffer_length, const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer){
                 ; 0000 001F static void my_twi_callback(uint8_t input_buffer_length, const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer){
                 _my_twi_callback_G000:
                 ; 0000 0020                         uint8_t l = 1;
                 ; 0000 0021                         uint8_t b = 5;
                 ; 0000 0022 
                 ; 0000 0023                         PORTD.5 = !PORTD.5;
00014f d084      	RCALL __SAVELOCR2
                 ;	input_buffer_length -> Y+5
                 ;	*input_buffer -> Y+4
                 ;	*output_buffer_length -> Y+3
                 ;	*output_buffer -> Y+2
                 ;	l -> R17
                 ;	b -> R16
000150 e011      	LDI  R17,1
000151 e005      	LDI  R16,5
000152 9b95      	SBIS 0x12,5
000153 c002      	RJMP _0x32
000154 9895      	CBI  0x12,5
000155 c001      	RJMP _0x33
                 _0x32:
000156 9a95      	SBI  0x12,5
                 _0x33:
                 ; 0000 0024                         transmit(input_buffer_length);
000157 81ed      	LDD  R30,Y+5
000158 93ea      	ST   -Y,R30
000159 dfef      	RCALL _transmit
                 ; 0000 0025                         transmit(input_buffer[0]);
00015a 81ac      	LDD  R26,Y+4
00015b 91ec      	LD   R30,X
00015c 93ea      	ST   -Y,R30
00015d dfeb      	RCALL _transmit
                 ; 0000 0026                         transmit(input_buffer[1]);
00015e 81ec      	LDD  R30,Y+4
00015f 81a1      	LDD  R26,Z+1
000160 93aa      	ST   -Y,R26
000161 dfe7      	RCALL _transmit
                 ; 0000 0027 
                 ; 0000 0028 
                 ; 0000 0029                         b = input_buffer[0];
000162 81ac      	LDD  R26,Y+4
000163 910c      	LD   R16,X
                 ; 0000 002A                         b++;
000164 5f0f      	SUBI R16,-1
                 ; 0000 002B 
                 ; 0000 002C                         *output_buffer_length = l;
000165 81ab      	LDD  R26,Y+3
000166 931c      	ST   X,R17
                 ; 0000 002D                         output_buffer[0] = b;
000167 81aa      	LDD  R26,Y+2
000168 930c      	ST   X,R16
                 ; 0000 002E }
000169 d06d      	RCALL __LOADLOCR2
00016a 9626      	ADIW R28,6
00016b 9508      	RET
                 ;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0034 {
                 _main:
                 ; 0000 0035 // Declare your local variables here
                 ; 0000 0036 
                 ; 0000 0037 // Crystal Oscillator division factor: 1
                 ; 0000 0038 #pragma optsize-
                 ; 0000 0039 CLKPR=0x80;
00016c e8e0      	LDI  R30,LOW(128)
00016d bde6      	OUT  0x26,R30
                 ; 0000 003A CLKPR=0x00;
00016e e0e0      	LDI  R30,LOW(0)
00016f bde6      	OUT  0x26,R30
                 ; 0000 003B #ifdef _OPTIMIZE_SIZE_
                 ; 0000 003C #pragma optsize+
                 ; 0000 003D #endif
                 ; 0000 003E 
                 ; 0000 003F // Input/Output Ports initialization
                 ; 0000 0040 // Port A initialization
                 ; 0000 0041 // Func2=In Func1=In Func0=In
                 ; 0000 0042 // State2=T State1=T State0=T
                 ; 0000 0043 PORTA=0x00;
000170 bbeb      	OUT  0x1B,R30
                 ; 0000 0044 DDRA=0x00;
000171 bbea      	OUT  0x1A,R30
                 ; 0000 0045 
                 ; 0000 0046 // Port B initialization
                 ; 0000 0047 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0048 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0049 PORTB=0b00000100;
000172 e0e4      	LDI  R30,LOW(4)
000173 bbe8      	OUT  0x18,R30
                 ; 0000 004A DDRB=0b00000100;
000174 bbe7      	OUT  0x17,R30
                 ; 0000 004B 
                 ; 0000 004C // Port D initialization
                 ; 0000 004D 
                 ; 0000 004E PORTD=0x00;
000175 e0e0      	LDI  R30,LOW(0)
000176 bbe2      	OUT  0x12,R30
                 ; 0000 004F DDRD=0b00100000;
000177 e2e0      	LDI  R30,LOW(32)
000178 bbe1      	OUT  0x11,R30
                 ; 0000 0050 
                 ; 0000 0051 // Timer/Counter 0 initialization
                 ; 0000 0052 // Clock source: System Clock
                 ; 0000 0053 // Clock value: Timer 0 Stopped
                 ; 0000 0054 // Mode: Normal top=FFh
                 ; 0000 0055 // OC0A output: Disconnected
                 ; 0000 0056 // OC0B output: Disconnected
                 ; 0000 0057 TCCR0A=0x00;
000179 e0e0      	LDI  R30,LOW(0)
00017a bfe0      	OUT  0x30,R30
                 ; 0000 0058 TCCR0B=0x00;
00017b bfe3      	OUT  0x33,R30
                 ; 0000 0059 TCNT0=0x00;
00017c bfe2      	OUT  0x32,R30
                 ; 0000 005A OCR0A=0x00;
00017d bfe6      	OUT  0x36,R30
                 ; 0000 005B OCR0B=0x00;
00017e bfec      	OUT  0x3C,R30
                 ; 0000 005C 
                 ; 0000 005D // Timer/Counter 1 initialization
                 ; 0000 005E // Clock source: System Clock
                 ; 0000 005F // Clock value: Timer1 Stopped
                 ; 0000 0060 // Mode: Normal top=FFFFh
                 ; 0000 0061 // OC1A output: Discon.
                 ; 0000 0062 // OC1B output: Discon.
                 ; 0000 0063 // Noise Canceler: Off
                 ; 0000 0064 // Input Capture on Falling Edge
                 ; 0000 0065 // Timer1 Overflow Interrupt: Off
                 ; 0000 0066 // Input Capture Interrupt: Off
                 ; 0000 0067 // Compare A Match Interrupt: Off
                 ; 0000 0068 // Compare B Match Interrupt: Off
                 ; 0000 0069 TCCR1A=0x00;
00017f bdef      	OUT  0x2F,R30
                 ; 0000 006A TCCR1B=0x00;
000180 bdee      	OUT  0x2E,R30
                 ; 0000 006B TCNT1H=0x00;
000181 bded      	OUT  0x2D,R30
                 ; 0000 006C TCNT1L=0x00;
000182 bdec      	OUT  0x2C,R30
                 ; 0000 006D ICR1H=0x00;
000183 bde5      	OUT  0x25,R30
                 ; 0000 006E ICR1L=0x00;
000184 bde4      	OUT  0x24,R30
                 ; 0000 006F OCR1AH=0x00;
000185 bdeb      	OUT  0x2B,R30
                 ; 0000 0070 OCR1AL=0x00;
000186 bdea      	OUT  0x2A,R30
                 ; 0000 0071 OCR1BH=0x00;
000187 bde9      	OUT  0x29,R30
                 ; 0000 0072 OCR1BL=0x00;
000188 bde8      	OUT  0x28,R30
                 ; 0000 0073 
                 ; 0000 0074 // External Interrupt(s) initialization
                 ; 0000 0075 // INT0: Off
                 ; 0000 0076 // INT1: Off
                 ; 0000 0077 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0078 GIMSK=0x00;
000189 bfeb      	OUT  0x3B,R30
                 ; 0000 0079 MCUCR=0x00;
00018a bfe5      	OUT  0x35,R30
                 ; 0000 007A 
                 ; 0000 007B // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 007C TIMSK=0x00;
00018b bfe9      	OUT  0x39,R30
                 ; 0000 007D 
                 ; 0000 007E // Universal Serial Interface initialization
                 ; 0000 007F // Mode: Two Wire (I2C)
                 ; 0000 0080 // Clock source: Reg.=ext. pos. edge, Cnt.=USITC
                 ; 0000 0081 // USI Counter Overflow Interrupt: On
                 ; 0000 0082 // USI Start Condition Interrupt: On
                 ; 0000 0083 USICR=0xEA;
00018c eeea      	LDI  R30,LOW(234)
00018d b9ed      	OUT  0xD,R30
                 ; 0000 0084 
                 ; 0000 0085 // USART initialization
                 ; 0000 0086 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0087 // USART Receiver: Off
                 ; 0000 0088 // USART Transmitter: On
                 ; 0000 0089 // USART Mode: Asynchronous
                 ; 0000 008A // USART Baud Rate: 9600
                 ; 0000 008B UCSRA=0x00;
00018e e0e0      	LDI  R30,LOW(0)
00018f b9eb      	OUT  0xB,R30
                 ; 0000 008C UCSRB=0x08;
000190 e0e8      	LDI  R30,LOW(8)
000191 b9ea      	OUT  0xA,R30
                 ; 0000 008D UCSRC=0x06;
000192 e0e6      	LDI  R30,LOW(6)
000193 b9e3      	OUT  0x3,R30
                 ; 0000 008E UBRRH=0x00;
000194 e0e0      	LDI  R30,LOW(0)
000195 b9e2      	OUT  0x2,R30
                 ; 0000 008F UBRRL=0x33;
000196 e3e3      	LDI  R30,LOW(51)
000197 b9e9      	OUT  0x9,R30
                 ; 0000 0090 
                 ; 0000 0091 // Analog Comparator initialization
                 ; 0000 0092 // Analog Comparator: Off
                 ; 0000 0093 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0094 ACSR=0x80;
000198 e8e0      	LDI  R30,LOW(128)
000199 b9e8      	OUT  0x8,R30
                 ; 0000 0095 // #asm("sei")
                 ; 0000 0096 
                 ; 0000 0097 usi_twi_slave(0b1000000, 0, my_twi_callback, NULL);
00019a e4e0      	LDI  R30,LOW(64)
00019b 93ea      	ST   -Y,R30
00019c e0e0      	LDI  R30,LOW(0)
00019d 93ea      	ST   -Y,R30
00019e e4ef      	LDI  R30,LOW(_my_twi_callback_G000)
00019f e0f1      	LDI  R31,HIGH(_my_twi_callback_G000)
0001a0 93fa      	ST   -Y,R31
0001a1 93ea      	ST   -Y,R30
0001a2 e0e0      	LDI  R30,LOW(0)
0001a3 e0f0      	LDI  R31,HIGH(0)
0001a4 93fa      	ST   -Y,R31
0001a5 93ea      	ST   -Y,R30
0001a6 df55      	RCALL _usi_twi_slave
                 ; 0000 0098 transmit(4);
0001a7 e0e4      	LDI  R30,LOW(4)
0001a8 93ea      	ST   -Y,R30
0001a9 df9f      	RCALL _transmit
                 ; 0000 0099 while (1)
                 _0x34:
                 ; 0000 009A       {
                 ; 0000 009B       // Place your code here
                 ; 0000 009C       //uint8_t bu = 8;
                 ; 0000 009D                           //output_buffer = 8;
                 ; 0000 009E       };
0001aa cfff      	RJMP _0x34
                 ; 0000 009F }
                 _0x37:
0001ab cfff      	RJMP _0x37
                 
                 	.DSEG
                 _idle_callback_G000:
000080           	.BYTE 0x2
                 _data_callback_G000:
000082           	.BYTE 0x2
                 _of_state_G000:
000084           	.BYTE 0x1
                 _ss_state_G000:
000085           	.BYTE 0x1
                 _slave_address_G000:
000086           	.BYTE 0x1
                 _input_buffer_G000:
000087           	.BYTE 0x10
                 _input_buffer_length_G000:
000097           	.BYTE 0x1
                 _output_buffer_G000:
000098           	.BYTE 0x10
                 _output_buffer_length_G000:
0000a8           	.BYTE 0x1
                 _output_buffer_current_G000:
0000a9           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x0:
0001ac 920a      	ST   -Y,R0
0001ad 921a      	ST   -Y,R1
0001ae 92fa      	ST   -Y,R15
0001af 936a      	ST   -Y,R22
0001b0 937a      	ST   -Y,R23
0001b1 938a      	ST   -Y,R24
0001b2 939a      	ST   -Y,R25
0001b3 93aa      	ST   -Y,R26
0001b4 93ba      	ST   -Y,R27
0001b5 93ea      	ST   -Y,R30
0001b6 93fa      	ST   -Y,R31
0001b7 b7ef      	IN   R30,SREG
0001b8 93ea      	ST   -Y,R30
0001b9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x1:
0001ba 93e0 0084 	STS  _of_state_G000,R30
0001bc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x2:
0001bd 93e0 0085 	STS  _ss_state_G000,R30
0001bf 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x3:
0001c0 e0f0      	LDI  R31,0
0001c1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
0001c2 e0e0      	LDI  R30,LOW(0)
0001c3 b9ef      	OUT  0xF,R30
0001c4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x5:
0001c5 e0e0      	LDI  R30,LOW(0)
0001c6 93e0 00a8 	STS  _output_buffer_length_G000,R30
0001c8 93e0 00a9 	STS  _output_buffer_current_G000,R30
0001ca 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0001cb e8e0      	LDI  R30,LOW(_idle_callback_G000)
0001cc e0f0      	LDI  R31,HIGH(_idle_callback_G000)
0001cd 2fae      	MOV  R26,R30
0001ce d001      	RCALL __GETW1P
0001cf 9508      	RET
                 
                 
                 	.CSEG
                 __GETW1P:
0001d0 91ed      	LD   R30,X+
0001d1 91fc      	LD   R31,X
0001d2 95aa      	DEC  R26
0001d3 9508      	RET
                 
                 __SAVELOCR2:
0001d4 931a      	ST   -Y,R17
0001d5 930a      	ST   -Y,R16
0001d6 9508      	RET
                 
                 __LOADLOCR2:
0001d7 8119      	LDD  R17,Y+1
0001d8 8108      	LD   R16,Y
0001d9 9508      	RET
                 
                 __LOADLOCR2P:
0001da 9109      	LD   R16,Y+
0001db 9119      	LD   R17,Y+
0001dc 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATtiny2313 register use summary:
r0 :   2 r1 :   2 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  16 r17:  15 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   2 
r24:   6 r25:   2 r26:  36 r27:   2 r28:   5 r29:   0 r30: 180 r31:  26 
x  :   8 y  :  61 z  :   3 
Registers used: 17 out of 35 (48.6%)

ATtiny2313 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   3 and   :   0 andi  :   2 asr   :   1 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   5 
cbr   :   1 clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :   1 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 
cpc   :   7 cpi   :  11 cpse  :   0 dec   :   3 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 in    :   3 
inc   :   0 ld    :  22 ldd   :  14 ldi   :  82 lds   :   9 lpm   :   0 
lsl   :   0 lsr   :   0 mov   :   5 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :  52 
pop   :   2 push  :   2 rcall :  60 ret   :  24 reti  :   1 rjmp  :  45 
rol   :   0 ror   :   1 sbc   :   0 sbci  :   0 sbi   :   6 sbic  :   2 
sbis  :   4 sbiw  :   3 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  35 std   :   1 
sts   :  14 sub   :   0 subi  :   7 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 39 out of 114 (34.2%)

ATtiny2313 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003ba    954      0    954    2048  46.6%
[.dseg] 0x000060 0x0000aa      0     42     42     128  32.8%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 2 warnings
