#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028944e9bc20 .scope module, "adder_tb" "adder_tb" 2 2;
 .timescale -9 -12;
v0000028944f43d70_0 .var "A", 0 0;
v0000028944f446d0_0 .var "B", 0 0;
v0000028944f443b0_0 .var "C", 0 0;
v0000028944f43e10_0 .net "carry_full", 0 0, L_0000028944edfe70;  1 drivers
v0000028944f43ff0_0 .net "carry_half", 0 0, L_0000028944edf770;  1 drivers
v0000028944f43a50_0 .var "clk", 0 0;
v0000028944f444f0_0 .net "sum_full", 0 0, L_0000028944ee02d0;  1 drivers
v0000028944f44270_0 .net "sum_half", 0 0, L_0000028944edf850;  1 drivers
E_0000028944edb6a0 .event posedge, v0000028944f43a50_0;
S_0000028944e9ad30 .scope module, "uut" "adder" 2 15, 3 1 0, S_0000028944e9bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "sum_half";
    .port_info 4 /OUTPUT 1 "carry_half";
    .port_info 5 /OUTPUT 1 "sum_full";
    .port_info 6 /OUTPUT 1 "carry_full";
L_0000028944edf850 .functor XOR 1, v0000028944f43d70_0, v0000028944f446d0_0, C4<0>, C4<0>;
L_0000028944edf770 .functor AND 1, v0000028944f43d70_0, v0000028944f446d0_0, C4<1>, C4<1>;
L_0000028944edf7e0 .functor XOR 1, v0000028944f43d70_0, v0000028944f446d0_0, C4<0>, C4<0>;
L_0000028944ee02d0 .functor XOR 1, L_0000028944edf7e0, v0000028944f443b0_0, C4<0>, C4<0>;
L_0000028944edf8c0 .functor AND 1, v0000028944f43d70_0, v0000028944f446d0_0, C4<1>, C4<1>;
L_0000028944ee0420 .functor AND 1, v0000028944f446d0_0, v0000028944f443b0_0, C4<1>, C4<1>;
L_0000028944ee0490 .functor OR 1, L_0000028944edf8c0, L_0000028944ee0420, C4<0>, C4<0>;
L_0000028944edfd90 .functor AND 1, v0000028944f443b0_0, v0000028944f43d70_0, C4<1>, C4<1>;
L_0000028944edfe70 .functor OR 1, L_0000028944ee0490, L_0000028944edfd90, C4<0>, C4<0>;
v0000028944eb2e90_0 .net "A", 0 0, v0000028944f43d70_0;  1 drivers
v0000028944e9aec0_0 .net "B", 0 0, v0000028944f446d0_0;  1 drivers
v0000028944ed8cb0_0 .net "C", 0 0, v0000028944f443b0_0;  1 drivers
v0000028944ed8d50_0 .net *"_ivl_10", 0 0, L_0000028944ee0420;  1 drivers
v0000028944ed8df0_0 .net *"_ivl_12", 0 0, L_0000028944ee0490;  1 drivers
v0000028944ed8e90_0 .net *"_ivl_14", 0 0, L_0000028944edfd90;  1 drivers
v0000028944edbda0_0 .net *"_ivl_4", 0 0, L_0000028944edf7e0;  1 drivers
v0000028944f44130_0 .net *"_ivl_8", 0 0, L_0000028944edf8c0;  1 drivers
v0000028944f44450_0 .net "carry_full", 0 0, L_0000028944edfe70;  alias, 1 drivers
v0000028944f44630_0 .net "carry_half", 0 0, L_0000028944edf770;  alias, 1 drivers
v0000028944f44310_0 .net "sum_full", 0 0, L_0000028944ee02d0;  alias, 1 drivers
v0000028944f43eb0_0 .net "sum_half", 0 0, L_0000028944edf850;  alias, 1 drivers
    .scope S_0000028944e9bc20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f43a50_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000028944e9bc20;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000028944f43a50_0;
    %inv;
    %store/vec4 v0000028944f43a50_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028944e9bc20;
T_2 ;
    %vpi_call 2 31 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028944e9bc20 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000028944e9bc20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %vpi_call 2 41 "$display", "---- Half Adder ----" {0 0 0};
    %vpi_call 2 42 "$display", "A B | sumH carryH" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 43 "$display", "%b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f44270_0, v0000028944f43ff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "%b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f44270_0, v0000028944f43ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "%b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f44270_0, v0000028944f43ff0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "%b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f44270_0, v0000028944f43ff0_0 {0 0 0};
    %vpi_call 2 48 "$display", "\012---- Full Adder ----" {0 0 0};
    %vpi_call 2 49 "$display", "A B C | sumH carryH | sumF carryF" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 51 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 52 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f43d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f446d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028944f443b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 57 "$display", "%b %b %b | %b %b | %b %b", v0000028944f43d70_0, v0000028944f446d0_0, v0000028944f443b0_0, v0000028944f44270_0, v0000028944f43ff0_0, v0000028944f444f0_0, v0000028944f43e10_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000028944e9bc20;
T_4 ;
    %delay 100000, 0;
T_4.0 ;
    %wait E_0000028944edb6a0;
    %vpi_func 2 67 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %assign/vec4 v0000028944f43d70_0, 0;
    %vpi_func 2 68 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %assign/vec4 v0000028944f446d0_0, 0;
    %vpi_func 2 69 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %assign/vec4 v0000028944f443b0_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000028944e9bc20;
T_5 ;
    %delay 300000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "adder.v";
