arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_mem32K_40nm.xml	multiclock_output_and_latch.v	common	0.48	vpr	64.32 MiB		-1	-1	0.08	20608	1	0.04	-1	-1	35284	-1	-1	2	6	0	0	success	v8.0.0-9278-g8174f522c9-dirty	release VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.2.0-37-generic x86_64	2023-12-25T17:01:11	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	65868	6	1	13	14	2	8	9	4	4	16	clb	auto	26.0 MiB	0.00	15	27	4	16	7	64.3 MiB	0.00	0.00	0.876768	-3.25729	-0.876768	0.545	0.01	4.3317e-05	3.4454e-05	0.000280058	0.000232486	20	18	16	107788	107788	10441.3	652.579	0.01	0.00200757	0.00171843	742	1670	-1	18	2	7	7	153	93	1.4073	0.545	-4.29789	-1.4073	0	0	13748.8	859.301	0.00	0.00	0.00	-1	-1	0.00	0.00115658	0.00109103	
k6_frac_N10_mem32K_40nm.xml	multiclock_reader_writer.v	common	0.51	vpr	64.29 MiB		-1	-1	0.08	20864	1	0.04	-1	-1	35208	-1	-1	2	3	0	0	success	v8.0.0-9278-g8174f522c9-dirty	release VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.2.0-37-generic x86_64	2023-12-25T17:01:11	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	65828	3	-1	23	23	2	3	5	4	4	16	clb	auto	25.9 MiB	0.01	2	12	2	3	7	64.3 MiB	0.00	0.00	0.545	-7.62503	-0.545	0.545	0.01	5.9477e-05	5.1394e-05	0.000445997	0.000401154	8	1	1	107788	107788	4888.88	305.555	0.02	0.00275649	0.00249621	622	902	-1	1	1	1	1	9	6	0.54641	0.545	-7.63564	-0.54641	0	0	5552.67	347.042	0.00	0.00	0.00	-1	-1	0.00	0.00158614	0.00151091	
k6_frac_N10_mem32K_40nm.xml	multiclock_separate_and_latch.v	common	0.42	vpr	64.03 MiB		-1	-1	0.06	20352	1	0.01	-1	-1	33064	-1	-1	1	3	0	0	success	v8.0.0-9278-g8174f522c9-dirty	release VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.2.0-37-generic x86_64	2023-12-25T17:01:11	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	65568	3	1	5	6	1	4	5	3	3	9	-1	auto	25.8 MiB	0.00	6	12	8	0	4	64.0 MiB	0.00	0.00	0.544641	-0.918653	-0.544641	0.544641	0.00	2.3999e-05	2.0452e-05	0.000114281	9.2013e-05	20	5	1	53894	53894	4880.82	542.314	0.00	0.00099982	0.000925813	379	725	-1	17	1	3	3	68	57	1.45014	1.45014	-1.99566	-1.45014	0	0	6579.40	731.044	0.00	0.00	0.00	-1	-1	0.00	0.000913044	0.000879537	
