vhdl work "C:\Xilinx\Projects\DLP-FPGA\lab1\and_gate\and_gate.vhd"
