// Seed: 3010267242
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output wand id_6,
    input logic id_7,
    input id_8
);
  assign id_6[1] = id_1 - 1;
endmodule
