`timescale 1ns / 1ps
`include "./utils.vh"

module BTB(
    input wire clk_i,
    input wire rst_i,
    input wire [`ADDR_WIDTH-1:0] curr_pc_i, // è¿™ä¸ª pc å¿…é¡»æ˜? 4 å¯¹é½çš?

    input wire exe_is_branch_i, // exe é˜¶æ®µæ˜¯ä¸æ˜? branch
    input wire branch_taken_i, // branch æ˜¯å¦å‘ç”Ÿäº†è·³è½?
    input wire [`ADDR_WIDTH-1:0] branch_addr_i, // è·³è½¬åˆ°çš„åœ°å€ï¼Œå³ ALU ç®—å‡ºæ¥çš„é‚£ä¸ª
    input wire [`ADDR_WIDTH-1:0] id_addr_i, // id é˜¶æ®µæ­£åœ¨è·‘çš„åœ°å€
    input wire [`ADDR_WIDTH-1:0] exe_addr_i, // exe é˜¶æ®µæ­£åœ¨è·‘çš„åœ°å€

    output logic [`ADDR_WIDTH-1:0] next_pc_o, // ä¸‹ä¸€æ¡æŒ‡ä»¤åœ°å?
    output logic predict_fault_o // é¢„æµ‹æ˜¯å¦å¤±è´¥ï¼Œä¸º 1 è¡¨ç¤ºå¤±è´¥ï¼Œéœ€è¦æ’æ°”æ³¡
);

    reg [19:0] pc_tag [1023:0];
    reg taken [1023:0];
    reg [`ADDR_WIDTH-1:0] next_pc [1023:0];
    reg [9:0] j;

    always_ff @(posedge clk_i) begin
        if (rst_i) begin
            j = 10'b0;
            repeat(1024) begin
                taken[j] <= 1'b0;
                j = j + 1;
            end
        end else begin
            // æ›´æ–° taken tag ä»¥åŠå¯„å­˜å™?
            if ((exe_is_branch_i === 1'b1) && (branch_taken_i === 1'b1) && (branch_addr_i !== id_addr_i)) begin // è¯¥è·³è·³é”™äº†æˆ–è€…æ²¡è·?
                pc_tag[exe_addr_i[11:2]] <= exe_addr_i[31:12];
                taken[exe_addr_i[11:2]] <= 1'b1;
                next_pc[exe_addr_i[11:2]] <= branch_addr_i;
            end else if ((exe_is_branch_i === 1'b1) && ~branch_taken_i && ( (exe_addr_i + 4) != id_addr_i)) begin // ä¸è¯¥è·³è·³äº?
                pc_tag[exe_addr_i[11:2]] <= exe_addr_i[31:12];
                taken[exe_addr_i[11:2]] <= 1'b0;
            end
        end
    end

    always_comb begin
        if ((exe_is_branch_i === 1'b1) && (branch_taken_i === 1'b1) && (branch_addr_i !== id_addr_i)) begin // è¯¥è·³è·³é”™äº†æˆ–è€…æ²¡è·?
            predict_fault_o = 1;
            next_pc_o = branch_addr_i;
        end else if (exe_is_branch_i && ~branch_taken_i && ( (exe_addr_i + 4) != id_addr_i)) begin // ä¸è¯¥è·³è·³äº?
            predict_fault_o = 1;
            next_pc_o = exe_addr_i + 4;
        end else begin // å…¶ä»–æƒ…å†µï¼ˆè¿˜æ²¡å‘ç°è·³é”™äº†ï¼?
            predict_fault_o = 0;
            next_pc_o = ((pc_tag[curr_pc_i[11:2]] == curr_pc_i[31:12]) && taken[curr_pc_i[11:2]])?next_pc[curr_pc_i[11:2]]:curr_pc_i+4;
        end
    end

endmodule