Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/DMU/ADD/Assignment 01/3 Assignment Jute friends/ASSIGNMENT 2/universal_shift_register_4bit/universal_shift_register_4bit_isim_beh.exe -prj D:/DMU/ADD/Assignment 01/3 Assignment Jute friends/ASSIGNMENT 2/universal_shift_register_4bit/universal_shift_register_4bit_beh.prj work.universal_shift_register_4bit 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/DMU/ADD/Assignment 01/3 Assignment Jute friends/ASSIGNMENT 2/universal_shift_register_4bit/universal_shift_register_4bit.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity universal_shift_register_4bit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable D:/DMU/ADD/Assignment 01/3 Assignment Jute friends/ASSIGNMENT 2/universal_shift_register_4bit/universal_shift_register_4bit_isim_beh.exe
Fuse Memory Usage: 29152 KB
Fuse CPU Usage: 312 ms
