/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [11:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_48z;
  wire [6:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire [2:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_89z;
  wire [5:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_90z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_29z[6] | ~(celloutsig_0_18z);
  assign celloutsig_0_41z = celloutsig_0_8z[2] | ~(celloutsig_0_34z[10]);
  assign celloutsig_0_6z = celloutsig_0_3z[8] | ~(celloutsig_0_5z[0]);
  assign celloutsig_0_7z = celloutsig_0_5z[8] | ~(celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[116] | ~(in_data[141]);
  assign celloutsig_1_1z = in_data[164] | ~(celloutsig_1_0z);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_1_6z = in_data[161] | ~(in_data[166]);
  assign celloutsig_1_8z = celloutsig_1_4z | ~(celloutsig_1_0z);
  assign celloutsig_0_10z = celloutsig_0_9z[9] | ~(celloutsig_0_6z);
  assign celloutsig_1_18z = celloutsig_1_7z[2] | ~(celloutsig_1_12z[0]);
  assign celloutsig_1_19z = celloutsig_1_13z[5] | ~(celloutsig_1_18z);
  assign celloutsig_0_12z = celloutsig_0_4z[6] | ~(celloutsig_0_4z[4]);
  assign celloutsig_0_16z = celloutsig_0_15z[1] | ~(celloutsig_0_7z);
  assign celloutsig_0_18z = celloutsig_0_1z[5] | ~(celloutsig_0_17z[0]);
  assign celloutsig_0_23z = celloutsig_0_8z[2] | ~(celloutsig_0_7z);
  assign celloutsig_0_24z = celloutsig_0_2z[3] | ~(celloutsig_0_1z[0]);
  assign celloutsig_0_25z = celloutsig_0_9z[6] | ~(celloutsig_0_16z);
  assign celloutsig_0_27z = celloutsig_0_11z[8] | ~(celloutsig_0_10z);
  assign celloutsig_0_0z = in_data[85:74] / { 1'h1, in_data[26:16] };
  assign celloutsig_0_3z = { in_data[9:8], celloutsig_0_2z } / { 1'h1, in_data[20:12] };
  assign celloutsig_0_33z = { celloutsig_0_8z[3:1], celloutsig_0_24z } / { 1'h1, celloutsig_0_17z[2:0] };
  assign celloutsig_0_48z = { celloutsig_0_2z[5:0], celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[6:2], celloutsig_0_41z };
  assign celloutsig_0_8z = { celloutsig_0_2z[5:1], celloutsig_0_7z } / { 1'h1, celloutsig_0_2z[4:0] };
  assign celloutsig_0_89z = celloutsig_0_72z[6:2] / { 1'h1, celloutsig_0_3z[7:4] };
  assign celloutsig_0_90z = { in_data[53:50], celloutsig_0_89z, celloutsig_0_17z } / { 1'h1, celloutsig_0_34z[10:5], celloutsig_0_68z, celloutsig_0_25z, celloutsig_0_41z, celloutsig_0_7z };
  assign celloutsig_0_9z = celloutsig_0_1z[9:0] / { 1'h1, celloutsig_0_3z[5:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_12z = { celloutsig_1_7z[0], celloutsig_1_5z } / { 1'h1, celloutsig_1_9z[5:1], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z } / { 1'h1, celloutsig_1_9z };
  assign celloutsig_0_11z = { in_data[11:2], celloutsig_0_3z } / { 1'h1, celloutsig_0_5z[9:3], celloutsig_0_0z };
  assign celloutsig_0_14z = in_data[13:9] / { 1'h1, in_data[58:55] };
  assign celloutsig_0_2z = in_data[58:51] / { 1'h1, celloutsig_0_0z[6:0] };
  assign celloutsig_0_34z = { celloutsig_0_13z[9:0], celloutsig_0_27z, celloutsig_0_23z } % { 1'h1, celloutsig_0_0z[9:7], celloutsig_0_6z, celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_0_36z = { celloutsig_0_9z[3:0], celloutsig_0_25z } % { 1'h1, celloutsig_0_19z[5:2] };
  assign celloutsig_0_4z = celloutsig_0_3z[7:1] % { 1'h1, in_data[10:5] };
  assign celloutsig_0_5z = { celloutsig_0_4z[1:0], celloutsig_0_0z } % { 1'h1, celloutsig_0_4z[5:3], celloutsig_0_3z };
  assign celloutsig_0_60z = celloutsig_0_36z % { 1'h1, celloutsig_0_36z[3:1], in_data[0] };
  assign celloutsig_0_68z = celloutsig_0_34z[7:5] % { 1'h1, celloutsig_0_60z[3:2] };
  assign celloutsig_0_72z = { celloutsig_0_48z[3:2], celloutsig_0_68z, celloutsig_0_38z, celloutsig_0_7z } % { 1'h1, celloutsig_0_19z[3:2], celloutsig_0_17z };
  assign celloutsig_1_5z = { in_data[126:118], celloutsig_1_0z } % { 1'h1, in_data[141:134], celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[185:182] % { 1'h1, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[163], celloutsig_1_5z } % { 1'h1, in_data[133:132], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[40:19] % { 1'h1, celloutsig_0_0z[8:0], celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_13z[4:1] % { 1'h1, celloutsig_0_4z[2:1], celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_11z[18:5] % { 1'h1, celloutsig_0_5z[12:0] };
  assign celloutsig_0_29z = { celloutsig_0_13z[6:3], celloutsig_0_15z } % { 1'h1, celloutsig_0_19z[11:5], celloutsig_0_18z, celloutsig_0_18z };
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[173:165];
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 12'h000;
    else if (celloutsig_1_19z) celloutsig_0_13z = celloutsig_0_1z[20:9];
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_3z[0], celloutsig_0_14z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
