<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ReactOS: E:/ReactOS-0.4.6/hal/halppc/include/haldma.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ReactOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','搜索');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_885cc87fac2d91e269af0a5a959fa5f6.html">E:</a></li><li class="navelem"><a class="el" href="dir_feba3295545e8249e77d6dc9962d412f.html">ReactOS-0.4.6</a></li><li class="navelem"><a class="el" href="dir_83d8611388f03c2b99d102a9553cb007.html">hal</a></li><li class="navelem"><a class="el" href="dir_2bebd8eb27cc2bc91fde05bde632d098.html">halppc</a></li><li class="navelem"><a class="el" href="dir_9bb223d92c0dc3f308d286835c07eae5.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">haldma.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * DMA Page Register Structure</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * 080     DMA        RESERVED</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * 081     DMA        Page Register (channel 2)</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 082     DMA        Page Register (channel 3)</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 083     DMA        Page Register (channel 1)</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * 084     DMA        RESERVED</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 085     DMA        RESERVED</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 086     DMA        RESERVED</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 087     DMA        Page Register (channel 0)</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 088     DMA        RESERVED</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 089     PS/2-DMA   Page Register (channel 6)</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 08A     PS/2-DMA   Page Register (channel 7)</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * 08B     PS/2-DMA   Page Register (channel 5)</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 08C     PS/2-DMA   RESERVED</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 08D     PS/2-DMA   RESERVED</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 08E     PS/2-DMA   RESERVED</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * 08F     PS/2-DMA   Page Register (channel 4)</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="struct___d_m_a___p_a_g_e.html">   23</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_m_a___p_a_g_e.html">_DMA_PAGE</a></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;{</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;   UCHAR Reserved1;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;   UCHAR Channel2;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;   UCHAR Channel3;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;   UCHAR Channel1;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;   UCHAR Reserved2[3];</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;   UCHAR Channel0;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;   UCHAR Reserved3;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;   UCHAR Channel6;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;   UCHAR Channel7;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;   UCHAR Channel5;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;   UCHAR Reserved4[3];</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;   UCHAR Channel4;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;} <a class="code" href="struct___d_m_a___p_a_g_e.html">DMA_PAGE</a>, *<a class="code" href="struct___d_m_a___p_a_g_e.html">PDMA_PAGE</a>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * DMA Channel Mask Register Structure</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * MSB                             LSB</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *       x   x   x   x     x   x   x   x</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *       -------------------   -   -----</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *                |            |     |     00 - Select channel 0 mask bit</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *                |            |     \---- 01 - Select channel 1 mask bit</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *                |            |           10 - Select channel 2 mask bit</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *                |            |           11 - Select channel 3 mask bit</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *                |            |</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *                |            \----------  0 - Clear mask bit</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *                |                         1 - Set mask bit</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *                |</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *                \----------------------- xx - Reserved</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct___d_m_a___c_h_a_n_n_e_l___m_a_s_k.html">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_m_a___c_h_a_n_n_e_l___m_a_s_k.html">_DMA_CHANNEL_MASK</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;   UCHAR Channel: 2;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;   UCHAR SetMask: 1;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;   UCHAR Reserved: 5;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;} <a class="code" href="struct___d_m_a___c_h_a_n_n_e_l___m_a_s_k.html">DMA_CHANNEL_MASK</a>, *<a class="code" href="struct___d_m_a___c_h_a_n_n_e_l___m_a_s_k.html">PDMA_CHANNEL_MASK</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * DMA Mask Register Structure</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * MSB                             LSB</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *    x   x   x   x     x   x   x   x</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *    \---/   -   -     -----   -----</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *      |     |   |       |       |     00 - Channel 0 select</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *      |     |   |       |       \---- 01 - Channel 1 select</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *      |     |   |       |             10 - Channel 2 select</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *      |     |   |       |             11 - Channel 3 select</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *      |     |   |       |</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *      |     |   |       |             00 - Verify transfer</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *      |     |   |       \------------ 01 - Write transfer</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *      |     |   |                     10 - Read transfer</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *      |     |   |</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *      |     |   \--------------------  0 - Autoinitialized</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *      |     |                          1 - Non-autoinitialized</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> *      |     |</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *      |     \------------------------  0 - Address increment select</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *      |</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *      |                               00 - Demand mode</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *      \------------------------------ 01 - Single mode</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> *                                      10 - Block mode</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> *                                      11 - Cascade mode</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="union___d_m_a___m_o_d_e.html">   89</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___d_m_a___m_o_d_e.html">_DMA_MODE</a></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;   <span class="keyword">struct</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;   {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      UCHAR Channel: 2;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      UCHAR TransferType: 2;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      UCHAR AutoInitialize: 1;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      UCHAR AddressDecrement: 1;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      UCHAR RequestMode: 2;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;   };</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   UCHAR Byte;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;} <a class="code" href="union___d_m_a___m_o_d_e.html">DMA_MODE</a>, *<a class="code" href="union___d_m_a___m_o_d_e.html">PDMA_MODE</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * DMA Extended Mode Register Structure</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * MSB                             LSB</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *    x   x   x   x     x   x   x   x</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *    -   -   -----     -----   -----</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *    |   |     |         |       |     00 - Channel 0 select</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> *    |   |     |         |       \---- 01 - Channel 1 select</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *    |   |     |         |             10 - Channel 2 select</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *    |   |     |         |             11 - Channel 3 select</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *    |   |     |         |</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *    |   |     |         |             00 - 8-bit I/O, by bytes</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *    |   |     |         \------------ 01 - 16-bit I/O, by words, address shifted</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> *    |   |     |                       10 - 32-bit I/O, by bytes</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *    |   |     |                       11 - 16-bit I/O, by bytes</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *    |   |     |</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *    |   |     \---------------------- 00 - Compatible</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> *    |   |                             01 - Type A</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *    |   |                             10 - Type B</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *    |   |                             11 - Burst</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *    |   |</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *    |   \---------------------------- 0 - Terminal Count is Output</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *    |</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *    \---------------------------------0 - Disable Stop Register</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *                                      1 - Enable Stop Register</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="union___d_m_a___e_x_t_e_n_d_e_d___m_o_d_e.html">  129</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___d_m_a___e_x_t_e_n_d_e_d___m_o_d_e.html">_DMA_EXTENDED_MODE</a></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;   <span class="keyword">struct</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;   {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      UCHAR ChannelNumber: 2;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      UCHAR TransferSize: 2;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      UCHAR TimingMode: 2;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      UCHAR TerminalCountIsOutput: 1;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      UCHAR EnableStopRegister: 1;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;   };</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;   UCHAR Byte;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;} <a class="code" href="union___d_m_a___e_x_t_e_n_d_e_d___m_o_d_e.html">DMA_EXTENDED_MODE</a>, *<a class="code" href="union___d_m_a___e_x_t_e_n_d_e_d___m_o_d_e.html">PDMA_EXTENDED_MODE</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* DMA Extended Mode Register Transfer Sizes */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define B_8BITS 0</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define W_16BITS 1</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define B_32BITS 2</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define B_16BITS 3</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* DMA Extended Mode Register Timing */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define COMPATIBLE_TIMING 0</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define TYPE_A_TIMING 1</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define TYPE_B_TIMING 2</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define BURST_TIMING 3</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Channel Stop Registers for each Channel */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct___d_m_a___c_h_a_n_n_e_l___s_t_o_p.html">  155</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_m_a___c_h_a_n_n_e_l___s_t_o_p.html">_DMA_CHANNEL_STOP</a></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;   UCHAR ChannelLow;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;   UCHAR ChannelMid;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;   UCHAR ChannelHigh;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;   UCHAR Reserved;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;} <a class="code" href="struct___d_m_a___c_h_a_n_n_e_l___s_t_o_p.html">DMA_CHANNEL_STOP</a>, *<a class="code" href="struct___d_m_a___c_h_a_n_n_e_l___s_t_o_p.html">PDMA_CHANNEL_STOP</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* Transfer Types */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define VERIFY_TRANSFER 0x00</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define READ_TRANSFER 0x01</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define WRITE_TRANSFER 0x02</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* Request Modes */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DEMAND_REQUEST_MODE 0x00</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SINGLE_REQUEST_MODE 0x01</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define BLOCK_REQUEST_MODE 0x02</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define CASCADE_REQUEST_MODE 0x03</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DMA_SETMASK 4</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DMA_CLEARMASK 0</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DMA_READ 4</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DMA_WRITE 8</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DMA_SINGLE_TRANSFER 0x40</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DMA_AUTO_INIT 0x10</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct___d_m_a1___a_d_d_r_e_s_s___c_o_u_n_t.html">  181</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_m_a1___a_d_d_r_e_s_s___c_o_u_n_t.html">_DMA1_ADDRESS_COUNT</a></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;   UCHAR DmaBaseAddress;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;   UCHAR DmaBaseCount;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;} <a class="code" href="struct___d_m_a1___a_d_d_r_e_s_s___c_o_u_n_t.html">DMA1_ADDRESS_COUNT</a>, *<a class="code" href="struct___d_m_a1___a_d_d_r_e_s_s___c_o_u_n_t.html">PDMA1_ADDRESS_COUNT</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct___d_m_a2___a_d_d_r_e_s_s___c_o_u_n_t.html">  187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_m_a2___a_d_d_r_e_s_s___c_o_u_n_t.html">_DMA2_ADDRESS_COUNT</a></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;   UCHAR DmaBaseAddress;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;   UCHAR Reserved1;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;   UCHAR DmaBaseCount;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;   UCHAR Reserved2;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;} <a class="code" href="struct___d_m_a2___a_d_d_r_e_s_s___c_o_u_n_t.html">DMA2_ADDRESS_COUNT</a>, *<a class="code" href="struct___d_m_a2___a_d_d_r_e_s_s___c_o_u_n_t.html">PDMA2_ADDRESS_COUNT</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct___d_m_a1___c_o_n_t_r_o_l.html">  195</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_m_a1___c_o_n_t_r_o_l.html">_DMA1_CONTROL</a></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;   <a class="code" href="struct___d_m_a1___a_d_d_r_e_s_s___c_o_u_n_t.html">DMA1_ADDRESS_COUNT</a> DmaAddressCount[4];</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;   UCHAR DmaStatus;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;   UCHAR DmaRequest;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;   UCHAR SingleMask;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;   UCHAR Mode;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;   UCHAR ClearBytePointer;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;   UCHAR MasterClear;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;   UCHAR ClearMask;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;   UCHAR AllMask;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;} <a class="code" href="struct___d_m_a1___c_o_n_t_r_o_l.html">DMA1_CONTROL</a>, *<a class="code" href="struct___d_m_a1___c_o_n_t_r_o_l.html">PDMA1_CONTROL</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct___d_m_a2___c_o_n_t_r_o_l.html">  208</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_m_a2___c_o_n_t_r_o_l.html">_DMA2_CONTROL</a></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;   <a class="code" href="struct___d_m_a2___a_d_d_r_e_s_s___c_o_u_n_t.html">DMA2_ADDRESS_COUNT</a> DmaAddressCount[4];</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;   UCHAR DmaStatus;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;   UCHAR Reserved1;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;   UCHAR DmaRequest;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;   UCHAR Reserved2;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;   UCHAR SingleMask;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;   UCHAR Reserved3;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;   UCHAR Mode;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;   UCHAR Reserved4;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;   UCHAR ClearBytePointer;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;   UCHAR Reserved5;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;   UCHAR MasterClear;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;   UCHAR Reserved6;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;   UCHAR ClearMask;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;   UCHAR Reserved7;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;   UCHAR AllMask;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;   UCHAR Reserved8;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;} <a class="code" href="struct___d_m_a2___c_o_n_t_r_o_l.html">DMA2_CONTROL</a>, *<a class="code" href="struct___d_m_a2___c_o_n_t_r_o_l.html">PDMA2_CONTROL</a>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* This structure defines the I/O Map of the 82537 controller. */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct___e_i_s_a___c_o_n_t_r_o_l.html">  230</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___e_i_s_a___c_o_n_t_r_o_l.html">_EISA_CONTROL</a></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;   <span class="comment">/* DMA Controller 1 */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;   <a class="code" href="struct___d_m_a1___c_o_n_t_r_o_l.html">DMA1_CONTROL</a> DmaController1;         <span class="comment">/* 00h-0Fh */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;   UCHAR Reserved1[16];                 <span class="comment">/* 0Fh-1Fh */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;   <span class="comment">/* Interrupt Controller 1 (PIC) */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;   UCHAR Pic1Operation;                 <span class="comment">/* 20h     */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;   UCHAR Pic1Interrupt;                 <span class="comment">/* 21h     */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;   UCHAR Reserved2[30];                 <span class="comment">/* 22h-3Fh */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;   <span class="comment">/* Timer */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;   UCHAR TimerCounter;                  <span class="comment">/* 40h     */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;   UCHAR TimerMemoryRefresh;            <span class="comment">/* 41h     */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;   UCHAR Speaker;                       <span class="comment">/* 42h     */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;   UCHAR TimerOperation;                <span class="comment">/* 43h     */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;   UCHAR TimerMisc;                     <span class="comment">/* 44h     */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;   UCHAR Reserved3[2];                  <span class="comment">/* 45-46h  */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;   UCHAR TimerCounterControl;           <span class="comment">/* 47h     */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;   UCHAR TimerFailSafeCounter;          <span class="comment">/* 48h     */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;   UCHAR Reserved4;                     <span class="comment">/* 49h     */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;   UCHAR TimerCounter2;                 <span class="comment">/* 4Ah     */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;   UCHAR TimerOperation2;               <span class="comment">/* 4Bh     */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;   UCHAR Reserved5[20];                 <span class="comment">/* 4Ch-5Fh */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;   <span class="comment">/* NMI / Keyboard / RTC */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;   UCHAR Keyboard;                      <span class="comment">/* 60h     */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;   UCHAR NmiStatus;                     <span class="comment">/* 61h     */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;   UCHAR Reserved6[14];                 <span class="comment">/* 62h-6Fh */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;   UCHAR NmiEnable;                     <span class="comment">/* 70h     */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;   UCHAR Reserved7[15];                 <span class="comment">/* 71h-7Fh */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;   <span class="comment">/* DMA Page Registers Controller 1 */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;   <a class="code" href="struct___d_m_a___p_a_g_e.html">DMA_PAGE</a> DmaController1Pages;        <span class="comment">/* 80h-8Fh */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;   UCHAR Reserved8[16];                 <span class="comment">/* 90h-9Fh */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">/* Interrupt Controller 2 (PIC) */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;   UCHAR Pic2Operation;                 <span class="comment">/* 0A0h      */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;   UCHAR Pic2Interrupt;                 <span class="comment">/* 0A1h      */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;   UCHAR Reserved9[30];                 <span class="comment">/* 0A2h-0BFh */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;   <span class="comment">/* DMA Controller 2 */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;   <a class="code" href="struct___d_m_a1___c_o_n_t_r_o_l.html">DMA1_CONTROL</a> DmaController2;         <span class="comment">/* 0C0h-0CFh */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;   <span class="comment">/* System Reserved Ports */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;   UCHAR SystemReserved[816];           <span class="comment">/* 0D0h-3FFh */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;   <span class="comment">/* Extended DMA Registers, Controller 1 */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;   UCHAR DmaHighByteCount1[8];          <span class="comment">/* 400h-407h */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;   UCHAR Reserved10[2];                 <span class="comment">/* 408h-409h */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;   UCHAR DmaChainMode1;                 <span class="comment">/* 40Ah      */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;   UCHAR DmaExtendedMode1;              <span class="comment">/* 40Bh      */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;   UCHAR DmaBufferControl;              <span class="comment">/* 40Ch      */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;   UCHAR Reserved11[84];                <span class="comment">/* 40Dh-460h */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;   UCHAR ExtendedNmiControl;            <span class="comment">/* 461h      */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;   UCHAR NmiCommand;                    <span class="comment">/* 462h      */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;   UCHAR Reserved12;                    <span class="comment">/* 463h      */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;   UCHAR BusMaster;                     <span class="comment">/* 464h      */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;   UCHAR Reserved13[27];                <span class="comment">/* 465h-47Fh */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;   <span class="comment">/* DMA Page Registers Controller 2 */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;   <a class="code" href="struct___d_m_a___p_a_g_e.html">DMA_PAGE</a> DmaController2Pages;        <span class="comment">/* 480h-48Fh */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;   UCHAR Reserved14[48];                <span class="comment">/* 490h-4BFh */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;   <span class="comment">/* Extended DMA Registers, Controller 2 */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;   UCHAR DmaHighByteCount2[16];         <span class="comment">/* 4C0h-4CFh */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;   <span class="comment">/* Edge/Level Control Registers */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;   UCHAR Pic1EdgeLevel;                 <span class="comment">/* 4D0h      */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;   UCHAR Pic2EdgeLevel;                 <span class="comment">/* 4D1h      */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;   UCHAR Reserved15[2];                 <span class="comment">/* 4D2h-4D3h */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;   <span class="comment">/* Extended DMA Registers, Controller 2 */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;   UCHAR DmaChainMode2;                 <span class="comment">/* 4D4h      */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;   UCHAR Reserved16;                    <span class="comment">/* 4D5h      */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;   UCHAR DmaExtendedMode2;              <span class="comment">/* 4D6h      */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;   UCHAR Reserved17[9];                 <span class="comment">/* 4D7h-4DFh */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;   <span class="comment">/* DMA Stop Registers */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;   <a class="code" href="struct___d_m_a___c_h_a_n_n_e_l___s_t_o_p.html">DMA_CHANNEL_STOP</a> DmaChannelStop[8];  <span class="comment">/* 4E0h-4FFh */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;} <a class="code" href="struct___e_i_s_a___c_o_n_t_r_o_l.html">EISA_CONTROL</a>, *<a class="code" href="struct___e_i_s_a___c_o_n_t_r_o_l.html">PEISA_CONTROL</a>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct___r_o_s___m_a_p___r_e_g_i_s_t_e_r___e_n_t_r_y.html">  312</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___r_o_s___m_a_p___r_e_g_i_s_t_e_r___e_n_t_r_y.html">_ROS_MAP_REGISTER_ENTRY</a></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;   <a class="code" href="interfacevoid.html">PVOID</a> VirtualAddress;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;   <a class="code" href="union___l_a_r_g_e___i_n_t_e_g_e_r.html">PHYSICAL_ADDRESS</a> PhysicalAddress;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;   ULONG Counter;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <a class="code" href="struct___r_o_s___m_a_p___r_e_g_i_s_t_e_r___e_n_t_r_y.html">ROS_MAP_REGISTER_ENTRY</a>, *<a class="code" href="struct___r_o_s___m_a_p___r_e_g_i_s_t_e_r___e_n_t_r_y.html">PROS_MAP_REGISTER_ENTRY</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="struct___a_d_a_p_t_e_r___o_b_j_e_c_t.html">  319</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_d_a_p_t_e_r___o_b_j_e_c_t.html">_ADAPTER_OBJECT</a> {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;   <span class="comment">/*</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">    * New style DMA object definition. The fact that it is at the beginning</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">    * of the ADAPTER_OBJECT structure allows us to easily implement the</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">    * fallback implementation of IoGetDmaAdapter.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;   <a class="code" href="struct___d_m_a___a_d_a_p_t_e_r.html">DMA_ADAPTER</a> DmaHeader;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;   <span class="comment">/*</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">    * For normal adapter objects pointer to master adapter that takes care</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">    * of channel allocation. For master adapter set to NULL.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;   <span class="keyword">struct </span><a class="code" href="struct___a_d_a_p_t_e_r___o_b_j_e_c_t.html">_ADAPTER_OBJECT</a> *MasterAdapter;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;   ULONG MapRegistersPerChannel;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;   <a class="code" href="interfacevoid.html">PVOID</a> AdapterBaseVa;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;   PROS_MAP_REGISTER_ENTRY MapRegisterBase;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;   ULONG NumberOfMapRegisters;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;   ULONG CommittedMapRegisters;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;   <a class="code" href="struct___w_a_i_t___c_o_n_t_e_x_t___b_l_o_c_k.html">PWAIT_CONTEXT_BLOCK</a> CurrentWcb;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;   <a class="code" href="struct___k_d_e_v_i_c_e___q_u_e_u_e.html">KDEVICE_QUEUE</a> ChannelWaitQueue;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;   <a class="code" href="struct___k_d_e_v_i_c_e___q_u_e_u_e.html">PKDEVICE_QUEUE</a> RegisterWaitQueue;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;   <a class="code" href="struct___l_i_s_t___e_n_t_r_y.html">LIST_ENTRY</a> AdapterQueue;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;   KSPIN_LOCK SpinLock;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;   <a class="code" href="struct___r_t_l___b_i_t_m_a_p.html">PRTL_BITMAP</a> MapRegisters;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;   PUCHAR PagePort;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;   UCHAR ChannelNumber;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;   UCHAR AdapterNumber;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;   USHORT DmaPortAddress;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;   <a class="code" href="union___d_m_a___m_o_d_e.html">DMA_MODE</a> AdapterMode;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;   <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> NeedsMapRegisters;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;   <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> MasterDevice;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;   <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> Width16Bits;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;   <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> ScatterGather;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;   <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> IgnoreCount;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;   <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> Dma32BitAddresses;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;   <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> Dma64BitAddresses;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;   <a class="code" href="struct___l_i_s_t___e_n_t_r_y.html">LIST_ENTRY</a> AdapterList;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;} <a class="code" href="struct___a_d_a_p_t_e_r___o_b_j_e_c_t.html">ADAPTER_OBJECT</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct___g_r_o_w___w_o_r_k___i_t_e_m.html">  361</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___g_r_o_w___w_o_r_k___i_t_e_m.html">_GROW_WORK_ITEM</a> {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;   <a class="code" href="struct___w_o_r_k___q_u_e_u_e___i_t_e_m.html">WORK_QUEUE_ITEM</a> WorkQueueItem;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;   <a class="code" href="struct___d_m_a___a_d_a_p_t_e_r.html">PADAPTER_OBJECT</a> AdapterObject;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;   ULONG NumberOfMapRegisters;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;} <a class="code" href="struct___g_r_o_w___w_o_r_k___i_t_e_m.html">GROW_WORK_ITEM</a>, *<a class="code" href="struct___g_r_o_w___w_o_r_k___i_t_e_m.html">PGROW_WORK_ITEM</a>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define MAP_BASE_SW_SG 1</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<a class="code" href="struct___d_m_a___a_d_a_p_t_e_r.html">PADAPTER_OBJECT</a> NTAPI</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;HalpDmaAllocateMasterAdapter(<a class="code" href="interfacevoid.html">VOID</a>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<a class="code" href="struct___d_m_a___a_d_a_p_t_e_r.html">PDMA_ADAPTER</a> NTAPI</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;HalpGetDmaAdapter(</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;   IN <a class="code" href="interfacevoid.html">PVOID</a> <a class="code" href="struct_context.html">Context</a>,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;   IN <a class="code" href="struct___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n.html">PDEVICE_DESCRIPTION</a> DeviceDescription,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;   OUT PULONG NumberOfMapRegisters);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;ULONG NTAPI</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;HalpDmaGetDmaAlignment(</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;   <a class="code" href="struct___d_m_a___a_d_a_p_t_e_r.html">PADAPTER_OBJECT</a> AdapterObject);</div><div class="ttc" id="struct___d_m_a1___c_o_n_t_r_o_l_html"><div class="ttname"><a href="struct___d_m_a1___c_o_n_t_r_o_l.html">_DMA1_CONTROL</a></div><div class="ttdef"><b>Definition:</b> haldma.h:195</div></div>
<div class="ttc" id="struct___r_o_s___m_a_p___r_e_g_i_s_t_e_r___e_n_t_r_y_html"><div class="ttname"><a href="struct___r_o_s___m_a_p___r_e_g_i_s_t_e_r___e_n_t_r_y.html">_ROS_MAP_REGISTER_ENTRY</a></div><div class="ttdef"><b>Definition:</b> haldma.h:312</div></div>
<div class="ttc" id="struct___d_m_a1___a_d_d_r_e_s_s___c_o_u_n_t_html"><div class="ttname"><a href="struct___d_m_a1___a_d_d_r_e_s_s___c_o_u_n_t.html">_DMA1_ADDRESS_COUNT</a></div><div class="ttdef"><b>Definition:</b> haldma.h:181</div></div>
<div class="ttc" id="struct___d_m_a2___a_d_d_r_e_s_s___c_o_u_n_t_html"><div class="ttname"><a href="struct___d_m_a2___a_d_d_r_e_s_s___c_o_u_n_t.html">_DMA2_ADDRESS_COUNT</a></div><div class="ttdef"><b>Definition:</b> haldma.h:187</div></div>
<div class="ttc" id="struct___r_t_l___b_i_t_m_a_p_html"><div class="ttname"><a href="struct___r_t_l___b_i_t_m_a_p.html">_RTL_BITMAP</a></div><div class="ttdef"><b>Definition:</b> typedefs.h:87</div></div>
<div class="ttc" id="struct___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n_html"><div class="ttname"><a href="struct___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n.html">_DEVICE_DESCRIPTION</a></div><div class="ttdef"><b>Definition:</b> iotypes.h:2018</div></div>
<div class="ttc" id="union___d_m_a___e_x_t_e_n_d_e_d___m_o_d_e_html"><div class="ttname"><a href="union___d_m_a___e_x_t_e_n_d_e_d___m_o_d_e.html">_DMA_EXTENDED_MODE</a></div><div class="ttdef"><b>Definition:</b> haldma.h:129</div></div>
<div class="ttc" id="struct___w_a_i_t___c_o_n_t_e_x_t___b_l_o_c_k_html"><div class="ttname"><a href="struct___w_a_i_t___c_o_n_t_e_x_t___b_l_o_c_k.html">_WAIT_CONTEXT_BLOCK</a></div><div class="ttdef"><b>Definition:</b> iotypes.h:194</div></div>
<div class="ttc" id="struct___d_m_a___c_h_a_n_n_e_l___m_a_s_k_html"><div class="ttname"><a href="struct___d_m_a___c_h_a_n_n_e_l___m_a_s_k.html">_DMA_CHANNEL_MASK</a></div><div class="ttdef"><b>Definition:</b> haldma.h:56</div></div>
<div class="ttc" id="union___d_m_a___m_o_d_e_html"><div class="ttname"><a href="union___d_m_a___m_o_d_e.html">_DMA_MODE</a></div><div class="ttdef"><b>Definition:</b> haldma.h:89</div></div>
<div class="ttc" id="struct___k_d_e_v_i_c_e___q_u_e_u_e_html"><div class="ttname"><a href="struct___k_d_e_v_i_c_e___q_u_e_u_e.html">_KDEVICE_QUEUE</a></div><div class="ttdef"><b>Definition:</b> ketypes.h:692</div></div>
<div class="ttc" id="_processor_bind_8h_html_a112e3146cb38b6ee95e64d85842e380a"><div class="ttname"><a href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a></div><div class="ttdeci">unsigned char BOOLEAN</div><div class="ttdef"><b>Definition:</b> ProcessorBind.h:185</div></div>
<div class="ttc" id="struct___w_o_r_k___q_u_e_u_e___i_t_e_m_html"><div class="ttname"><a href="struct___w_o_r_k___q_u_e_u_e___i_t_e_m.html">_WORK_QUEUE_ITEM</a></div><div class="ttdef"><b>Definition:</b> extypes.h:202</div></div>
<div class="ttc" id="struct___d_m_a___a_d_a_p_t_e_r_html"><div class="ttname"><a href="struct___d_m_a___a_d_a_p_t_e_r.html">_DMA_ADAPTER</a></div><div class="ttdef"><b>Definition:</b> iotypes.h:2178</div></div>
<div class="ttc" id="struct___e_i_s_a___c_o_n_t_r_o_l_html"><div class="ttname"><a href="struct___e_i_s_a___c_o_n_t_r_o_l.html">_EISA_CONTROL</a></div><div class="ttdef"><b>Definition:</b> haldma.h:230</div></div>
<div class="ttc" id="struct_context_html"><div class="ttname"><a href="struct_context.html">Context</a></div><div class="ttdef"><b>Definition:</b> compobj.c:4618</div></div>
<div class="ttc" id="union___l_a_r_g_e___i_n_t_e_g_e_r_html"><div class="ttname"><a href="union___l_a_r_g_e___i_n_t_e_g_e_r.html">_LARGE_INTEGER</a></div><div class="ttdef"><b>Definition:</b> typedefs.h:101</div></div>
<div class="ttc" id="struct___d_m_a2___c_o_n_t_r_o_l_html"><div class="ttname"><a href="struct___d_m_a2___c_o_n_t_r_o_l.html">_DMA2_CONTROL</a></div><div class="ttdef"><b>Definition:</b> haldma.h:208</div></div>
<div class="ttc" id="struct___g_r_o_w___w_o_r_k___i_t_e_m_html"><div class="ttname"><a href="struct___g_r_o_w___w_o_r_k___i_t_e_m.html">_GROW_WORK_ITEM</a></div><div class="ttdef"><b>Definition:</b> haldma.h:361</div></div>
<div class="ttc" id="struct___d_m_a___p_a_g_e_html"><div class="ttname"><a href="struct___d_m_a___p_a_g_e.html">_DMA_PAGE</a></div><div class="ttdef"><b>Definition:</b> haldma.h:23</div></div>
<div class="ttc" id="struct___d_m_a___c_h_a_n_n_e_l___s_t_o_p_html"><div class="ttname"><a href="struct___d_m_a___c_h_a_n_n_e_l___s_t_o_p.html">_DMA_CHANNEL_STOP</a></div><div class="ttdef"><b>Definition:</b> haldma.h:155</div></div>
<div class="ttc" id="interfacevoid_html"><div class="ttname"><a href="interfacevoid.html">void</a></div><div class="ttdef"><b>Definition:</b> nsiface.idl:2306</div></div>
<div class="ttc" id="struct___a_d_a_p_t_e_r___o_b_j_e_c_t_html"><div class="ttname"><a href="struct___a_d_a_p_t_e_r___o_b_j_e_c_t.html">_ADAPTER_OBJECT</a></div><div class="ttdef"><b>Definition:</b> haldma.h:319</div></div>
<div class="ttc" id="struct___l_i_s_t___e_n_t_r_y_html"><div class="ttname"><a href="struct___l_i_s_t___e_n_t_r_y.html">_LIST_ENTRY</a></div><div class="ttdef"><b>Definition:</b> typedefs.h:118</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
