// Seed: 235618396
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input  wor  id_0,
    input  wand id_1,
    output tri  id_2,
    output wire id_3
);
  always #id_5 id_3 = !1;
  notif1 (id_2, id_1, id_5);
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
