

================================================================
== Vitis HLS Report for 'svd_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54'
================================================================
* Date:           Sun Feb  5 17:04:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.429 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_633_53_VITIS_LOOP_634_54  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     347|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      138|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      138|     410|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln633_1_fu_165_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln633_fu_174_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln634_fu_308_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln635_1_fu_273_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln635_fu_292_p2       |         +|   0|  0|  16|           9|           9|
    |sub_ln635_1_fu_225_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln635_2_fu_255_p2     |         -|   0|  0|  16|           9|           9|
    |sub_ln635_fu_154_p2       |         -|   0|  0|  16|           9|           9|
    |icmp_ln633_fu_160_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln634_fu_180_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln633_1_fu_193_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln633_2_fu_261_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln633_fu_185_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 347|         267|         182|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |U_we0                    |   9|          2|    8|         16|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_64                  |   9|          2|   32|         64|
    |indvar_flatten_fu_68     |   9|          2|   64|        128|
    |j_fu_60                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  139|        278|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_64                  |  32|   0|   32|          0|
    |indvar_flatten_fu_68     |  64|   0|   64|          0|
    |j_fu_60                  |  32|   0|   32|          0|
    |lshr_ln_reg_377          |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 138|   0|  138|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|bound           |   in|   64|     ap_none|                                             bound|        scalar|
|select_ln634    |   in|   32|     ap_none|                                      select_ln634|        scalar|
|U_val_address0  |  out|    6|   ap_memory|                                             U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                                             U_val|         array|
|U_val_q0        |   in|   64|   ap_memory|                                             U_val|         array|
|U_address0      |  out|    6|   ap_memory|                                                 U|         array|
|U_ce0           |  out|    1|   ap_memory|                                                 U|         array|
|U_we0           |  out|    8|   ap_memory|                                                 U|         array|
|U_d0            |  out|   64|   ap_memory|                                                 U|         array|
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

