#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug 15 10:44:00 2024
# Process ID: 1130
# Current directory: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1
# Command line: vivado -log vmk180_thin_clk_wizard_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vmk180_thin_clk_wizard_0_0.tcl
# Log file: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1/vmk180_thin_clk_wizard_0_0.vds
# Journal file: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1/vivado.jou
# Running On: finn_dev_hannayan, OS: Linux, CPU Frequency: 3192.963 MHz, CPU Physical cores: 32, Host memory: 540363 MB
#-----------------------------------------------------------
Sourcing tcl script '/tmp/home_dir/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2045.590 ; gain = 130.520 ; free physical = 73927 ; free virtual = 492575
source vmk180_thin_clk_wizard_0_0.tcl -notrace
INFO: Dispatch client connection id - 37273
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/int/xo/ip_repo/xilinx_com_hls_instrumentation_wrapper_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/int/xo/ip_repo/xilinx_finn_finn_finn_design_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vmk180_thin_clk_wizard_0_0
Command: synth_design -top vmk180_thin_clk_wizard_0_0 -part xcvm1802-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1239
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'DCO_DCLK_DIV' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:52]
WARNING: [Synth 8-11065] parameter 'DCNT_B' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:54]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_INIT' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:56]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_FINAL' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:57]
WARNING: [Synth 8-11065] parameter 'BCODE_B' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:58]
WARNING: [Synth 8-11065] parameter 'T_RST' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:60]
WARNING: [Synth 8-11065] parameter 'T1_RST' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:61]
WARNING: [Synth 8-11065] parameter 'RCNT_B' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:62]
WARNING: [Synth 8-11065] parameter 'T_DCO' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:66]
WARNING: [Synth 8-11065] parameter 'T_DCO_SYN' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:70]
WARNING: [Synth 8-11065] parameter 'T_CAL_STEP' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:74]
WARNING: [Synth 8-11065] parameter 'SESSION_END' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:76]
WARNING: [Synth 8-11065] parameter 'S_RST' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:80]
WARNING: [Synth 8-11065] parameter 'S_1' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:81]
WARNING: [Synth 8-11065] parameter 'S_2' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:82]
WARNING: [Synth 8-11065] parameter 'S_3' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:83]
WARNING: [Synth 8-11065] parameter 'S_4' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:84]
WARNING: [Synth 8-11065] parameter 'S_5' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:85]
WARNING: [Synth 8-11065] parameter 'S_6' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:86]
WARNING: [Synth 8-11065] parameter 'S_7' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:87]
WARNING: [Synth 8-11065] parameter 'S_8' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:88]
WARNING: [Synth 8-11065] parameter 'S_9' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:89]
WARNING: [Synth 8-11065] parameter 'S_10' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:90]
WARNING: [Synth 8-11065] parameter 'S_11' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:91]
WARNING: [Synth 8-11065] parameter 'S_12' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:92]
WARNING: [Synth 8-11065] parameter 'S_13' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:93]
WARNING: [Synth 8-11065] parameter 'S_14' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:94]
WARNING: [Synth 8-11065] parameter 'S_15' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:95]
WARNING: [Synth 8-11065] parameter 'S_FINISH' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:96]
WARNING: [Synth 8-11065] parameter 'DONT_CARE_STATE' becomes localparam in 'vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:97]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3308.758 ; gain = 352.828 ; free physical = 64331 ; free virtual = 482981
Synthesis current peak Physical Memory [PSS] (MB): peak = 2513.903; parent = 2381.320; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4268.738; parent = 3314.699; children = 954.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vmk180_thin_clk_wizard_0_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/synth/vmk180_thin_clk_wizard_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vmk180_thin_clk_wizard_0_0_clk_wiz_top' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'vmk180_thin_clk_wizard_0_0_clocking_structure' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_structure.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'vmk180_thin_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v:2]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79005]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-226] default block is never used [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v:79]
INFO: [Synth 8-6157] synthesizing module 'RAM32X1S' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123939]
INFO: [Synth 8-6155] done synthesizing module 'RAM32X1S' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123939]
INFO: [Synth 8-6155] done synthesizing module 'vmk180_thin_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v:2]
INFO: [Synth 8-6157] synthesizing module 'MMCME5' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80447]
INFO: [Synth 8-6155] done synthesizing module 'MMCME5' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80447]
INFO: [Synth 8-6157] synthesizing module 'MBUFGCE' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79297]
INFO: [Synth 8-6155] done synthesizing module 'MBUFGCE' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79297]
INFO: [Synth 8-6155] done synthesizing module 'vmk180_thin_clk_wizard_0_0_clocking_structure' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clocking_structure.v:47]
INFO: [Synth 8-6155] done synthesizing module 'vmk180_thin_clk_wizard_0_0_clk_wiz_top' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'vmk180_thin_clk_wizard_0_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/synth/vmk180_thin_clk_wizard_0_0.v:53]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:343]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:344]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:345]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:346]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:347]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:348]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:349]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:350]
WARNING: [Synth 8-3848] Net clk_stop in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:379]
WARNING: [Synth 8-3848] Net clk_glitch in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:380]
WARNING: [Synth 8-3848] Net clk_oor in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:381]
WARNING: [Synth 8-3848] Net interrupt in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:382]
WARNING: [Synth 8-3848] Net locked_fb in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:404]
WARNING: [Synth 8-3848] Net clkfb_out_p in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:409]
WARNING: [Synth 8-3848] Net clkfb_out_n in module/entity vmk180_thin_clk_wizard_0_0_clk_wiz_top does not have driver. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_clk_wiz_top.v:410]
WARNING: [Synth 8-7129] Port clkin1_deskew in module vmk180_thin_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkin2_deskew in module vmk180_thin_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb1_deskew in module vmk180_thin_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb2_deskew in module vmk180_thin_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awready in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wready in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[1] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[0] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bvalid in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arready in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[31] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[30] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[29] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[28] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[27] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[26] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[25] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[24] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[23] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[22] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[21] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[20] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[19] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[18] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[17] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[16] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[15] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[14] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[13] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[12] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[11] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[10] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[9] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[8] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[7] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[6] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[5] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[4] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[3] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[2] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[1] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[0] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[1] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[0] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rvalid in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[3] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[2] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[1] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[0] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[3] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[2] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[1] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[0] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[3] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[2] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[1] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[0] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port locked_fb in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_p in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_n in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aclk in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aresetn in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awvalid in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module vmk180_thin_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.664 ; gain = 425.734 ; free physical = 64458 ; free virtual = 483112
Synthesis current peak Physical Memory [PSS] (MB): peak = 2513.903; parent = 2381.320; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4335.707; parent = 3381.668; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3393.539 ; gain = 437.609 ; free physical = 64546 ; free virtual = 483203
Synthesis current peak Physical Memory [PSS] (MB): peak = 2513.903; parent = 2381.320; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4347.582; parent = 3393.543; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3393.539 ; gain = 437.609 ; free physical = 64521 ; free virtual = 483175
Synthesis current peak Physical Memory [PSS] (MB): peak = 2513.903; parent = 2381.320; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4347.582; parent = 3393.543; children = 954.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.477 ; gain = 0.000 ; free physical = 64243 ; free virtual = 482897
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3523.473 ; gain = 13.234 ; free physical = 63701 ; free virtual = 482362
Finished Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0.xdc] for cell 'inst'
Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0_late.xdc] for cell 'inst'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.473 ; gain = 0.000 ; free physical = 63677 ; free virtual = 482338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3523.473 ; gain = 0.000 ; free physical = 63754 ; free virtual = 482415
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3523.473 ; gain = 567.543 ; free physical = 63533 ; free virtual = 482201
Synthesis current peak Physical Memory [PSS] (MB): peak = 2522.013; parent = 2389.537; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4477.516; parent = 3523.477; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3523.473 ; gain = 567.543 ; free physical = 63512 ; free virtual = 482181
Synthesis current peak Physical Memory [PSS] (MB): peak = 2522.013; parent = 2389.537; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4477.516; parent = 3523.477; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3523.473 ; gain = 567.543 ; free physical = 63495 ; free virtual = 482163
Synthesis current peak Physical Memory [PSS] (MB): peak = 2522.013; parent = 2389.537; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4477.516; parent = 3523.477; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3523.473 ; gain = 567.543 ; free physical = 63386 ; free virtual = 482055
Synthesis current peak Physical Memory [PSS] (MB): peak = 2522.013; parent = 2389.537; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4477.516; parent = 3523.477; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3523.473 ; gain = 567.543 ; free physical = 63323 ; free virtual = 482010
Synthesis current peak Physical Memory [PSS] (MB): peak = 2522.013; parent = 2389.537; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4477.516; parent = 3523.477; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 4180.004 ; gain = 1224.074 ; free physical = 58904 ; free virtual = 477629
Synthesis current peak Physical Memory [PSS] (MB): peak = 3372.539; parent = 3240.103; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5134.047; parent = 4180.008; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 4190.020 ; gain = 1234.090 ; free physical = 58858 ; free virtual = 477582
Synthesis current peak Physical Memory [PSS] (MB): peak = 3372.673; parent = 3240.236; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5144.062; parent = 4190.023; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst`
   Worst Slack before retiming is 944 and worst slack after retiming is 944
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vmk180_thin_clk_wizard_0_0_clk_wiz_top`
   Worst Slack before retiming is 944 and worst slack after retiming is 944
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vmk180_thin_clk_wizard_0_0_clk_wiz_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vmk180_thin_clk_wizard_0_0`
   Worst Slack before retiming is 944 and worst slack after retiming is 944
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vmk180_thin_clk_wizard_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 4199.035 ; gain = 1243.105 ; free physical = 58814 ; free virtual = 477539
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5153.078; parent = 4199.039; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 4204.973 ; gain = 1249.043 ; free physical = 58407 ; free virtual = 477131
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.016; parent = 4204.977; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 4204.973 ; gain = 1249.043 ; free physical = 58379 ; free virtual = 477104
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.016; parent = 4204.977; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 4204.973 ; gain = 1249.043 ; free physical = 58328 ; free virtual = 477052
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.016; parent = 4204.977; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 4204.973 ; gain = 1249.043 ; free physical = 58317 ; free virtual = 477041
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.016; parent = 4204.977; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 4204.973 ; gain = 1249.043 ; free physical = 58408 ; free virtual = 477132
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 132.583
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.016; parent = 4204.977; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 4204.973 ; gain = 1249.043 ; free physical = 58369 ; free virtual = 477093
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 133.934
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.016; parent = 4204.977; children = 954.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                            | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vmk180_thin_clk_wizard_0_0_clk_wiz_top | clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |LUT1     |     3|
|3     |LUT2     |     5|
|4     |LUT3     |     1|
|5     |LUT4     |     2|
|6     |LUT5     |     1|
|7     |MBUFGCE  |     1|
|8     |MMCME5   |     1|
|9     |RAM32X1S |     1|
|10    |SRL16E   |     1|
|11    |FDPE     |     1|
|12    |FDRE     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 4204.973 ; gain = 1249.043 ; free physical = 58451 ; free virtual = 477175
Synthesis current peak Physical Memory [PSS] (MB): peak = 3389.726; parent = 3257.289; children = 133.934
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.016; parent = 4204.977; children = 954.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4204.973 ; gain = 1119.109 ; free physical = 58472 ; free virtual = 477196
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 4204.980 ; gain = 1249.043 ; free physical = 58489 ; free virtual = 477213
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.980 ; gain = 0.000 ; free physical = 58495 ; free virtual = 477219
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4242.629 ; gain = 0.000 ; free physical = 59044 ; free virtual = 477768
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 

Synth Design complete, checksum: f5ef94ee
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:27 . Memory (MB): peak = 4242.629 ; gain = 2089.848 ; free physical = 59215 ; free virtual = 477940
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1/vmk180_thin_clk_wizard_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vmk180_thin_clk_wizard_0_0, cache-ID = 05ad90868a501230
INFO: [Common 17-1381] The checkpoint '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_clk_wizard_0_0_synth_1/vmk180_thin_clk_wizard_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vmk180_thin_clk_wizard_0_0_utilization_synth.rpt -pb vmk180_thin_clk_wizard_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 10:46:23 2024...
