# ЁЯФМ р╕Др╕╣р╣Ир╕бр╕╖р╕нр╕Бр╕▓р╕гр╣Ар╕Кр╕╖р╣Ир╕нр╕бр╕Хр╣Ир╕н FPGA #1 р╣Бр╕ер╕░ FPGA #2

## ЁЯУЛ **р╕кр╕гр╕╕р╕Ыр╕Бр╕▓р╕гр╣Ар╕Кр╕╖р╣Ир╕нр╕бр╕Хр╣Ир╕н:**

р╕Хр╣Йр╕нр╕Зр╕Хр╣Ир╕нр╕кр╕▓р╕в **11 р╣Ар╕кр╣Йр╕Щ + GND** р╕гр╕░р╕лр╕зр╣Ир╕▓р╕З FPGA #2 р╣Бр╕ер╕░ FPGA #1

---

## ЁЯФЧ **р╕Хр╕▓р╕гр╕▓р╕Зр╕Бр╕▓р╕гр╣Ар╕Кр╕╖р╣Ир╕нр╕бр╕Хр╣Ир╕н:**

### **A. Serial Communication - р╕кр╣Ир╕Зр╕Др╕│р╕Чр╕▓р╕в (FPGA #2 тЖТ FPGA #1)**

| р╕кр╕▒р╕Нр╕Нр╕▓р╕У | FPGA #2 | Connector | тЖР тЖТ | FPGA #1 | Connector | р╕Др╕│р╕нр╕Шр╕┤р╕Ър╕▓р╕в |
|--------|---------|-----------|-----|---------|-----------|----------|
| **TX Data** | P5 | K1-15 | тЖТ | P5 | K1-15 | р╕Вр╣Йр╕нр╕бр╕╣р╕е 40-bit (5 р╕Хр╕▒р╕зр╕нр╕▒р╕Бр╕йр╕г) |
| **TX Clock** | P7 | K1-13 | тЖТ | P7 | K1-13 | Clock 2.5 MHz (synchronous) |
| **Data Valid** | P9 | K1-11 | тЖТ | P9 | K1-11 | FPGA #2 р╕кр╣Ир╕Зр╕Вр╣Йр╕нр╕бр╕╣р╕ер╣Ар╕кр╕гр╣Зр╕Ир╣Бр╕ер╣Йр╕з |

### **B. Serial Communication - р╕гр╕▒р╕Ър╕Ьр╕ер╕ер╕▒р╕Юр╕Шр╣М (FPGA #1 тЖТ FPGA #2)**

| р╕кр╕▒р╕Нр╕Нр╕▓р╕У | FPGA #1 | Connector | тЖР тЖТ | FPGA #2 | Connector | р╕Др╕│р╕нр╕Шр╕┤р╕Ър╕▓р╕в |
|--------|---------|-----------|-----|---------|-----------|----------|
| **TX Data** | P11 | K1-9 | тЖТ | P11 | K1-9 | р╕Ьр╕ер╕ер╕▒р╕Юр╕Шр╣М 15-bit (5├Ч3 р╕кр╕╡) |
| **TX Clock** | P14 | K1-7 | тЖТ | P14 | K1-7 | Clock 2.5 MHz (synchronous) |
| **Acknowledge** | P16 | K1-5 | тЖТ | P16 | K1-5 | FPGA #1 р╕гр╕▒р╕Ър╕Вр╣Йр╕нр╕бр╕╣р╕ер╣Бр╕ер╣Йр╕з |
| **Result Valid** | P21 | K1-3 | тЖТ | P21 | K1-3 | FPGA #1 р╕кр╣Ир╕Зр╕Ьр╕ер╕ер╕▒р╕Юр╕Шр╣Мр╣Бр╕ер╣Йр╕з |

### **C. Game Status (FPGA #1 тЖТ FPGA #2)**

| р╕кр╕▒р╕Нр╕Нр╕▓р╕У | FPGA #1 | Connector | тЖР тЖТ | FPGA #2 | Connector | р╕Др╕│р╕нр╕Шр╕┤р╕Ър╕▓р╕в |
|--------|---------|-----------|-----|---------|-----------|----------|
| **Status[0]** | P6 | K2-15 | тЖТ | P6 | K2-15 | Bit 0 (LSB) |
| **Status[1]** | P8 | K2-13 | тЖТ | P8 | K2-13 | Bit 1 |
| **Status[2]** | P10 | K2-11 | тЖТ | P10 | K2-11 | Bit 2 (MSB) |

**Game Status Codes:**
- `000` = р╕Бр╕│р╕ер╕▒р╕Зр╣Ар╕ер╣Ир╕Щ (PLAYING)
- `001` = р╕Кр╕Щр╕░ (WIN)
- `010` = р╣Бр╕Юр╣Й (LOSE)

### **D. Ground (GND) - р╕кр╕│р╕Др╕▒р╕Нр╕бр╕▓р╕Б! тЪая╕П**

| FPGA #2 | тЖР тЖТ | FPGA #1 | р╕Др╕│р╕нр╕Шр╕┤р╕Ър╕▓р╕в |
|---------|-----|---------|----------|
| **GND** | тЖР тЖТ | **GND** | **р╕Хр╣Йр╕нр╕Зр╕Хр╣Ир╕н!** (reference voltage) |

---

## ЁЯОп **р╕Вр╕▒р╣Йр╕Щр╕Хр╕нр╕Щр╕Бр╕▓р╕гр╕Хр╣Ир╕нр╕кр╕▓р╕в:**

### **р╕зр╕┤р╕Шр╕╡р╕Чр╕╡р╣И 1: р╣Гр╕Кр╣Й Ribbon Cable (р╣Бр╕Щр╕░р╕Щр╕│)** тнР

```
1. р╣Гр╕Кр╣Й Ribbon Cable 20 pins
2. р╕Хр╣Ир╕н K1 р╕Вр╕нр╕З FPGA #2 тЖТ K1 р╕Вр╕нр╕З FPGA #1
3. р╕Хр╣Ир╕н K2 р╕Вр╕нр╕З FPGA #2 тЖТ K2 р╕Вр╕нр╕З FPGA #1
4. тЪая╕П р╕гр╕░р╕зр╕▒р╕З! Pin 1 р╕Хр╣Йр╕нр╕Зр╕Хр╕гр╕З Pin 1 (р╕Фр╕╣р╕Чр╕╡р╣Ир╕Ир╕╕р╕Фр╕кр╕╡р╣Бр╕Фр╕Зр╕Ър╕Щ ribbon)
5. р╕Хр╣Ир╕н GND р╕гр╕░р╕лр╕зр╣Ир╕▓р╕Зр╕Ър╕нр╕гр╣Мр╕Ф (р╣Гр╕Кр╣Йр╕кр╕▓р╕вр╕Ир╕▒р╕бр╣Ар╕Ыр╕нр╕гр╣М)
```

### **р╕зр╕┤р╕Шр╕╡р╕Чр╕╡р╣И 2: р╣Гр╕Кр╣Й Jumper Wires**

```
р╣Гр╕Кр╣Йр╕кр╕▓р╕вр╕Ир╕▒р╕бр╣Ар╕Ыр╕нр╕гр╣М 12 р╣Ар╕кр╣Йр╕Щ (11 р╕кр╕▓р╕в + GND):

ЁЯУМ K1 Connector (7 р╣Ар╕кр╣Йр╕Щ) - р╕Хр╣Ир╕нр╕Хр╕гр╕Зр╕Бр╕▒р╕Щ (P-to-P):
- FPGA #2 P5  тЖТ FPGA #1 P5  (TX Data р╕Ир╕▓р╕Б #2)
- FPGA #2 P7  тЖТ FPGA #1 P7  (TX Clock р╕Ир╕▓р╕Б #2)
- FPGA #2 P9  тЖТ FPGA #1 P9  (Data Valid р╕Ир╕▓р╕Б #2)
- FPGA #2 P11 тЖТ FPGA #1 P11 (TX Data р╕Ир╕▓р╕Б #1)
- FPGA #2 P14 тЖТ FPGA #1 P14 (TX Clock р╕Ир╕▓р╕Б #1)
- FPGA #2 P16 тЖТ FPGA #1 P16 (Acknowledge р╕Ир╕▓р╕Б #1)
- FPGA #2 P21 тЖТ FPGA #1 P21 (Result Valid р╕Ир╕▓р╕Б #1)

ЁЯУМ K2 Connector (3 р╣Ар╕кр╣Йр╕Щ):
- FPGA #2 P6  тЖТ FPGA #1 P6  (Status[0])
- FPGA #2 P8  тЖТ FPGA #1 P8  (Status[1])
- FPGA #2 P10 тЖТ FPGA #1 P10 (Status[2])

ЁЯУМ Ground (1 р╣Ар╕кр╣Йр╕Щ - р╕кр╕│р╕Др╕▒р╕Н!):
- FPGA #2 GND тЖТ FPGA #1 GND
```

---

## тЬЕ **Checklist р╕Бр╣Ир╕нр╕Щр╣Ар╕Ыр╕┤р╕Фр╣Ар╕Др╕гр╕╖р╣Ир╕нр╕З:**

### **1. р╕Хр╕гр╕зр╕Ир╕кр╕нр╕Ър╕Бр╕▓р╕гр╕Хр╣Ир╕нр╕кр╕▓р╕в:**
```
тШР P5:  FPGA #2 P5  тЖФ FPGA #1 P5  (TX Data #2 / RX Data #1)
тШР P7:  FPGA #2 P7  тЖФ FPGA #1 P7  (TX Clock #2 / RX Clock #1)
тШР P9:  FPGA #2 P9  тЖФ FPGA #1 P9  (Data Valid #2 / RX Valid #1)
тШР P11: FPGA #2 P11 тЖФ FPGA #1 P11 (RX Data #2 / TX Data #1)
тШР P14: FPGA #2 P14 тЖФ FPGA #1 P14 (RX Clock #2 / TX Clock #1)
тШР P16: FPGA #2 P16 тЖФ FPGA #1 P16 (RX Ack #2 / TX Ack #1)
тШР P21: FPGA #2 P21 тЖФ FPGA #1 P21 (RX Valid #2 / TX Valid #1)
тШР P6:  FPGA #2 P6  тЖФ FPGA #1 P6  (Status[0])
тШР P8:  FPGA #2 P8  тЖФ FPGA #1 P8  (Status[1])
тШР P10: FPGA #2 P10 тЖФ FPGA #1 P10 (Status[2])
тШР GND: FPGA #2 GND тЖФ FPGA #1 GND тЪая╕П р╕кр╕│р╕Др╕▒р╕Н!
```

### **2. р╣Гр╕Кр╣Й Multimeter р╕Хр╕гр╕зр╕Ир╕кр╕нр╕Ъ Continuity:**
```
тШР р╕Чр╕╕р╕Бр╕кр╕▓р╕вр╕Хр╣Йр╕нр╕З beep (р╕бр╕╡р╕Бр╕▓р╕гр╕Хр╣Ир╕нр╕Ьр╣Ир╕▓р╕Щ)
тШР р╣Др╕бр╣Ир╕бр╕╡ short circuit (р╕кр╕▓р╕вр╕Хр╕┤р╕Фр╕Бр╕▒р╕Щ)
тШР GND р╕Хр╣Ир╕нр╕Цр╕╣р╕Бр╕Хр╣Йр╕нр╕З
```

### **3. Upload р╣Вр╕Ыр╕гр╣Бр╕Бр╕гр╕б:**
```
тШР FPGA #1: fpga1_top_serial.bit
тШР FPGA #2: fpga2_top_3bit_rgb_Version2.bit (TEST_MODE = false)
```

---

## ЁЯОо **р╕Бр╕▓р╕гр╕Чр╕Фр╕кр╕нр╕Ър╕лр╕ер╕▒р╕Зр╣Ар╕Кр╕╖р╣Ир╕нр╕бр╕Хр╣Ир╕н:**

### **Test 1: р╕Хр╕гр╕зр╕Ир╕кр╕нр╕Ъ LED**

**FPGA #2:**
```
L0: ON (DCM locked)
L1-L3: р╣Бр╕кр╕Фр╕З buffer_index (000 тЖТ 001 тЖТ ... тЖТ 101)
```

**FPGA #1:**
```
L3: р╕Бр╕гр╕░р╕Юр╕гр╕┤р╕Ъ (Heartbeat - 0.5s interval)
L0: р╕Хр╕┤р╕Фр╣Ар╕бр╕╖р╣Ир╕н FPGA #2 р╕кр╣Ир╕Зр╕Вр╣Йр╕нр╕бр╕╣р╕е (data_valid)
L1: р╕Хр╕┤р╕Фр╣Ар╕бр╕╖р╣Ир╕нр╕гр╕▒р╕Ър╕Др╕│р╕кр╕│р╣Ар╕гр╣Зр╕И (word_received)
L2: р╕Бр╕гр╕░р╕Юр╕гр╕┤р╕Ър╣Ар╕бр╕╖р╣Ир╕нр╕гр╕▒р╕Ъ serial clock
```

### **Test 2: р╕Чр╕Фр╕кр╕нр╕Ър╕Бр╕▓р╕гр╣Ар╕ер╣Ир╕Щ**

```
1. р╕Юр╕┤р╕бр╕Юр╣Мр╕Др╕│ 5 р╕Хр╕▒р╕з (р╣Ар╕Кр╣Ир╕Щ HELLO)
2. р╕Бр╕Ф Enter
3. р╕Фр╕╣ LED FPGA #1:
   - L0 р╕Хр╣Йр╕нр╕Зр╕Хр╕┤р╕Ф (data_valid)
   - L1 р╕Хр╣Йр╕нр╕Зр╕Хр╕┤р╕Ф (word_received)
4. р╕гр╕н 1-2 р╕зр╕┤р╕Щр╕▓р╕Чр╕╡
5. р╕Ир╕нр╕Хр╣Йр╕нр╕Зр╣Бр╕кр╕Фр╕Зр╕кр╕╡:
   - р╣Ар╕Вр╕╡р╕вр╕з = р╕Хр╕▒р╕зр╕нр╕▒р╕Бр╕йр╕гр╕Цр╕╣р╕Бр╕Хр╣Йр╕нр╕З р╕Хр╕│р╣Бр╕лр╕Щр╣Ир╕Зр╕Цр╕╣р╕Бр╕Хр╣Йр╕нр╕З
   - р╣Ар╕лр╕ер╕╖р╕нр╕З = р╕Хр╕▒р╕зр╕нр╕▒р╕Бр╕йр╕гр╕Цр╕╣р╕Б р╣Бр╕Хр╣Ир╕Хр╕│р╣Бр╕лр╕Щр╣Ир╕Зр╕Ьр╕┤р╕Ф
   - р╕бр╣Ир╕зр╕З/р╣Ар╕Чр╕▓ = р╣Др╕бр╣Ир╕бр╕╡р╕Хр╕▒р╕зр╕нр╕▒р╕Бр╕йр╕гр╕Щр╕╡р╣Й
```

### **Test 3: р╕Чр╕Фр╕кр╕нр╕Ър╕Кр╕Щр╕░/р╣Бр╕Юр╣Й**

```
р╕Кр╕Щр╕░:
- р╕Юр╕┤р╕бр╕Юр╣Мр╕Др╕│р╕Хр╕нр╕Ър╕Чр╕╡р╣Ир╕Цр╕╣р╕Бр╕Хр╣Йр╕нр╕З
- р╕Ир╕нр╣Бр╕кр╕Фр╕Зр╕кр╕╡р╣Ар╕Вр╕╡р╕вр╕зр╕Чр╕▒р╣Йр╕З 5 р╕Хр╕▒р╕з
- Status Bar (Y>450) р╣Бр╕кр╕Фр╕Зр╕кр╕╡р╣Ар╕Вр╕╡р╕вр╕з

р╣Бр╕Юр╣Й:
- р╕Чр╕▓р╕в 6 р╕Др╕гр╕▒р╣Йр╕Зр╣Бр╕ер╣Йр╕зр╕вр╕▒р╕Зр╣Др╕бр╣Ир╕Цр╕╣р╕Б
- Status Bar р╣Бр╕кр╕Фр╕Зр╕кр╕╡р╣Ар╕лр╕ер╕╖р╕нр╕З (р╣Др╕бр╣Ир╕бр╕╡р╣Бр╕Фр╕З)
```

---

## тЪая╕П **р╕Ыр╕▒р╕Нр╕лр╕▓р╕Чр╕╡р╣Ир╕нр╕▓р╕Ир╕Юр╕Ър╣Бр╕ер╕░р╕зр╕┤р╕Шр╕╡р╣Бр╕Бр╣Й:**

### **р╕Ыр╕▒р╕Нр╕лр╕▓ 1: р╕Ир╕нр╣Бр╕кр╕Фр╕Зр╣Бр╕Хр╣Ир╕кр╕╡р╕бр╣Ир╕зр╕З (р╣Др╕бр╣Ир╕бр╕╡р╕кр╕╡)**
```
р╕кр╕▓р╣Ар╕лр╕Хр╕╕: FPGA #1 р╣Др╕бр╣Ир╕Хр╕нр╕Ър╕Бр╕ер╕▒р╕Ъ

р╣Бр╕Бр╣Йр╣Др╕В:
1. р╣Ар╕Кр╣Зр╕Д LED FPGA #1: L3 р╕Хр╣Йр╕нр╕Зр╕Бр╕гр╕░р╕Юр╕гр╕┤р╕Ъ (Heartbeat)
2. р╕Цр╣Йр╕▓ L3 р╣Др╕бр╣Ир╕Бр╕гр╕░р╕Юр╕гр╕┤р╕Ъ тЖТ FPGA #1 р╣Др╕бр╣Ир╕Чр╕│р╕Зр╕▓р╕Щ
3. р╕Цр╣Йр╕▓ L3 р╕Бр╕гр╕░р╕Юр╕гр╕┤р╕Ъ р╣Бр╕Хр╣И L0-L2 р╕Фр╕▒р╕Ъ тЖТ р╕кр╕▓р╕вр╣Др╕бр╣Ир╕Хр╣Ир╕н/р╕Хр╣Ир╕нр╕Ьр╕┤р╕Ф
4. р╕Хр╕гр╕зр╕И GND р╕Хр╣Йр╕нр╕Зр╕Хр╣Ир╕н!
```

### **р╕Ыр╕▒р╕Нр╕лр╕▓ 2: FPGA #2 р╕Др╣Йр╕▓р╕Зр╕Чр╕╡р╣И state WAIT_ACKNOWLEDGE**
```
р╕кр╕▓р╣Ар╕лр╕Хр╕╕: FPGA #1 р╣Др╕бр╣Ир╕кр╣Ир╕З acknowledge р╕Бр╕ер╕▒р╕Ъ

р╣Бр╕Бр╣Йр╣Др╕В:
1. р╣Ар╕Кр╣Зр╕Др╕кр╕▓р╕в P9 (FPGA #1) тЖТ P16 (FPGA #2)
2. р╣Ар╕Кр╣Зр╕Д LED FPGA #1 L0 р╕зр╣Ир╕▓р╕Хр╕┤р╕Фр╕лр╕гр╕╖р╕нр╣Др╕бр╣И
3. р╕Хр╕гр╕зр╕И GND
```

### **р╕Ыр╕▒р╕Нр╕лр╕▓ 3: LED FPGA #1 L0-L2 р╕Фр╕▒р╕Ър╕лр╕бр╕Ф**
```
р╕кр╕▓р╣Ар╕лр╕Хр╕╕: р╣Др╕бр╣Ир╣Др╕Фр╣Йр╕гр╕▒р╕Ър╕кр╕▒р╕Нр╕Нр╕▓р╕Ур╕Ир╕▓р╕Б FPGA #2

р╣Бр╕Бр╣Йр╣Др╕В:
1. р╣Ар╕Кр╣Зр╕Др╕кр╕▓р╕в TX: P5, P7, P9 (FPGA #2)
2. р╣Ар╕Кр╣Зр╕Др╕кр╕▓р╕в RX: P11, P14, P21 (FPGA #1)
3. р╣Гр╕Кр╣Й multimeter р╕зр╕▒р╕Ф continuity
4. **р╣Ар╕Кр╣Зр╕Д GND!** (р╕кр╕│р╕Др╕▒р╕Нр╕Чр╕╡р╣Ир╕кр╕╕р╕Ф)
```

### **р╕Ыр╕▒р╕Нр╕лр╕▓ 4: Timeout р╣Ар╕Бр╕┤р╕Фр╕Вр╕╢р╣Йр╕Щр╕Ър╣Ир╕нр╕в**
```
р╕кр╕▓р╣Ар╕лр╕Хр╕╕: Serial communication р╕Кр╣Йр╕▓р╕лр╕гр╕╖р╕нр╕Вр╕▓р╕Фр╕лр╕▓р╕в

р╣Бр╕Бр╣Йр╣Др╕В:
1. р╣Ар╕Кр╣Зр╕Др╕кр╕▓р╕в Clock: P7 (FPGA #2) тЖТ P14 (FPGA #1)
2. р╣Ар╕Кр╣Зр╕Др╕кр╕▓р╕в Clock: P14 (FPGA #2) тЖТ P7 (FPGA #1)
3. р╕Хр╕гр╕зр╕Ир╕кр╕нр╕Ъ timing constraints р╣Гр╕Щ UCF
4. р╕ер╕Ф length р╕Вр╕нр╕Зр╕кр╕▓р╕в (р╣Др╕бр╣Ир╣Ар╕Бр╕┤р╕Щ 30cm)
```

---

## ЁЯУК **р╕Вр╣Йр╕нр╕бр╕╣р╕е Serial Protocol:**

### **Timing:**
```
Clock: 2.5 MHz (period = 400 ns)
Data: MSB first
Width: 
  - TX: 40 bits (5 letters ├Ч 8 bits)
  - RX: 15 bits (5 colors ├Ч 3 bits)
Transfer time:
  - TX: 40 bits ├╖ 2.5 MHz = 16 ╬╝s
  - RX: 15 bits ├╖ 2.5 MHz = 6 ╬╝s
```

### **Handshake:**
```
1. FPGA #2 р╕кр╣Ир╕З data + clock
2. FPGA #2 set data_valid = '1'
3. FPGA #1 р╕гр╕▒р╕Ър╕Вр╣Йр╕нр╕бр╕╣р╕е
4. FPGA #1 set acknowledge = '1'
5. FPGA #2 set data_valid = '0'
6. FPGA #1 р╕Ыр╕гр╕░р╕бр╕зр╕ер╕Ьр╕е
7. FPGA #1 р╕кр╣Ир╕З result + clock
8. FPGA #1 set result_valid = '1'
9. FPGA #2 р╕гр╕▒р╕Ър╕Ьр╕ер╕ер╕▒р╕Юр╕Шр╣М
10. FPGA #2 р╣Бр╕кр╕Фр╕Зр╕кр╕╡р╕Ър╕Щр╕Ир╕н
```

---

## ЁЯОп **р╕Др╕│р╕Хр╕нр╕Ър╣Гр╕Щр╣Ар╕Бр╕б (word_rom.vhd):**

```vhdl
Address 0: APPLE
Address 1: GRAPE
Address 2: LEMON
Address 3: PEACH
Address 4: MELON
Address 5: BERRY
Address 6: MANGO
Address 7: CHERRY
Address 8: PLUM
Address 9: KIWI
(р╕пр╕ер╕п - р╕Фр╕╣р╣Гр╕Щ word_rom_20mhz.vhd)
```

---

## тЬЕ **р╕лр╕ер╕▒р╕Зр╕Ир╕▓р╕Бр╕Хр╣Ир╕нр╕кр╕▓р╕вр╣Ар╕гр╕╡р╕вр╕Ър╕гр╣Йр╕нр╕в:**

1. **Upload FPGA #1** (fpga1_top_serial.bit)
2. **Upload FPGA #2** (fpga2_top_3bit_rgb_Version2.bit)
3. **р╕Хр╕гр╕зр╕И LED:**
   - FPGA #1 L3 р╕Бр╕гр╕░р╕Юр╕гр╕┤р╕Ъ тЬЕ
   - FPGA #2 L0 р╕Хр╕┤р╕Ф тЬЕ
4. **р╕Чр╕Фр╕кр╕нр╕Ъ:**
   - р╕Юр╕┤р╕бр╕Юр╣М APPLE тЖТ р╕Бр╕Ф Enter тЖТ р╕Хр╣Йр╕нр╕Зр╣Ар╕лр╣Зр╕Щр╕кр╕╡!
5. **р╣Ар╕ер╣Ир╕Щр╣Ар╕Бр╕б Wordle!** ЁЯОо

---

## ЁЯПЖ **Good Luck!**

р╕Цр╣Йр╕▓р╕бр╕╡р╕Ыр╕▒р╕Нр╕лр╕▓р╕Хр╕гр╕Зр╣Др╕лр╕Щ р╕Бр╕ер╕▒р╕Ър╕бр╕▓р╕Цр╕▓р╕бр╣Др╕Фр╣Йр╣Ар╕ер╕вр╕Др╕гр╕▒р╕Ъ! ЁЯШК
