library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity fourcomp is
	 port(
		 a : in STD_LOGIC_VECTOR(3 downto 0);
		 b : in STD_LOGIC_VECTOR(3 downto 0);
		 equal : out STD_LOGIC;
		 greater : out STD_LOGIC;
		 less : out STD_LOGIC
	     );
end fourcomp;

architecture four_comp of fourcomp is
begin
equal <= '1' when a=b else '0';
greater <='1' when a>b else '0';
less <='1' when a<b else '0';
end four_comp;
