# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_0/sim/Rams_512_blk_mem_gen_0_0.v" \
"../../../../VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_1/sim/Rams_512_blk_mem_gen_0_1.v" \
"../../../../VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_2/sim/Rams_512_blk_mem_gen_0_2.v" \
"../../../../VDP.ip_user_files/bd/Rams_512/ip/Rams_512_UPPER_PREVIOUS_512_mem_gen_0_0/sim/Rams_512_UPPER_PREVIOUS_512_mem_gen_0_0.v" \
"../../../../VDP.ip_user_files/bd/Rams_512/sim/Rams_512.v" \
"../../../../VDP.gen/sources_1/bd/Rams_512/hdl/Rams_512_wrapper.v" \
"../../../../VDP.srcs/sources_1/new/m_op_512.v" \
"../../../../VDP.srcs/sources_1/new/memory_manager_512.v" \
"../../../../VDP.srcs/sources_1/new/we_512.v" \
"../../../../VDP.srcs/sim_1/new/test_memory_512.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
