INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
