[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847341 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847341 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847341 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11294880 heartbeat IPC: 1.184 cumulative IPC: 1.184 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18345543 heartbeat IPC: 1.418 cumulative IPC: 1.29 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26156541 heartbeat IPC: 1.28 cumulative IPC: 1.287 (Simulation time: 00 hr 02 min 47 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30709498 cumulative IPC: 1.303 (Simulation time: 00 hr 03 min 30 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30709498 cumulative IPC: 1.303 (Simulation time: 00 hr 03 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.303 instructions: 40000000 cycles: 30709498
CPU 0 Branch Prediction Accuracy: 95.68% MPKI: 9.748 Average ROB Occupancy at Mispredict: 49.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 7.875
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197787 HIT:     194178 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197787 HIT:     194178 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568580 HIT:     460302 MISS:     108278 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430582 HIT:     343337 MISS:      87245 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35423 HIT:      21465 MISS:      13958 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95497 HIT:      95246 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        254 MISS:       6824 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 25.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3377973 HIT:    3106164 MISS:     271809 MSHR_MERGE:      72109
cpu0->cpu0_L1I LOAD         ACCESS:    3377973 HIT:    3106164 MISS:     271809 MSHR_MERGE:      72109
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.416 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13218397 HIT:   12798293 MISS:     420104 MSHR_MERGE:     146718
cpu0->cpu0_L1D LOAD         ACCESS:    7326502 HIT:    7028431 MISS:     298071 MSHR_MERGE:      67189
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884155 HIT:    5769212 MISS:     114943 MSHR_MERGE:      79517
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        650 MISS:       7090 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2987347 HIT:    2942249 MISS:      45098 MSHR_MERGE:      29225
cpu0->cpu0_ITLB LOAD         ACCESS:    2987347 HIT:    2942249 MISS:      45098 MSHR_MERGE:      29225
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.324 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12484960 HIT:   12242670 MISS:     242290 MSHR_MERGE:      60376
cpu0->cpu0_DTLB LOAD         ACCESS:   12484960 HIT:   12242670 MISS:     242290 MSHR_MERGE:      60376
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.873 cycles
cpu0->LLC TOTAL        ACCESS:     136841 HIT:     129508 MISS:       7333 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87245 HIT:      84082 MISS:       3163 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13958 HIT:      11242 MISS:       2716 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28814 HIT:      28708 MISS:        106 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6824 HIT:       5476 MISS:       1348 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 161.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        523
  ROW_BUFFER_MISS:       6704
  AVG DBUS CONGESTED CYCLE: 5.366
Channel 0 WQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:        118
  FULL:          0
Channel 0 REFRESHES ISSUED:       2559
