From f1933b6eaf694aae66abcbe782798fd728e2e0c9 Mon Sep 17 00:00:00 2001
From: Jonas Gorski <jonas.gorski@bisdn.de>
Date: Thu, 7 Oct 2021 09:50:55 +0200
Subject: [PATCH 06/21] clk: clk-iproc-armpll: avoid overflow

---
 drivers/clk/bcm/clk-iproc-armpll.c | 8 +++++---
 1 file changed, 5 insertions(+), 3 deletions(-)

diff --git a/drivers/clk/bcm/clk-iproc-armpll.c b/drivers/clk/bcm/clk-iproc-armpll.c
index 9e86c0c10b57..1a05715cfae4 100644
--- a/drivers/clk/bcm/clk-iproc-armpll.c
+++ b/drivers/clk/bcm/clk-iproc-armpll.c
@@ -187,9 +187,9 @@ static unsigned long iproc_arm_pll_recalc_rate(struct clk_hw *hw,
 {
 	struct iproc_arm_pll *pll = to_iproc_arm_pll(hw);
 	u32 val;
-	int mdiv;
+	u32 mdiv;
 	u64 ndiv;
-	unsigned int pdiv;
+	u32 pdiv;
 
 	/* in bypass mode, use parent rate */
 	val = readl(pll->base + IPROC_CLK_PLLARMC_OFFSET);
@@ -216,8 +216,10 @@ static unsigned long iproc_arm_pll_recalc_rate(struct clk_hw *hw,
 		pll->rate = 0;
 		return 0;
 	}
+
+	/* To avoid pll->rate overflow, do divide before multiply */
+	parent_rate = (parent_rate / pdiv) / mdiv;
 	pll->rate = (ndiv * parent_rate) >> 20;
-	pll->rate = (pll->rate / pdiv) / mdiv;
 
 	pr_debug("%s: ARM PLL rate: %lu. parent rate: %lu\n", __func__,
 		 pll->rate, parent_rate);
-- 
2.47.1

