# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# Date created = 20:58:02  January 11, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Processeur_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY Processeur
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:58:02  JANUARY 11, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "U:/ElecNum/TP4/Processeur/PROGRAM5IO.vwf"
set_global_assignment -name MIF_FILE PROGRAMFINAL.MIF
set_global_assignment -name VECTOR_WAVEFORM_FILE PROGRAMFINAL.vwf
set_global_assignment -name VHDL_FILE DEC_7Seg.vhd
set_global_assignment -name VHDL_FILE CompteurM_Nbits.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE PROGRAM5IO.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE PROGRAM4shift.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE PROGRAM3Immediat.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE PROGRAM2Logiques.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE PROGRAM1JZ.vwf
set_global_assignment -name MIF_FILE PROGRAM5IO.MIF
set_global_assignment -name MIF_FILE PROGRAM4shift.MIF
set_global_assignment -name MIF_FILE PROGRAM3Immediat.MIF
set_global_assignment -name MIF_FILE PROGRAM2Logiques.MIF
set_global_assignment -name MIF_FILE PROGRAM1JZ.MIF
set_global_assignment -name VHDL_FILE SCOMP2.VHD
set_global_assignment -name VECTOR_WAVEFORM_FILE PROGRAM.vwf
set_global_assignment -name BDF_FILE Processeur.bdf
set_global_assignment -name VHDL_FILE DEC_7Seg8bits.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top