; Options for the RISC-V port of the compiler
;
; Copyright (C) 2011-2023 Free Software Foundation, Inc.
;
; This file is part of GCC.
;
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; version.
;
; GCC is distributed in the hope that it will be useful, but WITHOUT
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
; License for more details.
;
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; <http://www.gnu.org/licenses/>.

HeaderInclude
config/riscv/riscv-opts.h

mbig-endian
Target RejectNegative Mask(BIG_ENDIAN)
Assume target CPU is configured as big endian.

mlittle-endian
Target RejectNegative InverseMask(BIG_ENDIAN)
Assume target CPU is configured as little endian.

mbranch-cost=
Target RejectNegative Joined UInteger Var(riscv_branch_cost)
-mbranch-cost=N	Set the cost of branches to roughly N instructions.

mplt
Target Var(TARGET_PLT) Init(1)
When generating -fpic code, allow the use of PLTs. Ignored for fno-pic.

mabi=
Target RejectNegative Joined Enum(abi_type) Var(riscv_abi) Init(ABI_ILP32) Negative(mabi=)
Specify integer and floating-point calling convention.

mpreferred-stack-boundary=
Target RejectNegative Joined UInteger Var(riscv_preferred_stack_boundary_arg)
Attempt to keep stack aligned to this power of 2.

Enum
Name(abi_type) Type(enum riscv_abi_type)
Supported ABIs (for use with the -mabi= option):

EnumValue
Enum(abi_type) String(ilp32) Value(ABI_ILP32)

EnumValue
Enum(abi_type) String(ilp32e) Value(ABI_ILP32E)

EnumValue
Enum(abi_type) String(ilp32f) Value(ABI_ILP32F)

EnumValue
Enum(abi_type) String(ilp32d) Value(ABI_ILP32D)

EnumValue
Enum(abi_type) String(lp64) Value(ABI_LP64)

EnumValue
Enum(abi_type) String(lp64f) Value(ABI_LP64F)

EnumValue
Enum(abi_type) String(lp64d) Value(ABI_LP64D)

mfdiv
Target Mask(FDIV)
Use hardware floating-point divide and square root instructions.

mdiv
Target Mask(DIV)
Use hardware instructions for integer division.

march=
Target RejectNegative Joined Negative(march=)
-march=	Generate code for given RISC-V ISA (e.g. RV64IM).  ISA strings must be
lower-case.

mtune=
Target RejectNegative Joined Var(riscv_tune_string) Save
-mtune=PROCESSOR	Optimize the output for PROCESSOR.

mcpu=
Target RejectNegative Joined Var(riscv_cpu_string) Save
-mcpu=PROCESSOR	Use architecture of and optimize the output for PROCESSOR.

msmall-data-limit=
Target Joined UInteger Var(g_switch_value) Init(8)
-msmall-data-limit=N	Put global and static data smaller than <number> bytes into a special section (on some targets).

msave-restore
Target Mask(SAVE_RESTORE)
Use smaller but slower prologue and epilogue code.

mshorten-memrefs
Target Bool Var(riscv_mshorten_memrefs) Init(1)
Convert BASE + LARGE_OFFSET addresses to NEW_BASE + SMALL_OFFSET to allow more
memory accesses to be generated as compressed instructions.  Currently targets
32-bit integer load/stores.

mcmodel=
Target RejectNegative Joined Enum(code_model) Var(riscv_cmodel) Init(TARGET_DEFAULT_CMODEL) Save
Specify the code model.

mstrict-align
Target Mask(STRICT_ALIGN) Save
Do not generate unaligned memory accesses.

Enum
Name(code_model) Type(enum riscv_code_model)
Known code models (for use with the -mcmodel= option):

EnumValue
Enum(code_model) String(medlow) Value(CM_MEDLOW)

EnumValue
Enum(code_model) String(medany) Value(CM_MEDANY)

mexplicit-relocs
Target Mask(EXPLICIT_RELOCS)
Use %reloc() operators, rather than assembly macros, to load addresses.

mrelax
Target Bool Var(riscv_mrelax) Init(1)
Take advantage of linker relaxations to reduce the number of instructions
required to materialize symbol addresses.

mcsr-check
Target Bool Var(riscv_mcsr_check) Init(0)
Enable the CSR checking for the ISA-dependent CRS and the read-only CSR.
The ISA-dependent CSR are only valid when the specific ISA is set.  The
read-only CSR can not be written by the CSR instructions.

momit-leaf-frame-pointer
Target Mask(OMIT_LEAF_FRAME_POINTER) Save
Omit the frame pointer in leaf functions.

Mask(64BIT)

Mask(MUL)

Mask(ATOMIC)

Mask(HARD_FLOAT)

Mask(DOUBLE_FLOAT)

Mask(RVC)

Mask(RVE)

Mask(VECTOR)

Mask(FULL_V)

mriscv-attribute
Target Var(riscv_emit_attribute_p) Init(-1)
Emit RISC-V ELF attribute.

malign-data=
Target RejectNegative Joined Var(riscv_align_data_type) Enum(riscv_align_data) Init(riscv_align_data_type_xlen)
Use the given data alignment.

Enum
Name(riscv_align_data) Type(enum riscv_align_data)
Known data alignment choices (for use with the -malign-data= option):

EnumValue
Enum(riscv_align_data) String(xlen) Value(riscv_align_data_type_xlen)

EnumValue
Enum(riscv_align_data) String(natural) Value(riscv_align_data_type_natural)

mstack-protector-guard=
Target RejectNegative Joined Enum(stack_protector_guard) Var(riscv_stack_protector_guard) Init(SSP_GLOBAL)
Use given stack-protector guard.

Enum
Name(stack_protector_guard) Type(enum stack_protector_guard)
Valid arguments to -mstack-protector-guard=:

EnumValue
Enum(stack_protector_guard) String(tls) Value(SSP_TLS)

EnumValue
Enum(stack_protector_guard) String(global) Value(SSP_GLOBAL)

mstack-protector-guard-reg=
Target RejectNegative Joined Var(riscv_stack_protector_guard_reg_str)
Use the given base register for addressing the stack-protector guard.

TargetVariable
int riscv_stack_protector_guard_reg = 0

mstack-protector-guard-offset=
Target RejectNegative Joined Integer Var(riscv_stack_protector_guard_offset_str)
Use the given offset for addressing the stack-protector guard.

TargetVariable
long riscv_stack_protector_guard_offset = 0

TargetVariable
int riscv_zi_subext

Mask(ZICSR)       Var(riscv_zi_subext)

Mask(ZIFENCEI)    Var(riscv_zi_subext)

Mask(ZIHINTNTL)   Var(riscv_zi_subext)

Mask(ZIHINTPAUSE) Var(riscv_zi_subext)

Mask(ZICOND)      Var(riscv_zi_subext)

TargetVariable
int riscv_za_subext

Mask(ZAWRS) Var(riscv_za_subext)

TargetVariable
int riscv_zb_subext

Mask(ZBA) Var(riscv_zb_subext)

Mask(ZBB) Var(riscv_zb_subext)

Mask(ZBC) Var(riscv_zb_subext)

Mask(ZBS) Var(riscv_zb_subext)

TargetVariable
int riscv_zinx_subext

Mask(ZFINX)    Var(riscv_zinx_subext)

Mask(ZDINX)    Var(riscv_zinx_subext)

Mask(ZHINX)    Var(riscv_zinx_subext)

Mask(ZHINXMIN) Var(riscv_zinx_subext)

TargetVariable
int riscv_zk_subext

Mask(ZBKB)  Var(riscv_zk_subext)

Mask(ZBKC)  Var(riscv_zk_subext)

Mask(ZBKX)  Var(riscv_zk_subext)

Mask(ZKNE)  Var(riscv_zk_subext)

Mask(ZKND)  Var(riscv_zk_subext)

Mask(ZKNH)  Var(riscv_zk_subext)

Mask(ZKR)   Var(riscv_zk_subext)

Mask(ZKSED) Var(riscv_zk_subext)

Mask(ZKSH)  Var(riscv_zk_subext)

Mask(ZKT)   Var(riscv_zk_subext)

TargetVariable
int riscv_vector_elen_flags

Mask(VECTOR_ELEN_32)    Var(riscv_vector_elen_flags)

Mask(VECTOR_ELEN_64)    Var(riscv_vector_elen_flags)

Mask(VECTOR_ELEN_FP_32) Var(riscv_vector_elen_flags)

Mask(VECTOR_ELEN_FP_64) Var(riscv_vector_elen_flags)

Mask(VECTOR_ELEN_FP_16) Var(riscv_vector_elen_flags)

TargetVariable
int riscv_zvl_flags

Mask(ZVL32B)    Var(riscv_zvl_flags)

Mask(ZVL64B)    Var(riscv_zvl_flags)

Mask(ZVL128B)   Var(riscv_zvl_flags)

Mask(ZVL256B)   Var(riscv_zvl_flags)

Mask(ZVL512B)   Var(riscv_zvl_flags)

Mask(ZVL1024B)  Var(riscv_zvl_flags)

Mask(ZVL2048B)  Var(riscv_zvl_flags)

Mask(ZVL4096B)  Var(riscv_zvl_flags)

Mask(ZVL8192B)  Var(riscv_zvl_flags)

Mask(ZVL16384B) Var(riscv_zvl_flags)

Mask(ZVL32768B) Var(riscv_zvl_flags)

Mask(ZVL65536B) Var(riscv_zvl_flags)

TargetVariable
int riscv_zvb_subext

Mask(ZVBB) Var(riscv_zvb_subext)

Mask(ZVBC) Var(riscv_zvb_subext)

TargetVariable
int riscv_zvk_subext

Mask(ZVKG)   Var(riscv_zvk_subext)

Mask(ZVKNED) Var(riscv_zvk_subext)

Mask(ZVKNHA) Var(riscv_zvk_subext)

Mask(ZVKNHB) Var(riscv_zvk_subext)

Mask(ZVKSED) Var(riscv_zvk_subext)

Mask(ZVKSH)  Var(riscv_zvk_subext)

Mask(ZVKN)   Var(riscv_zvk_subext)

Mask(ZVKNC)  Var(riscv_zvk_subext)

Mask(ZVKNG)  Var(riscv_zvk_subext)

Mask(ZVKS)   Var(riscv_zvk_subext)

Mask(ZVKSC)  Var(riscv_zvk_subext)

Mask(ZVKSG)  Var(riscv_zvk_subext)

Mask(ZVKT)   Var(riscv_zvk_subext)

TargetVariable
int riscv_zicmo_subext

Mask(ZICBOZ) Var(riscv_zicmo_subext)

Mask(ZICBOM) Var(riscv_zicmo_subext)

Mask(ZICBOP) Var(riscv_zicmo_subext)

TargetVariable
int riscv_zf_subext

Mask(ZFHMIN)  Var(riscv_zf_subext)

Mask(ZFH)     Var(riscv_zf_subext)

Mask(ZVFHMIN) Var(riscv_zf_subext)

Mask(ZVFH)    Var(riscv_zf_subext)

TargetVariable
int riscv_zfa_subext

Mask(ZFA) Var(riscv_zfa_subext)

TargetVariable
int riscv_zm_subext

Mask(ZMMUL) Var(riscv_zm_subext)

TargetVariable
int riscv_zc_subext

Mask(ZCA)  Var(riscv_zc_subext)

Mask(ZCB)  Var(riscv_zc_subext)

Mask(ZCE)  Var(riscv_zc_subext)

Mask(ZCF)  Var(riscv_zc_subext)

Mask(ZCD)  Var(riscv_zc_subext)

Mask(ZCMP) Var(riscv_zc_subext)

Mask(ZCMT) Var(riscv_zc_subext)

TargetVariable
int riscv_sv_subext

Mask(SVINVAL) Var(riscv_sv_subext)

Mask(SVNAPOT) Var(riscv_sv_subext)

TargetVariable
int riscv_ztso_subext

Mask(ZTSO) Var(riscv_ztso_subext)

TargetVariable
int riscv_xcv_subext

Mask(XCVMAC) Var(riscv_xcv_subext)

Mask(XCVALU) Var(riscv_xcv_subext)

Mask(XCVELW) Var(riscv_xcv_subext)

Mask(XCVBI) Var(riscv_xcv_subext)

Mask(XCVBITMANIP) Var(riscv_xcv_subext)

Mask(XCVSIMD) Var(riscv_xcv_subext)

Mask(XCVMEM) Var(riscv_xcv_subext)

TargetVariable
int riscv_xthead_subext

Mask(XTHEADBA)      Var(riscv_xthead_subext)

Mask(XTHEADBB)      Var(riscv_xthead_subext)

Mask(XTHEADBS)      Var(riscv_xthead_subext)

Mask(XTHEADCMO)     Var(riscv_xthead_subext)

Mask(XTHEADCONDMOV) Var(riscv_xthead_subext)

Mask(XTHEADFMEMIDX) Var(riscv_xthead_subext)

Mask(XTHEADFMV)     Var(riscv_xthead_subext)

Mask(XTHEADINT)     Var(riscv_xthead_subext)

Mask(XTHEADMAC)     Var(riscv_xthead_subext)

Mask(XTHEADMEMIDX)  Var(riscv_xthead_subext)

Mask(XTHEADMEMPAIR) Var(riscv_xthead_subext)

Mask(XTHEADSYNC)    Var(riscv_xthead_subext)

TargetVariable
int riscv_xventana_subext

Mask(XVENTANACONDOPS) Var(riscv_xventana_subext)

Enum
Name(isa_spec_class) Type(enum riscv_isa_spec_class)
Supported ISA specs (for use with the -misa-spec= option):

EnumValue
Enum(isa_spec_class) String(2.2) Value(ISA_SPEC_CLASS_2P2)

EnumValue
Enum(isa_spec_class) String(20190608) Value(ISA_SPEC_CLASS_20190608)

EnumValue
Enum(isa_spec_class) String(20191213) Value(ISA_SPEC_CLASS_20191213)

misa-spec=
Target RejectNegative Joined Enum(isa_spec_class) Var(riscv_isa_spec) Init(TARGET_DEFAULT_ISA_SPEC)
Set the version of RISC-V ISA spec.

minline-atomics
Target Var(TARGET_INLINE_SUBWORD_ATOMIC) Init(1)
Always inline subword atomic operations.

minline-strcmp
Target Bool Var(riscv_inline_strcmp) Init(0)
Inline strcmp calls if possible.

minline-strncmp
Target Bool Var(riscv_inline_strncmp) Init(0)
Inline strncmp calls if possible.

minline-strlen
Target Bool Var(riscv_inline_strlen) Init(0)
Inline strlen calls if possible.

-param=riscv-strcmp-inline-limit=
Target RejectNegative Joined UInteger Var(riscv_strcmp_inline_limit) Init(64)
Max number of bytes to compare as part of inlined strcmp/strncmp routines (default: 64).

Enum
Name(riscv_autovec_preference) Type(enum riscv_autovec_preference_enum)
Valid arguments to -param=riscv-autovec-preference=:

EnumValue
Enum(riscv_autovec_preference) String(none) Value(NO_AUTOVEC)

EnumValue
Enum(riscv_autovec_preference) String(scalable) Value(RVV_SCALABLE)

EnumValue
Enum(riscv_autovec_preference) String(fixed-vlmax) Value(RVV_FIXED_VLMAX)

-param=riscv-autovec-preference=
Target RejectNegative Joined Enum(riscv_autovec_preference) Var(riscv_autovec_preference) Init(RVV_SCALABLE)
-param=riscv-autovec-preference=<string>	Set the preference of auto-vectorization in the RISC-V port.

Enum
Name(riscv_autovec_lmul) Type(enum riscv_autovec_lmul_enum)
The RVV possible LMUL (-param=riscv-autovec-lmul=):

EnumValue
Enum(riscv_autovec_lmul) String(m1) Value(RVV_M1)

EnumValue
Enum(riscv_autovec_lmul) String(m2) Value(RVV_M2)

EnumValue
Enum(riscv_autovec_lmul) String(m4) Value(RVV_M4)

EnumValue
Enum(riscv_autovec_lmul) String(m8) Value(RVV_M8)

EnumValue
Enum(riscv_autovec_lmul) String(dynamic) Value(RVV_DYNAMIC)

-param=riscv-autovec-lmul=
Target RejectNegative Joined Enum(riscv_autovec_lmul) Var(riscv_autovec_lmul) Init(RVV_M1)
-param=riscv-autovec-lmul=<string>	Set the RVV LMUL of auto-vectorization in the RISC-V port.

madjust-lmul-cost
Target Var(TARGET_ADJUST_LMUL_COST) Init(0)

-param=riscv-vector-abi
Target Undocumented Bool Var(riscv_vector_abi) Init(0)
Enable the use of vector registers for function arguments and return value.
This is an experimental switch and may be subject to change in the future.
