config SOC_LS1010
    select RISCV
  	select XIP
    select TICKLESS_CAPABLE
    select INCLUDE_RESET_VECTOR
    select RISCV_PRIVILEGED
    select BUILD_OUTPUT_HEX
    select CPU_HAS_FPU
    select ARCH_HAS_RAMFUNC_SUPPORT
    select ATOMIC_OPERATIONS_C
  	select RISCV_ISA_RV32I
    select RISCV_ISA_EXT_M
    select RISCV_ISA_EXT_A
    select RISCV_ISA_EXT_C
    select RISCV_HAS_CLIC
    # select RISCV_SOC_HAS_ISR_STACKING
