vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\HA\HA.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\HAM\HAM.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\FAM\FAM.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\FA\FA.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\DFF_PC\DFF_PC.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\PIPO4\PIPO4.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\PIPO10\PIPO10.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\MAC4\MAC4.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\FA10\FA10.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\DPU_matrix_multiplication\DPU_matrix_multiplication.vhd"
