#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557976ad3510 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v0x557976b49b30_0 .var "clk", 0 0;
v0x557976b49bf0_0 .var "reset", 0 0;
S_0x557976b1a300 .scope module, "dut" "mips" 2 11, 3 4 0, S_0x557976ad3510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCOut";
    .port_info 3 /OUTPUT 32 "ALUResultOut";
    .port_info 4 /OUTPUT 32 "MemOut";
L_0x557976b49e90 .functor BUFZ 32, v0x557976b43380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557976b5bed0 .functor BUFZ 32, L_0x557976b5bd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557976b5c140 .functor AND 1, L_0x557976b5c6d0, L_0x557976b5c900, C4<1>, C4<1>;
L_0x557976b5bfe0 .functor AND 1, L_0x557976b5c860, L_0x557976b5b940, C4<1>, C4<1>;
L_0x557976b5d0d0 .functor NOT 1, L_0x557976b5b940, C4<0>, C4<0>, C4<0>;
L_0x557976b5d140 .functor AND 1, L_0x557976b5cf90, L_0x557976b5d0d0, C4<1>, C4<1>;
L_0x557976b5d240 .functor OR 1, L_0x557976b5bfe0, L_0x557976b5d140, C4<0>, C4<0>;
L_0x557976b5d350 .functor AND 1, v0x557976b40950_0, L_0x557976b5d240, C4<1>, C4<1>;
v0x557976b45a40_0 .net "ALUOp", 1 0, v0x557976b40790_0;  1 drivers
v0x557976b45b50_0 .net "ALUResultOut", 31 0, v0x557976b40100_0;  1 drivers
v0x557976b45c60_0 .net "ALUSrc", 0 0, v0x557976b40890_0;  1 drivers
v0x557976b45d00_0 .net "Branch", 0 0, v0x557976b40950_0;  1 drivers
v0x557976b45dd0_0 .net "ExtOp", 0 0, v0x557976b409f0_0;  1 drivers
v0x557976b45f10_0 .net "JalEn", 0 0, v0x557976b40ab0_0;  1 drivers
v0x557976b45fb0_0 .net "Jr", 0 0, v0x557976b40bc0_0;  1 drivers
v0x557976b46050_0 .net "Jump", 0 0, v0x557976b40c80_0;  1 drivers
v0x557976b46120_0 .net "LuiEn", 0 0, v0x557976b40d40_0;  1 drivers
v0x557976b461f0_0 .net "MemOut", 31 0, L_0x557976b5bed0;  1 drivers
v0x557976b46290_0 .net "MemRead", 0 0, v0x557976b40e00_0;  1 drivers
v0x557976b46330_0 .net "MemWrite", 0 0, v0x557976b40ec0_0;  1 drivers
v0x557976b46420_0 .net "MemtoReg", 0 0, v0x557976b40f80_0;  1 drivers
v0x557976b464c0_0 .net "PC", 31 0, v0x557976b43380_0;  1 drivers
v0x557976b465b0_0 .net "PCOut", 31 0, L_0x557976b49e90;  1 drivers
v0x557976b46650_0 .net "RegDst", 0 0, v0x557976b41040_0;  1 drivers
v0x557976b466f0_0 .net "RegWrite", 0 0, v0x557976b41100_0;  1 drivers
v0x557976b467e0_0 .net *"_ivl_11", 4 0, L_0x557976b4a3f0;  1 drivers
v0x557976b46880_0 .net *"_ivl_12", 4 0, L_0x557976b4a4c0;  1 drivers
L_0x7fca36676378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557976b46920_0 .net/2u *"_ivl_26", 31 0, L_0x7fca36676378;  1 drivers
v0x557976b46a00_0 .net *"_ivl_31", 29 0, L_0x557976b5c0a0;  1 drivers
L_0x7fca366763c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557976b46ae0_0 .net/2u *"_ivl_32", 1 0, L_0x7fca366763c0;  1 drivers
v0x557976b46bc0_0 .net *"_ivl_39", 5 0, L_0x557976b5c4b0;  1 drivers
v0x557976b46ca0_0 .net *"_ivl_41", 0 0, L_0x557976b5c550;  1 drivers
v0x557976b46d60_0 .net *"_ivl_43", 0 0, L_0x557976b5c6d0;  1 drivers
v0x557976b46e20_0 .net *"_ivl_45", 5 0, L_0x557976b5c7c0;  1 drivers
L_0x7fca36676408 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x557976b46f00_0 .net/2u *"_ivl_46", 5 0, L_0x7fca36676408;  1 drivers
v0x557976b46fe0_0 .net *"_ivl_48", 0 0, L_0x557976b5c900;  1 drivers
v0x557976b470a0_0 .net *"_ivl_53", 5 0, L_0x557976b5cae0;  1 drivers
L_0x7fca36676450 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x557976b47180_0 .net/2u *"_ivl_54", 5 0, L_0x7fca36676450;  1 drivers
v0x557976b47260_0 .net *"_ivl_56", 0 0, L_0x557976b5c860;  1 drivers
v0x557976b47320_0 .net *"_ivl_58", 0 0, L_0x557976b5bfe0;  1 drivers
L_0x7fca36676060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557976b47400_0 .net/2u *"_ivl_6", 4 0, L_0x7fca36676060;  1 drivers
v0x557976b476f0_0 .net *"_ivl_61", 5 0, L_0x557976b5cd20;  1 drivers
L_0x7fca36676498 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x557976b477d0_0 .net/2u *"_ivl_62", 5 0, L_0x7fca36676498;  1 drivers
v0x557976b478b0_0 .net *"_ivl_64", 0 0, L_0x557976b5cf90;  1 drivers
v0x557976b47970_0 .net *"_ivl_66", 0 0, L_0x557976b5d0d0;  1 drivers
v0x557976b47a50_0 .net *"_ivl_68", 0 0, L_0x557976b5d140;  1 drivers
v0x557976b47b30_0 .net *"_ivl_70", 0 0, L_0x557976b5d240;  1 drivers
v0x557976b47c10_0 .net *"_ivl_75", 3 0, L_0x557976b5d4b0;  1 drivers
v0x557976b47cf0_0 .net *"_ivl_77", 25 0, L_0x557976b5d620;  1 drivers
L_0x7fca366764e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557976b47dd0_0 .net/2u *"_ivl_78", 1 0, L_0x7fca366764e0;  1 drivers
v0x557976b47eb0_0 .net *"_ivl_80", 31 0, L_0x557976b5d6c0;  1 drivers
v0x557976b47f90_0 .net *"_ivl_82", 31 0, L_0x557976b5d930;  1 drivers
v0x557976b48070_0 .net *"_ivl_84", 31 0, L_0x557976b5da20;  1 drivers
v0x557976b48150_0 .net *"_ivl_89", 15 0, L_0x557976b5dec0;  1 drivers
v0x557976b48230_0 .net *"_ivl_9", 4 0, L_0x557976b4a350;  1 drivers
L_0x7fca36676528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b48310_0 .net/2u *"_ivl_90", 15 0, L_0x7fca36676528;  1 drivers
v0x557976b483f0_0 .net *"_ivl_92", 31 0, L_0x557976b5e060;  1 drivers
v0x557976b484d0_0 .net *"_ivl_94", 31 0, L_0x557976b5e150;  1 drivers
v0x557976b485b0_0 .net *"_ivl_96", 31 0, L_0x557976b5e3e0;  1 drivers
v0x557976b48690_0 .net "alu_control", 3 0, v0x557976b45820_0;  1 drivers
v0x557976b487a0_0 .net "alu_in2", 31 0, L_0x557976b5b7f0;  1 drivers
v0x557976b48860_0 .net "branch_offset", 31 0, L_0x557976b5c1b0;  1 drivers
v0x557976b48920_0 .net "branch_taken", 0 0, L_0x557976b5d350;  1 drivers
v0x557976b489e0_0 .net "branch_target", 31 0, L_0x557976b5c2f0;  1 drivers
v0x557976b48ac0_0 .net "clock", 0 0, v0x557976b49b30_0;  1 drivers
v0x557976b48b60_0 .net "dmem_out", 31 0, L_0x557976b5bd90;  1 drivers
v0x557976b48c20_0 .net "funct", 5 0, L_0x557976b49da0;  1 drivers
v0x557976b48cc0_0 .net "instruction", 31 0, L_0x557976b4a250;  1 drivers
v0x557976b48d90_0 .net "is_jr", 0 0, L_0x557976b5c140;  1 drivers
v0x557976b48e30_0 .net "nextPC", 31 0, L_0x557976b5dca0;  1 drivers
v0x557976b48f20_0 .net "pc_plus4", 31 0, L_0x557976b5bf40;  1 drivers
v0x557976b48fe0_0 .net "read_data1", 31 0, L_0x557976b5ad60;  1 drivers
v0x557976b490f0_0 .net "read_data2", 31 0, L_0x557976b5b420;  1 drivers
v0x557976b49610_0 .net "reset", 0 0, v0x557976b49bf0_0;  1 drivers
v0x557976b49700_0 .net "shamt", 4 0, L_0x557976b49cb0;  1 drivers
v0x557976b497c0_0 .net "sign_ext_out", 31 0, v0x557976b42580_0;  1 drivers
v0x557976b49860_0 .net "write_data", 31 0, L_0x557976b5e520;  1 drivers
v0x557976b49900_0 .net "write_reg", 4 0, L_0x557976b4a680;  1 drivers
v0x557976b499d0_0 .net "zero_flag", 0 0, L_0x557976b5b940;  1 drivers
L_0x557976b49cb0 .part L_0x557976b4a250, 6, 5;
L_0x557976b49da0 .part L_0x557976b4a250, 0, 6;
L_0x557976b4a350 .part L_0x557976b4a250, 11, 5;
L_0x557976b4a3f0 .part L_0x557976b4a250, 16, 5;
L_0x557976b4a4c0 .functor MUXZ 5, L_0x557976b4a3f0, L_0x557976b4a350, v0x557976b41040_0, C4<>;
L_0x557976b4a680 .functor MUXZ 5, L_0x557976b4a4c0, L_0x7fca36676060, v0x557976b40ab0_0, C4<>;
L_0x557976b5b5c0 .part L_0x557976b4a250, 21, 5;
L_0x557976b5b660 .part L_0x557976b4a250, 16, 5;
L_0x557976b5b750 .part L_0x557976b4a250, 0, 16;
L_0x557976b5b7f0 .functor MUXZ 32, L_0x557976b5b420, v0x557976b42580_0, v0x557976b40890_0, C4<>;
L_0x557976b5bf40 .arith/sum 32, v0x557976b43380_0, L_0x7fca36676378;
L_0x557976b5c0a0 .part v0x557976b42580_0, 0, 30;
L_0x557976b5c1b0 .concat [ 2 30 0 0], L_0x7fca366763c0, L_0x557976b5c0a0;
L_0x557976b5c2f0 .arith/sum 32, L_0x557976b5bf40, L_0x557976b5c1b0;
L_0x557976b5c4b0 .part L_0x557976b4a250, 26, 6;
L_0x557976b5c550 .reduce/or L_0x557976b5c4b0;
L_0x557976b5c6d0 .reduce/nor L_0x557976b5c550;
L_0x557976b5c7c0 .part L_0x557976b4a250, 0, 6;
L_0x557976b5c900 .cmp/eq 6, L_0x557976b5c7c0, L_0x7fca36676408;
L_0x557976b5cae0 .part L_0x557976b4a250, 26, 6;
L_0x557976b5c860 .cmp/eq 6, L_0x557976b5cae0, L_0x7fca36676450;
L_0x557976b5cd20 .part L_0x557976b4a250, 26, 6;
L_0x557976b5cf90 .cmp/eq 6, L_0x557976b5cd20, L_0x7fca36676498;
L_0x557976b5d4b0 .part L_0x557976b5bf40, 28, 4;
L_0x557976b5d620 .part L_0x557976b4a250, 0, 26;
L_0x557976b5d6c0 .concat [ 2 26 4 0], L_0x7fca366764e0, L_0x557976b5d620, L_0x557976b5d4b0;
L_0x557976b5d930 .functor MUXZ 32, L_0x557976b5bf40, L_0x557976b5c2f0, L_0x557976b5d350, C4<>;
L_0x557976b5da20 .functor MUXZ 32, L_0x557976b5d930, L_0x557976b5d6c0, v0x557976b40c80_0, C4<>;
L_0x557976b5dca0 .functor MUXZ 32, L_0x557976b5da20, L_0x557976b5ad60, L_0x557976b5c140, C4<>;
L_0x557976b5dec0 .part L_0x557976b4a250, 0, 16;
L_0x557976b5e060 .concat [ 16 16 0 0], L_0x7fca36676528, L_0x557976b5dec0;
L_0x557976b5e150 .functor MUXZ 32, v0x557976b40100_0, L_0x557976b5bd90, v0x557976b40f80_0, C4<>;
L_0x557976b5e3e0 .functor MUXZ 32, L_0x557976b5e150, L_0x557976b5e060, v0x557976b40d40_0, C4<>;
L_0x557976b5e520 .functor MUXZ 32, L_0x557976b5e3e0, L_0x557976b5bf40, v0x557976b40ab0_0, C4<>;
L_0x557976b5e780 .part L_0x557976b4a250, 26, 6;
S_0x557976b21d80 .scope module, "alu" "ula" 3 66, 4 3 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "OP";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero_Flag";
v0x557976afc530_0 .net "In1", 31 0, L_0x557976b5ad60;  alias, 1 drivers
v0x557976afc0b0_0 .net "In2", 31 0, L_0x557976b5b7f0;  alias, 1 drivers
v0x557976b0fb70_0 .net "OP", 3 0, v0x557976b45820_0;  alias, 1 drivers
v0x557976b0fc10_0 .net "Zero_Flag", 0 0, L_0x557976b5b940;  alias, 1 drivers
L_0x7fca366762e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b17d20_0 .net/2u *"_ivl_0", 31 0, L_0x7fca366762e8;  1 drivers
v0x557976b40100_0 .var "result", 31 0;
v0x557976b401e0_0 .net "shamt", 4 0, L_0x557976b49cb0;  alias, 1 drivers
E_0x557976adc870 .event edge, v0x557976b0fb70_0, v0x557976afc530_0, v0x557976afc0b0_0, v0x557976b401e0_0;
L_0x557976b5b940 .cmp/eq 32, v0x557976b40100_0, L_0x7fca366762e8;
S_0x557976b40380 .scope module, "ctrl" "control" 3 112, 5 3 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jr";
    .port_info 12 /OUTPUT 1 "ExtOp";
    .port_info 13 /OUTPUT 1 "JalEn";
    .port_info 14 /OUTPUT 1 "LuiEn";
v0x557976b40790_0 .var "ALUOp", 1 0;
v0x557976b40890_0 .var "ALUSrc", 0 0;
v0x557976b40950_0 .var "Branch", 0 0;
v0x557976b409f0_0 .var "ExtOp", 0 0;
v0x557976b40ab0_0 .var "JalEn", 0 0;
v0x557976b40bc0_0 .var "Jr", 0 0;
v0x557976b40c80_0 .var "Jump", 0 0;
v0x557976b40d40_0 .var "LuiEn", 0 0;
v0x557976b40e00_0 .var "MemRead", 0 0;
v0x557976b40ec0_0 .var "MemWrite", 0 0;
v0x557976b40f80_0 .var "MemtoReg", 0 0;
v0x557976b41040_0 .var "RegDst", 0 0;
v0x557976b41100_0 .var "RegWrite", 0 0;
o0x7fca366bf4f8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x557976b411c0_0 .net "funct", 5 0, o0x7fca366bf4f8;  0 drivers
v0x557976b412a0_0 .net "opcode", 5 0, L_0x557976b5e780;  1 drivers
E_0x557976adccb0 .event edge, v0x557976b412a0_0, v0x557976b411c0_0;
S_0x557976b415e0 .scope module, "dmem" "d_mem" 3 76, 6 1 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ReadData";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "MemRead";
v0x557976b41830_0 .net "MemRead", 0 0, v0x557976b40e00_0;  alias, 1 drivers
v0x557976b418f0_0 .net "MemWrite", 0 0, v0x557976b40ec0_0;  alias, 1 drivers
v0x557976b41990_0 .net "ReadData", 31 0, L_0x557976b5bd90;  alias, 1 drivers
v0x557976b41a30_0 .net "WriteData", 31 0, L_0x557976b5b420;  alias, 1 drivers
v0x557976b41af0_0 .net *"_ivl_0", 31 0, L_0x557976b5ba80;  1 drivers
v0x557976b41c20_0 .net *"_ivl_3", 9 0, L_0x557976b5bb20;  1 drivers
v0x557976b41d00_0 .net *"_ivl_4", 11 0, L_0x557976b5bc50;  1 drivers
L_0x7fca36676330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557976b41de0_0 .net *"_ivl_7", 1 0, L_0x7fca36676330;  1 drivers
o0x7fca366bf948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557976b41ec0_0 name=_ivl_8
v0x557976b41fa0_0 .net "address", 31 0, v0x557976b40100_0;  alias, 1 drivers
v0x557976b42060_0 .net "clock", 0 0, v0x557976b49b30_0;  alias, 1 drivers
v0x557976b42100 .array "mem", 1023 0, 31 0;
E_0x557976b27680 .event posedge, v0x557976b42060_0;
L_0x557976b5ba80 .array/port v0x557976b42100, L_0x557976b5bc50;
L_0x557976b5bb20 .part v0x557976b40100_0, 2, 10;
L_0x557976b5bc50 .concat [ 10 2 0 0], L_0x557976b5bb20, L_0x7fca36676330;
L_0x557976b5bd90 .functor MUXZ 32, o0x7fca366bf948, L_0x557976b5ba80, v0x557976b40e00_0, C4<>;
S_0x557976b42280 .scope module, "ext" "sign_extend" 3 47, 7 1 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "ext_out";
v0x557976b424c0_0 .net "ExtOp", 0 0, v0x557976b409f0_0;  alias, 1 drivers
v0x557976b42580_0 .var "ext_out", 31 0;
v0x557976b42640_0 .net "imm", 15 0, L_0x557976b5b750;  1 drivers
E_0x557976b26d60 .event edge, v0x557976b409f0_0, v0x557976b42640_0;
S_0x557976b42780 .scope module, "imem" "i_mem" 3 26, 8 1 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "i_out";
P_0x557976b429b0 .param/l "MEM_SIZE" 0 8 2, +C4<00000000000000000000010000000000>;
L_0x557976b4a250 .functor BUFZ 32, L_0x557976b49f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557976b42a90_0 .net *"_ivl_0", 31 0, L_0x557976b49f20;  1 drivers
v0x557976b42b90_0 .net *"_ivl_3", 9 0, L_0x557976b49fe0;  1 drivers
v0x557976b42c70_0 .net *"_ivl_4", 11 0, L_0x557976b4a110;  1 drivers
L_0x7fca36676018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557976b42d30_0 .net *"_ivl_7", 1 0, L_0x7fca36676018;  1 drivers
v0x557976b42e10_0 .net "address", 31 0, v0x557976b43380_0;  alias, 1 drivers
v0x557976b42f40_0 .net "i_out", 31 0, L_0x557976b4a250;  alias, 1 drivers
v0x557976b43020 .array "mem", 1023 0, 31 0;
L_0x557976b49f20 .array/port v0x557976b43020, L_0x557976b4a110;
L_0x557976b49fe0 .part v0x557976b43380_0, 2, 10;
L_0x557976b4a110 .concat [ 10 2 0 0], L_0x557976b49fe0, L_0x7fca36676018;
S_0x557976b43140 .scope module, "pc" "PC" 3 23, 9 1 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "nextPC";
    .port_info 3 /OUTPUT 32 "PC";
v0x557976b43380_0 .var "PC", 31 0;
v0x557976b43490_0 .net "clock", 0 0, v0x557976b49b30_0;  alias, 1 drivers
v0x557976b43560_0 .net "nextPC", 31 0, L_0x557976b5dca0;  alias, 1 drivers
v0x557976b43630_0 .net "reset", 0 0, v0x557976b49bf0_0;  alias, 1 drivers
E_0x557976b43320 .event posedge, v0x557976b43630_0, v0x557976b42060_0;
S_0x557976b43780 .scope module, "regs" "regfile" 3 34, 10 1 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "ReadAddr1";
    .port_info 4 /INPUT 5 "ReadAddr2";
    .port_info 5 /INPUT 5 "WriteAddr";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0x557976b43d90_0 .net "ReadAddr1", 4 0, L_0x557976b5b5c0;  1 drivers
v0x557976b43e90_0 .net "ReadAddr2", 4 0, L_0x557976b5b660;  1 drivers
v0x557976b43f70_0 .net "ReadData1", 31 0, L_0x557976b5ad60;  alias, 1 drivers
v0x557976b44040_0 .net "ReadData2", 31 0, L_0x557976b5b420;  alias, 1 drivers
v0x557976b44110_0 .net "RegWrite", 0 0, v0x557976b41100_0;  alias, 1 drivers
v0x557976b44200_0 .net "WriteAddr", 4 0, L_0x557976b4a680;  alias, 1 drivers
v0x557976b442a0_0 .net "WriteData", 31 0, L_0x557976b5e520;  alias, 1 drivers
v0x557976b44380_0 .net *"_ivl_0", 31 0, L_0x557976b4a8a0;  1 drivers
v0x557976b44460_0 .net *"_ivl_10", 31 0, L_0x557976b5ab30;  1 drivers
v0x557976b44540_0 .net *"_ivl_12", 6 0, L_0x557976b5abd0;  1 drivers
L_0x7fca36676180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557976b44620_0 .net *"_ivl_15", 1 0, L_0x7fca36676180;  1 drivers
v0x557976b44700_0 .net *"_ivl_18", 31 0, L_0x557976b5aef0;  1 drivers
L_0x7fca366761c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b447e0_0 .net *"_ivl_21", 26 0, L_0x7fca366761c8;  1 drivers
L_0x7fca36676210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b448c0_0 .net/2u *"_ivl_22", 31 0, L_0x7fca36676210;  1 drivers
v0x557976b449a0_0 .net *"_ivl_24", 0 0, L_0x557976b5b020;  1 drivers
L_0x7fca36676258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b44a60_0 .net/2u *"_ivl_26", 31 0, L_0x7fca36676258;  1 drivers
v0x557976b44b40_0 .net *"_ivl_28", 31 0, L_0x557976b5b1f0;  1 drivers
L_0x7fca366760a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b44c20_0 .net *"_ivl_3", 26 0, L_0x7fca366760a8;  1 drivers
v0x557976b44d00_0 .net *"_ivl_30", 6 0, L_0x557976b5b2e0;  1 drivers
L_0x7fca366762a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557976b44de0_0 .net *"_ivl_33", 1 0, L_0x7fca366762a0;  1 drivers
L_0x7fca366760f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b44ec0_0 .net/2u *"_ivl_4", 31 0, L_0x7fca366760f0;  1 drivers
v0x557976b44fa0_0 .net *"_ivl_6", 0 0, L_0x557976b5a9a0;  1 drivers
L_0x7fca36676138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557976b45060_0 .net/2u *"_ivl_8", 31 0, L_0x7fca36676138;  1 drivers
v0x557976b45140_0 .net "clock", 0 0, v0x557976b49b30_0;  alias, 1 drivers
v0x557976b451e0 .array "registers", 31 0, 31 0;
v0x557976b452a0_0 .net "reset", 0 0, v0x557976b49bf0_0;  alias, 1 drivers
L_0x557976b4a8a0 .concat [ 5 27 0 0], L_0x557976b5b5c0, L_0x7fca366760a8;
L_0x557976b5a9a0 .cmp/eq 32, L_0x557976b4a8a0, L_0x7fca366760f0;
L_0x557976b5ab30 .array/port v0x557976b451e0, L_0x557976b5abd0;
L_0x557976b5abd0 .concat [ 5 2 0 0], L_0x557976b5b5c0, L_0x7fca36676180;
L_0x557976b5ad60 .functor MUXZ 32, L_0x557976b5ab30, L_0x7fca36676138, L_0x557976b5a9a0, C4<>;
L_0x557976b5aef0 .concat [ 5 27 0 0], L_0x557976b5b660, L_0x7fca366761c8;
L_0x557976b5b020 .cmp/eq 32, L_0x557976b5aef0, L_0x7fca36676210;
L_0x557976b5b1f0 .array/port v0x557976b451e0, L_0x557976b5b2e0;
L_0x557976b5b2e0 .concat [ 5 2 0 0], L_0x557976b5b660, L_0x7fca366762a0;
L_0x557976b5b420 .functor MUXZ 32, L_0x557976b5b1f0, L_0x7fca36676258, L_0x557976b5b020, C4<>;
S_0x557976b43a90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 21, 10 21 0, S_0x557976b43780;
 .timescale -9 -12;
v0x557976b43c90_0 .var/i "i", 31 0;
S_0x557976b45490 .scope module, "uctrl" "ula_ctrl" 3 58, 11 3 0, S_0x557976b1a300;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "OP_ula";
v0x557976b45710_0 .net "ALUOp", 1 0, v0x557976b40790_0;  alias, 1 drivers
v0x557976b45820_0 .var "OP_ula", 3 0;
v0x557976b458f0_0 .net "funct", 5 0, L_0x557976b49da0;  alias, 1 drivers
E_0x557976b45690 .event edge, v0x557976b40790_0, v0x557976b458f0_0;
    .scope S_0x557976b43140;
T_0 ;
    %wait E_0x557976b43320;
    %load/vec4 v0x557976b43630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557976b43380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557976b43560_0;
    %assign/vec4 v0x557976b43380_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557976b42780;
T_1 ;
    %vpi_call 8 10 "$readmemb", "sim/mem.list", v0x557976b43020 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x557976b43780;
T_2 ;
    %wait E_0x557976b43320;
    %load/vec4 v0x557976b452a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x557976b43a90;
    %jmp t_0;
    .scope S_0x557976b43a90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557976b43c90_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x557976b43c90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x557976b43c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557976b451e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557976b43c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x557976b43c90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x557976b43780;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557976b44110_0;
    %load/vec4 v0x557976b44200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x557976b442a0_0;
    %load/vec4 v0x557976b44200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557976b451e0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557976b42280;
T_3 ;
    %wait E_0x557976b26d60;
    %load/vec4 v0x557976b424c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x557976b42640_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x557976b42640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557976b42580_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x557976b42640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557976b42580_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557976b45490;
T_4 ;
    %wait E_0x557976b45690;
    %load/vec4 v0x557976b45710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x557976b458f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.16 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.18 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x557976b45820_0, 0, 4;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557976b21d80;
T_5 ;
    %wait E_0x557976adc870;
    %load/vec4 v0x557976b0fb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %add;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.1 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %sub;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %and;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.3 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %or;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %xor;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.5 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %or;
    %inv;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.6 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0x557976afc530_0;
    %load/vec4 v0x557976afc0b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.8 ;
    %load/vec4 v0x557976afc0b0_0;
    %ix/getv 4, v0x557976b401e0_0;
    %shiftl 4;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0x557976afc0b0_0;
    %ix/getv 4, v0x557976b401e0_0;
    %shiftr 4;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.10 ;
    %load/vec4 v0x557976afc0b0_0;
    %ix/getv 4, v0x557976b401e0_0;
    %shiftr/s 4;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0x557976afc0b0_0;
    %load/vec4 v0x557976afc530_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0x557976afc0b0_0;
    %load/vec4 v0x557976afc530_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0x557976afc0b0_0;
    %load/vec4 v0x557976afc530_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0x557976afc530_0;
    %store/vec4 v0x557976b40100_0, 0, 32;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557976b415e0;
T_6 ;
    %wait E_0x557976b27680;
    %load/vec4 v0x557976b418f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x557976b41a30_0;
    %load/vec4 v0x557976b41fa0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557976b42100, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557976b40380;
T_7 ;
    %wait E_0x557976adccb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b41040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40f80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557976b40790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b409f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b40d40_0, 0, 1;
    %load/vec4 v0x557976b412a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.13;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557976b40790_0, 0, 2;
    %load/vec4 v0x557976b411c0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %pad/s 1;
    %store/vec4 v0x557976b40bc0_0, 0, 1;
    %jmp T_7.13;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40e00_0, 0, 1;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40ec0_0, 0, 1;
    %jmp T_7.13;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557976b40790_0, 0, 2;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557976b40790_0, 0, 2;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b409f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557976b40790_0, 0, 2;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b409f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557976b40790_0, 0, 2;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b409f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557976b40790_0, 0, 2;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40c80_0, 0, 1;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40ab0_0, 0, 1;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b41100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b40d40_0, 0, 1;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557976ad3510;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x557976b49b30_0;
    %inv;
    %store/vec4 v0x557976b49b30_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557976ad3510;
T_9 ;
    %vpi_call 2 17 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557976ad3510 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b49b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557976b49bf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557976b49bf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "sim/test.v";
    "src/mips.v";
    "src/ula.v";
    "src/control.v";
    "src/d_mem.v";
    "src/sign_extend.v";
    "src/i_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/ula_ctrl.v";
