ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
file: ../src/au_inv_tb.v
	module worklib.au_inv_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.au:v <0x47947a29>
			streams:  33, words:  9264
		worklib.au_inv_tb:v <0x469ad7fd>
			streams:   7, words: 16126
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:              45      45
		Scalar wires:           10       -
		Vectored wires:         27       -
		Always blocks:           7       7
		Initial blocks:          2       2
		Cont. assignments:      20      24
		Pseudo assignments:      2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.au_inv_tb:v
Loading snapshot worklib.au_inv_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
========================================
Testing AU Multiplicative Inverse (DIV)
Per paper: 24 clock cycles per operation
========================================

Testing 1 / 1:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 1, S = 1
  Expected R/S = 1.000000
  Got result   = 1.000000
  Error = 0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing 1 / 2:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 1, S = 2
  Expected R/S = 0.500000
  Got result   = 0.500000
  Error = 0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing 1 / 4:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 1, S = 4
  Expected R/S = 0.250000
  Got result   = 0.250000
  Error = 0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing 1 / 8:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 1, S = 8
  Expected R/S = 0.125000
  Got result   = 0.125000
  Error = 0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing 1 / -2:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 1, S = -2
  Expected R/S = -0.500000
  Got result   = -0.500000
  Error = -0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing 1 / -4:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 1, S = -4
  Expected R/S = -0.250000
  Got result   = -0.250000
  Error = -0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing 2 / 4:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 2, S = 4
  Expected R/S = 0.500000
  Got result   = 0.500000
  Error = 0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing 3 / 2:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = 3, S = 2
  Expected R/S = 1.500000
  Got result   = 1.500000
  Error = 0.00%
  Cycles = 26 (paper specifies 24)
  PASS

Testing -4 / 2:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  R = -4, S = 2
  Expected R/S = -2.000000
  Got result   = -2.000000
  Error = -0.00%
  Cycles = 26 (paper specifies 24)
  PASS

========================================
Multiplicative Inverse Tests Completed
========================================

Simulation complete via $finish(1) at time 2565 NS + 0
../src/au_inv_tb.v:155         $finish;
ncsim> exit
