// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_mul_body (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        p_read24,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read13;
input  [127:0] p_read24;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] empty_fu_310_p1;
reg   [31:0] empty_reg_634;
wire   [31:0] empty_44_fu_325_p1;
reg   [31:0] empty_44_reg_639;
wire   [31:0] empty_45_fu_340_p1;
reg   [31:0] empty_45_reg_644;
wire   [31:0] p_fu_353_p2;
reg   [31:0] p_reg_649;
wire   [0:0] and_ln77_fu_418_p2;
reg   [0:0] and_ln77_reg_673;
wire    ap_CS_fsm_state8;
wire   [1:0] empty_46_fu_427_p1;
reg   [1:0] empty_46_reg_677;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln92_fu_432_p2;
reg   [0:0] icmp_ln92_reg_683;
wire   [1:0] xor_ln92_fu_438_p2;
reg   [1:0] xor_ln92_reg_687;
wire   [31:0] tmp_fu_479_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln104_fu_484_p2;
reg   [0:0] icmp_ln104_reg_707;
wire   [2:0] select_ln104_fu_506_p3;
reg   [2:0] select_ln104_reg_711;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_ready;
wire   [2:0] grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_address0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_ce0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_we0;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_d0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_ready;
wire   [2:0] grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_address0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_ce0;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out_ap_vld;
reg   [31:0] agg_result_num_4_reg_132;
reg   [31:0] agg_result_num12_4_reg_142;
reg   [31:0] agg_result_num2_4_reg_152;
reg   [1:0] ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4;
reg   [1:0] base_0_lcssa_i1114_reg_162;
wire   [1:0] base_fu_462_p2;
reg   [31:0] agg_result_p_0_reg_174;
reg   [31:0] ap_phi_mux_agg_result_num_7_phi_fu_188_p6;
reg   [31:0] agg_result_num_7_reg_185;
wire    ap_CS_fsm_state14;
reg   [31:0] ap_phi_mux_agg_result_num12_7_phi_fu_199_p6;
reg   [31:0] agg_result_num12_7_reg_196;
reg   [31:0] ap_phi_mux_agg_result_num2_7_phi_fu_210_p6;
reg   [31:0] agg_result_num2_7_reg_207;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_221_p6;
reg   [31:0] this_p_write_assign_reg_218;
reg    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state7;
wire   [31:0] p_partselect3_fu_300_p4;
wire   [31:0] p_partselect2_fu_315_p4;
wire   [31:0] p_partselect1_fu_330_p4;
wire   [31:0] trunc_ln195_fu_345_p1;
wire   [31:0] trunc_ln195_1_fu_349_p1;
wire   [31:0] bitcast_ln77_fu_383_p1;
wire   [7:0] tmp_s_fu_386_p4;
wire   [22:0] trunc_ln77_fu_396_p1;
wire   [0:0] icmp_ln77_8_fu_406_p2;
wire   [0:0] icmp_ln77_fu_400_p2;
wire   [0:0] or_ln77_fu_412_p2;
wire   [0:0] grp_fu_295_p2;
wire   [1:0] sub_ln92_fu_457_p2;
wire   [1:0] xor_ln100_fu_469_p2;
wire  signed [31:0] sext_ln100_fu_475_p1;
wire   [2:0] zext_ln104_fu_490_p1;
wire   [0:0] icmp_ln104_7_fu_494_p2;
wire   [2:0] add_ln104_fu_500_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_mul_body_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_d0),
    .q0(aux_q0)
);

ban_interface_mul_body_Pipeline_VITIS_LOOP_169_1 grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_ready),
    .p_read13(p_read13),
    .empty_16(empty_reg_634),
    .empty_17(empty_44_reg_639),
    .empty(empty_45_reg_644),
    .aux_address0(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_address0),
    .aux_ce0(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_ce0),
    .aux_we0(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_we0),
    .aux_d0(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_d0)
);

ban_interface_mul_body_Pipeline_VITIS_LOOP_187_1 grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_ready),
    .aux_address0(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_address0),
    .aux_ce0(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_ce0),
    .aux_q0(aux_q0),
    .num_res_2_03_out(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out),
    .num_res_2_03_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out_ap_vld),
    .num_res_1_02_out(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out),
    .num_res_1_02_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out_ap_vld),
    .num_res_0_01_out(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out),
    .num_res_0_01_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out_ap_vld)
);

ban_interface_mul_body_Pipeline_VITIS_LOOP_21_1 grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_ready),
    .num_res_0_01_reload(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out),
    .num_res_1_02_reload(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out),
    .num_res_2_03_reload(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out),
    .agg_result_num_0_out(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out),
    .agg_result_num_0_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out_ap_vld),
    .agg_result_num12_0_out(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out),
    .agg_result_num12_0_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out_ap_vld),
    .agg_result_num2_0_out(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out_ap_vld)
);

ban_interface_mul_body_Pipeline_VITIS_LOOP_84_1 grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_ready),
    .agg_result_num_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out),
    .agg_result_num12_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out),
    .agg_result_num2_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out),
    .idx_tmp_out(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out_ap_vld)
);

ban_interface_mul_body_Pipeline_VITIS_LOOP_92_2 grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_ready),
    .agg_result_num_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out),
    .agg_result_num12_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out),
    .agg_result_num2_0_reload(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out),
    .zext_ln92(empty_46_reg_677),
    .xor_ln92(xor_ln92_reg_687),
    .agg_result_num_2_out(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out),
    .agg_result_num_2_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out_ap_vld),
    .agg_result_num12_2_out(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out),
    .agg_result_num12_2_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out_ap_vld),
    .agg_result_num2_2_out(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out),
    .agg_result_num2_2_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out_ap_vld)
);

ban_interface_mul_body_Pipeline_VITIS_LOOP_104_3 grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_ready),
    .agg_result_num_4(agg_result_num_4_reg_132),
    .agg_result_num12_4(agg_result_num12_4_reg_142),
    .agg_result_num2_4(agg_result_num2_4_reg_152),
    .zext_ln104(base_0_lcssa_i1114_reg_162),
    .zext_ln104_14(select_ln104_reg_711),
    .agg_result_num_5_out(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out),
    .agg_result_num_5_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out_ap_vld),
    .agg_result_num12_5_out(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out),
    .agg_result_num12_5_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out_ap_vld),
    .agg_result_num2_5_out(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out),
    .agg_result_num2_5_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out_ap_vld)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U493(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_295_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_221_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_7_phi_fu_188_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num12_7_phi_fu_199_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_7_phi_fu_210_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln104_fu_484_p2 == 1'd0) | (icmp_ln92_reg_683 == 1'd0)))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln77_fu_418_p2) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd0) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num12_4_reg_142 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out;
    end else if (((icmp_ln92_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_num12_4_reg_142 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd1) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num12_7_reg_196 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out;
    end else if (((1'd0 == and_ln77_fu_418_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num12_7_reg_196 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        agg_result_num12_7_reg_196 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd0) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num2_4_reg_152 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out;
    end else if (((icmp_ln92_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_num2_4_reg_152 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd1) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num2_7_reg_207 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out;
    end else if (((1'd0 == and_ln77_fu_418_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num2_7_reg_207 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        agg_result_num2_7_reg_207 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd0) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num_4_reg_132 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out;
    end else if (((icmp_ln92_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_num_4_reg_132 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd1) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num_7_reg_185 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out;
    end else if (((1'd0 == and_ln77_fu_418_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num_7_reg_185 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        agg_result_num_7_reg_185 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd0) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_p_0_reg_174 <= tmp_fu_479_p2;
    end else if (((icmp_ln92_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_p_0_reg_174 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd0) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        base_0_lcssa_i1114_reg_162 <= base_fu_462_p2;
    end else if (((icmp_ln92_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        base_0_lcssa_i1114_reg_162 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_484_p2 == 1'd1) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        this_p_write_assign_reg_218 <= tmp_fu_479_p2;
    end else if (((1'd0 == and_ln77_fu_418_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        this_p_write_assign_reg_218 <= p_reg_649;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        this_p_write_assign_reg_218 <= agg_result_p_0_reg_174;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        and_ln77_reg_673 <= and_ln77_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_44_reg_639 <= empty_44_fu_325_p1;
        empty_45_reg_644 <= empty_45_fu_340_p1;
        empty_reg_634 <= empty_fu_310_p1;
        p_reg_649 <= p_fu_353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_46_reg_677 <= empty_46_fu_427_p1;
        icmp_ln92_reg_683 <= icmp_ln92_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        icmp_ln104_reg_707 <= icmp_ln104_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln104_fu_484_p2 == 1'd0) | (icmp_ln92_reg_683 == 1'd0)))) begin
        select_ln104_reg_711 <= select_ln104_fu_506_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_432_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        xor_ln92_reg_687 <= xor_ln92_fu_438_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        ap_phi_mux_agg_result_num12_7_phi_fu_199_p6 = grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out;
    end else begin
        ap_phi_mux_agg_result_num12_7_phi_fu_199_p6 = agg_result_num12_7_reg_196;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_7_phi_fu_210_p6 = grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out;
    end else begin
        ap_phi_mux_agg_result_num2_7_phi_fu_210_p6 = agg_result_num2_7_reg_207;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_7_phi_fu_188_p6 = grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out;
    end else begin
        ap_phi_mux_agg_result_num_7_phi_fu_188_p6 = agg_result_num_7_reg_185;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_484_p2 == 1'd0) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4 = base_fu_462_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4 = base_0_lcssa_i1114_reg_162;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_707 == 1'd0) & (1'd1 == and_ln77_reg_673)) | ((1'd1 == and_ln77_reg_673) & (icmp_ln92_reg_683 == 1'd0))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_221_p6 = agg_result_p_0_reg_174;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_221_p6 = this_p_write_assign_reg_218;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_221_p6;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_7_phi_fu_188_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_2 = ap_phi_mux_agg_result_num12_7_phi_fu_199_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_7_phi_fu_210_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_address0 = grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_address0 = grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_address0;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_ce0 = grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_ce0 = grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_ce0;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_we0 = grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_we0;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'd0 == and_ln77_fu_418_p2) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln92_fu_432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln104_fu_484_p2 == 1'd1) & (icmp_ln92_reg_683 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_500_p2 = (zext_ln104_fu_490_p1 + 3'd1);

assign and_ln77_fu_418_p2 = (or_ln77_fu_412_p2 & grp_fu_295_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_462_p2 = (sub_ln92_fu_457_p2 + 2'd1);

assign bitcast_ln77_fu_383_p1 = grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out;

assign empty_44_fu_325_p1 = p_partselect2_fu_315_p4;

assign empty_45_fu_340_p1 = p_partselect1_fu_330_p4;

assign empty_46_fu_427_p1 = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out[1:0];

assign empty_fu_310_p1 = p_partselect3_fu_300_p4;

assign grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg;

assign icmp_ln104_7_fu_494_p2 = ((ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_484_p2 = ((base_fu_462_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_8_fu_406_p2 = ((trunc_ln77_fu_396_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_400_p2 = ((tmp_s_fu_386_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_432_p2 = ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_412_p2 = (icmp_ln77_fu_400_p2 | icmp_ln77_8_fu_406_p2);

assign p_fu_353_p2 = (trunc_ln195_fu_345_p1 + trunc_ln195_1_fu_349_p1);

assign p_partselect1_fu_330_p4 = {{p_read24[127:96]}};

assign p_partselect2_fu_315_p4 = {{p_read24[95:64]}};

assign p_partselect3_fu_300_p4 = {{p_read24[63:32]}};

assign select_ln104_fu_506_p3 = ((icmp_ln104_7_fu_494_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_500_p2);

assign sext_ln100_fu_475_p1 = $signed(xor_ln100_fu_469_p2);

assign sub_ln92_fu_457_p2 = ($signed(2'd2) - $signed(empty_46_reg_677));

assign tmp_fu_479_p2 = ($signed(sext_ln100_fu_475_p1) + $signed(p_reg_649));

assign tmp_s_fu_386_p4 = {{bitcast_ln77_fu_383_p1[30:23]}};

assign trunc_ln195_1_fu_349_p1 = p_read24[31:0];

assign trunc_ln195_fu_345_p1 = p_read13[31:0];

assign trunc_ln77_fu_396_p1 = bitcast_ln77_fu_383_p1[22:0];

assign xor_ln100_fu_469_p2 = (sub_ln92_fu_457_p2 ^ 2'd2);

assign xor_ln92_fu_438_p2 = (empty_46_fu_427_p1 ^ 2'd3);

assign zext_ln104_fu_490_p1 = ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4;

endmodule //ban_interface_mul_body
