verilog xil_defaultlib --include "../../../../cdma_design.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../cdma_design.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../cdma_design.srcs/sources_1/bd/system/ip/system_processing_system7_0_0_1" \
"../../../bd/system/ip/system_blk_mem_gen_0_0_1/sim/system_blk_mem_gen_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0_1/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_s00_mmu_0/sim/system_s00_mmu_0.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
