#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f89dc00bfa0 .scope module, "FIFO_tb" "FIFO_tb" 2 3;
 .timescale -9 -12;
P_0x7f89dc00c250 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x7f89dc00c290 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x7f89dc02b0d0_0 .var "clk", 0 0;
v0x7f89dc02b170_0 .var "data_in", 7 0;
v0x7f89dc02b220_0 .net "data_out", 7 0, v0x7f89dc02a7a0_0;  1 drivers
v0x7f89dc02b2f0_0 .net "empty", 0 0, v0x7f89dc02a830_0;  1 drivers
v0x7f89dc02b3a0_0 .net "full", 0 0, v0x7f89dc02a900_0;  1 drivers
v0x7f89dc02b470_0 .var "rd_en", 0 0;
v0x7f89dc02b500_0 .var "rst", 0 0;
v0x7f89dc02b5b0_0 .var "wr_en", 0 0;
S_0x7f89dc005310 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 49, 2 49 0, S_0x7f89dc00bfa0;
 .timescale -9 -12;
v0x7f89dc00c110_0 .var/i "i", 31 0;
S_0x7f89dc029cb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 57, 2 57 0, S_0x7f89dc00bfa0;
 .timescale -9 -12;
v0x7f89dc029e80_0 .var/i "i", 31 0;
S_0x7f89dc029f10 .scope task, "read_fifo" "read_fifo" 2 82, 2 82 0, S_0x7f89dc00bfa0;
 .timescale -9 -12;
TD_FIFO_tb.read_fifo ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f89dc02b470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89dc02b470_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x7f89dc02a0f0 .scope module, "uut" "fifo" 2 21, 3 3 0, S_0x7f89dc00bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x7f89dc02a2b0 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x7f89dc02a2f0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x7f89dc02a5c0_0 .net "clk", 0 0, v0x7f89dc02b0d0_0;  1 drivers
v0x7f89dc02a670_0 .var "count", 4 0;
v0x7f89dc02a710_0 .net "data_in", 7 0, v0x7f89dc02b170_0;  1 drivers
v0x7f89dc02a7a0_0 .var "data_out", 7 0;
v0x7f89dc02a830_0 .var "empty", 0 0;
v0x7f89dc02a900_0 .var "full", 0 0;
v0x7f89dc02a990 .array "mem", 15 0, 7 0;
v0x7f89dc02aa30_0 .net "rd_en", 0 0, v0x7f89dc02b470_0;  1 drivers
v0x7f89dc02aad0_0 .var "rd_ptr", 3 0;
v0x7f89dc02abe0_0 .net "rst", 0 0, v0x7f89dc02b500_0;  1 drivers
v0x7f89dc02ac80_0 .net "wr_en", 0 0, v0x7f89dc02b5b0_0;  1 drivers
v0x7f89dc02ad20_0 .var "wr_ptr", 3 0;
E_0x7f89dc02a570 .event posedge, v0x7f89dc02abe0_0, v0x7f89dc02a5c0_0;
S_0x7f89dc02ae50 .scope task, "write_fifo" "write_fifo" 2 72, 2 72 0, S_0x7f89dc00bfa0;
 .timescale -9 -12;
v0x7f89dc02b010_0 .var "data", 7 0;
TD_FIFO_tb.write_fifo ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f89dc02b5b0_0, 0, 1;
    %load/vec4 v0x7f89dc02b010_0;
    %store/vec4 v0x7f89dc02b170_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89dc02b5b0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0x7f89dc02a0f0;
T_2 ;
    %wait E_0x7f89dc02a570;
    %load/vec4 v0x7f89dc02abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f89dc02ad20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f89dc02aad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f89dc02a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f89dc02a900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f89dc02a830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f89dc02a7a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f89dc02ac80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x7f89dc02a900_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f89dc02a710_0;
    %load/vec4 v0x7f89dc02ad20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f89dc02a990, 0, 4;
    %load/vec4 v0x7f89dc02ad20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f89dc02ad20_0, 0;
    %load/vec4 v0x7f89dc02a670_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f89dc02a670_0, 0;
T_2.2 ;
    %load/vec4 v0x7f89dc02aa30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x7f89dc02a830_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x7f89dc02aad0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7f89dc02a990, 4;
    %assign/vec4 v0x7f89dc02a7a0_0, 0;
    %load/vec4 v0x7f89dc02aad0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f89dc02aad0_0, 0;
    %load/vec4 v0x7f89dc02a670_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x7f89dc02a670_0, 0;
T_2.5 ;
    %load/vec4 v0x7f89dc02a670_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f89dc02a900_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f89dc02a900_0, 0;
T_2.9 ;
    %load/vec4 v0x7f89dc02a670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f89dc02a830_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f89dc02a830_0, 0;
T_2.11 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f89dc00bfa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89dc02b0d0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f89dc02b0d0_0;
    %inv;
    %store/vec4 v0x7f89dc02b0d0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7f89dc00bfa0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f89dc02b500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89dc02b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89dc02b470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f89dc02b170_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89dc02b500_0, 0, 1;
    %fork t_1, S_0x7f89dc005310;
    %jmp t_0;
    .scope S_0x7f89dc005310;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f89dc00c110_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7f89dc00c110_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x7f89dc00c110_0;
    %pad/s 8;
    %store/vec4 v0x7f89dc02b010_0, 0, 8;
    %fork TD_FIFO_tb.write_fifo, S_0x7f89dc02ae50;
    %join;
    %load/vec4 v0x7f89dc00c110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f89dc00c110_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x7f89dc00bfa0;
t_0 %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f89dc02b010_0, 0, 8;
    %fork TD_FIFO_tb.write_fifo, S_0x7f89dc02ae50;
    %join;
    %fork t_3, S_0x7f89dc029cb0;
    %jmp t_2;
    .scope S_0x7f89dc029cb0;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f89dc029e80_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7f89dc029e80_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.3, 5;
    %fork TD_FIFO_tb.read_fifo, S_0x7f89dc029f10;
    %join;
    %load/vec4 v0x7f89dc029e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f89dc029e80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x7f89dc00bfa0;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f89dc02b500_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89dc02b500_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f89dc00bfa0;
T_5 ;
    %vpi_call 2 93 "$monitor", "Time: %0d, rst: %b, wr_en: %b, rd_en: %b, data_in: %h, data_out: %h, full: %b, empty: %b", $time, v0x7f89dc02b500_0, v0x7f89dc02b5b0_0, v0x7f89dc02b470_0, v0x7f89dc02b170_0, v0x7f89dc02b220_0, v0x7f89dc02b3a0_0, v0x7f89dc02b2f0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f89dc00bfa0;
T_6 ;
    %vpi_call 2 99 "$dumpfile", "../test_output/FIFO_tb_2/FIFO_tb_2.vcd" {0 0 0};
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f89dc00bfa0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../unit_tests/FIFO_tb_2.v";
    "FIFO.v";
