# Reading C:/intelFPGA_pro/19.4/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/work/Projetos/Arquitetura_de_computadores/ACSE_ARM-Single-Cycle-Project/arm_single.mpf
# Loading project arm_single
# Compile of arm_single.sv was successful.
vsim -gui workarm.testbench
# vsim -gui workarm.testbench 
# Start time: 16:09:16 on Jun 28,2025
# Loading sv_std.std
# Loading workarm.testbench
# Loading workarm.top
# Loading workarm.arm
# Loading workarm.controller
# Loading workarm.decoder
# Loading workarm.condlogic
# Loading workarm.flopenr
# Loading workarm.condcheck
# Loading workarm.datapath
# Loading workarm.mux2
# Loading workarm.flopr
# Loading workarm.adder
# Loading workarm.regfile
# Loading workarm.extend
# Loading workarm.alu
# Loading workarm.imem
# Loading workarm.dmem
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dec'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/arm/c/dec File: C:/Users/55279/Desktop/armprocessors/arm_single.sv Line: 189
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'NoWrite'. The port definition is at: C:/Users/55279/Desktop/armprocessors/arm_single.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/arm/c/dec File: C:/Users/55279/Desktop/armprocessors/arm_single.sv Line: 189
# ** Warning: (vsim-3722) C:/Users/55279/Desktop/armprocessors/arm_single.sv(189): [TFMPC] - Missing connection for port 'ALUControl'.
add wave -position end  sim:/testbench/dut/imem/RAM
run
# End time: 16:09:55 on Jun 28,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 3
