{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636967553429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636967553434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 14:42:33 2021 " "Processing started: Mon Nov 15 14:42:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636967553434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636967553434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636967553434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636967553757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636967553757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide4.v 1 1 " "Found 1 design units, including 1 entities, in source file divide4.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide4 " "Found entity 1: divide4" {  } { { "divide4.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636967561339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636967561339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file divide4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide4_tb " "Found entity 1: divide4_tb" {  } { { "divide4_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636967561341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636967561341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n mult_seq.v(4) " "Verilog HDL Declaration information at mult_seq.v(4): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "mult_seq.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/mult_seq.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1636967561342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_seq " "Found entity 1: mult_seq" {  } { { "mult_seq.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/mult_seq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636967561343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636967561343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult_seq " "Elaborating entity \"mult_seq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636967561365 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Q mult_seq.v(14) " "Verilog HDL warning at mult_seq.v(14): initial value for variable Q should be constant" {  } { { "mult_seq.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/mult_seq.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1636967561366 "|mult_seq"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "A mult_seq.v(14) " "Verilog HDL warning at mult_seq.v(14): initial value for variable A should be constant" {  } { { "mult_seq.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/mult_seq.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1636967561366 "|mult_seq"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "out mult_seq.v(14) " "Verilog HDL warning at mult_seq.v(14): initial value for variable out should be constant" {  } { { "mult_seq.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/mult_seq.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1636967561366 "|mult_seq"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out mult_seq.v(3) " "Output port \"out\" at mult_seq.v(3) has no driver" {  } { { "mult_seq.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/mult_seq.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1636967561366 "|mult_seq"}
{ "Warning" "WSGN_EMPTY_SHELL" "mult_seq " "Entity \"mult_seq\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1636967561366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1636967561415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636967561424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 14:42:41 2021 " "Processing ended: Mon Nov 15 14:42:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636967561424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636967561424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636967561424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636967561424 ""}
