
Temperature_GMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a70  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  08007b80  08007b80  00017b80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008158  08008158  00020274  2**0
                  CONTENTS
  4 .ARM          00000000  08008158  08008158  00020274  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008158  08008158  00020274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008158  08008158  00018158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800815c  0800815c  0001815c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  08008160  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000278  080083d4  00020278  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200005dc  080083d4  000205dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6c0  00000000  00000000  0002029d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ab  00000000  00000000  0002c95d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  0002ee08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb8  00000000  00000000  0002fbb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019256  00000000  00000000  00030868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7c6  00000000  00000000  00049abe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bc99  00000000  00000000  00059284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e4f1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b48  00000000  00000000  000e4f70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000278 	.word	0x20000278
 800012c:	00000000 	.word	0x00000000
 8000130:	08007b68 	.word	0x08007b68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000027c 	.word	0x2000027c
 800014c:	08007b68 	.word	0x08007b68

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2lz>:
 8000adc:	b538      	push	{r3, r4, r5, lr}
 8000ade:	4605      	mov	r5, r0
 8000ae0:	460c      	mov	r4, r1
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	4628      	mov	r0, r5
 8000ae8:	4621      	mov	r1, r4
 8000aea:	f7ff ff71 	bl	80009d0 <__aeabi_dcmplt>
 8000aee:	b928      	cbnz	r0, 8000afc <__aeabi_d2lz+0x20>
 8000af0:	4628      	mov	r0, r5
 8000af2:	4621      	mov	r1, r4
 8000af4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000af8:	f000 b80a 	b.w	8000b10 <__aeabi_d2ulz>
 8000afc:	4628      	mov	r0, r5
 8000afe:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b02:	f000 f805 	bl	8000b10 <__aeabi_d2ulz>
 8000b06:	4240      	negs	r0, r0
 8000b08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0c:	bd38      	pop	{r3, r4, r5, pc}
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2ulz>:
 8000b10:	b5d0      	push	{r4, r6, r7, lr}
 8000b12:	2200      	movs	r2, #0
 8000b14:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <__aeabi_d2ulz+0x34>)
 8000b16:	4606      	mov	r6, r0
 8000b18:	460f      	mov	r7, r1
 8000b1a:	f7ff fce7 	bl	80004ec <__aeabi_dmul>
 8000b1e:	f7ff ffbd 	bl	8000a9c <__aeabi_d2uiz>
 8000b22:	4604      	mov	r4, r0
 8000b24:	f7ff fc68 	bl	80003f8 <__aeabi_ui2d>
 8000b28:	2200      	movs	r2, #0
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <__aeabi_d2ulz+0x38>)
 8000b2c:	f7ff fcde 	bl	80004ec <__aeabi_dmul>
 8000b30:	4602      	mov	r2, r0
 8000b32:	460b      	mov	r3, r1
 8000b34:	4630      	mov	r0, r6
 8000b36:	4639      	mov	r1, r7
 8000b38:	f7ff fb20 	bl	800017c <__aeabi_dsub>
 8000b3c:	f7ff ffae 	bl	8000a9c <__aeabi_d2uiz>
 8000b40:	4621      	mov	r1, r4
 8000b42:	bdd0      	pop	{r4, r6, r7, pc}
 8000b44:	3df00000 	.word	0x3df00000
 8000b48:	41f00000 	.word	0x41f00000

08000b4c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b088      	sub	sp, #32
 8000b50:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b52:	f107 0310 	add.w	r3, r7, #16
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b60:	4b28      	ldr	r3, [pc, #160]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	4a27      	ldr	r2, [pc, #156]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b66:	f043 0310 	orr.w	r3, r3, #16
 8000b6a:	6193      	str	r3, [r2, #24]
 8000b6c:	4b25      	ldr	r3, [pc, #148]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	f003 0310 	and.w	r3, r3, #16
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b78:	4b22      	ldr	r3, [pc, #136]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	4a21      	ldr	r2, [pc, #132]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b7e:	f043 0320 	orr.w	r3, r3, #32
 8000b82:	6193      	str	r3, [r2, #24]
 8000b84:	4b1f      	ldr	r3, [pc, #124]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	f003 0320 	and.w	r3, r3, #32
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b90:	4b1c      	ldr	r3, [pc, #112]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	4a1b      	ldr	r2, [pc, #108]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b96:	f043 0304 	orr.w	r3, r3, #4
 8000b9a:	6193      	str	r3, [r2, #24]
 8000b9c:	4b19      	ldr	r3, [pc, #100]	; (8000c04 <MX_GPIO_Init+0xb8>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f003 0304 	and.w	r3, r3, #4
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4816      	ldr	r0, [pc, #88]	; (8000c08 <MX_GPIO_Init+0xbc>)
 8000bb0:	f001 fa20 	bl	8001ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GSM_GPIO_Port, RESET_GSM_Pin, GPIO_PIN_SET);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bba:	4814      	ldr	r0, [pc, #80]	; (8000c0c <MX_GPIO_Init+0xc0>)
 8000bbc:	f001 fa1a 	bl	8001ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000bc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000bd2:	f107 0310 	add.w	r3, r7, #16
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	480b      	ldr	r0, [pc, #44]	; (8000c08 <MX_GPIO_Init+0xbc>)
 8000bda:	f001 f887 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_GSM_Pin;
 8000bde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	2302      	movs	r3, #2
 8000bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GSM_GPIO_Port, &GPIO_InitStruct);
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4805      	ldr	r0, [pc, #20]	; (8000c0c <MX_GPIO_Init+0xc0>)
 8000bf8:	f001 f878 	bl	8001cec <HAL_GPIO_Init>

}
 8000bfc:	bf00      	nop
 8000bfe:	3720      	adds	r7, #32
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40021000 	.word	0x40021000
 8000c08:	40011000 	.word	0x40011000
 8000c0c:	40010800 	.word	0x40010800

08000c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c14:	f000 fe4a 	bl	80018ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c18:	f000 f934 	bl	8000e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c1c:	f7ff ff96 	bl	8000b4c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000c20:	f000 fd6e 	bl	8001700 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000c24:	f000 fcec 	bl	8001600 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000c28:	f000 fc9c 	bl	8001564 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000c2c:	f000 f96a 	bl	8000f04 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &ReceiveTmp, 1);
 8000c30:	2201      	movs	r2, #1
 8000c32:	497a      	ldr	r1, [pc, #488]	; (8000e1c <main+0x20c>)
 8000c34:	487a      	ldr	r0, [pc, #488]	; (8000e20 <main+0x210>)
 8000c36:	f002 fa9a 	bl	800316e <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  HAL_TIM_Base_Start_IT(&htim4);
  HAL_TIM_Base_Start_IT(&htim3);
 8000c3a:	487a      	ldr	r0, [pc, #488]	; (8000e24 <main+0x214>)
 8000c3c:	f001 fe5c 	bl	80028f8 <HAL_TIM_Base_Start_IT>
  SMSUartTxState = Config;
 8000c40:	4b79      	ldr	r3, [pc, #484]	; (8000e28 <main+0x218>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
  LastTickForSim800 = HAL_GetTick();
 8000c46:	f000 fe89 	bl	800195c <HAL_GetTick>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	4a77      	ldr	r2, [pc, #476]	; (8000e2c <main+0x21c>)
 8000c4e:	6013      	str	r3, [r2, #0]
  while (1)
  {

	  if(LineCounter)
 8000c50:	4b77      	ldr	r3, [pc, #476]	; (8000e30 <main+0x220>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d00c      	beq.n	8000c72 <main+0x62>
	  {
		  Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 8000c58:	4976      	ldr	r1, [pc, #472]	; (8000e34 <main+0x224>)
 8000c5a:	4877      	ldr	r0, [pc, #476]	; (8000e38 <main+0x228>)
 8000c5c:	f000 f9d7 	bl	800100e <Parser_TakeLine>

		  LineCounter--;
 8000c60:	4b73      	ldr	r3, [pc, #460]	; (8000e30 <main+0x220>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	3b01      	subs	r3, #1
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	4b71      	ldr	r3, [pc, #452]	; (8000e30 <main+0x220>)
 8000c6a:	701a      	strb	r2, [r3, #0]

		  Parser_parse(ReceivedData);
 8000c6c:	4871      	ldr	r0, [pc, #452]	; (8000e34 <main+0x224>)
 8000c6e:	f000 fa9b 	bl	80011a8 <Parser_parse>
	  }

	  if(Uart1isBusy)
 8000c72:	4b72      	ldr	r3, [pc, #456]	; (8000e3c <main+0x22c>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d006      	beq.n	8000c88 <main+0x78>
	  {
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c80:	486f      	ldr	r0, [pc, #444]	; (8000e40 <main+0x230>)
 8000c82:	f001 f9b7 	bl	8001ff4 <HAL_GPIO_WritePin>
 8000c86:	e005      	b.n	8000c94 <main+0x84>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, SET);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c8e:	486c      	ldr	r0, [pc, #432]	; (8000e40 <main+0x230>)
 8000c90:	f001 f9b0 	bl	8001ff4 <HAL_GPIO_WritePin>
	  }


	  if(Uart1isBusy == 0 && HAL_GetTick() - LastTickForSim800 >= inquiryTimeVar)
 8000c94:	4b69      	ldr	r3, [pc, #420]	; (8000e3c <main+0x22c>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f040 80bd 	bne.w	8000e18 <main+0x208>
 8000c9e:	f000 fe5d 	bl	800195c <HAL_GetTick>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	4b61      	ldr	r3, [pc, #388]	; (8000e2c <main+0x21c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	4a66      	ldr	r2, [pc, #408]	; (8000e44 <main+0x234>)
 8000cac:	8812      	ldrh	r2, [r2, #0]
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	f0c0 80b2 	bcc.w	8000e18 <main+0x208>
	  	{LastTickForSim800 = HAL_GetTick();
 8000cb4:	f000 fe52 	bl	800195c <HAL_GetTick>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	4a5c      	ldr	r2, [pc, #368]	; (8000e2c <main+0x21c>)
 8000cbc:	6013      	str	r3, [r2, #0]
	  		if(SMSUartTxState == Control)
 8000cbe:	4b5a      	ldr	r3, [pc, #360]	; (8000e28 <main+0x218>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d122      	bne.n	8000d0c <main+0xfc>
	  		{
	  			static uint8_t TaskState = 0;

	  			switch(TaskState)
 8000cc6:	4b60      	ldr	r3, [pc, #384]	; (8000e48 <main+0x238>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d014      	beq.n	8000cf8 <main+0xe8>
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	dcbe      	bgt.n	8000c50 <main+0x40>
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d002      	beq.n	8000cdc <main+0xcc>
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d007      	beq.n	8000cea <main+0xda>
 8000cda:	e09e      	b.n	8000e1a <main+0x20a>
	  			{
	  			case 0:
	  				UartSend("AT+CSQ\r\n");
 8000cdc:	485b      	ldr	r0, [pc, #364]	; (8000e4c <main+0x23c>)
 8000cde:	f000 fd85 	bl	80017ec <UartSend>
	  				TaskState = 1;
 8000ce2:	4b59      	ldr	r3, [pc, #356]	; (8000e48 <main+0x238>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	701a      	strb	r2, [r3, #0]
	  				break;
 8000ce8:	e097      	b.n	8000e1a <main+0x20a>
	  			case 1:
	  				UartSend("AT+CREG?\r\n");
 8000cea:	4859      	ldr	r0, [pc, #356]	; (8000e50 <main+0x240>)
 8000cec:	f000 fd7e 	bl	80017ec <UartSend>
	  				TaskState = 2;
 8000cf0:	4b55      	ldr	r3, [pc, #340]	; (8000e48 <main+0x238>)
 8000cf2:	2202      	movs	r2, #2
 8000cf4:	701a      	strb	r2, [r3, #0]
	  				break;
 8000cf6:	e090      	b.n	8000e1a <main+0x20a>
	  			case 2:
	  				UartSend("AT+CCLK?\r\n");
 8000cf8:	4856      	ldr	r0, [pc, #344]	; (8000e54 <main+0x244>)
 8000cfa:	f000 fd77 	bl	80017ec <UartSend>
	  				TaskState = 0;
 8000cfe:	4b52      	ldr	r3, [pc, #328]	; (8000e48 <main+0x238>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]
	  				SMSUartTxState = Control;
 8000d04:	4b48      	ldr	r3, [pc, #288]	; (8000e28 <main+0x218>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	701a      	strb	r2, [r3, #0]
	  				break;
 8000d0a:	e086      	b.n	8000e1a <main+0x20a>
	  			}
	  		}
	  		else if(SMSUartTxState == SMSMsgWrite)
 8000d0c:	4b46      	ldr	r3, [pc, #280]	; (8000e28 <main+0x218>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d144      	bne.n	8000d9e <main+0x18e>
	  		{
	  			static uint8_t TaskState = 0;
	  			switch(TaskState)
 8000d14:	4b50      	ldr	r3, [pc, #320]	; (8000e58 <main+0x248>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	d899      	bhi.n	8000c50 <main+0x40>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <main+0x114>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d35 	.word	0x08000d35
 8000d28:	08000d4b 	.word	0x08000d4b
 8000d2c:	08000d6f 	.word	0x08000d6f
 8000d30:	08000d8f 	.word	0x08000d8f
	  			{
	  			case 0:
	  				UartSendWoRxCtrl("AT+CMGS=\"+48885447216\"\r\n");
 8000d34:	4849      	ldr	r0, [pc, #292]	; (8000e5c <main+0x24c>)
 8000d36:	f000 fd79 	bl	800182c <UartSendWoRxCtrl>
	  				inquiryTimeVar = 2000;
 8000d3a:	4b42      	ldr	r3, [pc, #264]	; (8000e44 <main+0x234>)
 8000d3c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d40:	801a      	strh	r2, [r3, #0]
	  				TaskState = 1;
 8000d42:	4b45      	ldr	r3, [pc, #276]	; (8000e58 <main+0x248>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	701a      	strb	r2, [r3, #0]
	  				break;
 8000d48:	e067      	b.n	8000e1a <main+0x20a>
	  			case 1:
	  				HAL_UART_Transmit_IT(&huart1, (uint8_t*) SMSMessage, strlen(SMSMessage));
 8000d4a:	4845      	ldr	r0, [pc, #276]	; (8000e60 <main+0x250>)
 8000d4c:	f7ff fa0a 	bl	8000164 <strlen>
 8000d50:	4603      	mov	r3, r0
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	461a      	mov	r2, r3
 8000d56:	4942      	ldr	r1, [pc, #264]	; (8000e60 <main+0x250>)
 8000d58:	4831      	ldr	r0, [pc, #196]	; (8000e20 <main+0x210>)
 8000d5a:	f002 f9c4 	bl	80030e6 <HAL_UART_Transmit_IT>
	  				*Uart1isBusyPtr = 1;
 8000d5e:	4b41      	ldr	r3, [pc, #260]	; (8000e64 <main+0x254>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2201      	movs	r2, #1
 8000d64:	701a      	strb	r2, [r3, #0]
	  				TaskState = 2;
 8000d66:	4b3c      	ldr	r3, [pc, #240]	; (8000e58 <main+0x248>)
 8000d68:	2202      	movs	r2, #2
 8000d6a:	701a      	strb	r2, [r3, #0]
	  				break;
 8000d6c:	e055      	b.n	8000e1a <main+0x20a>
	  			case 2:
	  				HAL_UART_Transmit_IT(&huart1, (uint8_t*) &ctrlZ, 1);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	493d      	ldr	r1, [pc, #244]	; (8000e68 <main+0x258>)
 8000d72:	482b      	ldr	r0, [pc, #172]	; (8000e20 <main+0x210>)
 8000d74:	f002 f9b7 	bl	80030e6 <HAL_UART_Transmit_IT>
	  				*Uart1isBusyPtr = 1;
 8000d78:	4b3a      	ldr	r3, [pc, #232]	; (8000e64 <main+0x254>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
	  				TaskState = 3;
 8000d80:	4b35      	ldr	r3, [pc, #212]	; (8000e58 <main+0x248>)
 8000d82:	2203      	movs	r2, #3
 8000d84:	701a      	strb	r2, [r3, #0]
	  				SMSUartTxState = Control;
 8000d86:	4b28      	ldr	r3, [pc, #160]	; (8000e28 <main+0x218>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	701a      	strb	r2, [r3, #0]
	  				break;
 8000d8c:	e045      	b.n	8000e1a <main+0x20a>
	  			case 3:
	  				inquiryTimeVar = INQUIRY_TIME;
 8000d8e:	4b2d      	ldr	r3, [pc, #180]	; (8000e44 <main+0x234>)
 8000d90:	f240 22ee 	movw	r2, #750	; 0x2ee
 8000d94:	801a      	strh	r2, [r3, #0]
	  				TaskState = 0;
 8000d96:	4b30      	ldr	r3, [pc, #192]	; (8000e58 <main+0x248>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
	  				break;
 8000d9c:	e03d      	b.n	8000e1a <main+0x20a>
	  			}
	  		}
	  		else if(SMSUartTxState == Config)
 8000d9e:	4b22      	ldr	r3, [pc, #136]	; (8000e28 <main+0x218>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d138      	bne.n	8000e18 <main+0x208>
	  		{
	  			static uint8_t TaskState = 0;
	  			switch(TaskState)
 8000da6:	4b31      	ldr	r3, [pc, #196]	; (8000e6c <main+0x25c>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b04      	cmp	r3, #4
 8000dac:	f63f af50 	bhi.w	8000c50 <main+0x40>
 8000db0:	a201      	add	r2, pc, #4	; (adr r2, 8000db8 <main+0x1a8>)
 8000db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db6:	bf00      	nop
 8000db8:	08000dcd 	.word	0x08000dcd
 8000dbc:	08000ddb 	.word	0x08000ddb
 8000dc0:	08000de9 	.word	0x08000de9
 8000dc4:	08000df7 	.word	0x08000df7
 8000dc8:	08000e05 	.word	0x08000e05
	  			{
	  			case 0:
	  				UartSend("ATE0\r\n");
 8000dcc:	4828      	ldr	r0, [pc, #160]	; (8000e70 <main+0x260>)
 8000dce:	f000 fd0d 	bl	80017ec <UartSend>
	  				TaskState = 1;
 8000dd2:	4b26      	ldr	r3, [pc, #152]	; (8000e6c <main+0x25c>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
	  				break;
 8000dd8:	e01f      	b.n	8000e1a <main+0x20a>
	  			case 1:
	  				UartSend("AT+CMGF=1\r\n");
 8000dda:	4826      	ldr	r0, [pc, #152]	; (8000e74 <main+0x264>)
 8000ddc:	f000 fd06 	bl	80017ec <UartSend>
	  				TaskState = 2;
 8000de0:	4b22      	ldr	r3, [pc, #136]	; (8000e6c <main+0x25c>)
 8000de2:	2202      	movs	r2, #2
 8000de4:	701a      	strb	r2, [r3, #0]
	  				break;
 8000de6:	e018      	b.n	8000e1a <main+0x20a>
	  			case 2:
	  				UartSend("AT+CLTS=1\r\n");
 8000de8:	4823      	ldr	r0, [pc, #140]	; (8000e78 <main+0x268>)
 8000dea:	f000 fcff 	bl	80017ec <UartSend>
	  				TaskState = 3;
 8000dee:	4b1f      	ldr	r3, [pc, #124]	; (8000e6c <main+0x25c>)
 8000df0:	2203      	movs	r2, #3
 8000df2:	701a      	strb	r2, [r3, #0]
	  				break;
 8000df4:	e011      	b.n	8000e1a <main+0x20a>
	  			case 3:
	  				UartSend("AT+CNMI=2,2,0,0,0\r\n");
 8000df6:	4821      	ldr	r0, [pc, #132]	; (8000e7c <main+0x26c>)
 8000df8:	f000 fcf8 	bl	80017ec <UartSend>
	  				TaskState = 4;
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	; (8000e6c <main+0x25c>)
 8000dfe:	2204      	movs	r2, #4
 8000e00:	701a      	strb	r2, [r3, #0]
	  				break;
 8000e02:	e00a      	b.n	8000e1a <main+0x20a>
	  			case 4:
	  				UartSend("AT&W\r\n");
 8000e04:	481e      	ldr	r0, [pc, #120]	; (8000e80 <main+0x270>)
 8000e06:	f000 fcf1 	bl	80017ec <UartSend>
	  				TaskState = 0;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <main+0x25c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	701a      	strb	r2, [r3, #0]
	  				SMSUartTxState = Control;
 8000e10:	4b05      	ldr	r3, [pc, #20]	; (8000e28 <main+0x218>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	701a      	strb	r2, [r3, #0]
	  				break;
 8000e16:	e000      	b.n	8000e1a <main+0x20a>

	  			}
	  		}
 8000e18:	bf00      	nop
	  if(LineCounter)
 8000e1a:	e719      	b.n	8000c50 <main+0x40>
 8000e1c:	200003d0 	.word	0x200003d0
 8000e20:	20000584 	.word	0x20000584
 8000e24:	200004f4 	.word	0x200004f4
 8000e28:	200004e9 	.word	0x200004e9
 8000e2c:	200004d4 	.word	0x200004d4
 8000e30:	200003d1 	.word	0x200003d1
 8000e34:	200003d4 	.word	0x200003d4
 8000e38:	20000294 	.word	0x20000294
 8000e3c:	200004d3 	.word	0x200004d3
 8000e40:	40011000 	.word	0x40011000
 8000e44:	20000004 	.word	0x20000004
 8000e48:	200004eb 	.word	0x200004eb
 8000e4c:	08007b80 	.word	0x08007b80
 8000e50:	08007b8c 	.word	0x08007b8c
 8000e54:	08007b98 	.word	0x08007b98
 8000e58:	200004ec 	.word	0x200004ec
 8000e5c:	08007ba4 	.word	0x08007ba4
 8000e60:	20000008 	.word	0x20000008
 8000e64:	20000000 	.word	0x20000000
 8000e68:	08007c44 	.word	0x08007c44
 8000e6c:	200004ed 	.word	0x200004ed
 8000e70:	08007bc0 	.word	0x08007bc0
 8000e74:	08007bc8 	.word	0x08007bc8
 8000e78:	08007bd4 	.word	0x08007bd4
 8000e7c:	08007be0 	.word	0x08007be0
 8000e80:	08007bf4 	.word	0x08007bf4

08000e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b090      	sub	sp, #64	; 0x40
 8000e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e8a:	f107 0318 	add.w	r3, r7, #24
 8000e8e:	2228      	movs	r2, #40	; 0x28
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f002 fda4 	bl	80039e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eae:	2310      	movs	r3, #16
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000eba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec0:	f107 0318 	add.w	r3, r7, #24
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f001 f8ad 	bl	8002024 <HAL_RCC_OscConfig>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ed0:	f000 f898 	bl	8001004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed4:	230f      	movs	r3, #15
 8000ed6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f001 fb1b 	bl	8002528 <HAL_RCC_ClockConfig>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000ef8:	f000 f884 	bl	8001004 <Error_Handler>
  }
}
 8000efc:	bf00      	nop
 8000efe:	3740      	adds	r7, #64	; 0x40
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* TIM4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	201e      	movs	r0, #30
 8000f0e:	f000 fe06 	bl	8001b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f12:	201e      	movs	r0, #30
 8000f14:	f000 fe1f 	bl	8001b56 <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	2025      	movs	r0, #37	; 0x25
 8000f1e:	f000 fdfe 	bl	8001b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f22:	2025      	movs	r0, #37	; 0x25
 8000f24:	f000 fe17 	bl	8001b56 <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	201d      	movs	r0, #29
 8000f2e:	f000 fdf6 	bl	8001b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f32:	201d      	movs	r0, #29
 8000f34:	f000 fe0f 	bl	8001b56 <HAL_NVIC_EnableIRQ>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a11      	ldr	r2, [pc, #68]	; (8000f90 <HAL_UART_RxCpltCallback+0x54>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d11b      	bne.n	8000f86 <HAL_UART_RxCpltCallback+0x4a>
	{
		if(ReceiveTmp != 0xd)
 8000f4e:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <HAL_UART_RxCpltCallback+0x58>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b0d      	cmp	r3, #13
 8000f54:	d012      	beq.n	8000f7c <HAL_UART_RxCpltCallback+0x40>
		{
			if (RB_OK == Ring_Buffer_Write(&ReceiveBuffer, ReceiveTmp))
 8000f56:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <HAL_UART_RxCpltCallback+0x58>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480e      	ldr	r0, [pc, #56]	; (8000f98 <HAL_UART_RxCpltCallback+0x5c>)
 8000f5e:	f000 f9a3 	bl	80012a8 <Ring_Buffer_Write>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d109      	bne.n	8000f7c <HAL_UART_RxCpltCallback+0x40>
			{
				if(ReceiveTmp == ENDLINE)
 8000f68:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <HAL_UART_RxCpltCallback+0x58>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b0a      	cmp	r3, #10
 8000f6e:	d105      	bne.n	8000f7c <HAL_UART_RxCpltCallback+0x40>
				{
					LineCounter++;
 8000f70:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <HAL_UART_RxCpltCallback+0x60>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	3301      	adds	r3, #1
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <HAL_UART_RxCpltCallback+0x60>)
 8000f7a:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		HAL_UART_Receive_IT(&huart1, &ReceiveTmp, 1);
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	4905      	ldr	r1, [pc, #20]	; (8000f94 <HAL_UART_RxCpltCallback+0x58>)
 8000f80:	4807      	ldr	r0, [pc, #28]	; (8000fa0 <HAL_UART_RxCpltCallback+0x64>)
 8000f82:	f002 f8f4 	bl	800316e <HAL_UART_Receive_IT>
	}

}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40013800 	.word	0x40013800
 8000f94:	200003d0 	.word	0x200003d0
 8000f98:	20000294 	.word	0x20000294
 8000f9c:	200003d1 	.word	0x200003d1
 8000fa0:	20000584 	.word	0x20000584

08000fa4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	*Uart1isBusyPtr = 0;
 8000fac:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <HAL_UART_TxCpltCallback+0x1c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	20000000 	.word	0x20000000

08000fc4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
//				break;
//
//			}
//		}
//	}
	if(htim->Instance == TIM3)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0a      	ldr	r2, [pc, #40]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d10c      	bne.n	8000ff0 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		//Period elapsed 128,57s
		timPeriodCounter++;
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4b08      	ldr	r3, [pc, #32]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fe0:	701a      	strb	r2, [r3, #0]



		if(timPeriodCounter == 28)
 8000fe2:	4b07      	ldr	r3, [pc, #28]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b1c      	cmp	r3, #28
 8000fe8:	d102      	bne.n	8000ff0 <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			timPeriodCounter = 0;
 8000fea:	4b05      	ldr	r3, [pc, #20]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40000400 	.word	0x40000400
 8001000:	200004ea 	.word	0x200004ea

08001004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
}
 800100a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800100c:	e7fe      	b.n	800100c <Error_Handler+0x8>

0800100e <Parser_TakeLine>:
#include "stdio.h"
#include "stdlib.h"


void Parser_TakeLine(RingBuffer_t *Buff, uint8_t *Destination)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b084      	sub	sp, #16
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	6039      	str	r1, [r7, #0]
	  uint8_t i = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	73fb      	strb	r3, [r7, #15]
	  uint8_t tmp = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	73bb      	strb	r3, [r7, #14]
	do
	{
		 Ring_Buffer_Read(Buff, &tmp);
 8001020:	f107 030e 	add.w	r3, r7, #14
 8001024:	4619      	mov	r1, r3
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f000 f90e 	bl	8001248 <Ring_Buffer_Read>
		 if(tmp == ENDLINE)
 800102c:	7bbb      	ldrb	r3, [r7, #14]
 800102e:	2b0a      	cmp	r3, #10
 8001030:	d105      	bne.n	800103e <Parser_TakeLine+0x30>
			{
			 Destination[i] = 0;
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	683a      	ldr	r2, [r7, #0]
 8001036:	4413      	add	r3, r2
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
 800103c:	e004      	b.n	8001048 <Parser_TakeLine+0x3a>
			}
		else
			{
			Destination[i] = tmp;
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	683a      	ldr	r2, [r7, #0]
 8001042:	4413      	add	r3, r2
 8001044:	7bba      	ldrb	r2, [r7, #14]
 8001046:	701a      	strb	r2, [r3, #0]
			}

			i++;
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	3301      	adds	r3, #1
 800104c:	73fb      	strb	r3, [r7, #15]

	} while(tmp != ENDLINE);
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	2b0a      	cmp	r3, #10
 8001052:	d1e5      	bne.n	8001020 <Parser_TakeLine+0x12>
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <Parser_ParseCSQ>:

//CSQ


static void Parser_ParseCSQ(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
	char * ParsePointer = strtok(NULL, ",");
 8001066:	4908      	ldr	r1, [pc, #32]	; (8001088 <Parser_ParseCSQ+0x28>)
 8001068:	2000      	movs	r0, #0
 800106a:	f003 ff39 	bl	8004ee0 <strtok>
 800106e:	6078      	str	r0, [r7, #4]

	SignalQuality = atof(ParsePointer);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f002 fc83 	bl	800397c <atof>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	4904      	ldr	r1, [pc, #16]	; (800108c <Parser_ParseCSQ+0x2c>)
 800107c:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	08007bfc 	.word	0x08007bfc
 800108c:	200004d8 	.word	0x200004d8

08001090 <Parser_ParseCREG>:

static void Parser_ParseCREG(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
	char * ParsePointer = strtok(NULL, ",");
 8001096:	490e      	ldr	r1, [pc, #56]	; (80010d0 <Parser_ParseCREG+0x40>)
 8001098:	2000      	movs	r0, #0
 800109a:	f003 ff21 	bl	8004ee0 <strtok>
 800109e:	6078      	str	r0, [r7, #4]
	CRegN = atoi(ParsePointer);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f002 fc6e 	bl	8003982 <atoi>
 80010a6:	4603      	mov	r3, r0
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	4b0a      	ldr	r3, [pc, #40]	; (80010d4 <Parser_ParseCREG+0x44>)
 80010ac:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ",");
 80010ae:	4908      	ldr	r1, [pc, #32]	; (80010d0 <Parser_ParseCREG+0x40>)
 80010b0:	2000      	movs	r0, #0
 80010b2:	f003 ff15 	bl	8004ee0 <strtok>
 80010b6:	6078      	str	r0, [r7, #4]
	CRegStat = atoi(ParsePointer);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f002 fc62 	bl	8003982 <atoi>
 80010be:	4603      	mov	r3, r0
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <Parser_ParseCREG+0x48>)
 80010c4:	701a      	strb	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	08007bfc 	.word	0x08007bfc
 80010d4:	200004e1 	.word	0x200004e1
 80010d8:	200004e2 	.word	0x200004e2

080010dc <Parser_ParseCCLK>:

static void Parser_ParseCCLK(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
	char * ParsePointer = strtok(NULL, "/");
 80010e2:	4927      	ldr	r1, [pc, #156]	; (8001180 <Parser_ParseCCLK+0xa4>)
 80010e4:	2000      	movs	r0, #0
 80010e6:	f003 fefb 	bl	8004ee0 <strtok>
 80010ea:	6078      	str	r0, [r7, #4]
	year = atoi(ParsePointer+1);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3301      	adds	r3, #1
 80010f0:	4618      	mov	r0, r3
 80010f2:	f002 fc46 	bl	8003982 <atoi>
 80010f6:	4603      	mov	r3, r0
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	4b22      	ldr	r3, [pc, #136]	; (8001184 <Parser_ParseCCLK+0xa8>)
 80010fc:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, "/");
 80010fe:	4920      	ldr	r1, [pc, #128]	; (8001180 <Parser_ParseCCLK+0xa4>)
 8001100:	2000      	movs	r0, #0
 8001102:	f003 feed 	bl	8004ee0 <strtok>
 8001106:	6078      	str	r0, [r7, #4]
	month = atoi(ParsePointer);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f002 fc3a 	bl	8003982 <atoi>
 800110e:	4603      	mov	r3, r0
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <Parser_ParseCCLK+0xac>)
 8001114:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ",");
 8001116:	491d      	ldr	r1, [pc, #116]	; (800118c <Parser_ParseCCLK+0xb0>)
 8001118:	2000      	movs	r0, #0
 800111a:	f003 fee1 	bl	8004ee0 <strtok>
 800111e:	6078      	str	r0, [r7, #4]
	day = atoi(ParsePointer);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f002 fc2e 	bl	8003982 <atoi>
 8001126:	4603      	mov	r3, r0
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4b19      	ldr	r3, [pc, #100]	; (8001190 <Parser_ParseCCLK+0xb4>)
 800112c:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ":");
 800112e:	4919      	ldr	r1, [pc, #100]	; (8001194 <Parser_ParseCCLK+0xb8>)
 8001130:	2000      	movs	r0, #0
 8001132:	f003 fed5 	bl	8004ee0 <strtok>
 8001136:	6078      	str	r0, [r7, #4]
	hour = atoi(ParsePointer);
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f002 fc22 	bl	8003982 <atoi>
 800113e:	4603      	mov	r3, r0
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <Parser_ParseCCLK+0xbc>)
 8001144:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ":");
 8001146:	4913      	ldr	r1, [pc, #76]	; (8001194 <Parser_ParseCCLK+0xb8>)
 8001148:	2000      	movs	r0, #0
 800114a:	f003 fec9 	bl	8004ee0 <strtok>
 800114e:	6078      	str	r0, [r7, #4]
	minute = atoi(ParsePointer);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f002 fc16 	bl	8003982 <atoi>
 8001156:	4603      	mov	r3, r0
 8001158:	b2da      	uxtb	r2, r3
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <Parser_ParseCCLK+0xc0>)
 800115c:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, "+");
 800115e:	4910      	ldr	r1, [pc, #64]	; (80011a0 <Parser_ParseCCLK+0xc4>)
 8001160:	2000      	movs	r0, #0
 8001162:	f003 febd 	bl	8004ee0 <strtok>
 8001166:	6078      	str	r0, [r7, #4]
	second = atoi(ParsePointer);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f002 fc0a 	bl	8003982 <atoi>
 800116e:	4603      	mov	r3, r0
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4b0c      	ldr	r3, [pc, #48]	; (80011a4 <Parser_ParseCCLK+0xc8>)
 8001174:	701a      	strb	r2, [r3, #0]
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	08007c00 	.word	0x08007c00
 8001184:	200004e3 	.word	0x200004e3
 8001188:	200004e4 	.word	0x200004e4
 800118c:	08007bfc 	.word	0x08007bfc
 8001190:	200004e5 	.word	0x200004e5
 8001194:	08007c04 	.word	0x08007c04
 8001198:	200004e6 	.word	0x200004e6
 800119c:	200004e7 	.word	0x200004e7
 80011a0:	08007c08 	.word	0x08007c08
 80011a4:	200004e8 	.word	0x200004e8

080011a8 <Parser_parse>:


void Parser_parse(uint8_t * DataToParse)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	if(strcmp("OK", (char*)DataToParse) == 0)
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	481d      	ldr	r0, [pc, #116]	; (8001228 <Parser_parse+0x80>)
 80011b4:	f7fe ffcc 	bl	8000150 <strcmp>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d103      	bne.n	80011c6 <Parser_parse+0x1e>
	{
		ReceivedState = 1;
 80011be:	4b1b      	ldr	r3, [pc, #108]	; (800122c <Parser_parse+0x84>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
//	  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
//	  	UartLog("led_off\n\r");
//	  }


}
 80011c4:	e02c      	b.n	8001220 <Parser_parse+0x78>
		char * ParsePointer = strtok((char*)DataToParse, " ");
 80011c6:	491a      	ldr	r1, [pc, #104]	; (8001230 <Parser_parse+0x88>)
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f003 fe89 	bl	8004ee0 <strtok>
 80011ce:	60f8      	str	r0, [r7, #12]
		if(strcmp("+CSQ:", ParsePointer) == 0)
 80011d0:	68f9      	ldr	r1, [r7, #12]
 80011d2:	4818      	ldr	r0, [pc, #96]	; (8001234 <Parser_parse+0x8c>)
 80011d4:	f7fe ffbc 	bl	8000150 <strcmp>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d102      	bne.n	80011e4 <Parser_parse+0x3c>
			Parser_ParseCSQ();
 80011de:	f7ff ff3f 	bl	8001060 <Parser_ParseCSQ>
}
 80011e2:	e01d      	b.n	8001220 <Parser_parse+0x78>
		else if(strcmp("+CREG:", ParsePointer) == 0)
 80011e4:	68f9      	ldr	r1, [r7, #12]
 80011e6:	4814      	ldr	r0, [pc, #80]	; (8001238 <Parser_parse+0x90>)
 80011e8:	f7fe ffb2 	bl	8000150 <strcmp>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <Parser_parse+0x50>
			Parser_ParseCREG();
 80011f2:	f7ff ff4d 	bl	8001090 <Parser_ParseCREG>
}
 80011f6:	e013      	b.n	8001220 <Parser_parse+0x78>
		else if(strcmp("+CCLK:", ParsePointer) == 0)
 80011f8:	68f9      	ldr	r1, [r7, #12]
 80011fa:	4810      	ldr	r0, [pc, #64]	; (800123c <Parser_parse+0x94>)
 80011fc:	f7fe ffa8 	bl	8000150 <strcmp>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d102      	bne.n	800120c <Parser_parse+0x64>
			Parser_ParseCCLK();
 8001206:	f7ff ff69 	bl	80010dc <Parser_ParseCCLK>
}
 800120a:	e009      	b.n	8001220 <Parser_parse+0x78>
		else if(strcmp("Test2", ParsePointer) == 0)
 800120c:	68f9      	ldr	r1, [r7, #12]
 800120e:	480c      	ldr	r0, [pc, #48]	; (8001240 <Parser_parse+0x98>)
 8001210:	f7fe ff9e 	bl	8000150 <strcmp>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d102      	bne.n	8001220 <Parser_parse+0x78>
			SMSUartTxState = SMSMsgWrite;
 800121a:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <Parser_parse+0x9c>)
 800121c:	2202      	movs	r2, #2
 800121e:	701a      	strb	r2, [r3, #0]
}
 8001220:	bf00      	nop
 8001222:	3710      	adds	r7, #16
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	08007c0c 	.word	0x08007c0c
 800122c:	200004e0 	.word	0x200004e0
 8001230:	08007c10 	.word	0x08007c10
 8001234:	08007c14 	.word	0x08007c14
 8001238:	08007c1c 	.word	0x08007c1c
 800123c:	08007c24 	.word	0x08007c24
 8001240:	08007c2c 	.word	0x08007c2c
 8001244:	200004e9 	.word	0x200004e9

08001248 <Ring_Buffer_Read>:
 */
#include "main.h"
#include "ring_buffer.h"

RbStatus_t Ring_Buffer_Read(RingBuffer_t * Buff, uint8_t *value)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
	if(Buff->Head == Buff->Tail)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	881a      	ldrh	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	885b      	ldrh	r3, [r3, #2]
 800125a:	429a      	cmp	r2, r3
 800125c:	d101      	bne.n	8001262 <Ring_Buffer_Read+0x1a>
	{
		return RB_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e01a      	b.n	8001298 <Ring_Buffer_Read+0x50>
	}
	*value = Buff->Buffer[Buff->Tail];
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	885b      	ldrh	r3, [r3, #2]
 8001266:	461a      	mov	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4413      	add	r3, r2
 800126c:	791a      	ldrb	r2, [r3, #4]
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	701a      	strb	r2, [r3, #0]

	Buff->Tail = (Buff->Tail + 1) % RING_BUFFER_SIZE;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	885b      	ldrh	r3, [r3, #2]
 8001276:	3301      	adds	r3, #1
 8001278:	4a0a      	ldr	r2, [pc, #40]	; (80012a4 <Ring_Buffer_Read+0x5c>)
 800127a:	fb82 1203 	smull	r1, r2, r2, r3
 800127e:	441a      	add	r2, r3
 8001280:	1211      	asrs	r1, r2, #8
 8001282:	17da      	asrs	r2, r3, #31
 8001284:	1a8a      	subs	r2, r1, r2
 8001286:	f44f 719c 	mov.w	r1, #312	; 0x138
 800128a:	fb01 f202 	mul.w	r2, r1, r2
 800128e:	1a9a      	subs	r2, r3, r2
 8001290:	b292      	uxth	r2, r2
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	d20d20d3 	.word	0xd20d20d3

080012a8 <Ring_Buffer_Write>:

RbStatus_t Ring_Buffer_Write(RingBuffer_t * Buff, uint8_t value)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	460b      	mov	r3, r1
 80012b2:	70fb      	strb	r3, [r7, #3]
	uint16_t Head_tmp = (Buff->Head + 1) % RING_BUFFER_SIZE;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	3301      	adds	r3, #1
 80012ba:	4a12      	ldr	r2, [pc, #72]	; (8001304 <Ring_Buffer_Write+0x5c>)
 80012bc:	fb82 1203 	smull	r1, r2, r2, r3
 80012c0:	441a      	add	r2, r3
 80012c2:	1211      	asrs	r1, r2, #8
 80012c4:	17da      	asrs	r2, r3, #31
 80012c6:	1a8a      	subs	r2, r1, r2
 80012c8:	f44f 719c 	mov.w	r1, #312	; 0x138
 80012cc:	fb01 f202 	mul.w	r2, r1, r2
 80012d0:	1a9a      	subs	r2, r3, r2
 80012d2:	4613      	mov	r3, r2
 80012d4:	81fb      	strh	r3, [r7, #14]

	if(Head_tmp == Buff->Tail)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	885b      	ldrh	r3, [r3, #2]
 80012da:	89fa      	ldrh	r2, [r7, #14]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d101      	bne.n	80012e4 <Ring_Buffer_Write+0x3c>
	{
		return RB_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e00a      	b.n	80012fa <Ring_Buffer_Write+0x52>
	}
	Buff->Buffer[Buff->Head] = value;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	881b      	ldrh	r3, [r3, #0]
 80012e8:	461a      	mov	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	78fa      	ldrb	r2, [r7, #3]
 80012f0:	711a      	strb	r2, [r3, #4]
	Buff->Head = Head_tmp;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	89fa      	ldrh	r2, [r7, #14]
 80012f6:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr
 8001304:	d20d20d3 	.word	0xd20d20d3

08001308 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <HAL_MspInit+0x40>)
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	4a0d      	ldr	r2, [pc, #52]	; (8001348 <HAL_MspInit+0x40>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6193      	str	r3, [r2, #24]
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <HAL_MspInit+0x40>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <HAL_MspInit+0x40>)
 8001328:	69db      	ldr	r3, [r3, #28]
 800132a:	4a07      	ldr	r2, [pc, #28]	; (8001348 <HAL_MspInit+0x40>)
 800132c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001330:	61d3      	str	r3, [r2, #28]
 8001332:	4b05      	ldr	r3, [pc, #20]	; (8001348 <HAL_MspInit+0x40>)
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	40021000 	.word	0x40021000

0800134c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001350:	e7fe      	b.n	8001350 <NMI_Handler+0x4>

08001352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001352:	b480      	push	{r7}
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001356:	e7fe      	b.n	8001356 <HardFault_Handler+0x4>

08001358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800135c:	e7fe      	b.n	800135c <MemManage_Handler+0x4>

0800135e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001362:	e7fe      	b.n	8001362 <BusFault_Handler+0x4>

08001364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001368:	e7fe      	b.n	8001368 <UsageFault_Handler+0x4>

0800136a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr

08001376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr

08001382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr

0800138e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001392:	f000 fad1 	bl	8001938 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013a0:	4802      	ldr	r0, [pc, #8]	; (80013ac <TIM3_IRQHandler+0x10>)
 80013a2:	f001 fafb 	bl	800299c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200004f4 	.word	0x200004f4

080013b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80013b4:	4802      	ldr	r0, [pc, #8]	; (80013c0 <TIM4_IRQHandler+0x10>)
 80013b6:	f001 faf1 	bl	800299c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	2000053c 	.word	0x2000053c

080013c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013c8:	4802      	ldr	r0, [pc, #8]	; (80013d4 <USART1_IRQHandler+0x10>)
 80013ca:	f001 ff01 	bl	80031d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000584 	.word	0x20000584

080013d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return 1;
 80013dc:	2301      	movs	r3, #1
}
 80013de:	4618      	mov	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr

080013e6 <_kill>:

int _kill(int pid, int sig)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b082      	sub	sp, #8
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013f0:	f002 facc 	bl	800398c <__errno>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2216      	movs	r2, #22
 80013f8:	601a      	str	r2, [r3, #0]
  return -1;
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_exit>:

void _exit (int status)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800140e:	f04f 31ff 	mov.w	r1, #4294967295
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff ffe7 	bl	80013e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001418:	e7fe      	b.n	8001418 <_exit+0x12>

0800141a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	e00a      	b.n	8001442 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800142c:	f3af 8000 	nop.w
 8001430:	4601      	mov	r1, r0
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	60ba      	str	r2, [r7, #8]
 8001438:	b2ca      	uxtb	r2, r1
 800143a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	3301      	adds	r3, #1
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	429a      	cmp	r2, r3
 8001448:	dbf0      	blt.n	800142c <_read+0x12>
  }

  return len;
 800144a:	687b      	ldr	r3, [r7, #4]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	e009      	b.n	800147a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	1c5a      	adds	r2, r3, #1
 800146a:	60ba      	str	r2, [r7, #8]
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3301      	adds	r3, #1
 8001478:	617b      	str	r3, [r7, #20]
 800147a:	697a      	ldr	r2, [r7, #20]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	429a      	cmp	r2, r3
 8001480:	dbf1      	blt.n	8001466 <_write+0x12>
  }
  return len;
 8001482:	687b      	ldr	r3, [r7, #4]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <_close>:

int _close(int file)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr

080014a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
 80014aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014b2:	605a      	str	r2, [r3, #4]
  return 0;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <_isatty>:

int _isatty(int file)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014c8:	2301      	movs	r3, #1
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3714      	adds	r7, #20
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014f4:	4a14      	ldr	r2, [pc, #80]	; (8001548 <_sbrk+0x5c>)
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <_sbrk+0x60>)
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001500:	4b13      	ldr	r3, [pc, #76]	; (8001550 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d102      	bne.n	800150e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001508:	4b11      	ldr	r3, [pc, #68]	; (8001550 <_sbrk+0x64>)
 800150a:	4a12      	ldr	r2, [pc, #72]	; (8001554 <_sbrk+0x68>)
 800150c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800150e:	4b10      	ldr	r3, [pc, #64]	; (8001550 <_sbrk+0x64>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	429a      	cmp	r2, r3
 800151a:	d207      	bcs.n	800152c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800151c:	f002 fa36 	bl	800398c <__errno>
 8001520:	4603      	mov	r3, r0
 8001522:	220c      	movs	r2, #12
 8001524:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001526:	f04f 33ff 	mov.w	r3, #4294967295
 800152a:	e009      	b.n	8001540 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800152c:	4b08      	ldr	r3, [pc, #32]	; (8001550 <_sbrk+0x64>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001532:	4b07      	ldr	r3, [pc, #28]	; (8001550 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	4a05      	ldr	r2, [pc, #20]	; (8001550 <_sbrk+0x64>)
 800153c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800153e:	68fb      	ldr	r3, [r7, #12]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3718      	adds	r7, #24
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20005000 	.word	0x20005000
 800154c:	00000400 	.word	0x00000400
 8001550:	200004f0 	.word	0x200004f0
 8001554:	200005e0 	.word	0x200005e0

08001558 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800156a:	f107 0308 	add.w	r3, r7, #8
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001578:	463b      	mov	r3, r7
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001580:	4b1d      	ldr	r3, [pc, #116]	; (80015f8 <MX_TIM3_Init+0x94>)
 8001582:	4a1e      	ldr	r2, [pc, #120]	; (80015fc <MX_TIM3_Init+0x98>)
 8001584:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 65535;
 8001586:	4b1c      	ldr	r3, [pc, #112]	; (80015f8 <MX_TIM3_Init+0x94>)
 8001588:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800158c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158e:	4b1a      	ldr	r3, [pc, #104]	; (80015f8 <MX_TIM3_Init+0x94>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 47083;
 8001594:	4b18      	ldr	r3, [pc, #96]	; (80015f8 <MX_TIM3_Init+0x94>)
 8001596:	f24b 72eb 	movw	r2, #47083	; 0xb7eb
 800159a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159c:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <MX_TIM3_Init+0x94>)
 800159e:	2200      	movs	r2, #0
 80015a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a2:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <MX_TIM3_Init+0x94>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015a8:	4813      	ldr	r0, [pc, #76]	; (80015f8 <MX_TIM3_Init+0x94>)
 80015aa:	f001 f955 	bl	8002858 <HAL_TIM_Base_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80015b4:	f7ff fd26 	bl	8001004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015be:	f107 0308 	add.w	r3, r7, #8
 80015c2:	4619      	mov	r1, r3
 80015c4:	480c      	ldr	r0, [pc, #48]	; (80015f8 <MX_TIM3_Init+0x94>)
 80015c6:	f001 faf1 	bl	8002bac <HAL_TIM_ConfigClockSource>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80015d0:	f7ff fd18 	bl	8001004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d4:	2300      	movs	r3, #0
 80015d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d8:	2300      	movs	r3, #0
 80015da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015dc:	463b      	mov	r3, r7
 80015de:	4619      	mov	r1, r3
 80015e0:	4805      	ldr	r0, [pc, #20]	; (80015f8 <MX_TIM3_Init+0x94>)
 80015e2:	f001 fcc3 	bl	8002f6c <HAL_TIMEx_MasterConfigSynchronization>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80015ec:	f7ff fd0a 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015f0:	bf00      	nop
 80015f2:	3718      	adds	r7, #24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	200004f4 	.word	0x200004f4
 80015fc:	40000400 	.word	0x40000400

08001600 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001606:	f107 0308 	add.w	r3, r7, #8
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001614:	463b      	mov	r3, r7
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800161c:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <MX_TIM4_Init+0x94>)
 800161e:	4a1e      	ldr	r2, [pc, #120]	; (8001698 <MX_TIM4_Init+0x98>)
 8001620:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1200;
 8001622:	4b1c      	ldr	r3, [pc, #112]	; (8001694 <MX_TIM4_Init+0x94>)
 8001624:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001628:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162a:	4b1a      	ldr	r3, [pc, #104]	; (8001694 <MX_TIM4_Init+0x94>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4000;
 8001630:	4b18      	ldr	r3, [pc, #96]	; (8001694 <MX_TIM4_Init+0x94>)
 8001632:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001636:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001638:	4b16      	ldr	r3, [pc, #88]	; (8001694 <MX_TIM4_Init+0x94>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <MX_TIM4_Init+0x94>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001644:	4813      	ldr	r0, [pc, #76]	; (8001694 <MX_TIM4_Init+0x94>)
 8001646:	f001 f907 	bl	8002858 <HAL_TIM_Base_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001650:	f7ff fcd8 	bl	8001004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001654:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001658:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800165a:	f107 0308 	add.w	r3, r7, #8
 800165e:	4619      	mov	r1, r3
 8001660:	480c      	ldr	r0, [pc, #48]	; (8001694 <MX_TIM4_Init+0x94>)
 8001662:	f001 faa3 	bl	8002bac <HAL_TIM_ConfigClockSource>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800166c:	f7ff fcca 	bl	8001004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001678:	463b      	mov	r3, r7
 800167a:	4619      	mov	r1, r3
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <MX_TIM4_Init+0x94>)
 800167e:	f001 fc75 	bl	8002f6c <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001688:	f7ff fcbc 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800168c:	bf00      	nop
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	2000053c 	.word	0x2000053c
 8001698:	40000800 	.word	0x40000800

0800169c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <HAL_TIM_Base_MspInit+0x58>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d10c      	bne.n	80016c8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ae:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_TIM_Base_MspInit+0x5c>)
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	4a11      	ldr	r2, [pc, #68]	; (80016f8 <HAL_TIM_Base_MspInit+0x5c>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	61d3      	str	r3, [r2, #28]
 80016ba:	4b0f      	ldr	r3, [pc, #60]	; (80016f8 <HAL_TIM_Base_MspInit+0x5c>)
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80016c6:	e010      	b.n	80016ea <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM4)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a0b      	ldr	r2, [pc, #44]	; (80016fc <HAL_TIM_Base_MspInit+0x60>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d10b      	bne.n	80016ea <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <HAL_TIM_Base_MspInit+0x5c>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	4a08      	ldr	r2, [pc, #32]	; (80016f8 <HAL_TIM_Base_MspInit+0x5c>)
 80016d8:	f043 0304 	orr.w	r3, r3, #4
 80016dc:	61d3      	str	r3, [r2, #28]
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_TIM_Base_MspInit+0x5c>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f003 0304 	and.w	r3, r3, #4
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	68bb      	ldr	r3, [r7, #8]
}
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	40000400 	.word	0x40000400
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40000800 	.word	0x40000800

08001700 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <MX_USART1_UART_Init+0x4c>)
 8001706:	4a12      	ldr	r2, [pc, #72]	; (8001750 <MX_USART1_UART_Init+0x50>)
 8001708:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800170a:	4b10      	ldr	r3, [pc, #64]	; (800174c <MX_USART1_UART_Init+0x4c>)
 800170c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001710:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001712:	4b0e      	ldr	r3, [pc, #56]	; (800174c <MX_USART1_UART_Init+0x4c>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <MX_USART1_UART_Init+0x4c>)
 800171a:	2200      	movs	r2, #0
 800171c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <MX_USART1_UART_Init+0x4c>)
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001724:	4b09      	ldr	r3, [pc, #36]	; (800174c <MX_USART1_UART_Init+0x4c>)
 8001726:	220c      	movs	r2, #12
 8001728:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800172a:	4b08      	ldr	r3, [pc, #32]	; (800174c <MX_USART1_UART_Init+0x4c>)
 800172c:	2200      	movs	r2, #0
 800172e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <MX_USART1_UART_Init+0x4c>)
 8001732:	2200      	movs	r2, #0
 8001734:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	; (800174c <MX_USART1_UART_Init+0x4c>)
 8001738:	f001 fc88 	bl	800304c <HAL_UART_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001742:	f7ff fc5f 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000584 	.word	0x20000584
 8001750:	40013800 	.word	0x40013800

08001754 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 0310 	add.w	r3, r7, #16
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a1c      	ldr	r2, [pc, #112]	; (80017e0 <HAL_UART_MspInit+0x8c>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d131      	bne.n	80017d8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001774:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <HAL_UART_MspInit+0x90>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a1a      	ldr	r2, [pc, #104]	; (80017e4 <HAL_UART_MspInit+0x90>)
 800177a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <HAL_UART_MspInit+0x90>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178c:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <HAL_UART_MspInit+0x90>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	4a14      	ldr	r2, [pc, #80]	; (80017e4 <HAL_UART_MspInit+0x90>)
 8001792:	f043 0304 	orr.w	r3, r3, #4
 8001796:	6193      	str	r3, [r2, #24]
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <HAL_UART_MspInit+0x90>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ae:	2303      	movs	r3, #3
 80017b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b2:	f107 0310 	add.w	r3, r7, #16
 80017b6:	4619      	mov	r1, r3
 80017b8:	480b      	ldr	r0, [pc, #44]	; (80017e8 <HAL_UART_MspInit+0x94>)
 80017ba:	f000 fa97 	bl	8001cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	f107 0310 	add.w	r3, r7, #16
 80017d0:	4619      	mov	r1, r3
 80017d2:	4805      	ldr	r0, [pc, #20]	; (80017e8 <HAL_UART_MspInit+0x94>)
 80017d4:	f000 fa8a 	bl	8001cec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80017d8:	bf00      	nop
 80017da:	3720      	adds	r7, #32
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40013800 	.word	0x40013800
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40010800 	.word	0x40010800

080017ec <UartSend>:
{
	HAL_UART_Transmit(&huart1, (uint8_t*) Message, strlen(Message), 20);
}

void UartSend(char * Message)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	ReceivedState = 0;
 80017f4:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <UartSend+0x34>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) Message, strlen(Message));
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7fe fcb2 	bl	8000164 <strlen>
 8001800:	4603      	mov	r3, r0
 8001802:	b29b      	uxth	r3, r3
 8001804:	461a      	mov	r2, r3
 8001806:	6879      	ldr	r1, [r7, #4]
 8001808:	4806      	ldr	r0, [pc, #24]	; (8001824 <UartSend+0x38>)
 800180a:	f001 fc6c 	bl	80030e6 <HAL_UART_Transmit_IT>
	*Uart1isBusyPtr = 1;
 800180e:	4b06      	ldr	r3, [pc, #24]	; (8001828 <UartSend+0x3c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200004e0 	.word	0x200004e0
 8001824:	20000584 	.word	0x20000584
 8001828:	20000000 	.word	0x20000000

0800182c <UartSendWoRxCtrl>:

void UartSendWoRxCtrl(char * Message)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) Message, strlen(Message));
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7fe fc95 	bl	8000164 <strlen>
 800183a:	4603      	mov	r3, r0
 800183c:	b29b      	uxth	r3, r3
 800183e:	461a      	mov	r2, r3
 8001840:	6879      	ldr	r1, [r7, #4]
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <UartSendWoRxCtrl+0x2c>)
 8001844:	f001 fc4f 	bl	80030e6 <HAL_UART_Transmit_IT>
	*Uart1isBusyPtr = 1;
 8001848:	4b04      	ldr	r3, [pc, #16]	; (800185c <UartSendWoRxCtrl+0x30>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]
}
 8001850:	bf00      	nop
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000584 	.word	0x20000584
 800185c:	20000000 	.word	0x20000000

08001860 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001860:	480c      	ldr	r0, [pc, #48]	; (8001894 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001862:	490d      	ldr	r1, [pc, #52]	; (8001898 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001864:	4a0d      	ldr	r2, [pc, #52]	; (800189c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001868:	e002      	b.n	8001870 <LoopCopyDataInit>

0800186a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800186a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800186c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800186e:	3304      	adds	r3, #4

08001870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001874:	d3f9      	bcc.n	800186a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001876:	4a0a      	ldr	r2, [pc, #40]	; (80018a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001878:	4c0a      	ldr	r4, [pc, #40]	; (80018a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800187a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800187c:	e001      	b.n	8001882 <LoopFillZerobss>

0800187e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800187e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001880:	3204      	adds	r2, #4

08001882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001884:	d3fb      	bcc.n	800187e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001886:	f7ff fe67 	bl	8001558 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800188a:	f002 f885 	bl	8003998 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800188e:	f7ff f9bf 	bl	8000c10 <main>
  bx lr
 8001892:	4770      	bx	lr
  ldr r0, =_sdata
 8001894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001898:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 800189c:	08008160 	.word	0x08008160
  ldr r2, =_sbss
 80018a0:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 80018a4:	200005dc 	.word	0x200005dc

080018a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018a8:	e7fe      	b.n	80018a8 <ADC1_2_IRQHandler>
	...

080018ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018b0:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <HAL_Init+0x28>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a07      	ldr	r2, [pc, #28]	; (80018d4 <HAL_Init+0x28>)
 80018b6:	f043 0310 	orr.w	r3, r3, #16
 80018ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018bc:	2003      	movs	r0, #3
 80018be:	f000 f923 	bl	8001b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018c2:	200f      	movs	r0, #15
 80018c4:	f000 f808 	bl	80018d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018c8:	f7ff fd1e 	bl	8001308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40022000 	.word	0x40022000

080018d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018e0:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_InitTick+0x54>)
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	4b12      	ldr	r3, [pc, #72]	; (8001930 <HAL_InitTick+0x58>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	4619      	mov	r1, r3
 80018ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80018f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 f93b 	bl	8001b72 <HAL_SYSTICK_Config>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e00e      	b.n	8001924 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2b0f      	cmp	r3, #15
 800190a:	d80a      	bhi.n	8001922 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800190c:	2200      	movs	r2, #0
 800190e:	6879      	ldr	r1, [r7, #4]
 8001910:	f04f 30ff 	mov.w	r0, #4294967295
 8001914:	f000 f903 	bl	8001b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001918:	4a06      	ldr	r2, [pc, #24]	; (8001934 <HAL_InitTick+0x5c>)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800191e:	2300      	movs	r3, #0
 8001920:	e000      	b.n	8001924 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
}
 8001924:	4618      	mov	r0, r3
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000094 	.word	0x20000094
 8001930:	2000009c 	.word	0x2000009c
 8001934:	20000098 	.word	0x20000098

08001938 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800193c:	4b05      	ldr	r3, [pc, #20]	; (8001954 <HAL_IncTick+0x1c>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	461a      	mov	r2, r3
 8001942:	4b05      	ldr	r3, [pc, #20]	; (8001958 <HAL_IncTick+0x20>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4413      	add	r3, r2
 8001948:	4a03      	ldr	r2, [pc, #12]	; (8001958 <HAL_IncTick+0x20>)
 800194a:	6013      	str	r3, [r2, #0]
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	2000009c 	.word	0x2000009c
 8001958:	200005c8 	.word	0x200005c8

0800195c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return uwTick;
 8001960:	4b02      	ldr	r3, [pc, #8]	; (800196c <HAL_GetTick+0x10>)
 8001962:	681b      	ldr	r3, [r3, #0]
}
 8001964:	4618      	mov	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr
 800196c:	200005c8 	.word	0x200005c8

08001970 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800198c:	4013      	ands	r3, r2
 800198e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001998:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800199c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019a2:	4a04      	ldr	r2, [pc, #16]	; (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	60d3      	str	r3, [r2, #12]
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <__NVIC_GetPriorityGrouping+0x18>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	f003 0307 	and.w	r3, r3, #7
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	db0b      	blt.n	80019fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	f003 021f 	and.w	r2, r3, #31
 80019ec:	4906      	ldr	r1, [pc, #24]	; (8001a08 <__NVIC_EnableIRQ+0x34>)
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	2001      	movs	r0, #1
 80019f6:	fa00 f202 	lsl.w	r2, r0, r2
 80019fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr
 8001a08:	e000e100 	.word	0xe000e100

08001a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	6039      	str	r1, [r7, #0]
 8001a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	db0a      	blt.n	8001a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	490c      	ldr	r1, [pc, #48]	; (8001a58 <__NVIC_SetPriority+0x4c>)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	0112      	lsls	r2, r2, #4
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	440b      	add	r3, r1
 8001a30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a34:	e00a      	b.n	8001a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4908      	ldr	r1, [pc, #32]	; (8001a5c <__NVIC_SetPriority+0x50>)
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	f003 030f 	and.w	r3, r3, #15
 8001a42:	3b04      	subs	r3, #4
 8001a44:	0112      	lsls	r2, r2, #4
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	440b      	add	r3, r1
 8001a4a:	761a      	strb	r2, [r3, #24]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b089      	sub	sp, #36	; 0x24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f1c3 0307 	rsb	r3, r3, #7
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	bf28      	it	cs
 8001a7e:	2304      	movcs	r3, #4
 8001a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	3304      	adds	r3, #4
 8001a86:	2b06      	cmp	r3, #6
 8001a88:	d902      	bls.n	8001a90 <NVIC_EncodePriority+0x30>
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	3b03      	subs	r3, #3
 8001a8e:	e000      	b.n	8001a92 <NVIC_EncodePriority+0x32>
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a94:	f04f 32ff 	mov.w	r2, #4294967295
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43da      	mvns	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab2:	43d9      	mvns	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab8:	4313      	orrs	r3, r2
         );
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3724      	adds	r7, #36	; 0x24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ad4:	d301      	bcc.n	8001ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e00f      	b.n	8001afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ada:	4a0a      	ldr	r2, [pc, #40]	; (8001b04 <SysTick_Config+0x40>)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ae2:	210f      	movs	r1, #15
 8001ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae8:	f7ff ff90 	bl	8001a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <SysTick_Config+0x40>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <SysTick_Config+0x40>)
 8001af4:	2207      	movs	r2, #7
 8001af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	e000e010 	.word	0xe000e010

08001b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7ff ff2d 	bl	8001970 <__NVIC_SetPriorityGrouping>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b086      	sub	sp, #24
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	4603      	mov	r3, r0
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
 8001b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b30:	f7ff ff42 	bl	80019b8 <__NVIC_GetPriorityGrouping>
 8001b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	68b9      	ldr	r1, [r7, #8]
 8001b3a:	6978      	ldr	r0, [r7, #20]
 8001b3c:	f7ff ff90 	bl	8001a60 <NVIC_EncodePriority>
 8001b40:	4602      	mov	r2, r0
 8001b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b46:	4611      	mov	r1, r2
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff5f 	bl	8001a0c <__NVIC_SetPriority>
}
 8001b4e:	bf00      	nop
 8001b50:	3718      	adds	r7, #24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff ff35 	bl	80019d4 <__NVIC_EnableIRQ>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff ffa2 	bl	8001ac4 <SysTick_Config>
 8001b80:	4603      	mov	r3, r0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b085      	sub	sp, #20
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b92:	2300      	movs	r3, #0
 8001b94:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d008      	beq.n	8001bb2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e020      	b.n	8001bf4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 020e 	bic.w	r2, r2, #14
 8001bc0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 0201 	bic.w	r2, r2, #1
 8001bd0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bda:	2101      	movs	r1, #1
 8001bdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001be0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3714      	adds	r7, #20
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc80      	pop	{r7}
 8001bfc:	4770      	bx	lr
	...

08001c00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d005      	beq.n	8001c22 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2204      	movs	r2, #4
 8001c1a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	73fb      	strb	r3, [r7, #15]
 8001c20:	e051      	b.n	8001cc6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 020e 	bic.w	r2, r2, #14
 8001c30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f022 0201 	bic.w	r2, r2, #1
 8001c40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a22      	ldr	r2, [pc, #136]	; (8001cd0 <HAL_DMA_Abort_IT+0xd0>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d029      	beq.n	8001ca0 <HAL_DMA_Abort_IT+0xa0>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a20      	ldr	r2, [pc, #128]	; (8001cd4 <HAL_DMA_Abort_IT+0xd4>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d022      	beq.n	8001c9c <HAL_DMA_Abort_IT+0x9c>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a1f      	ldr	r2, [pc, #124]	; (8001cd8 <HAL_DMA_Abort_IT+0xd8>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d01a      	beq.n	8001c96 <HAL_DMA_Abort_IT+0x96>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a1d      	ldr	r2, [pc, #116]	; (8001cdc <HAL_DMA_Abort_IT+0xdc>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d012      	beq.n	8001c90 <HAL_DMA_Abort_IT+0x90>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a1c      	ldr	r2, [pc, #112]	; (8001ce0 <HAL_DMA_Abort_IT+0xe0>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d00a      	beq.n	8001c8a <HAL_DMA_Abort_IT+0x8a>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a1a      	ldr	r2, [pc, #104]	; (8001ce4 <HAL_DMA_Abort_IT+0xe4>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d102      	bne.n	8001c84 <HAL_DMA_Abort_IT+0x84>
 8001c7e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001c82:	e00e      	b.n	8001ca2 <HAL_DMA_Abort_IT+0xa2>
 8001c84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c88:	e00b      	b.n	8001ca2 <HAL_DMA_Abort_IT+0xa2>
 8001c8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c8e:	e008      	b.n	8001ca2 <HAL_DMA_Abort_IT+0xa2>
 8001c90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c94:	e005      	b.n	8001ca2 <HAL_DMA_Abort_IT+0xa2>
 8001c96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c9a:	e002      	b.n	8001ca2 <HAL_DMA_Abort_IT+0xa2>
 8001c9c:	2310      	movs	r3, #16
 8001c9e:	e000      	b.n	8001ca2 <HAL_DMA_Abort_IT+0xa2>
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	4a11      	ldr	r2, [pc, #68]	; (8001ce8 <HAL_DMA_Abort_IT+0xe8>)
 8001ca4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	4798      	blx	r3
    } 
  }
  return status;
 8001cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40020008 	.word	0x40020008
 8001cd4:	4002001c 	.word	0x4002001c
 8001cd8:	40020030 	.word	0x40020030
 8001cdc:	40020044 	.word	0x40020044
 8001ce0:	40020058 	.word	0x40020058
 8001ce4:	4002006c 	.word	0x4002006c
 8001ce8:	40020000 	.word	0x40020000

08001cec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b08b      	sub	sp, #44	; 0x2c
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfe:	e169      	b.n	8001fd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d00:	2201      	movs	r2, #1
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	69fa      	ldr	r2, [r7, #28]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	f040 8158 	bne.w	8001fce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4a9a      	ldr	r2, [pc, #616]	; (8001f8c <HAL_GPIO_Init+0x2a0>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d05e      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d28:	4a98      	ldr	r2, [pc, #608]	; (8001f8c <HAL_GPIO_Init+0x2a0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d875      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d2e:	4a98      	ldr	r2, [pc, #608]	; (8001f90 <HAL_GPIO_Init+0x2a4>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d058      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d34:	4a96      	ldr	r2, [pc, #600]	; (8001f90 <HAL_GPIO_Init+0x2a4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d86f      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d3a:	4a96      	ldr	r2, [pc, #600]	; (8001f94 <HAL_GPIO_Init+0x2a8>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d052      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d40:	4a94      	ldr	r2, [pc, #592]	; (8001f94 <HAL_GPIO_Init+0x2a8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d869      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d46:	4a94      	ldr	r2, [pc, #592]	; (8001f98 <HAL_GPIO_Init+0x2ac>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d04c      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d4c:	4a92      	ldr	r2, [pc, #584]	; (8001f98 <HAL_GPIO_Init+0x2ac>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d863      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d52:	4a92      	ldr	r2, [pc, #584]	; (8001f9c <HAL_GPIO_Init+0x2b0>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d046      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d58:	4a90      	ldr	r2, [pc, #576]	; (8001f9c <HAL_GPIO_Init+0x2b0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d85d      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d5e:	2b12      	cmp	r3, #18
 8001d60:	d82a      	bhi.n	8001db8 <HAL_GPIO_Init+0xcc>
 8001d62:	2b12      	cmp	r3, #18
 8001d64:	d859      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d66:	a201      	add	r2, pc, #4	; (adr r2, 8001d6c <HAL_GPIO_Init+0x80>)
 8001d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6c:	08001de7 	.word	0x08001de7
 8001d70:	08001dc1 	.word	0x08001dc1
 8001d74:	08001dd3 	.word	0x08001dd3
 8001d78:	08001e15 	.word	0x08001e15
 8001d7c:	08001e1b 	.word	0x08001e1b
 8001d80:	08001e1b 	.word	0x08001e1b
 8001d84:	08001e1b 	.word	0x08001e1b
 8001d88:	08001e1b 	.word	0x08001e1b
 8001d8c:	08001e1b 	.word	0x08001e1b
 8001d90:	08001e1b 	.word	0x08001e1b
 8001d94:	08001e1b 	.word	0x08001e1b
 8001d98:	08001e1b 	.word	0x08001e1b
 8001d9c:	08001e1b 	.word	0x08001e1b
 8001da0:	08001e1b 	.word	0x08001e1b
 8001da4:	08001e1b 	.word	0x08001e1b
 8001da8:	08001e1b 	.word	0x08001e1b
 8001dac:	08001e1b 	.word	0x08001e1b
 8001db0:	08001dc9 	.word	0x08001dc9
 8001db4:	08001ddd 	.word	0x08001ddd
 8001db8:	4a79      	ldr	r2, [pc, #484]	; (8001fa0 <HAL_GPIO_Init+0x2b4>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d013      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dbe:	e02c      	b.n	8001e1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	623b      	str	r3, [r7, #32]
          break;
 8001dc6:	e029      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	623b      	str	r3, [r7, #32]
          break;
 8001dd0:	e024      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	3308      	adds	r3, #8
 8001dd8:	623b      	str	r3, [r7, #32]
          break;
 8001dda:	e01f      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	330c      	adds	r3, #12
 8001de2:	623b      	str	r3, [r7, #32]
          break;
 8001de4:	e01a      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d102      	bne.n	8001df4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dee:	2304      	movs	r3, #4
 8001df0:	623b      	str	r3, [r7, #32]
          break;
 8001df2:	e013      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d105      	bne.n	8001e08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dfc:	2308      	movs	r3, #8
 8001dfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	69fa      	ldr	r2, [r7, #28]
 8001e04:	611a      	str	r2, [r3, #16]
          break;
 8001e06:	e009      	b.n	8001e1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e08:	2308      	movs	r3, #8
 8001e0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	69fa      	ldr	r2, [r7, #28]
 8001e10:	615a      	str	r2, [r3, #20]
          break;
 8001e12:	e003      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
          break;
 8001e18:	e000      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          break;
 8001e1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	2bff      	cmp	r3, #255	; 0xff
 8001e20:	d801      	bhi.n	8001e26 <HAL_GPIO_Init+0x13a>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	e001      	b.n	8001e2a <HAL_GPIO_Init+0x13e>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3304      	adds	r3, #4
 8001e2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	2bff      	cmp	r3, #255	; 0xff
 8001e30:	d802      	bhi.n	8001e38 <HAL_GPIO_Init+0x14c>
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	e002      	b.n	8001e3e <HAL_GPIO_Init+0x152>
 8001e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3a:	3b08      	subs	r3, #8
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	210f      	movs	r1, #15
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	401a      	ands	r2, r3
 8001e50:	6a39      	ldr	r1, [r7, #32]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	fa01 f303 	lsl.w	r3, r1, r3
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f000 80b1 	beq.w	8001fce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e6c:	4b4d      	ldr	r3, [pc, #308]	; (8001fa4 <HAL_GPIO_Init+0x2b8>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a4c      	ldr	r2, [pc, #304]	; (8001fa4 <HAL_GPIO_Init+0x2b8>)
 8001e72:	f043 0301 	orr.w	r3, r3, #1
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b4a      	ldr	r3, [pc, #296]	; (8001fa4 <HAL_GPIO_Init+0x2b8>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e84:	4a48      	ldr	r2, [pc, #288]	; (8001fa8 <HAL_GPIO_Init+0x2bc>)
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e88:	089b      	lsrs	r3, r3, #2
 8001e8a:	3302      	adds	r3, #2
 8001e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	220f      	movs	r2, #15
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a40      	ldr	r2, [pc, #256]	; (8001fac <HAL_GPIO_Init+0x2c0>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d013      	beq.n	8001ed8 <HAL_GPIO_Init+0x1ec>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3f      	ldr	r2, [pc, #252]	; (8001fb0 <HAL_GPIO_Init+0x2c4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d00d      	beq.n	8001ed4 <HAL_GPIO_Init+0x1e8>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a3e      	ldr	r2, [pc, #248]	; (8001fb4 <HAL_GPIO_Init+0x2c8>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d007      	beq.n	8001ed0 <HAL_GPIO_Init+0x1e4>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a3d      	ldr	r2, [pc, #244]	; (8001fb8 <HAL_GPIO_Init+0x2cc>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d101      	bne.n	8001ecc <HAL_GPIO_Init+0x1e0>
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e006      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ecc:	2304      	movs	r3, #4
 8001ece:	e004      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	e002      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001edc:	f002 0203 	and.w	r2, r2, #3
 8001ee0:	0092      	lsls	r2, r2, #2
 8001ee2:	4093      	lsls	r3, r2
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eea:	492f      	ldr	r1, [pc, #188]	; (8001fa8 <HAL_GPIO_Init+0x2bc>)
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	3302      	adds	r3, #2
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f04:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	492c      	ldr	r1, [pc, #176]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	600b      	str	r3, [r1, #0]
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f12:	4b2a      	ldr	r3, [pc, #168]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	4928      	ldr	r1, [pc, #160]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f2c:	4b23      	ldr	r3, [pc, #140]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f2e:	685a      	ldr	r2, [r3, #4]
 8001f30:	4922      	ldr	r1, [pc, #136]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]
 8001f38:	e006      	b.n	8001f48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f3a:	4b20      	ldr	r3, [pc, #128]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	491e      	ldr	r1, [pc, #120]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d006      	beq.n	8001f62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f54:	4b19      	ldr	r3, [pc, #100]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	4918      	ldr	r1, [pc, #96]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	608b      	str	r3, [r1, #8]
 8001f60:	e006      	b.n	8001f70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f62:	4b16      	ldr	r3, [pc, #88]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f64:	689a      	ldr	r2, [r3, #8]
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	4914      	ldr	r1, [pc, #80]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d021      	beq.n	8001fc0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f7e:	68da      	ldr	r2, [r3, #12]
 8001f80:	490e      	ldr	r1, [pc, #56]	; (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	60cb      	str	r3, [r1, #12]
 8001f88:	e021      	b.n	8001fce <HAL_GPIO_Init+0x2e2>
 8001f8a:	bf00      	nop
 8001f8c:	10320000 	.word	0x10320000
 8001f90:	10310000 	.word	0x10310000
 8001f94:	10220000 	.word	0x10220000
 8001f98:	10210000 	.word	0x10210000
 8001f9c:	10120000 	.word	0x10120000
 8001fa0:	10110000 	.word	0x10110000
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40010000 	.word	0x40010000
 8001fac:	40010800 	.word	0x40010800
 8001fb0:	40010c00 	.word	0x40010c00
 8001fb4:	40011000 	.word	0x40011000
 8001fb8:	40011400 	.word	0x40011400
 8001fbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fc0:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <HAL_GPIO_Init+0x304>)
 8001fc2:	68da      	ldr	r2, [r3, #12]
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	4909      	ldr	r1, [pc, #36]	; (8001ff0 <HAL_GPIO_Init+0x304>)
 8001fca:	4013      	ands	r3, r2
 8001fcc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fda:	fa22 f303 	lsr.w	r3, r2, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f47f ae8e 	bne.w	8001d00 <HAL_GPIO_Init+0x14>
  }
}
 8001fe4:	bf00      	nop
 8001fe6:	bf00      	nop
 8001fe8:	372c      	adds	r7, #44	; 0x2c
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	40010400 	.word	0x40010400

08001ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	807b      	strh	r3, [r7, #2]
 8002000:	4613      	mov	r3, r2
 8002002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002004:	787b      	ldrb	r3, [r7, #1]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800200a:	887a      	ldrh	r2, [r7, #2]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002010:	e003      	b.n	800201a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002012:	887b      	ldrh	r3, [r7, #2]
 8002014:	041a      	lsls	r2, r3, #16
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	611a      	str	r2, [r3, #16]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e272      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 8087 	beq.w	8002152 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002044:	4b92      	ldr	r3, [pc, #584]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 030c 	and.w	r3, r3, #12
 800204c:	2b04      	cmp	r3, #4
 800204e:	d00c      	beq.n	800206a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002050:	4b8f      	ldr	r3, [pc, #572]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f003 030c 	and.w	r3, r3, #12
 8002058:	2b08      	cmp	r3, #8
 800205a:	d112      	bne.n	8002082 <HAL_RCC_OscConfig+0x5e>
 800205c:	4b8c      	ldr	r3, [pc, #560]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002064:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002068:	d10b      	bne.n	8002082 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800206a:	4b89      	ldr	r3, [pc, #548]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d06c      	beq.n	8002150 <HAL_RCC_OscConfig+0x12c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d168      	bne.n	8002150 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e24c      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800208a:	d106      	bne.n	800209a <HAL_RCC_OscConfig+0x76>
 800208c:	4b80      	ldr	r3, [pc, #512]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a7f      	ldr	r2, [pc, #508]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	e02e      	b.n	80020f8 <HAL_RCC_OscConfig+0xd4>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10c      	bne.n	80020bc <HAL_RCC_OscConfig+0x98>
 80020a2:	4b7b      	ldr	r3, [pc, #492]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a7a      	ldr	r2, [pc, #488]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020ac:	6013      	str	r3, [r2, #0]
 80020ae:	4b78      	ldr	r3, [pc, #480]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a77      	ldr	r2, [pc, #476]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020b8:	6013      	str	r3, [r2, #0]
 80020ba:	e01d      	b.n	80020f8 <HAL_RCC_OscConfig+0xd4>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020c4:	d10c      	bne.n	80020e0 <HAL_RCC_OscConfig+0xbc>
 80020c6:	4b72      	ldr	r3, [pc, #456]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a71      	ldr	r2, [pc, #452]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	4b6f      	ldr	r3, [pc, #444]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a6e      	ldr	r2, [pc, #440]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	e00b      	b.n	80020f8 <HAL_RCC_OscConfig+0xd4>
 80020e0:	4b6b      	ldr	r3, [pc, #428]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a6a      	ldr	r2, [pc, #424]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	4b68      	ldr	r3, [pc, #416]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a67      	ldr	r2, [pc, #412]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d013      	beq.n	8002128 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002100:	f7ff fc2c 	bl	800195c <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002108:	f7ff fc28 	bl	800195c <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b64      	cmp	r3, #100	; 0x64
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e200      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800211a:	4b5d      	ldr	r3, [pc, #372]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0f0      	beq.n	8002108 <HAL_RCC_OscConfig+0xe4>
 8002126:	e014      	b.n	8002152 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002128:	f7ff fc18 	bl	800195c <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002130:	f7ff fc14 	bl	800195c <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b64      	cmp	r3, #100	; 0x64
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e1ec      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002142:	4b53      	ldr	r3, [pc, #332]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1f0      	bne.n	8002130 <HAL_RCC_OscConfig+0x10c>
 800214e:	e000      	b.n	8002152 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d063      	beq.n	8002226 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800215e:	4b4c      	ldr	r3, [pc, #304]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f003 030c 	and.w	r3, r3, #12
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00b      	beq.n	8002182 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800216a:	4b49      	ldr	r3, [pc, #292]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	2b08      	cmp	r3, #8
 8002174:	d11c      	bne.n	80021b0 <HAL_RCC_OscConfig+0x18c>
 8002176:	4b46      	ldr	r3, [pc, #280]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d116      	bne.n	80021b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002182:	4b43      	ldr	r3, [pc, #268]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d005      	beq.n	800219a <HAL_RCC_OscConfig+0x176>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d001      	beq.n	800219a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e1c0      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219a:	4b3d      	ldr	r3, [pc, #244]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4939      	ldr	r1, [pc, #228]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ae:	e03a      	b.n	8002226 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d020      	beq.n	80021fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021b8:	4b36      	ldr	r3, [pc, #216]	; (8002294 <HAL_RCC_OscConfig+0x270>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021be:	f7ff fbcd 	bl	800195c <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c6:	f7ff fbc9 	bl	800195c <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e1a1      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d8:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e4:	4b2a      	ldr	r3, [pc, #168]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	4927      	ldr	r1, [pc, #156]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	600b      	str	r3, [r1, #0]
 80021f8:	e015      	b.n	8002226 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021fa:	4b26      	ldr	r3, [pc, #152]	; (8002294 <HAL_RCC_OscConfig+0x270>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002200:	f7ff fbac 	bl	800195c <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002208:	f7ff fba8 	bl	800195c <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e180      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800221a:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1f0      	bne.n	8002208 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b00      	cmp	r3, #0
 8002230:	d03a      	beq.n	80022a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d019      	beq.n	800226e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800223a:	4b17      	ldr	r3, [pc, #92]	; (8002298 <HAL_RCC_OscConfig+0x274>)
 800223c:	2201      	movs	r2, #1
 800223e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002240:	f7ff fb8c 	bl	800195c <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002248:	f7ff fb88 	bl	800195c <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e160      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800225a:	4b0d      	ldr	r3, [pc, #52]	; (8002290 <HAL_RCC_OscConfig+0x26c>)
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0f0      	beq.n	8002248 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002266:	2001      	movs	r0, #1
 8002268:	f000 fad8 	bl	800281c <RCC_Delay>
 800226c:	e01c      	b.n	80022a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <HAL_RCC_OscConfig+0x274>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002274:	f7ff fb72 	bl	800195c <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800227a:	e00f      	b.n	800229c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227c:	f7ff fb6e 	bl	800195c <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d908      	bls.n	800229c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e146      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000
 8002294:	42420000 	.word	0x42420000
 8002298:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800229c:	4b92      	ldr	r3, [pc, #584]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1e9      	bne.n	800227c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 80a6 	beq.w	8002402 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ba:	4b8b      	ldr	r3, [pc, #556]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10d      	bne.n	80022e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	4b88      	ldr	r3, [pc, #544]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	4a87      	ldr	r2, [pc, #540]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d0:	61d3      	str	r3, [r2, #28]
 80022d2:	4b85      	ldr	r3, [pc, #532]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022d4:	69db      	ldr	r3, [r3, #28]
 80022d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022da:	60bb      	str	r3, [r7, #8]
 80022dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022de:	2301      	movs	r3, #1
 80022e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e2:	4b82      	ldr	r3, [pc, #520]	; (80024ec <HAL_RCC_OscConfig+0x4c8>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d118      	bne.n	8002320 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ee:	4b7f      	ldr	r3, [pc, #508]	; (80024ec <HAL_RCC_OscConfig+0x4c8>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a7e      	ldr	r2, [pc, #504]	; (80024ec <HAL_RCC_OscConfig+0x4c8>)
 80022f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022fa:	f7ff fb2f 	bl	800195c <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002302:	f7ff fb2b 	bl	800195c <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b64      	cmp	r3, #100	; 0x64
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e103      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002314:	4b75      	ldr	r3, [pc, #468]	; (80024ec <HAL_RCC_OscConfig+0x4c8>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f0      	beq.n	8002302 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d106      	bne.n	8002336 <HAL_RCC_OscConfig+0x312>
 8002328:	4b6f      	ldr	r3, [pc, #444]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	4a6e      	ldr	r2, [pc, #440]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800232e:	f043 0301 	orr.w	r3, r3, #1
 8002332:	6213      	str	r3, [r2, #32]
 8002334:	e02d      	b.n	8002392 <HAL_RCC_OscConfig+0x36e>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10c      	bne.n	8002358 <HAL_RCC_OscConfig+0x334>
 800233e:	4b6a      	ldr	r3, [pc, #424]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4a69      	ldr	r2, [pc, #420]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002344:	f023 0301 	bic.w	r3, r3, #1
 8002348:	6213      	str	r3, [r2, #32]
 800234a:	4b67      	ldr	r3, [pc, #412]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a66      	ldr	r2, [pc, #408]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002350:	f023 0304 	bic.w	r3, r3, #4
 8002354:	6213      	str	r3, [r2, #32]
 8002356:	e01c      	b.n	8002392 <HAL_RCC_OscConfig+0x36e>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	2b05      	cmp	r3, #5
 800235e:	d10c      	bne.n	800237a <HAL_RCC_OscConfig+0x356>
 8002360:	4b61      	ldr	r3, [pc, #388]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4a60      	ldr	r2, [pc, #384]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002366:	f043 0304 	orr.w	r3, r3, #4
 800236a:	6213      	str	r3, [r2, #32]
 800236c:	4b5e      	ldr	r3, [pc, #376]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	4a5d      	ldr	r2, [pc, #372]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6213      	str	r3, [r2, #32]
 8002378:	e00b      	b.n	8002392 <HAL_RCC_OscConfig+0x36e>
 800237a:	4b5b      	ldr	r3, [pc, #364]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	4a5a      	ldr	r2, [pc, #360]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002380:	f023 0301 	bic.w	r3, r3, #1
 8002384:	6213      	str	r3, [r2, #32]
 8002386:	4b58      	ldr	r3, [pc, #352]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	4a57      	ldr	r2, [pc, #348]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800238c:	f023 0304 	bic.w	r3, r3, #4
 8002390:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d015      	beq.n	80023c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239a:	f7ff fadf 	bl	800195c <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a0:	e00a      	b.n	80023b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a2:	f7ff fadb 	bl	800195c <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e0b1      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023b8:	4b4b      	ldr	r3, [pc, #300]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0ee      	beq.n	80023a2 <HAL_RCC_OscConfig+0x37e>
 80023c4:	e014      	b.n	80023f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c6:	f7ff fac9 	bl	800195c <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023cc:	e00a      	b.n	80023e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ce:	f7ff fac5 	bl	800195c <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80023dc:	4293      	cmp	r3, r2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e09b      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023e4:	4b40      	ldr	r3, [pc, #256]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1ee      	bne.n	80023ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d105      	bne.n	8002402 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023f6:	4b3c      	ldr	r3, [pc, #240]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4a3b      	ldr	r2, [pc, #236]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002400:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8087 	beq.w	800251a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800240c:	4b36      	ldr	r3, [pc, #216]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 030c 	and.w	r3, r3, #12
 8002414:	2b08      	cmp	r3, #8
 8002416:	d061      	beq.n	80024dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	2b02      	cmp	r3, #2
 800241e:	d146      	bne.n	80024ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002420:	4b33      	ldr	r3, [pc, #204]	; (80024f0 <HAL_RCC_OscConfig+0x4cc>)
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002426:	f7ff fa99 	bl	800195c <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242e:	f7ff fa95 	bl	800195c <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e06d      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002440:	4b29      	ldr	r3, [pc, #164]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f0      	bne.n	800242e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002454:	d108      	bne.n	8002468 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002456:	4b24      	ldr	r3, [pc, #144]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	4921      	ldr	r1, [pc, #132]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002468:	4b1f      	ldr	r3, [pc, #124]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a19      	ldr	r1, [r3, #32]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002478:	430b      	orrs	r3, r1
 800247a:	491b      	ldr	r1, [pc, #108]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800247c:	4313      	orrs	r3, r2
 800247e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002480:	4b1b      	ldr	r3, [pc, #108]	; (80024f0 <HAL_RCC_OscConfig+0x4cc>)
 8002482:	2201      	movs	r2, #1
 8002484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002486:	f7ff fa69 	bl	800195c <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800248c:	e008      	b.n	80024a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800248e:	f7ff fa65 	bl	800195c <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e03d      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024a0:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0f0      	beq.n	800248e <HAL_RCC_OscConfig+0x46a>
 80024ac:	e035      	b.n	800251a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <HAL_RCC_OscConfig+0x4cc>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b4:	f7ff fa52 	bl	800195c <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024bc:	f7ff fa4e 	bl	800195c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e026      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ce:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x498>
 80024da:	e01e      	b.n	800251a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69db      	ldr	r3, [r3, #28]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d107      	bne.n	80024f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e019      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40007000 	.word	0x40007000
 80024f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024f4:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_RCC_OscConfig+0x500>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	429a      	cmp	r2, r3
 8002506:	d106      	bne.n	8002516 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002512:	429a      	cmp	r2, r3
 8002514:	d001      	beq.n	800251a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e000      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40021000 	.word	0x40021000

08002528 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0d0      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800253c:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0307 	and.w	r3, r3, #7
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	429a      	cmp	r2, r3
 8002548:	d910      	bls.n	800256c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254a:	4b67      	ldr	r3, [pc, #412]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f023 0207 	bic.w	r2, r3, #7
 8002552:	4965      	ldr	r1, [pc, #404]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	4313      	orrs	r3, r2
 8002558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255a:	4b63      	ldr	r3, [pc, #396]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	429a      	cmp	r2, r3
 8002566:	d001      	beq.n	800256c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e0b8      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d020      	beq.n	80025ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002584:	4b59      	ldr	r3, [pc, #356]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	4a58      	ldr	r2, [pc, #352]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800258e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800259c:	4b53      	ldr	r3, [pc, #332]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	4a52      	ldr	r2, [pc, #328]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a8:	4b50      	ldr	r3, [pc, #320]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	494d      	ldr	r1, [pc, #308]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d040      	beq.n	8002648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ce:	4b47      	ldr	r3, [pc, #284]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d115      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e07f      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d107      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e6:	4b41      	ldr	r3, [pc, #260]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d109      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e073      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f6:	4b3d      	ldr	r3, [pc, #244]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e06b      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002606:	4b39      	ldr	r3, [pc, #228]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f023 0203 	bic.w	r2, r3, #3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4936      	ldr	r1, [pc, #216]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002614:	4313      	orrs	r3, r2
 8002616:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002618:	f7ff f9a0 	bl	800195c <HAL_GetTick>
 800261c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	e00a      	b.n	8002636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002620:	f7ff f99c 	bl	800195c <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	f241 3288 	movw	r2, #5000	; 0x1388
 800262e:	4293      	cmp	r3, r2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e053      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002636:	4b2d      	ldr	r3, [pc, #180]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f003 020c 	and.w	r2, r3, #12
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	429a      	cmp	r2, r3
 8002646:	d1eb      	bne.n	8002620 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002648:	4b27      	ldr	r3, [pc, #156]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d210      	bcs.n	8002678 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002656:	4b24      	ldr	r3, [pc, #144]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f023 0207 	bic.w	r2, r3, #7
 800265e:	4922      	ldr	r1, [pc, #136]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	4313      	orrs	r3, r2
 8002664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	4b20      	ldr	r3, [pc, #128]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d001      	beq.n	8002678 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e032      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d008      	beq.n	8002696 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002684:	4b19      	ldr	r3, [pc, #100]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4916      	ldr	r1, [pc, #88]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002692:	4313      	orrs	r3, r2
 8002694:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d009      	beq.n	80026b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026a2:	4b12      	ldr	r3, [pc, #72]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	490e      	ldr	r1, [pc, #56]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026b6:	f000 f821 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 80026ba:	4602      	mov	r2, r0
 80026bc:	4b0b      	ldr	r3, [pc, #44]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	091b      	lsrs	r3, r3, #4
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	490a      	ldr	r1, [pc, #40]	; (80026f0 <HAL_RCC_ClockConfig+0x1c8>)
 80026c8:	5ccb      	ldrb	r3, [r1, r3]
 80026ca:	fa22 f303 	lsr.w	r3, r2, r3
 80026ce:	4a09      	ldr	r2, [pc, #36]	; (80026f4 <HAL_RCC_ClockConfig+0x1cc>)
 80026d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026d2:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <HAL_RCC_ClockConfig+0x1d0>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff f8fe 	bl	80018d8 <HAL_InitTick>

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40022000 	.word	0x40022000
 80026ec:	40021000 	.word	0x40021000
 80026f0:	08007c48 	.word	0x08007c48
 80026f4:	20000094 	.word	0x20000094
 80026f8:	20000098 	.word	0x20000098

080026fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026fc:	b490      	push	{r4, r7}
 80026fe:	b08a      	sub	sp, #40	; 0x28
 8002700:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002702:	4b29      	ldr	r3, [pc, #164]	; (80027a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002704:	1d3c      	adds	r4, r7, #4
 8002706:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002708:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800270c:	f240 2301 	movw	r3, #513	; 0x201
 8002710:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
 8002716:	2300      	movs	r3, #0
 8002718:	61bb      	str	r3, [r7, #24]
 800271a:	2300      	movs	r3, #0
 800271c:	627b      	str	r3, [r7, #36]	; 0x24
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002722:	2300      	movs	r3, #0
 8002724:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002726:	4b21      	ldr	r3, [pc, #132]	; (80027ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f003 030c 	and.w	r3, r3, #12
 8002732:	2b04      	cmp	r3, #4
 8002734:	d002      	beq.n	800273c <HAL_RCC_GetSysClockFreq+0x40>
 8002736:	2b08      	cmp	r3, #8
 8002738:	d003      	beq.n	8002742 <HAL_RCC_GetSysClockFreq+0x46>
 800273a:	e02b      	b.n	8002794 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800273c:	4b1c      	ldr	r3, [pc, #112]	; (80027b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800273e:	623b      	str	r3, [r7, #32]
      break;
 8002740:	e02b      	b.n	800279a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	0c9b      	lsrs	r3, r3, #18
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	3328      	adds	r3, #40	; 0x28
 800274c:	443b      	add	r3, r7
 800274e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002752:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d012      	beq.n	8002784 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800275e:	4b13      	ldr	r3, [pc, #76]	; (80027ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	0c5b      	lsrs	r3, r3, #17
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	3328      	adds	r3, #40	; 0x28
 800276a:	443b      	add	r3, r7
 800276c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002770:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	4a0e      	ldr	r2, [pc, #56]	; (80027b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002776:	fb03 f202 	mul.w	r2, r3, r2
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
 8002782:	e004      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	4a0b      	ldr	r2, [pc, #44]	; (80027b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002788:	fb02 f303 	mul.w	r3, r2, r3
 800278c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002790:	623b      	str	r3, [r7, #32]
      break;
 8002792:	e002      	b.n	800279a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002796:	623b      	str	r3, [r7, #32]
      break;
 8002798:	bf00      	nop
    }
  }
  return sysclockfreq;
 800279a:	6a3b      	ldr	r3, [r7, #32]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3728      	adds	r7, #40	; 0x28
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc90      	pop	{r4, r7}
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	08007c34 	.word	0x08007c34
 80027ac:	40021000 	.word	0x40021000
 80027b0:	007a1200 	.word	0x007a1200
 80027b4:	003d0900 	.word	0x003d0900

080027b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027bc:	4b02      	ldr	r3, [pc, #8]	; (80027c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80027be:	681b      	ldr	r3, [r3, #0]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr
 80027c8:	20000094 	.word	0x20000094

080027cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027d0:	f7ff fff2 	bl	80027b8 <HAL_RCC_GetHCLKFreq>
 80027d4:	4602      	mov	r2, r0
 80027d6:	4b05      	ldr	r3, [pc, #20]	; (80027ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	0a1b      	lsrs	r3, r3, #8
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	4903      	ldr	r1, [pc, #12]	; (80027f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027e2:	5ccb      	ldrb	r3, [r1, r3]
 80027e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40021000 	.word	0x40021000
 80027f0:	08007c58 	.word	0x08007c58

080027f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027f8:	f7ff ffde 	bl	80027b8 <HAL_RCC_GetHCLKFreq>
 80027fc:	4602      	mov	r2, r0
 80027fe:	4b05      	ldr	r3, [pc, #20]	; (8002814 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	0adb      	lsrs	r3, r3, #11
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	4903      	ldr	r1, [pc, #12]	; (8002818 <HAL_RCC_GetPCLK2Freq+0x24>)
 800280a:	5ccb      	ldrb	r3, [r1, r3]
 800280c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002810:	4618      	mov	r0, r3
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40021000 	.word	0x40021000
 8002818:	08007c58 	.word	0x08007c58

0800281c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002824:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <RCC_Delay+0x34>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a0a      	ldr	r2, [pc, #40]	; (8002854 <RCC_Delay+0x38>)
 800282a:	fba2 2303 	umull	r2, r3, r2, r3
 800282e:	0a5b      	lsrs	r3, r3, #9
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	fb02 f303 	mul.w	r3, r2, r3
 8002836:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002838:	bf00      	nop
  }
  while (Delay --);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	1e5a      	subs	r2, r3, #1
 800283e:	60fa      	str	r2, [r7, #12]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1f9      	bne.n	8002838 <RCC_Delay+0x1c>
}
 8002844:	bf00      	nop
 8002846:	bf00      	nop
 8002848:	3714      	adds	r7, #20
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr
 8002850:	20000094 	.word	0x20000094
 8002854:	10624dd3 	.word	0x10624dd3

08002858 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e041      	b.n	80028ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d106      	bne.n	8002884 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7fe ff0c 	bl	800169c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2202      	movs	r2, #2
 8002888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3304      	adds	r3, #4
 8002894:	4619      	mov	r1, r3
 8002896:	4610      	mov	r0, r2
 8002898:	f000 fa70 	bl	8002d7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
	...

080028f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b01      	cmp	r3, #1
 800290a:	d001      	beq.n	8002910 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e03a      	b.n	8002986 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2202      	movs	r2, #2
 8002914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0201 	orr.w	r2, r2, #1
 8002926:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a18      	ldr	r2, [pc, #96]	; (8002990 <HAL_TIM_Base_Start_IT+0x98>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d00e      	beq.n	8002950 <HAL_TIM_Base_Start_IT+0x58>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800293a:	d009      	beq.n	8002950 <HAL_TIM_Base_Start_IT+0x58>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a14      	ldr	r2, [pc, #80]	; (8002994 <HAL_TIM_Base_Start_IT+0x9c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d004      	beq.n	8002950 <HAL_TIM_Base_Start_IT+0x58>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a13      	ldr	r2, [pc, #76]	; (8002998 <HAL_TIM_Base_Start_IT+0xa0>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d111      	bne.n	8002974 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2b06      	cmp	r3, #6
 8002960:	d010      	beq.n	8002984 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f042 0201 	orr.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002972:	e007      	b.n	8002984 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f042 0201 	orr.w	r2, r2, #1
 8002982:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr
 8002990:	40012c00 	.word	0x40012c00
 8002994:	40000400 	.word	0x40000400
 8002998:	40000800 	.word	0x40000800

0800299c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d122      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d11b      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0202 	mvn.w	r2, #2
 80029c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f003 0303 	and.w	r3, r3, #3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f9b1 	bl	8002d46 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f9a4 	bl	8002d34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f9b3 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	d122      	bne.n	8002a4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b04      	cmp	r3, #4
 8002a12:	d11b      	bne.n	8002a4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0204 	mvn.w	r2, #4
 8002a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2202      	movs	r2, #2
 8002a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f987 	bl	8002d46 <HAL_TIM_IC_CaptureCallback>
 8002a38:	e005      	b.n	8002a46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f97a 	bl	8002d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f989 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f003 0308 	and.w	r3, r3, #8
 8002a56:	2b08      	cmp	r3, #8
 8002a58:	d122      	bne.n	8002aa0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f003 0308 	and.w	r3, r3, #8
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d11b      	bne.n	8002aa0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f06f 0208 	mvn.w	r2, #8
 8002a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2204      	movs	r2, #4
 8002a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f95d 	bl	8002d46 <HAL_TIM_IC_CaptureCallback>
 8002a8c:	e005      	b.n	8002a9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f950 	bl	8002d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f95f 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b10      	cmp	r3, #16
 8002aac:	d122      	bne.n	8002af4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0310 	and.w	r3, r3, #16
 8002ab8:	2b10      	cmp	r3, #16
 8002aba:	d11b      	bne.n	8002af4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f06f 0210 	mvn.w	r2, #16
 8002ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2208      	movs	r2, #8
 8002aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f933 	bl	8002d46 <HAL_TIM_IC_CaptureCallback>
 8002ae0:	e005      	b.n	8002aee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 f926 	bl	8002d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f935 	bl	8002d58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d10e      	bne.n	8002b20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d107      	bne.n	8002b20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f06f 0201 	mvn.w	r2, #1
 8002b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fe fa52 	bl	8000fc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b2a:	2b80      	cmp	r3, #128	; 0x80
 8002b2c:	d10e      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b38:	2b80      	cmp	r3, #128	; 0x80
 8002b3a:	d107      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 fa77 	bl	800303a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b56:	2b40      	cmp	r3, #64	; 0x40
 8002b58:	d10e      	bne.n	8002b78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b64:	2b40      	cmp	r3, #64	; 0x40
 8002b66:	d107      	bne.n	8002b78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f8f9 	bl	8002d6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	f003 0320 	and.w	r3, r3, #32
 8002b82:	2b20      	cmp	r3, #32
 8002b84:	d10e      	bne.n	8002ba4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	f003 0320 	and.w	r3, r3, #32
 8002b90:	2b20      	cmp	r3, #32
 8002b92:	d107      	bne.n	8002ba4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0220 	mvn.w	r2, #32
 8002b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fa42 	bl	8003028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d101      	bne.n	8002bc4 <HAL_TIM_ConfigClockSource+0x18>
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	e0b3      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x180>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2202      	movs	r2, #2
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002be2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bfc:	d03e      	beq.n	8002c7c <HAL_TIM_ConfigClockSource+0xd0>
 8002bfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c02:	f200 8087 	bhi.w	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c0a:	f000 8085 	beq.w	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c12:	d87f      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c14:	2b70      	cmp	r3, #112	; 0x70
 8002c16:	d01a      	beq.n	8002c4e <HAL_TIM_ConfigClockSource+0xa2>
 8002c18:	2b70      	cmp	r3, #112	; 0x70
 8002c1a:	d87b      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c1c:	2b60      	cmp	r3, #96	; 0x60
 8002c1e:	d050      	beq.n	8002cc2 <HAL_TIM_ConfigClockSource+0x116>
 8002c20:	2b60      	cmp	r3, #96	; 0x60
 8002c22:	d877      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c24:	2b50      	cmp	r3, #80	; 0x50
 8002c26:	d03c      	beq.n	8002ca2 <HAL_TIM_ConfigClockSource+0xf6>
 8002c28:	2b50      	cmp	r3, #80	; 0x50
 8002c2a:	d873      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c2c:	2b40      	cmp	r3, #64	; 0x40
 8002c2e:	d058      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x136>
 8002c30:	2b40      	cmp	r3, #64	; 0x40
 8002c32:	d86f      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c34:	2b30      	cmp	r3, #48	; 0x30
 8002c36:	d064      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x156>
 8002c38:	2b30      	cmp	r3, #48	; 0x30
 8002c3a:	d86b      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c3c:	2b20      	cmp	r3, #32
 8002c3e:	d060      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x156>
 8002c40:	2b20      	cmp	r3, #32
 8002c42:	d867      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d05c      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x156>
 8002c48:	2b10      	cmp	r3, #16
 8002c4a:	d05a      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002c4c:	e062      	b.n	8002d14 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6818      	ldr	r0, [r3, #0]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	6899      	ldr	r1, [r3, #8]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f000 f966 	bl	8002f2e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c70:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	609a      	str	r2, [r3, #8]
      break;
 8002c7a:	e04e      	b.n	8002d1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	6899      	ldr	r1, [r3, #8]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	f000 f94f 	bl	8002f2e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c9e:	609a      	str	r2, [r3, #8]
      break;
 8002ca0:	e03b      	b.n	8002d1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6818      	ldr	r0, [r3, #0]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	6859      	ldr	r1, [r3, #4]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	f000 f8c6 	bl	8002e40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2150      	movs	r1, #80	; 0x50
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 f91d 	bl	8002efa <TIM_ITRx_SetConfig>
      break;
 8002cc0:	e02b      	b.n	8002d1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6818      	ldr	r0, [r3, #0]
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	6859      	ldr	r1, [r3, #4]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	f000 f8e4 	bl	8002e9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2160      	movs	r1, #96	; 0x60
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 f90d 	bl	8002efa <TIM_ITRx_SetConfig>
      break;
 8002ce0:	e01b      	b.n	8002d1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	6859      	ldr	r1, [r3, #4]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f000 f8a6 	bl	8002e40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2140      	movs	r1, #64	; 0x40
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 f8fd 	bl	8002efa <TIM_ITRx_SetConfig>
      break;
 8002d00:	e00b      	b.n	8002d1a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	f000 f8f4 	bl	8002efa <TIM_ITRx_SetConfig>
        break;
 8002d12:	e002      	b.n	8002d1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002d14:	bf00      	nop
 8002d16:	e000      	b.n	8002d1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002d18:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr

08002d46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bc80      	pop	{r7}
 8002d68:	4770      	bx	lr

08002d6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr

08002d7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a29      	ldr	r2, [pc, #164]	; (8002e34 <TIM_Base_SetConfig+0xb8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d00b      	beq.n	8002dac <TIM_Base_SetConfig+0x30>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9a:	d007      	beq.n	8002dac <TIM_Base_SetConfig+0x30>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a26      	ldr	r2, [pc, #152]	; (8002e38 <TIM_Base_SetConfig+0xbc>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d003      	beq.n	8002dac <TIM_Base_SetConfig+0x30>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a25      	ldr	r2, [pc, #148]	; (8002e3c <TIM_Base_SetConfig+0xc0>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d108      	bne.n	8002dbe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002db2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a1c      	ldr	r2, [pc, #112]	; (8002e34 <TIM_Base_SetConfig+0xb8>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d00b      	beq.n	8002dde <TIM_Base_SetConfig+0x62>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dcc:	d007      	beq.n	8002dde <TIM_Base_SetConfig+0x62>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a19      	ldr	r2, [pc, #100]	; (8002e38 <TIM_Base_SetConfig+0xbc>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d003      	beq.n	8002dde <TIM_Base_SetConfig+0x62>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a18      	ldr	r2, [pc, #96]	; (8002e3c <TIM_Base_SetConfig+0xc0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d108      	bne.n	8002df0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a07      	ldr	r2, [pc, #28]	; (8002e34 <TIM_Base_SetConfig+0xb8>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d103      	bne.n	8002e24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	691a      	ldr	r2, [r3, #16]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	615a      	str	r2, [r3, #20]
}
 8002e2a:	bf00      	nop
 8002e2c:	3714      	adds	r7, #20
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr
 8002e34:	40012c00 	.word	0x40012c00
 8002e38:	40000400 	.word	0x40000400
 8002e3c:	40000800 	.word	0x40000800

08002e40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6a1b      	ldr	r3, [r3, #32]
 8002e56:	f023 0201 	bic.w	r2, r3, #1
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	011b      	lsls	r3, r3, #4
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	f023 030a 	bic.w	r3, r3, #10
 8002e7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	621a      	str	r2, [r3, #32]
}
 8002e92:	bf00      	nop
 8002e94:	371c      	adds	r7, #28
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr

08002e9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b087      	sub	sp, #28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6a1b      	ldr	r3, [r3, #32]
 8002eac:	f023 0210 	bic.w	r2, r3, #16
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ec6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	031b      	lsls	r3, r3, #12
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ed8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	011b      	lsls	r3, r3, #4
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	621a      	str	r2, [r3, #32]
}
 8002ef0:	bf00      	nop
 8002ef2:	371c      	adds	r7, #28
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr

08002efa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b085      	sub	sp, #20
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	f043 0307 	orr.w	r3, r3, #7
 8002f1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	609a      	str	r2, [r3, #8]
}
 8002f24:	bf00      	nop
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr

08002f2e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b087      	sub	sp, #28
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
 8002f3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f48:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	021a      	lsls	r2, r3, #8
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	431a      	orrs	r2, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	609a      	str	r2, [r3, #8]
}
 8002f62:	bf00      	nop
 8002f64:	371c      	adds	r7, #28
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr

08002f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d101      	bne.n	8002f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f80:	2302      	movs	r3, #2
 8002f82:	e046      	b.n	8003012 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002faa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a16      	ldr	r2, [pc, #88]	; (800301c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d00e      	beq.n	8002fe6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd0:	d009      	beq.n	8002fe6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a12      	ldr	r2, [pc, #72]	; (8003020 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d004      	beq.n	8002fe6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a10      	ldr	r2, [pc, #64]	; (8003024 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d10c      	bne.n	8003000 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	40012c00 	.word	0x40012c00
 8003020:	40000400 	.word	0x40000400
 8003024:	40000800 	.word	0x40000800

08003028 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr

0800304c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e03f      	b.n	80030de <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7fe fb6e 	bl	8001754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2224      	movs	r2, #36	; 0x24
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800308e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 fbe5 	bl	8003860 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	691a      	ldr	r2, [r3, #16]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80030b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68da      	ldr	r2, [r3, #12]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2220      	movs	r2, #32
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b085      	sub	sp, #20
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	4613      	mov	r3, r2
 80030f2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	d130      	bne.n	8003162 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d002      	beq.n	800310c <HAL_UART_Transmit_IT+0x26>
 8003106:	88fb      	ldrh	r3, [r7, #6]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e029      	b.n	8003164 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003116:	2b01      	cmp	r3, #1
 8003118:	d101      	bne.n	800311e <HAL_UART_Transmit_IT+0x38>
 800311a:	2302      	movs	r3, #2
 800311c:	e022      	b.n	8003164 <HAL_UART_Transmit_IT+0x7e>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2201      	movs	r2, #1
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	88fa      	ldrh	r2, [r7, #6]
 8003130:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	88fa      	ldrh	r2, [r7, #6]
 8003136:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2221      	movs	r2, #33	; 0x21
 8003142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68da      	ldr	r2, [r3, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800315c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	e000      	b.n	8003164 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003162:	2302      	movs	r3, #2
  }
}
 8003164:	4618      	mov	r0, r3
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr

0800316e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b084      	sub	sp, #16
 8003172:	af00      	add	r7, sp, #0
 8003174:	60f8      	str	r0, [r7, #12]
 8003176:	60b9      	str	r1, [r7, #8]
 8003178:	4613      	mov	r3, r2
 800317a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b20      	cmp	r3, #32
 8003186:	d11d      	bne.n	80031c4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <HAL_UART_Receive_IT+0x26>
 800318e:	88fb      	ldrh	r3, [r7, #6]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e016      	b.n	80031c6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_UART_Receive_IT+0x38>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e00f      	b.n	80031c6 <HAL_UART_Receive_IT+0x58>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80031b4:	88fb      	ldrh	r3, [r7, #6]
 80031b6:	461a      	mov	r2, r3
 80031b8:	68b9      	ldr	r1, [r7, #8]
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 f9c6 	bl	800354c <UART_Start_Receive_IT>
 80031c0:	4603      	mov	r3, r0
 80031c2:	e000      	b.n	80031c6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80031c4:	2302      	movs	r3, #2
  }
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08a      	sub	sp, #40	; 0x28
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10d      	bne.n	8003222 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	d008      	beq.n	8003222 <HAL_UART_IRQHandler+0x52>
 8003210:	6a3b      	ldr	r3, [r7, #32]
 8003212:	f003 0320 	and.w	r3, r3, #32
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fa76 	bl	800370c <UART_Receive_IT>
      return;
 8003220:	e17b      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80b1 	beq.w	800338c <HAL_UART_IRQHandler+0x1bc>
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b00      	cmp	r3, #0
 8003232:	d105      	bne.n	8003240 <HAL_UART_IRQHandler+0x70>
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800323a:	2b00      	cmp	r3, #0
 800323c:	f000 80a6 	beq.w	800338c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_UART_IRQHandler+0x90>
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	f043 0201 	orr.w	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_UART_IRQHandler+0xb0>
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d005      	beq.n	8003280 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003278:	f043 0202 	orr.w	r2, r3, #2
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00a      	beq.n	80032a0 <HAL_UART_IRQHandler+0xd0>
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d005      	beq.n	80032a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	f043 0204 	orr.w	r2, r3, #4
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00f      	beq.n	80032ca <HAL_UART_IRQHandler+0xfa>
 80032aa:	6a3b      	ldr	r3, [r7, #32]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d104      	bne.n	80032be <HAL_UART_IRQHandler+0xee>
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f043 0208 	orr.w	r2, r3, #8
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f000 811e 	beq.w	8003510 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d6:	f003 0320 	and.w	r3, r3, #32
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d007      	beq.n	80032ee <HAL_UART_IRQHandler+0x11e>
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	f003 0320 	and.w	r3, r3, #32
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f000 fa0f 	bl	800370c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	bf14      	ite	ne
 80032fc:	2301      	movne	r3, #1
 80032fe:	2300      	moveq	r3, #0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	f003 0308 	and.w	r3, r3, #8
 800330c:	2b00      	cmp	r3, #0
 800330e:	d102      	bne.n	8003316 <HAL_UART_IRQHandler+0x146>
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d031      	beq.n	800337a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f951 	bl	80035be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003326:	2b00      	cmp	r3, #0
 8003328:	d023      	beq.n	8003372 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	695a      	ldr	r2, [r3, #20]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003338:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333e:	2b00      	cmp	r3, #0
 8003340:	d013      	beq.n	800336a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003346:	4a76      	ldr	r2, [pc, #472]	; (8003520 <HAL_UART_IRQHandler+0x350>)
 8003348:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe fc56 	bl	8001c00 <HAL_DMA_Abort_IT>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d016      	beq.n	8003388 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003364:	4610      	mov	r0, r2
 8003366:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003368:	e00e      	b.n	8003388 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f8da 	bl	8003524 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003370:	e00a      	b.n	8003388 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f8d6 	bl	8003524 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003378:	e006      	b.n	8003388 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f8d2 	bl	8003524 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003386:	e0c3      	b.n	8003510 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003388:	bf00      	nop
    return;
 800338a:	e0c1      	b.n	8003510 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003390:	2b01      	cmp	r3, #1
 8003392:	f040 80a1 	bne.w	80034d8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 809b 	beq.w	80034d8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80033a2:	6a3b      	ldr	r3, [r7, #32]
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 8095 	beq.w	80034d8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d04e      	beq.n	8003470 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80033dc:	8a3b      	ldrh	r3, [r7, #16]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 8098 	beq.w	8003514 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033e8:	8a3a      	ldrh	r2, [r7, #16]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	f080 8092 	bcs.w	8003514 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	8a3a      	ldrh	r2, [r7, #16]
 80033f4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	2b20      	cmp	r3, #32
 80033fe:	d02b      	beq.n	8003458 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800340e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695a      	ldr	r2, [r3, #20]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0201 	bic.w	r2, r2, #1
 800341e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	695a      	ldr	r2, [r3, #20]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800342e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2220      	movs	r2, #32
 8003434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0210 	bic.w	r2, r2, #16
 800344c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003452:	4618      	mov	r0, r3
 8003454:	f7fe fb99 	bl	8001b8a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003460:	b29b      	uxth	r3, r3
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	b29b      	uxth	r3, r3
 8003466:	4619      	mov	r1, r3
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 f864 	bl	8003536 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800346e:	e051      	b.n	8003514 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003478:	b29b      	uxth	r3, r3
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003482:	b29b      	uxth	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d047      	beq.n	8003518 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003488:	8a7b      	ldrh	r3, [r7, #18]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d044      	beq.n	8003518 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800349c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	695a      	ldr	r2, [r3, #20]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2220      	movs	r2, #32
 80034b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0210 	bic.w	r2, r2, #16
 80034ca:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034cc:	8a7b      	ldrh	r3, [r7, #18]
 80034ce:	4619      	mov	r1, r3
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f830 	bl	8003536 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80034d6:	e01f      	b.n	8003518 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d008      	beq.n	80034f4 <HAL_UART_IRQHandler+0x324>
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f8a6 	bl	800363e <UART_Transmit_IT>
    return;
 80034f2:	e012      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00d      	beq.n	800351a <HAL_UART_IRQHandler+0x34a>
 80034fe:	6a3b      	ldr	r3, [r7, #32]
 8003500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d008      	beq.n	800351a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 f8e7 	bl	80036dc <UART_EndTransmit_IT>
    return;
 800350e:	e004      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
    return;
 8003510:	bf00      	nop
 8003512:	e002      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
      return;
 8003514:	bf00      	nop
 8003516:	e000      	b.n	800351a <HAL_UART_IRQHandler+0x34a>
      return;
 8003518:	bf00      	nop
  }
}
 800351a:	3728      	adds	r7, #40	; 0x28
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	08003617 	.word	0x08003617

08003524 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr

08003536 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
 800353e:	460b      	mov	r3, r1
 8003540:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	bc80      	pop	{r7}
 800354a:	4770      	bx	lr

0800354c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	4613      	mov	r3, r2
 8003558:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	88fa      	ldrh	r2, [r7, #6]
 8003564:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	88fa      	ldrh	r2, [r7, #6]
 800356a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2222      	movs	r2, #34	; 0x22
 8003576:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003590:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695a      	ldr	r2, [r3, #20]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0201 	orr.w	r2, r2, #1
 80035a0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68da      	ldr	r2, [r3, #12]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f042 0220 	orr.w	r2, r2, #32
 80035b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68da      	ldr	r2, [r3, #12]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80035d4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	695a      	ldr	r2, [r3, #20]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 0201 	bic.w	r2, r2, #1
 80035e4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d107      	bne.n	80035fe <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0210 	bic.w	r2, r2, #16
 80035fc:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2220      	movs	r2, #32
 8003602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr

08003616 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b084      	sub	sp, #16
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003622:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f7ff ff77 	bl	8003524 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800363e:	b480      	push	{r7}
 8003640:	b085      	sub	sp, #20
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b21      	cmp	r3, #33	; 0x21
 8003650:	d13e      	bne.n	80036d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800365a:	d114      	bne.n	8003686 <UART_Transmit_IT+0x48>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d110      	bne.n	8003686 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	881b      	ldrh	r3, [r3, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003678:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	1c9a      	adds	r2, r3, #2
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	621a      	str	r2, [r3, #32]
 8003684:	e008      	b.n	8003698 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	1c59      	adds	r1, r3, #1
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6211      	str	r1, [r2, #32]
 8003690:	781a      	ldrb	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800369c:	b29b      	uxth	r3, r3
 800369e:	3b01      	subs	r3, #1
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	4619      	mov	r1, r3
 80036a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10f      	bne.n	80036cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80036cc:	2300      	movs	r3, #0
 80036ce:	e000      	b.n	80036d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80036d0:	2302      	movs	r3, #2
  }
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr

080036dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f7fd fc51 	bl	8000fa4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b22      	cmp	r3, #34	; 0x22
 800371e:	f040 8099 	bne.w	8003854 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800372a:	d117      	bne.n	800375c <UART_Receive_IT+0x50>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d113      	bne.n	800375c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	b29b      	uxth	r3, r3
 8003746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800374a:	b29a      	uxth	r2, r3
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003754:	1c9a      	adds	r2, r3, #2
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	629a      	str	r2, [r3, #40]	; 0x28
 800375a:	e026      	b.n	80037aa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003760:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003762:	2300      	movs	r3, #0
 8003764:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800376e:	d007      	beq.n	8003780 <UART_Receive_IT+0x74>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10a      	bne.n	800378e <UART_Receive_IT+0x82>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d106      	bne.n	800378e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	b2da      	uxtb	r2, r3
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	701a      	strb	r2, [r3, #0]
 800378c:	e008      	b.n	80037a0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800379a:	b2da      	uxtb	r2, r3
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	3b01      	subs	r3, #1
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	4619      	mov	r1, r3
 80037b8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d148      	bne.n	8003850 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68da      	ldr	r2, [r3, #12]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0220 	bic.w	r2, r2, #32
 80037cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	695a      	ldr	r2, [r3, #20]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0201 	bic.w	r2, r2, #1
 80037ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d123      	bne.n	8003846 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68da      	ldr	r2, [r3, #12]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0210 	bic.w	r2, r2, #16
 8003812:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0310 	and.w	r3, r3, #16
 800381e:	2b10      	cmp	r3, #16
 8003820:	d10a      	bne.n	8003838 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003822:	2300      	movs	r3, #0
 8003824:	60fb      	str	r3, [r7, #12]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	60fb      	str	r3, [r7, #12]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800383c:	4619      	mov	r1, r3
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7ff fe79 	bl	8003536 <HAL_UARTEx_RxEventCallback>
 8003844:	e002      	b.n	800384c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7fd fb78 	bl	8000f3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	e002      	b.n	8003856 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003850:	2300      	movs	r3, #0
 8003852:	e000      	b.n	8003856 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003854:	2302      	movs	r3, #2
  }
}
 8003856:	4618      	mov	r0, r3
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68da      	ldr	r2, [r3, #12]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	4313      	orrs	r3, r2
 800388e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800389a:	f023 030c 	bic.w	r3, r3, #12
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6812      	ldr	r2, [r2, #0]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	430b      	orrs	r3, r1
 80038a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699a      	ldr	r2, [r3, #24]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a2c      	ldr	r2, [pc, #176]	; (8003974 <UART_SetConfig+0x114>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d103      	bne.n	80038d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80038c8:	f7fe ff94 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 80038cc:	60f8      	str	r0, [r7, #12]
 80038ce:	e002      	b.n	80038d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80038d0:	f7fe ff7c 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 80038d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	009a      	lsls	r2, r3, #2
 80038e0:	441a      	add	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ec:	4a22      	ldr	r2, [pc, #136]	; (8003978 <UART_SetConfig+0x118>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	0119      	lsls	r1, r3, #4
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	4613      	mov	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	009a      	lsls	r2, r3, #2
 8003900:	441a      	add	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	fbb2 f2f3 	udiv	r2, r2, r3
 800390c:	4b1a      	ldr	r3, [pc, #104]	; (8003978 <UART_SetConfig+0x118>)
 800390e:	fba3 0302 	umull	r0, r3, r3, r2
 8003912:	095b      	lsrs	r3, r3, #5
 8003914:	2064      	movs	r0, #100	; 0x64
 8003916:	fb00 f303 	mul.w	r3, r0, r3
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	3332      	adds	r3, #50	; 0x32
 8003920:	4a15      	ldr	r2, [pc, #84]	; (8003978 <UART_SetConfig+0x118>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	095b      	lsrs	r3, r3, #5
 8003928:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800392c:	4419      	add	r1, r3
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009a      	lsls	r2, r3, #2
 8003938:	441a      	add	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	fbb2 f2f3 	udiv	r2, r2, r3
 8003944:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <UART_SetConfig+0x118>)
 8003946:	fba3 0302 	umull	r0, r3, r3, r2
 800394a:	095b      	lsrs	r3, r3, #5
 800394c:	2064      	movs	r0, #100	; 0x64
 800394e:	fb00 f303 	mul.w	r3, r0, r3
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	3332      	adds	r3, #50	; 0x32
 8003958:	4a07      	ldr	r2, [pc, #28]	; (8003978 <UART_SetConfig+0x118>)
 800395a:	fba2 2303 	umull	r2, r3, r2, r3
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	f003 020f 	and.w	r2, r3, #15
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	440a      	add	r2, r1
 800396a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800396c:	bf00      	nop
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40013800 	.word	0x40013800
 8003978:	51eb851f 	.word	0x51eb851f

0800397c <atof>:
 800397c:	2100      	movs	r1, #0
 800397e:	f001 baa3 	b.w	8004ec8 <strtod>

08003982 <atoi>:
 8003982:	220a      	movs	r2, #10
 8003984:	2100      	movs	r1, #0
 8003986:	f001 bb83 	b.w	8005090 <strtol>
	...

0800398c <__errno>:
 800398c:	4b01      	ldr	r3, [pc, #4]	; (8003994 <__errno+0x8>)
 800398e:	6818      	ldr	r0, [r3, #0]
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	200000a0 	.word	0x200000a0

08003998 <__libc_init_array>:
 8003998:	b570      	push	{r4, r5, r6, lr}
 800399a:	2600      	movs	r6, #0
 800399c:	4d0c      	ldr	r5, [pc, #48]	; (80039d0 <__libc_init_array+0x38>)
 800399e:	4c0d      	ldr	r4, [pc, #52]	; (80039d4 <__libc_init_array+0x3c>)
 80039a0:	1b64      	subs	r4, r4, r5
 80039a2:	10a4      	asrs	r4, r4, #2
 80039a4:	42a6      	cmp	r6, r4
 80039a6:	d109      	bne.n	80039bc <__libc_init_array+0x24>
 80039a8:	f004 f8de 	bl	8007b68 <_init>
 80039ac:	2600      	movs	r6, #0
 80039ae:	4d0a      	ldr	r5, [pc, #40]	; (80039d8 <__libc_init_array+0x40>)
 80039b0:	4c0a      	ldr	r4, [pc, #40]	; (80039dc <__libc_init_array+0x44>)
 80039b2:	1b64      	subs	r4, r4, r5
 80039b4:	10a4      	asrs	r4, r4, #2
 80039b6:	42a6      	cmp	r6, r4
 80039b8:	d105      	bne.n	80039c6 <__libc_init_array+0x2e>
 80039ba:	bd70      	pop	{r4, r5, r6, pc}
 80039bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80039c0:	4798      	blx	r3
 80039c2:	3601      	adds	r6, #1
 80039c4:	e7ee      	b.n	80039a4 <__libc_init_array+0xc>
 80039c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ca:	4798      	blx	r3
 80039cc:	3601      	adds	r6, #1
 80039ce:	e7f2      	b.n	80039b6 <__libc_init_array+0x1e>
 80039d0:	08008158 	.word	0x08008158
 80039d4:	08008158 	.word	0x08008158
 80039d8:	08008158 	.word	0x08008158
 80039dc:	0800815c 	.word	0x0800815c

080039e0 <memset>:
 80039e0:	4603      	mov	r3, r0
 80039e2:	4402      	add	r2, r0
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d100      	bne.n	80039ea <memset+0xa>
 80039e8:	4770      	bx	lr
 80039ea:	f803 1b01 	strb.w	r1, [r3], #1
 80039ee:	e7f9      	b.n	80039e4 <memset+0x4>

080039f0 <__cvt>:
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039f6:	461f      	mov	r7, r3
 80039f8:	bfbb      	ittet	lt
 80039fa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80039fe:	461f      	movlt	r7, r3
 8003a00:	2300      	movge	r3, #0
 8003a02:	232d      	movlt	r3, #45	; 0x2d
 8003a04:	b088      	sub	sp, #32
 8003a06:	4614      	mov	r4, r2
 8003a08:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a0a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003a0c:	7013      	strb	r3, [r2, #0]
 8003a0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003a10:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003a14:	f023 0820 	bic.w	r8, r3, #32
 8003a18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a1c:	d005      	beq.n	8003a2a <__cvt+0x3a>
 8003a1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003a22:	d100      	bne.n	8003a26 <__cvt+0x36>
 8003a24:	3501      	adds	r5, #1
 8003a26:	2302      	movs	r3, #2
 8003a28:	e000      	b.n	8003a2c <__cvt+0x3c>
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	aa07      	add	r2, sp, #28
 8003a2e:	9204      	str	r2, [sp, #16]
 8003a30:	aa06      	add	r2, sp, #24
 8003a32:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003a36:	e9cd 3500 	strd	r3, r5, [sp]
 8003a3a:	4622      	mov	r2, r4
 8003a3c:	463b      	mov	r3, r7
 8003a3e:	f001 fbdb 	bl	80051f8 <_dtoa_r>
 8003a42:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a46:	4606      	mov	r6, r0
 8003a48:	d102      	bne.n	8003a50 <__cvt+0x60>
 8003a4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003a4c:	07db      	lsls	r3, r3, #31
 8003a4e:	d522      	bpl.n	8003a96 <__cvt+0xa6>
 8003a50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a54:	eb06 0905 	add.w	r9, r6, r5
 8003a58:	d110      	bne.n	8003a7c <__cvt+0x8c>
 8003a5a:	7833      	ldrb	r3, [r6, #0]
 8003a5c:	2b30      	cmp	r3, #48	; 0x30
 8003a5e:	d10a      	bne.n	8003a76 <__cvt+0x86>
 8003a60:	2200      	movs	r2, #0
 8003a62:	2300      	movs	r3, #0
 8003a64:	4620      	mov	r0, r4
 8003a66:	4639      	mov	r1, r7
 8003a68:	f7fc ffa8 	bl	80009bc <__aeabi_dcmpeq>
 8003a6c:	b918      	cbnz	r0, 8003a76 <__cvt+0x86>
 8003a6e:	f1c5 0501 	rsb	r5, r5, #1
 8003a72:	f8ca 5000 	str.w	r5, [sl]
 8003a76:	f8da 3000 	ldr.w	r3, [sl]
 8003a7a:	4499      	add	r9, r3
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	2300      	movs	r3, #0
 8003a80:	4620      	mov	r0, r4
 8003a82:	4639      	mov	r1, r7
 8003a84:	f7fc ff9a 	bl	80009bc <__aeabi_dcmpeq>
 8003a88:	b108      	cbz	r0, 8003a8e <__cvt+0x9e>
 8003a8a:	f8cd 901c 	str.w	r9, [sp, #28]
 8003a8e:	2230      	movs	r2, #48	; 0x30
 8003a90:	9b07      	ldr	r3, [sp, #28]
 8003a92:	454b      	cmp	r3, r9
 8003a94:	d307      	bcc.n	8003aa6 <__cvt+0xb6>
 8003a96:	4630      	mov	r0, r6
 8003a98:	9b07      	ldr	r3, [sp, #28]
 8003a9a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003a9c:	1b9b      	subs	r3, r3, r6
 8003a9e:	6013      	str	r3, [r2, #0]
 8003aa0:	b008      	add	sp, #32
 8003aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aa6:	1c59      	adds	r1, r3, #1
 8003aa8:	9107      	str	r1, [sp, #28]
 8003aaa:	701a      	strb	r2, [r3, #0]
 8003aac:	e7f0      	b.n	8003a90 <__cvt+0xa0>

08003aae <__exponent>:
 8003aae:	4603      	mov	r3, r0
 8003ab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ab2:	2900      	cmp	r1, #0
 8003ab4:	f803 2b02 	strb.w	r2, [r3], #2
 8003ab8:	bfb6      	itet	lt
 8003aba:	222d      	movlt	r2, #45	; 0x2d
 8003abc:	222b      	movge	r2, #43	; 0x2b
 8003abe:	4249      	neglt	r1, r1
 8003ac0:	2909      	cmp	r1, #9
 8003ac2:	7042      	strb	r2, [r0, #1]
 8003ac4:	dd2b      	ble.n	8003b1e <__exponent+0x70>
 8003ac6:	f10d 0407 	add.w	r4, sp, #7
 8003aca:	46a4      	mov	ip, r4
 8003acc:	270a      	movs	r7, #10
 8003ace:	fb91 f6f7 	sdiv	r6, r1, r7
 8003ad2:	460a      	mov	r2, r1
 8003ad4:	46a6      	mov	lr, r4
 8003ad6:	fb07 1516 	mls	r5, r7, r6, r1
 8003ada:	2a63      	cmp	r2, #99	; 0x63
 8003adc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003ae0:	4631      	mov	r1, r6
 8003ae2:	f104 34ff 	add.w	r4, r4, #4294967295
 8003ae6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003aea:	dcf0      	bgt.n	8003ace <__exponent+0x20>
 8003aec:	3130      	adds	r1, #48	; 0x30
 8003aee:	f1ae 0502 	sub.w	r5, lr, #2
 8003af2:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003af6:	4629      	mov	r1, r5
 8003af8:	1c44      	adds	r4, r0, #1
 8003afa:	4561      	cmp	r1, ip
 8003afc:	d30a      	bcc.n	8003b14 <__exponent+0x66>
 8003afe:	f10d 0209 	add.w	r2, sp, #9
 8003b02:	eba2 020e 	sub.w	r2, r2, lr
 8003b06:	4565      	cmp	r5, ip
 8003b08:	bf88      	it	hi
 8003b0a:	2200      	movhi	r2, #0
 8003b0c:	4413      	add	r3, r2
 8003b0e:	1a18      	subs	r0, r3, r0
 8003b10:	b003      	add	sp, #12
 8003b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b14:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b18:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003b1c:	e7ed      	b.n	8003afa <__exponent+0x4c>
 8003b1e:	2330      	movs	r3, #48	; 0x30
 8003b20:	3130      	adds	r1, #48	; 0x30
 8003b22:	7083      	strb	r3, [r0, #2]
 8003b24:	70c1      	strb	r1, [r0, #3]
 8003b26:	1d03      	adds	r3, r0, #4
 8003b28:	e7f1      	b.n	8003b0e <__exponent+0x60>
	...

08003b2c <_printf_float>:
 8003b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b30:	b091      	sub	sp, #68	; 0x44
 8003b32:	460c      	mov	r4, r1
 8003b34:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003b38:	4616      	mov	r6, r2
 8003b3a:	461f      	mov	r7, r3
 8003b3c:	4605      	mov	r5, r0
 8003b3e:	f002 fcc1 	bl	80064c4 <_localeconv_r>
 8003b42:	6803      	ldr	r3, [r0, #0]
 8003b44:	4618      	mov	r0, r3
 8003b46:	9309      	str	r3, [sp, #36]	; 0x24
 8003b48:	f7fc fb0c 	bl	8000164 <strlen>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	930e      	str	r3, [sp, #56]	; 0x38
 8003b50:	f8d8 3000 	ldr.w	r3, [r8]
 8003b54:	900a      	str	r0, [sp, #40]	; 0x28
 8003b56:	3307      	adds	r3, #7
 8003b58:	f023 0307 	bic.w	r3, r3, #7
 8003b5c:	f103 0208 	add.w	r2, r3, #8
 8003b60:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003b64:	f8d4 b000 	ldr.w	fp, [r4]
 8003b68:	f8c8 2000 	str.w	r2, [r8]
 8003b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b70:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003b74:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003b78:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003b7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b82:	4640      	mov	r0, r8
 8003b84:	4b9c      	ldr	r3, [pc, #624]	; (8003df8 <_printf_float+0x2cc>)
 8003b86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b88:	f7fc ff4a 	bl	8000a20 <__aeabi_dcmpun>
 8003b8c:	bb70      	cbnz	r0, 8003bec <_printf_float+0xc0>
 8003b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b92:	4640      	mov	r0, r8
 8003b94:	4b98      	ldr	r3, [pc, #608]	; (8003df8 <_printf_float+0x2cc>)
 8003b96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b98:	f7fc ff24 	bl	80009e4 <__aeabi_dcmple>
 8003b9c:	bb30      	cbnz	r0, 8003bec <_printf_float+0xc0>
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	4640      	mov	r0, r8
 8003ba4:	4651      	mov	r1, sl
 8003ba6:	f7fc ff13 	bl	80009d0 <__aeabi_dcmplt>
 8003baa:	b110      	cbz	r0, 8003bb2 <_printf_float+0x86>
 8003bac:	232d      	movs	r3, #45	; 0x2d
 8003bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bb2:	4b92      	ldr	r3, [pc, #584]	; (8003dfc <_printf_float+0x2d0>)
 8003bb4:	4892      	ldr	r0, [pc, #584]	; (8003e00 <_printf_float+0x2d4>)
 8003bb6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003bba:	bf94      	ite	ls
 8003bbc:	4698      	movls	r8, r3
 8003bbe:	4680      	movhi	r8, r0
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	f04f 0a00 	mov.w	sl, #0
 8003bc6:	6123      	str	r3, [r4, #16]
 8003bc8:	f02b 0304 	bic.w	r3, fp, #4
 8003bcc:	6023      	str	r3, [r4, #0]
 8003bce:	4633      	mov	r3, r6
 8003bd0:	4621      	mov	r1, r4
 8003bd2:	4628      	mov	r0, r5
 8003bd4:	9700      	str	r7, [sp, #0]
 8003bd6:	aa0f      	add	r2, sp, #60	; 0x3c
 8003bd8:	f000 f9d4 	bl	8003f84 <_printf_common>
 8003bdc:	3001      	adds	r0, #1
 8003bde:	f040 8090 	bne.w	8003d02 <_printf_float+0x1d6>
 8003be2:	f04f 30ff 	mov.w	r0, #4294967295
 8003be6:	b011      	add	sp, #68	; 0x44
 8003be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bec:	4642      	mov	r2, r8
 8003bee:	4653      	mov	r3, sl
 8003bf0:	4640      	mov	r0, r8
 8003bf2:	4651      	mov	r1, sl
 8003bf4:	f7fc ff14 	bl	8000a20 <__aeabi_dcmpun>
 8003bf8:	b148      	cbz	r0, 8003c0e <_printf_float+0xe2>
 8003bfa:	f1ba 0f00 	cmp.w	sl, #0
 8003bfe:	bfb8      	it	lt
 8003c00:	232d      	movlt	r3, #45	; 0x2d
 8003c02:	4880      	ldr	r0, [pc, #512]	; (8003e04 <_printf_float+0x2d8>)
 8003c04:	bfb8      	it	lt
 8003c06:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003c0a:	4b7f      	ldr	r3, [pc, #508]	; (8003e08 <_printf_float+0x2dc>)
 8003c0c:	e7d3      	b.n	8003bb6 <_printf_float+0x8a>
 8003c0e:	6863      	ldr	r3, [r4, #4]
 8003c10:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003c14:	1c5a      	adds	r2, r3, #1
 8003c16:	d142      	bne.n	8003c9e <_printf_float+0x172>
 8003c18:	2306      	movs	r3, #6
 8003c1a:	6063      	str	r3, [r4, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	9206      	str	r2, [sp, #24]
 8003c20:	aa0e      	add	r2, sp, #56	; 0x38
 8003c22:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003c26:	aa0d      	add	r2, sp, #52	; 0x34
 8003c28:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003c2c:	9203      	str	r2, [sp, #12]
 8003c2e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003c32:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003c36:	6023      	str	r3, [r4, #0]
 8003c38:	6863      	ldr	r3, [r4, #4]
 8003c3a:	4642      	mov	r2, r8
 8003c3c:	9300      	str	r3, [sp, #0]
 8003c3e:	4628      	mov	r0, r5
 8003c40:	4653      	mov	r3, sl
 8003c42:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c44:	f7ff fed4 	bl	80039f0 <__cvt>
 8003c48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c4a:	4680      	mov	r8, r0
 8003c4c:	2947      	cmp	r1, #71	; 0x47
 8003c4e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c50:	d108      	bne.n	8003c64 <_printf_float+0x138>
 8003c52:	1cc8      	adds	r0, r1, #3
 8003c54:	db02      	blt.n	8003c5c <_printf_float+0x130>
 8003c56:	6863      	ldr	r3, [r4, #4]
 8003c58:	4299      	cmp	r1, r3
 8003c5a:	dd40      	ble.n	8003cde <_printf_float+0x1b2>
 8003c5c:	f1a9 0902 	sub.w	r9, r9, #2
 8003c60:	fa5f f989 	uxtb.w	r9, r9
 8003c64:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003c68:	d81f      	bhi.n	8003caa <_printf_float+0x17e>
 8003c6a:	464a      	mov	r2, r9
 8003c6c:	3901      	subs	r1, #1
 8003c6e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003c72:	910d      	str	r1, [sp, #52]	; 0x34
 8003c74:	f7ff ff1b 	bl	8003aae <__exponent>
 8003c78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c7a:	4682      	mov	sl, r0
 8003c7c:	1813      	adds	r3, r2, r0
 8003c7e:	2a01      	cmp	r2, #1
 8003c80:	6123      	str	r3, [r4, #16]
 8003c82:	dc02      	bgt.n	8003c8a <_printf_float+0x15e>
 8003c84:	6822      	ldr	r2, [r4, #0]
 8003c86:	07d2      	lsls	r2, r2, #31
 8003c88:	d501      	bpl.n	8003c8e <_printf_float+0x162>
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	6123      	str	r3, [r4, #16]
 8003c8e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d09b      	beq.n	8003bce <_printf_float+0xa2>
 8003c96:	232d      	movs	r3, #45	; 0x2d
 8003c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c9c:	e797      	b.n	8003bce <_printf_float+0xa2>
 8003c9e:	2947      	cmp	r1, #71	; 0x47
 8003ca0:	d1bc      	bne.n	8003c1c <_printf_float+0xf0>
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1ba      	bne.n	8003c1c <_printf_float+0xf0>
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e7b7      	b.n	8003c1a <_printf_float+0xee>
 8003caa:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003cae:	d118      	bne.n	8003ce2 <_printf_float+0x1b6>
 8003cb0:	2900      	cmp	r1, #0
 8003cb2:	6863      	ldr	r3, [r4, #4]
 8003cb4:	dd0b      	ble.n	8003cce <_printf_float+0x1a2>
 8003cb6:	6121      	str	r1, [r4, #16]
 8003cb8:	b913      	cbnz	r3, 8003cc0 <_printf_float+0x194>
 8003cba:	6822      	ldr	r2, [r4, #0]
 8003cbc:	07d0      	lsls	r0, r2, #31
 8003cbe:	d502      	bpl.n	8003cc6 <_printf_float+0x19a>
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	440b      	add	r3, r1
 8003cc4:	6123      	str	r3, [r4, #16]
 8003cc6:	f04f 0a00 	mov.w	sl, #0
 8003cca:	65a1      	str	r1, [r4, #88]	; 0x58
 8003ccc:	e7df      	b.n	8003c8e <_printf_float+0x162>
 8003cce:	b913      	cbnz	r3, 8003cd6 <_printf_float+0x1aa>
 8003cd0:	6822      	ldr	r2, [r4, #0]
 8003cd2:	07d2      	lsls	r2, r2, #31
 8003cd4:	d501      	bpl.n	8003cda <_printf_float+0x1ae>
 8003cd6:	3302      	adds	r3, #2
 8003cd8:	e7f4      	b.n	8003cc4 <_printf_float+0x198>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e7f2      	b.n	8003cc4 <_printf_float+0x198>
 8003cde:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003ce2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ce4:	4299      	cmp	r1, r3
 8003ce6:	db05      	blt.n	8003cf4 <_printf_float+0x1c8>
 8003ce8:	6823      	ldr	r3, [r4, #0]
 8003cea:	6121      	str	r1, [r4, #16]
 8003cec:	07d8      	lsls	r0, r3, #31
 8003cee:	d5ea      	bpl.n	8003cc6 <_printf_float+0x19a>
 8003cf0:	1c4b      	adds	r3, r1, #1
 8003cf2:	e7e7      	b.n	8003cc4 <_printf_float+0x198>
 8003cf4:	2900      	cmp	r1, #0
 8003cf6:	bfcc      	ite	gt
 8003cf8:	2201      	movgt	r2, #1
 8003cfa:	f1c1 0202 	rsble	r2, r1, #2
 8003cfe:	4413      	add	r3, r2
 8003d00:	e7e0      	b.n	8003cc4 <_printf_float+0x198>
 8003d02:	6823      	ldr	r3, [r4, #0]
 8003d04:	055a      	lsls	r2, r3, #21
 8003d06:	d407      	bmi.n	8003d18 <_printf_float+0x1ec>
 8003d08:	6923      	ldr	r3, [r4, #16]
 8003d0a:	4642      	mov	r2, r8
 8003d0c:	4631      	mov	r1, r6
 8003d0e:	4628      	mov	r0, r5
 8003d10:	47b8      	blx	r7
 8003d12:	3001      	adds	r0, #1
 8003d14:	d12b      	bne.n	8003d6e <_printf_float+0x242>
 8003d16:	e764      	b.n	8003be2 <_printf_float+0xb6>
 8003d18:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003d1c:	f240 80dd 	bls.w	8003eda <_printf_float+0x3ae>
 8003d20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d24:	2200      	movs	r2, #0
 8003d26:	2300      	movs	r3, #0
 8003d28:	f7fc fe48 	bl	80009bc <__aeabi_dcmpeq>
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	d033      	beq.n	8003d98 <_printf_float+0x26c>
 8003d30:	2301      	movs	r3, #1
 8003d32:	4631      	mov	r1, r6
 8003d34:	4628      	mov	r0, r5
 8003d36:	4a35      	ldr	r2, [pc, #212]	; (8003e0c <_printf_float+0x2e0>)
 8003d38:	47b8      	blx	r7
 8003d3a:	3001      	adds	r0, #1
 8003d3c:	f43f af51 	beq.w	8003be2 <_printf_float+0xb6>
 8003d40:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003d44:	429a      	cmp	r2, r3
 8003d46:	db02      	blt.n	8003d4e <_printf_float+0x222>
 8003d48:	6823      	ldr	r3, [r4, #0]
 8003d4a:	07d8      	lsls	r0, r3, #31
 8003d4c:	d50f      	bpl.n	8003d6e <_printf_float+0x242>
 8003d4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d52:	4631      	mov	r1, r6
 8003d54:	4628      	mov	r0, r5
 8003d56:	47b8      	blx	r7
 8003d58:	3001      	adds	r0, #1
 8003d5a:	f43f af42 	beq.w	8003be2 <_printf_float+0xb6>
 8003d5e:	f04f 0800 	mov.w	r8, #0
 8003d62:	f104 091a 	add.w	r9, r4, #26
 8003d66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	4543      	cmp	r3, r8
 8003d6c:	dc09      	bgt.n	8003d82 <_printf_float+0x256>
 8003d6e:	6823      	ldr	r3, [r4, #0]
 8003d70:	079b      	lsls	r3, r3, #30
 8003d72:	f100 8102 	bmi.w	8003f7a <_printf_float+0x44e>
 8003d76:	68e0      	ldr	r0, [r4, #12]
 8003d78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003d7a:	4298      	cmp	r0, r3
 8003d7c:	bfb8      	it	lt
 8003d7e:	4618      	movlt	r0, r3
 8003d80:	e731      	b.n	8003be6 <_printf_float+0xba>
 8003d82:	2301      	movs	r3, #1
 8003d84:	464a      	mov	r2, r9
 8003d86:	4631      	mov	r1, r6
 8003d88:	4628      	mov	r0, r5
 8003d8a:	47b8      	blx	r7
 8003d8c:	3001      	adds	r0, #1
 8003d8e:	f43f af28 	beq.w	8003be2 <_printf_float+0xb6>
 8003d92:	f108 0801 	add.w	r8, r8, #1
 8003d96:	e7e6      	b.n	8003d66 <_printf_float+0x23a>
 8003d98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	dc38      	bgt.n	8003e10 <_printf_float+0x2e4>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	4631      	mov	r1, r6
 8003da2:	4628      	mov	r0, r5
 8003da4:	4a19      	ldr	r2, [pc, #100]	; (8003e0c <_printf_float+0x2e0>)
 8003da6:	47b8      	blx	r7
 8003da8:	3001      	adds	r0, #1
 8003daa:	f43f af1a 	beq.w	8003be2 <_printf_float+0xb6>
 8003dae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003db2:	4313      	orrs	r3, r2
 8003db4:	d102      	bne.n	8003dbc <_printf_float+0x290>
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	07d9      	lsls	r1, r3, #31
 8003dba:	d5d8      	bpl.n	8003d6e <_printf_float+0x242>
 8003dbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003dc0:	4631      	mov	r1, r6
 8003dc2:	4628      	mov	r0, r5
 8003dc4:	47b8      	blx	r7
 8003dc6:	3001      	adds	r0, #1
 8003dc8:	f43f af0b 	beq.w	8003be2 <_printf_float+0xb6>
 8003dcc:	f04f 0900 	mov.w	r9, #0
 8003dd0:	f104 0a1a 	add.w	sl, r4, #26
 8003dd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dd6:	425b      	negs	r3, r3
 8003dd8:	454b      	cmp	r3, r9
 8003dda:	dc01      	bgt.n	8003de0 <_printf_float+0x2b4>
 8003ddc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003dde:	e794      	b.n	8003d0a <_printf_float+0x1de>
 8003de0:	2301      	movs	r3, #1
 8003de2:	4652      	mov	r2, sl
 8003de4:	4631      	mov	r1, r6
 8003de6:	4628      	mov	r0, r5
 8003de8:	47b8      	blx	r7
 8003dea:	3001      	adds	r0, #1
 8003dec:	f43f aef9 	beq.w	8003be2 <_printf_float+0xb6>
 8003df0:	f109 0901 	add.w	r9, r9, #1
 8003df4:	e7ee      	b.n	8003dd4 <_printf_float+0x2a8>
 8003df6:	bf00      	nop
 8003df8:	7fefffff 	.word	0x7fefffff
 8003dfc:	08007c64 	.word	0x08007c64
 8003e00:	08007c68 	.word	0x08007c68
 8003e04:	08007c70 	.word	0x08007c70
 8003e08:	08007c6c 	.word	0x08007c6c
 8003e0c:	08007c74 	.word	0x08007c74
 8003e10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e14:	429a      	cmp	r2, r3
 8003e16:	bfa8      	it	ge
 8003e18:	461a      	movge	r2, r3
 8003e1a:	2a00      	cmp	r2, #0
 8003e1c:	4691      	mov	r9, r2
 8003e1e:	dc37      	bgt.n	8003e90 <_printf_float+0x364>
 8003e20:	f04f 0b00 	mov.w	fp, #0
 8003e24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e28:	f104 021a 	add.w	r2, r4, #26
 8003e2c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003e30:	ebaa 0309 	sub.w	r3, sl, r9
 8003e34:	455b      	cmp	r3, fp
 8003e36:	dc33      	bgt.n	8003ea0 <_printf_float+0x374>
 8003e38:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	db3b      	blt.n	8003eb8 <_printf_float+0x38c>
 8003e40:	6823      	ldr	r3, [r4, #0]
 8003e42:	07da      	lsls	r2, r3, #31
 8003e44:	d438      	bmi.n	8003eb8 <_printf_float+0x38c>
 8003e46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e48:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e4a:	eba3 020a 	sub.w	r2, r3, sl
 8003e4e:	eba3 0901 	sub.w	r9, r3, r1
 8003e52:	4591      	cmp	r9, r2
 8003e54:	bfa8      	it	ge
 8003e56:	4691      	movge	r9, r2
 8003e58:	f1b9 0f00 	cmp.w	r9, #0
 8003e5c:	dc34      	bgt.n	8003ec8 <_printf_float+0x39c>
 8003e5e:	f04f 0800 	mov.w	r8, #0
 8003e62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e66:	f104 0a1a 	add.w	sl, r4, #26
 8003e6a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e6e:	1a9b      	subs	r3, r3, r2
 8003e70:	eba3 0309 	sub.w	r3, r3, r9
 8003e74:	4543      	cmp	r3, r8
 8003e76:	f77f af7a 	ble.w	8003d6e <_printf_float+0x242>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	4652      	mov	r2, sl
 8003e7e:	4631      	mov	r1, r6
 8003e80:	4628      	mov	r0, r5
 8003e82:	47b8      	blx	r7
 8003e84:	3001      	adds	r0, #1
 8003e86:	f43f aeac 	beq.w	8003be2 <_printf_float+0xb6>
 8003e8a:	f108 0801 	add.w	r8, r8, #1
 8003e8e:	e7ec      	b.n	8003e6a <_printf_float+0x33e>
 8003e90:	4613      	mov	r3, r2
 8003e92:	4631      	mov	r1, r6
 8003e94:	4642      	mov	r2, r8
 8003e96:	4628      	mov	r0, r5
 8003e98:	47b8      	blx	r7
 8003e9a:	3001      	adds	r0, #1
 8003e9c:	d1c0      	bne.n	8003e20 <_printf_float+0x2f4>
 8003e9e:	e6a0      	b.n	8003be2 <_printf_float+0xb6>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	4631      	mov	r1, r6
 8003ea4:	4628      	mov	r0, r5
 8003ea6:	920b      	str	r2, [sp, #44]	; 0x2c
 8003ea8:	47b8      	blx	r7
 8003eaa:	3001      	adds	r0, #1
 8003eac:	f43f ae99 	beq.w	8003be2 <_printf_float+0xb6>
 8003eb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003eb2:	f10b 0b01 	add.w	fp, fp, #1
 8003eb6:	e7b9      	b.n	8003e2c <_printf_float+0x300>
 8003eb8:	4631      	mov	r1, r6
 8003eba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	47b8      	blx	r7
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	d1bf      	bne.n	8003e46 <_printf_float+0x31a>
 8003ec6:	e68c      	b.n	8003be2 <_printf_float+0xb6>
 8003ec8:	464b      	mov	r3, r9
 8003eca:	4631      	mov	r1, r6
 8003ecc:	4628      	mov	r0, r5
 8003ece:	eb08 020a 	add.w	r2, r8, sl
 8003ed2:	47b8      	blx	r7
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d1c2      	bne.n	8003e5e <_printf_float+0x332>
 8003ed8:	e683      	b.n	8003be2 <_printf_float+0xb6>
 8003eda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003edc:	2a01      	cmp	r2, #1
 8003ede:	dc01      	bgt.n	8003ee4 <_printf_float+0x3b8>
 8003ee0:	07db      	lsls	r3, r3, #31
 8003ee2:	d537      	bpl.n	8003f54 <_printf_float+0x428>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	4642      	mov	r2, r8
 8003ee8:	4631      	mov	r1, r6
 8003eea:	4628      	mov	r0, r5
 8003eec:	47b8      	blx	r7
 8003eee:	3001      	adds	r0, #1
 8003ef0:	f43f ae77 	beq.w	8003be2 <_printf_float+0xb6>
 8003ef4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ef8:	4631      	mov	r1, r6
 8003efa:	4628      	mov	r0, r5
 8003efc:	47b8      	blx	r7
 8003efe:	3001      	adds	r0, #1
 8003f00:	f43f ae6f 	beq.w	8003be2 <_printf_float+0xb6>
 8003f04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	f7fc fd56 	bl	80009bc <__aeabi_dcmpeq>
 8003f10:	b9d8      	cbnz	r0, 8003f4a <_printf_float+0x41e>
 8003f12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f14:	f108 0201 	add.w	r2, r8, #1
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	4631      	mov	r1, r6
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	47b8      	blx	r7
 8003f20:	3001      	adds	r0, #1
 8003f22:	d10e      	bne.n	8003f42 <_printf_float+0x416>
 8003f24:	e65d      	b.n	8003be2 <_printf_float+0xb6>
 8003f26:	2301      	movs	r3, #1
 8003f28:	464a      	mov	r2, r9
 8003f2a:	4631      	mov	r1, r6
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	47b8      	blx	r7
 8003f30:	3001      	adds	r0, #1
 8003f32:	f43f ae56 	beq.w	8003be2 <_printf_float+0xb6>
 8003f36:	f108 0801 	add.w	r8, r8, #1
 8003f3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	4543      	cmp	r3, r8
 8003f40:	dcf1      	bgt.n	8003f26 <_printf_float+0x3fa>
 8003f42:	4653      	mov	r3, sl
 8003f44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f48:	e6e0      	b.n	8003d0c <_printf_float+0x1e0>
 8003f4a:	f04f 0800 	mov.w	r8, #0
 8003f4e:	f104 091a 	add.w	r9, r4, #26
 8003f52:	e7f2      	b.n	8003f3a <_printf_float+0x40e>
 8003f54:	2301      	movs	r3, #1
 8003f56:	4642      	mov	r2, r8
 8003f58:	e7df      	b.n	8003f1a <_printf_float+0x3ee>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	464a      	mov	r2, r9
 8003f5e:	4631      	mov	r1, r6
 8003f60:	4628      	mov	r0, r5
 8003f62:	47b8      	blx	r7
 8003f64:	3001      	adds	r0, #1
 8003f66:	f43f ae3c 	beq.w	8003be2 <_printf_float+0xb6>
 8003f6a:	f108 0801 	add.w	r8, r8, #1
 8003f6e:	68e3      	ldr	r3, [r4, #12]
 8003f70:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003f72:	1a5b      	subs	r3, r3, r1
 8003f74:	4543      	cmp	r3, r8
 8003f76:	dcf0      	bgt.n	8003f5a <_printf_float+0x42e>
 8003f78:	e6fd      	b.n	8003d76 <_printf_float+0x24a>
 8003f7a:	f04f 0800 	mov.w	r8, #0
 8003f7e:	f104 0919 	add.w	r9, r4, #25
 8003f82:	e7f4      	b.n	8003f6e <_printf_float+0x442>

08003f84 <_printf_common>:
 8003f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f88:	4616      	mov	r6, r2
 8003f8a:	4699      	mov	r9, r3
 8003f8c:	688a      	ldr	r2, [r1, #8]
 8003f8e:	690b      	ldr	r3, [r1, #16]
 8003f90:	4607      	mov	r7, r0
 8003f92:	4293      	cmp	r3, r2
 8003f94:	bfb8      	it	lt
 8003f96:	4613      	movlt	r3, r2
 8003f98:	6033      	str	r3, [r6, #0]
 8003f9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f9e:	460c      	mov	r4, r1
 8003fa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fa4:	b10a      	cbz	r2, 8003faa <_printf_common+0x26>
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	6033      	str	r3, [r6, #0]
 8003faa:	6823      	ldr	r3, [r4, #0]
 8003fac:	0699      	lsls	r1, r3, #26
 8003fae:	bf42      	ittt	mi
 8003fb0:	6833      	ldrmi	r3, [r6, #0]
 8003fb2:	3302      	addmi	r3, #2
 8003fb4:	6033      	strmi	r3, [r6, #0]
 8003fb6:	6825      	ldr	r5, [r4, #0]
 8003fb8:	f015 0506 	ands.w	r5, r5, #6
 8003fbc:	d106      	bne.n	8003fcc <_printf_common+0x48>
 8003fbe:	f104 0a19 	add.w	sl, r4, #25
 8003fc2:	68e3      	ldr	r3, [r4, #12]
 8003fc4:	6832      	ldr	r2, [r6, #0]
 8003fc6:	1a9b      	subs	r3, r3, r2
 8003fc8:	42ab      	cmp	r3, r5
 8003fca:	dc28      	bgt.n	800401e <_printf_common+0x9a>
 8003fcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fd0:	1e13      	subs	r3, r2, #0
 8003fd2:	6822      	ldr	r2, [r4, #0]
 8003fd4:	bf18      	it	ne
 8003fd6:	2301      	movne	r3, #1
 8003fd8:	0692      	lsls	r2, r2, #26
 8003fda:	d42d      	bmi.n	8004038 <_printf_common+0xb4>
 8003fdc:	4649      	mov	r1, r9
 8003fde:	4638      	mov	r0, r7
 8003fe0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fe4:	47c0      	blx	r8
 8003fe6:	3001      	adds	r0, #1
 8003fe8:	d020      	beq.n	800402c <_printf_common+0xa8>
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	68e5      	ldr	r5, [r4, #12]
 8003fee:	f003 0306 	and.w	r3, r3, #6
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	bf18      	it	ne
 8003ff6:	2500      	movne	r5, #0
 8003ff8:	6832      	ldr	r2, [r6, #0]
 8003ffa:	f04f 0600 	mov.w	r6, #0
 8003ffe:	68a3      	ldr	r3, [r4, #8]
 8004000:	bf08      	it	eq
 8004002:	1aad      	subeq	r5, r5, r2
 8004004:	6922      	ldr	r2, [r4, #16]
 8004006:	bf08      	it	eq
 8004008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800400c:	4293      	cmp	r3, r2
 800400e:	bfc4      	itt	gt
 8004010:	1a9b      	subgt	r3, r3, r2
 8004012:	18ed      	addgt	r5, r5, r3
 8004014:	341a      	adds	r4, #26
 8004016:	42b5      	cmp	r5, r6
 8004018:	d11a      	bne.n	8004050 <_printf_common+0xcc>
 800401a:	2000      	movs	r0, #0
 800401c:	e008      	b.n	8004030 <_printf_common+0xac>
 800401e:	2301      	movs	r3, #1
 8004020:	4652      	mov	r2, sl
 8004022:	4649      	mov	r1, r9
 8004024:	4638      	mov	r0, r7
 8004026:	47c0      	blx	r8
 8004028:	3001      	adds	r0, #1
 800402a:	d103      	bne.n	8004034 <_printf_common+0xb0>
 800402c:	f04f 30ff 	mov.w	r0, #4294967295
 8004030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004034:	3501      	adds	r5, #1
 8004036:	e7c4      	b.n	8003fc2 <_printf_common+0x3e>
 8004038:	2030      	movs	r0, #48	; 0x30
 800403a:	18e1      	adds	r1, r4, r3
 800403c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004046:	4422      	add	r2, r4
 8004048:	3302      	adds	r3, #2
 800404a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800404e:	e7c5      	b.n	8003fdc <_printf_common+0x58>
 8004050:	2301      	movs	r3, #1
 8004052:	4622      	mov	r2, r4
 8004054:	4649      	mov	r1, r9
 8004056:	4638      	mov	r0, r7
 8004058:	47c0      	blx	r8
 800405a:	3001      	adds	r0, #1
 800405c:	d0e6      	beq.n	800402c <_printf_common+0xa8>
 800405e:	3601      	adds	r6, #1
 8004060:	e7d9      	b.n	8004016 <_printf_common+0x92>
	...

08004064 <_printf_i>:
 8004064:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004068:	7e0f      	ldrb	r7, [r1, #24]
 800406a:	4691      	mov	r9, r2
 800406c:	2f78      	cmp	r7, #120	; 0x78
 800406e:	4680      	mov	r8, r0
 8004070:	460c      	mov	r4, r1
 8004072:	469a      	mov	sl, r3
 8004074:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004076:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800407a:	d807      	bhi.n	800408c <_printf_i+0x28>
 800407c:	2f62      	cmp	r7, #98	; 0x62
 800407e:	d80a      	bhi.n	8004096 <_printf_i+0x32>
 8004080:	2f00      	cmp	r7, #0
 8004082:	f000 80d9 	beq.w	8004238 <_printf_i+0x1d4>
 8004086:	2f58      	cmp	r7, #88	; 0x58
 8004088:	f000 80a4 	beq.w	80041d4 <_printf_i+0x170>
 800408c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004090:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004094:	e03a      	b.n	800410c <_printf_i+0xa8>
 8004096:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800409a:	2b15      	cmp	r3, #21
 800409c:	d8f6      	bhi.n	800408c <_printf_i+0x28>
 800409e:	a101      	add	r1, pc, #4	; (adr r1, 80040a4 <_printf_i+0x40>)
 80040a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040a4:	080040fd 	.word	0x080040fd
 80040a8:	08004111 	.word	0x08004111
 80040ac:	0800408d 	.word	0x0800408d
 80040b0:	0800408d 	.word	0x0800408d
 80040b4:	0800408d 	.word	0x0800408d
 80040b8:	0800408d 	.word	0x0800408d
 80040bc:	08004111 	.word	0x08004111
 80040c0:	0800408d 	.word	0x0800408d
 80040c4:	0800408d 	.word	0x0800408d
 80040c8:	0800408d 	.word	0x0800408d
 80040cc:	0800408d 	.word	0x0800408d
 80040d0:	0800421f 	.word	0x0800421f
 80040d4:	08004141 	.word	0x08004141
 80040d8:	08004201 	.word	0x08004201
 80040dc:	0800408d 	.word	0x0800408d
 80040e0:	0800408d 	.word	0x0800408d
 80040e4:	08004241 	.word	0x08004241
 80040e8:	0800408d 	.word	0x0800408d
 80040ec:	08004141 	.word	0x08004141
 80040f0:	0800408d 	.word	0x0800408d
 80040f4:	0800408d 	.word	0x0800408d
 80040f8:	08004209 	.word	0x08004209
 80040fc:	682b      	ldr	r3, [r5, #0]
 80040fe:	1d1a      	adds	r2, r3, #4
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	602a      	str	r2, [r5, #0]
 8004104:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004108:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800410c:	2301      	movs	r3, #1
 800410e:	e0a4      	b.n	800425a <_printf_i+0x1f6>
 8004110:	6820      	ldr	r0, [r4, #0]
 8004112:	6829      	ldr	r1, [r5, #0]
 8004114:	0606      	lsls	r6, r0, #24
 8004116:	f101 0304 	add.w	r3, r1, #4
 800411a:	d50a      	bpl.n	8004132 <_printf_i+0xce>
 800411c:	680e      	ldr	r6, [r1, #0]
 800411e:	602b      	str	r3, [r5, #0]
 8004120:	2e00      	cmp	r6, #0
 8004122:	da03      	bge.n	800412c <_printf_i+0xc8>
 8004124:	232d      	movs	r3, #45	; 0x2d
 8004126:	4276      	negs	r6, r6
 8004128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800412c:	230a      	movs	r3, #10
 800412e:	485e      	ldr	r0, [pc, #376]	; (80042a8 <_printf_i+0x244>)
 8004130:	e019      	b.n	8004166 <_printf_i+0x102>
 8004132:	680e      	ldr	r6, [r1, #0]
 8004134:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004138:	602b      	str	r3, [r5, #0]
 800413a:	bf18      	it	ne
 800413c:	b236      	sxthne	r6, r6
 800413e:	e7ef      	b.n	8004120 <_printf_i+0xbc>
 8004140:	682b      	ldr	r3, [r5, #0]
 8004142:	6820      	ldr	r0, [r4, #0]
 8004144:	1d19      	adds	r1, r3, #4
 8004146:	6029      	str	r1, [r5, #0]
 8004148:	0601      	lsls	r1, r0, #24
 800414a:	d501      	bpl.n	8004150 <_printf_i+0xec>
 800414c:	681e      	ldr	r6, [r3, #0]
 800414e:	e002      	b.n	8004156 <_printf_i+0xf2>
 8004150:	0646      	lsls	r6, r0, #25
 8004152:	d5fb      	bpl.n	800414c <_printf_i+0xe8>
 8004154:	881e      	ldrh	r6, [r3, #0]
 8004156:	2f6f      	cmp	r7, #111	; 0x6f
 8004158:	bf0c      	ite	eq
 800415a:	2308      	moveq	r3, #8
 800415c:	230a      	movne	r3, #10
 800415e:	4852      	ldr	r0, [pc, #328]	; (80042a8 <_printf_i+0x244>)
 8004160:	2100      	movs	r1, #0
 8004162:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004166:	6865      	ldr	r5, [r4, #4]
 8004168:	2d00      	cmp	r5, #0
 800416a:	bfa8      	it	ge
 800416c:	6821      	ldrge	r1, [r4, #0]
 800416e:	60a5      	str	r5, [r4, #8]
 8004170:	bfa4      	itt	ge
 8004172:	f021 0104 	bicge.w	r1, r1, #4
 8004176:	6021      	strge	r1, [r4, #0]
 8004178:	b90e      	cbnz	r6, 800417e <_printf_i+0x11a>
 800417a:	2d00      	cmp	r5, #0
 800417c:	d04d      	beq.n	800421a <_printf_i+0x1b6>
 800417e:	4615      	mov	r5, r2
 8004180:	fbb6 f1f3 	udiv	r1, r6, r3
 8004184:	fb03 6711 	mls	r7, r3, r1, r6
 8004188:	5dc7      	ldrb	r7, [r0, r7]
 800418a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800418e:	4637      	mov	r7, r6
 8004190:	42bb      	cmp	r3, r7
 8004192:	460e      	mov	r6, r1
 8004194:	d9f4      	bls.n	8004180 <_printf_i+0x11c>
 8004196:	2b08      	cmp	r3, #8
 8004198:	d10b      	bne.n	80041b2 <_printf_i+0x14e>
 800419a:	6823      	ldr	r3, [r4, #0]
 800419c:	07de      	lsls	r6, r3, #31
 800419e:	d508      	bpl.n	80041b2 <_printf_i+0x14e>
 80041a0:	6923      	ldr	r3, [r4, #16]
 80041a2:	6861      	ldr	r1, [r4, #4]
 80041a4:	4299      	cmp	r1, r3
 80041a6:	bfde      	ittt	le
 80041a8:	2330      	movle	r3, #48	; 0x30
 80041aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041b2:	1b52      	subs	r2, r2, r5
 80041b4:	6122      	str	r2, [r4, #16]
 80041b6:	464b      	mov	r3, r9
 80041b8:	4621      	mov	r1, r4
 80041ba:	4640      	mov	r0, r8
 80041bc:	f8cd a000 	str.w	sl, [sp]
 80041c0:	aa03      	add	r2, sp, #12
 80041c2:	f7ff fedf 	bl	8003f84 <_printf_common>
 80041c6:	3001      	adds	r0, #1
 80041c8:	d14c      	bne.n	8004264 <_printf_i+0x200>
 80041ca:	f04f 30ff 	mov.w	r0, #4294967295
 80041ce:	b004      	add	sp, #16
 80041d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041d4:	4834      	ldr	r0, [pc, #208]	; (80042a8 <_printf_i+0x244>)
 80041d6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80041da:	6829      	ldr	r1, [r5, #0]
 80041dc:	6823      	ldr	r3, [r4, #0]
 80041de:	f851 6b04 	ldr.w	r6, [r1], #4
 80041e2:	6029      	str	r1, [r5, #0]
 80041e4:	061d      	lsls	r5, r3, #24
 80041e6:	d514      	bpl.n	8004212 <_printf_i+0x1ae>
 80041e8:	07df      	lsls	r7, r3, #31
 80041ea:	bf44      	itt	mi
 80041ec:	f043 0320 	orrmi.w	r3, r3, #32
 80041f0:	6023      	strmi	r3, [r4, #0]
 80041f2:	b91e      	cbnz	r6, 80041fc <_printf_i+0x198>
 80041f4:	6823      	ldr	r3, [r4, #0]
 80041f6:	f023 0320 	bic.w	r3, r3, #32
 80041fa:	6023      	str	r3, [r4, #0]
 80041fc:	2310      	movs	r3, #16
 80041fe:	e7af      	b.n	8004160 <_printf_i+0xfc>
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	f043 0320 	orr.w	r3, r3, #32
 8004206:	6023      	str	r3, [r4, #0]
 8004208:	2378      	movs	r3, #120	; 0x78
 800420a:	4828      	ldr	r0, [pc, #160]	; (80042ac <_printf_i+0x248>)
 800420c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004210:	e7e3      	b.n	80041da <_printf_i+0x176>
 8004212:	0659      	lsls	r1, r3, #25
 8004214:	bf48      	it	mi
 8004216:	b2b6      	uxthmi	r6, r6
 8004218:	e7e6      	b.n	80041e8 <_printf_i+0x184>
 800421a:	4615      	mov	r5, r2
 800421c:	e7bb      	b.n	8004196 <_printf_i+0x132>
 800421e:	682b      	ldr	r3, [r5, #0]
 8004220:	6826      	ldr	r6, [r4, #0]
 8004222:	1d18      	adds	r0, r3, #4
 8004224:	6961      	ldr	r1, [r4, #20]
 8004226:	6028      	str	r0, [r5, #0]
 8004228:	0635      	lsls	r5, r6, #24
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	d501      	bpl.n	8004232 <_printf_i+0x1ce>
 800422e:	6019      	str	r1, [r3, #0]
 8004230:	e002      	b.n	8004238 <_printf_i+0x1d4>
 8004232:	0670      	lsls	r0, r6, #25
 8004234:	d5fb      	bpl.n	800422e <_printf_i+0x1ca>
 8004236:	8019      	strh	r1, [r3, #0]
 8004238:	2300      	movs	r3, #0
 800423a:	4615      	mov	r5, r2
 800423c:	6123      	str	r3, [r4, #16]
 800423e:	e7ba      	b.n	80041b6 <_printf_i+0x152>
 8004240:	682b      	ldr	r3, [r5, #0]
 8004242:	2100      	movs	r1, #0
 8004244:	1d1a      	adds	r2, r3, #4
 8004246:	602a      	str	r2, [r5, #0]
 8004248:	681d      	ldr	r5, [r3, #0]
 800424a:	6862      	ldr	r2, [r4, #4]
 800424c:	4628      	mov	r0, r5
 800424e:	f002 f957 	bl	8006500 <memchr>
 8004252:	b108      	cbz	r0, 8004258 <_printf_i+0x1f4>
 8004254:	1b40      	subs	r0, r0, r5
 8004256:	6060      	str	r0, [r4, #4]
 8004258:	6863      	ldr	r3, [r4, #4]
 800425a:	6123      	str	r3, [r4, #16]
 800425c:	2300      	movs	r3, #0
 800425e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004262:	e7a8      	b.n	80041b6 <_printf_i+0x152>
 8004264:	462a      	mov	r2, r5
 8004266:	4649      	mov	r1, r9
 8004268:	4640      	mov	r0, r8
 800426a:	6923      	ldr	r3, [r4, #16]
 800426c:	47d0      	blx	sl
 800426e:	3001      	adds	r0, #1
 8004270:	d0ab      	beq.n	80041ca <_printf_i+0x166>
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	079b      	lsls	r3, r3, #30
 8004276:	d413      	bmi.n	80042a0 <_printf_i+0x23c>
 8004278:	68e0      	ldr	r0, [r4, #12]
 800427a:	9b03      	ldr	r3, [sp, #12]
 800427c:	4298      	cmp	r0, r3
 800427e:	bfb8      	it	lt
 8004280:	4618      	movlt	r0, r3
 8004282:	e7a4      	b.n	80041ce <_printf_i+0x16a>
 8004284:	2301      	movs	r3, #1
 8004286:	4632      	mov	r2, r6
 8004288:	4649      	mov	r1, r9
 800428a:	4640      	mov	r0, r8
 800428c:	47d0      	blx	sl
 800428e:	3001      	adds	r0, #1
 8004290:	d09b      	beq.n	80041ca <_printf_i+0x166>
 8004292:	3501      	adds	r5, #1
 8004294:	68e3      	ldr	r3, [r4, #12]
 8004296:	9903      	ldr	r1, [sp, #12]
 8004298:	1a5b      	subs	r3, r3, r1
 800429a:	42ab      	cmp	r3, r5
 800429c:	dcf2      	bgt.n	8004284 <_printf_i+0x220>
 800429e:	e7eb      	b.n	8004278 <_printf_i+0x214>
 80042a0:	2500      	movs	r5, #0
 80042a2:	f104 0619 	add.w	r6, r4, #25
 80042a6:	e7f5      	b.n	8004294 <_printf_i+0x230>
 80042a8:	08007c76 	.word	0x08007c76
 80042ac:	08007c87 	.word	0x08007c87

080042b0 <sulp>:
 80042b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042b4:	460f      	mov	r7, r1
 80042b6:	4690      	mov	r8, r2
 80042b8:	f002 fcae 	bl	8006c18 <__ulp>
 80042bc:	4604      	mov	r4, r0
 80042be:	460d      	mov	r5, r1
 80042c0:	f1b8 0f00 	cmp.w	r8, #0
 80042c4:	d011      	beq.n	80042ea <sulp+0x3a>
 80042c6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80042ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	dd0b      	ble.n	80042ea <sulp+0x3a>
 80042d2:	2400      	movs	r4, #0
 80042d4:	051b      	lsls	r3, r3, #20
 80042d6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80042da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80042de:	4622      	mov	r2, r4
 80042e0:	462b      	mov	r3, r5
 80042e2:	f7fc f903 	bl	80004ec <__aeabi_dmul>
 80042e6:	4604      	mov	r4, r0
 80042e8:	460d      	mov	r5, r1
 80042ea:	4620      	mov	r0, r4
 80042ec:	4629      	mov	r1, r5
 80042ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042f2:	0000      	movs	r0, r0
 80042f4:	0000      	movs	r0, r0
	...

080042f8 <_strtod_l>:
 80042f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042fc:	469b      	mov	fp, r3
 80042fe:	2300      	movs	r3, #0
 8004300:	b09f      	sub	sp, #124	; 0x7c
 8004302:	931a      	str	r3, [sp, #104]	; 0x68
 8004304:	4b9e      	ldr	r3, [pc, #632]	; (8004580 <_strtod_l+0x288>)
 8004306:	4682      	mov	sl, r0
 8004308:	681f      	ldr	r7, [r3, #0]
 800430a:	460e      	mov	r6, r1
 800430c:	4638      	mov	r0, r7
 800430e:	9215      	str	r2, [sp, #84]	; 0x54
 8004310:	f7fb ff28 	bl	8000164 <strlen>
 8004314:	f04f 0800 	mov.w	r8, #0
 8004318:	4604      	mov	r4, r0
 800431a:	f04f 0900 	mov.w	r9, #0
 800431e:	9619      	str	r6, [sp, #100]	; 0x64
 8004320:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004322:	781a      	ldrb	r2, [r3, #0]
 8004324:	2a2b      	cmp	r2, #43	; 0x2b
 8004326:	d04c      	beq.n	80043c2 <_strtod_l+0xca>
 8004328:	d83a      	bhi.n	80043a0 <_strtod_l+0xa8>
 800432a:	2a0d      	cmp	r2, #13
 800432c:	d833      	bhi.n	8004396 <_strtod_l+0x9e>
 800432e:	2a08      	cmp	r2, #8
 8004330:	d833      	bhi.n	800439a <_strtod_l+0xa2>
 8004332:	2a00      	cmp	r2, #0
 8004334:	d03d      	beq.n	80043b2 <_strtod_l+0xba>
 8004336:	2300      	movs	r3, #0
 8004338:	930a      	str	r3, [sp, #40]	; 0x28
 800433a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800433c:	782b      	ldrb	r3, [r5, #0]
 800433e:	2b30      	cmp	r3, #48	; 0x30
 8004340:	f040 80aa 	bne.w	8004498 <_strtod_l+0x1a0>
 8004344:	786b      	ldrb	r3, [r5, #1]
 8004346:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800434a:	2b58      	cmp	r3, #88	; 0x58
 800434c:	d166      	bne.n	800441c <_strtod_l+0x124>
 800434e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004350:	4650      	mov	r0, sl
 8004352:	9301      	str	r3, [sp, #4]
 8004354:	ab1a      	add	r3, sp, #104	; 0x68
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	4a8a      	ldr	r2, [pc, #552]	; (8004584 <_strtod_l+0x28c>)
 800435a:	f8cd b008 	str.w	fp, [sp, #8]
 800435e:	ab1b      	add	r3, sp, #108	; 0x6c
 8004360:	a919      	add	r1, sp, #100	; 0x64
 8004362:	f001 fdb1 	bl	8005ec8 <__gethex>
 8004366:	f010 0607 	ands.w	r6, r0, #7
 800436a:	4604      	mov	r4, r0
 800436c:	d005      	beq.n	800437a <_strtod_l+0x82>
 800436e:	2e06      	cmp	r6, #6
 8004370:	d129      	bne.n	80043c6 <_strtod_l+0xce>
 8004372:	2300      	movs	r3, #0
 8004374:	3501      	adds	r5, #1
 8004376:	9519      	str	r5, [sp, #100]	; 0x64
 8004378:	930a      	str	r3, [sp, #40]	; 0x28
 800437a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800437c:	2b00      	cmp	r3, #0
 800437e:	f040 858a 	bne.w	8004e96 <_strtod_l+0xb9e>
 8004382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004384:	b1d3      	cbz	r3, 80043bc <_strtod_l+0xc4>
 8004386:	4642      	mov	r2, r8
 8004388:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800438c:	4610      	mov	r0, r2
 800438e:	4619      	mov	r1, r3
 8004390:	b01f      	add	sp, #124	; 0x7c
 8004392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004396:	2a20      	cmp	r2, #32
 8004398:	d1cd      	bne.n	8004336 <_strtod_l+0x3e>
 800439a:	3301      	adds	r3, #1
 800439c:	9319      	str	r3, [sp, #100]	; 0x64
 800439e:	e7bf      	b.n	8004320 <_strtod_l+0x28>
 80043a0:	2a2d      	cmp	r2, #45	; 0x2d
 80043a2:	d1c8      	bne.n	8004336 <_strtod_l+0x3e>
 80043a4:	2201      	movs	r2, #1
 80043a6:	920a      	str	r2, [sp, #40]	; 0x28
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	9219      	str	r2, [sp, #100]	; 0x64
 80043ac:	785b      	ldrb	r3, [r3, #1]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1c3      	bne.n	800433a <_strtod_l+0x42>
 80043b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80043b4:	9619      	str	r6, [sp, #100]	; 0x64
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f040 856b 	bne.w	8004e92 <_strtod_l+0xb9a>
 80043bc:	4642      	mov	r2, r8
 80043be:	464b      	mov	r3, r9
 80043c0:	e7e4      	b.n	800438c <_strtod_l+0x94>
 80043c2:	2200      	movs	r2, #0
 80043c4:	e7ef      	b.n	80043a6 <_strtod_l+0xae>
 80043c6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80043c8:	b13a      	cbz	r2, 80043da <_strtod_l+0xe2>
 80043ca:	2135      	movs	r1, #53	; 0x35
 80043cc:	a81c      	add	r0, sp, #112	; 0x70
 80043ce:	f002 fd27 	bl	8006e20 <__copybits>
 80043d2:	4650      	mov	r0, sl
 80043d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80043d6:	f002 f8ef 	bl	80065b8 <_Bfree>
 80043da:	3e01      	subs	r6, #1
 80043dc:	2e04      	cmp	r6, #4
 80043de:	d806      	bhi.n	80043ee <_strtod_l+0xf6>
 80043e0:	e8df f006 	tbb	[pc, r6]
 80043e4:	1714030a 	.word	0x1714030a
 80043e8:	0a          	.byte	0x0a
 80043e9:	00          	.byte	0x00
 80043ea:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80043ee:	0721      	lsls	r1, r4, #28
 80043f0:	d5c3      	bpl.n	800437a <_strtod_l+0x82>
 80043f2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80043f6:	e7c0      	b.n	800437a <_strtod_l+0x82>
 80043f8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80043fa:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80043fe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004402:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004406:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800440a:	e7f0      	b.n	80043ee <_strtod_l+0xf6>
 800440c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004588 <_strtod_l+0x290>
 8004410:	e7ed      	b.n	80043ee <_strtod_l+0xf6>
 8004412:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004416:	f04f 38ff 	mov.w	r8, #4294967295
 800441a:	e7e8      	b.n	80043ee <_strtod_l+0xf6>
 800441c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800441e:	1c5a      	adds	r2, r3, #1
 8004420:	9219      	str	r2, [sp, #100]	; 0x64
 8004422:	785b      	ldrb	r3, [r3, #1]
 8004424:	2b30      	cmp	r3, #48	; 0x30
 8004426:	d0f9      	beq.n	800441c <_strtod_l+0x124>
 8004428:	2b00      	cmp	r3, #0
 800442a:	d0a6      	beq.n	800437a <_strtod_l+0x82>
 800442c:	2301      	movs	r3, #1
 800442e:	9307      	str	r3, [sp, #28]
 8004430:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004432:	220a      	movs	r2, #10
 8004434:	9308      	str	r3, [sp, #32]
 8004436:	2300      	movs	r3, #0
 8004438:	469b      	mov	fp, r3
 800443a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800443e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004440:	7805      	ldrb	r5, [r0, #0]
 8004442:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004446:	b2d9      	uxtb	r1, r3
 8004448:	2909      	cmp	r1, #9
 800444a:	d927      	bls.n	800449c <_strtod_l+0x1a4>
 800444c:	4622      	mov	r2, r4
 800444e:	4639      	mov	r1, r7
 8004450:	f002 ff88 	bl	8007364 <strncmp>
 8004454:	2800      	cmp	r0, #0
 8004456:	d033      	beq.n	80044c0 <_strtod_l+0x1c8>
 8004458:	2000      	movs	r0, #0
 800445a:	462a      	mov	r2, r5
 800445c:	465c      	mov	r4, fp
 800445e:	4603      	mov	r3, r0
 8004460:	9004      	str	r0, [sp, #16]
 8004462:	2a65      	cmp	r2, #101	; 0x65
 8004464:	d001      	beq.n	800446a <_strtod_l+0x172>
 8004466:	2a45      	cmp	r2, #69	; 0x45
 8004468:	d114      	bne.n	8004494 <_strtod_l+0x19c>
 800446a:	b91c      	cbnz	r4, 8004474 <_strtod_l+0x17c>
 800446c:	9a07      	ldr	r2, [sp, #28]
 800446e:	4302      	orrs	r2, r0
 8004470:	d09f      	beq.n	80043b2 <_strtod_l+0xba>
 8004472:	2400      	movs	r4, #0
 8004474:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004476:	1c72      	adds	r2, r6, #1
 8004478:	9219      	str	r2, [sp, #100]	; 0x64
 800447a:	7872      	ldrb	r2, [r6, #1]
 800447c:	2a2b      	cmp	r2, #43	; 0x2b
 800447e:	d079      	beq.n	8004574 <_strtod_l+0x27c>
 8004480:	2a2d      	cmp	r2, #45	; 0x2d
 8004482:	f000 8083 	beq.w	800458c <_strtod_l+0x294>
 8004486:	2700      	movs	r7, #0
 8004488:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800448c:	2909      	cmp	r1, #9
 800448e:	f240 8083 	bls.w	8004598 <_strtod_l+0x2a0>
 8004492:	9619      	str	r6, [sp, #100]	; 0x64
 8004494:	2500      	movs	r5, #0
 8004496:	e09f      	b.n	80045d8 <_strtod_l+0x2e0>
 8004498:	2300      	movs	r3, #0
 800449a:	e7c8      	b.n	800442e <_strtod_l+0x136>
 800449c:	f1bb 0f08 	cmp.w	fp, #8
 80044a0:	bfd5      	itete	le
 80044a2:	9906      	ldrle	r1, [sp, #24]
 80044a4:	9905      	ldrgt	r1, [sp, #20]
 80044a6:	fb02 3301 	mlale	r3, r2, r1, r3
 80044aa:	fb02 3301 	mlagt	r3, r2, r1, r3
 80044ae:	f100 0001 	add.w	r0, r0, #1
 80044b2:	bfd4      	ite	le
 80044b4:	9306      	strle	r3, [sp, #24]
 80044b6:	9305      	strgt	r3, [sp, #20]
 80044b8:	f10b 0b01 	add.w	fp, fp, #1
 80044bc:	9019      	str	r0, [sp, #100]	; 0x64
 80044be:	e7be      	b.n	800443e <_strtod_l+0x146>
 80044c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044c2:	191a      	adds	r2, r3, r4
 80044c4:	9219      	str	r2, [sp, #100]	; 0x64
 80044c6:	5d1a      	ldrb	r2, [r3, r4]
 80044c8:	f1bb 0f00 	cmp.w	fp, #0
 80044cc:	d036      	beq.n	800453c <_strtod_l+0x244>
 80044ce:	465c      	mov	r4, fp
 80044d0:	9004      	str	r0, [sp, #16]
 80044d2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80044d6:	2b09      	cmp	r3, #9
 80044d8:	d912      	bls.n	8004500 <_strtod_l+0x208>
 80044da:	2301      	movs	r3, #1
 80044dc:	e7c1      	b.n	8004462 <_strtod_l+0x16a>
 80044de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044e0:	3001      	adds	r0, #1
 80044e2:	1c5a      	adds	r2, r3, #1
 80044e4:	9219      	str	r2, [sp, #100]	; 0x64
 80044e6:	785a      	ldrb	r2, [r3, #1]
 80044e8:	2a30      	cmp	r2, #48	; 0x30
 80044ea:	d0f8      	beq.n	80044de <_strtod_l+0x1e6>
 80044ec:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80044f0:	2b08      	cmp	r3, #8
 80044f2:	f200 84d5 	bhi.w	8004ea0 <_strtod_l+0xba8>
 80044f6:	9004      	str	r0, [sp, #16]
 80044f8:	2000      	movs	r0, #0
 80044fa:	4604      	mov	r4, r0
 80044fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044fe:	9308      	str	r3, [sp, #32]
 8004500:	3a30      	subs	r2, #48	; 0x30
 8004502:	f100 0301 	add.w	r3, r0, #1
 8004506:	d013      	beq.n	8004530 <_strtod_l+0x238>
 8004508:	9904      	ldr	r1, [sp, #16]
 800450a:	1905      	adds	r5, r0, r4
 800450c:	4419      	add	r1, r3
 800450e:	9104      	str	r1, [sp, #16]
 8004510:	4623      	mov	r3, r4
 8004512:	210a      	movs	r1, #10
 8004514:	42ab      	cmp	r3, r5
 8004516:	d113      	bne.n	8004540 <_strtod_l+0x248>
 8004518:	1823      	adds	r3, r4, r0
 800451a:	2b08      	cmp	r3, #8
 800451c:	f104 0401 	add.w	r4, r4, #1
 8004520:	4404      	add	r4, r0
 8004522:	dc1b      	bgt.n	800455c <_strtod_l+0x264>
 8004524:	230a      	movs	r3, #10
 8004526:	9906      	ldr	r1, [sp, #24]
 8004528:	fb03 2301 	mla	r3, r3, r1, r2
 800452c:	9306      	str	r3, [sp, #24]
 800452e:	2300      	movs	r3, #0
 8004530:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004532:	4618      	mov	r0, r3
 8004534:	1c51      	adds	r1, r2, #1
 8004536:	9119      	str	r1, [sp, #100]	; 0x64
 8004538:	7852      	ldrb	r2, [r2, #1]
 800453a:	e7ca      	b.n	80044d2 <_strtod_l+0x1da>
 800453c:	4658      	mov	r0, fp
 800453e:	e7d3      	b.n	80044e8 <_strtod_l+0x1f0>
 8004540:	2b08      	cmp	r3, #8
 8004542:	dc04      	bgt.n	800454e <_strtod_l+0x256>
 8004544:	9f06      	ldr	r7, [sp, #24]
 8004546:	434f      	muls	r7, r1
 8004548:	9706      	str	r7, [sp, #24]
 800454a:	3301      	adds	r3, #1
 800454c:	e7e2      	b.n	8004514 <_strtod_l+0x21c>
 800454e:	1c5f      	adds	r7, r3, #1
 8004550:	2f10      	cmp	r7, #16
 8004552:	bfde      	ittt	le
 8004554:	9f05      	ldrle	r7, [sp, #20]
 8004556:	434f      	mulle	r7, r1
 8004558:	9705      	strle	r7, [sp, #20]
 800455a:	e7f6      	b.n	800454a <_strtod_l+0x252>
 800455c:	2c10      	cmp	r4, #16
 800455e:	bfdf      	itttt	le
 8004560:	230a      	movle	r3, #10
 8004562:	9905      	ldrle	r1, [sp, #20]
 8004564:	fb03 2301 	mlale	r3, r3, r1, r2
 8004568:	9305      	strle	r3, [sp, #20]
 800456a:	e7e0      	b.n	800452e <_strtod_l+0x236>
 800456c:	2300      	movs	r3, #0
 800456e:	9304      	str	r3, [sp, #16]
 8004570:	2301      	movs	r3, #1
 8004572:	e77b      	b.n	800446c <_strtod_l+0x174>
 8004574:	2700      	movs	r7, #0
 8004576:	1cb2      	adds	r2, r6, #2
 8004578:	9219      	str	r2, [sp, #100]	; 0x64
 800457a:	78b2      	ldrb	r2, [r6, #2]
 800457c:	e784      	b.n	8004488 <_strtod_l+0x190>
 800457e:	bf00      	nop
 8004580:	08007f78 	.word	0x08007f78
 8004584:	08007c98 	.word	0x08007c98
 8004588:	7ff00000 	.word	0x7ff00000
 800458c:	2701      	movs	r7, #1
 800458e:	e7f2      	b.n	8004576 <_strtod_l+0x27e>
 8004590:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004592:	1c51      	adds	r1, r2, #1
 8004594:	9119      	str	r1, [sp, #100]	; 0x64
 8004596:	7852      	ldrb	r2, [r2, #1]
 8004598:	2a30      	cmp	r2, #48	; 0x30
 800459a:	d0f9      	beq.n	8004590 <_strtod_l+0x298>
 800459c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80045a0:	2908      	cmp	r1, #8
 80045a2:	f63f af77 	bhi.w	8004494 <_strtod_l+0x19c>
 80045a6:	f04f 0e0a 	mov.w	lr, #10
 80045aa:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80045ae:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80045b0:	9209      	str	r2, [sp, #36]	; 0x24
 80045b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80045b4:	1c51      	adds	r1, r2, #1
 80045b6:	9119      	str	r1, [sp, #100]	; 0x64
 80045b8:	7852      	ldrb	r2, [r2, #1]
 80045ba:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80045be:	2d09      	cmp	r5, #9
 80045c0:	d935      	bls.n	800462e <_strtod_l+0x336>
 80045c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80045c4:	1b49      	subs	r1, r1, r5
 80045c6:	2908      	cmp	r1, #8
 80045c8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80045cc:	dc02      	bgt.n	80045d4 <_strtod_l+0x2dc>
 80045ce:	4565      	cmp	r5, ip
 80045d0:	bfa8      	it	ge
 80045d2:	4665      	movge	r5, ip
 80045d4:	b107      	cbz	r7, 80045d8 <_strtod_l+0x2e0>
 80045d6:	426d      	negs	r5, r5
 80045d8:	2c00      	cmp	r4, #0
 80045da:	d14c      	bne.n	8004676 <_strtod_l+0x37e>
 80045dc:	9907      	ldr	r1, [sp, #28]
 80045de:	4301      	orrs	r1, r0
 80045e0:	f47f aecb 	bne.w	800437a <_strtod_l+0x82>
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f47f aee4 	bne.w	80043b2 <_strtod_l+0xba>
 80045ea:	2a69      	cmp	r2, #105	; 0x69
 80045ec:	d026      	beq.n	800463c <_strtod_l+0x344>
 80045ee:	dc23      	bgt.n	8004638 <_strtod_l+0x340>
 80045f0:	2a49      	cmp	r2, #73	; 0x49
 80045f2:	d023      	beq.n	800463c <_strtod_l+0x344>
 80045f4:	2a4e      	cmp	r2, #78	; 0x4e
 80045f6:	f47f aedc 	bne.w	80043b2 <_strtod_l+0xba>
 80045fa:	499d      	ldr	r1, [pc, #628]	; (8004870 <_strtod_l+0x578>)
 80045fc:	a819      	add	r0, sp, #100	; 0x64
 80045fe:	f001 feb1 	bl	8006364 <__match>
 8004602:	2800      	cmp	r0, #0
 8004604:	f43f aed5 	beq.w	80043b2 <_strtod_l+0xba>
 8004608:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	2b28      	cmp	r3, #40	; 0x28
 800460e:	d12c      	bne.n	800466a <_strtod_l+0x372>
 8004610:	4998      	ldr	r1, [pc, #608]	; (8004874 <_strtod_l+0x57c>)
 8004612:	aa1c      	add	r2, sp, #112	; 0x70
 8004614:	a819      	add	r0, sp, #100	; 0x64
 8004616:	f001 feb9 	bl	800638c <__hexnan>
 800461a:	2805      	cmp	r0, #5
 800461c:	d125      	bne.n	800466a <_strtod_l+0x372>
 800461e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004620:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004624:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004628:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800462c:	e6a5      	b.n	800437a <_strtod_l+0x82>
 800462e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8004632:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004636:	e7bc      	b.n	80045b2 <_strtod_l+0x2ba>
 8004638:	2a6e      	cmp	r2, #110	; 0x6e
 800463a:	e7dc      	b.n	80045f6 <_strtod_l+0x2fe>
 800463c:	498e      	ldr	r1, [pc, #568]	; (8004878 <_strtod_l+0x580>)
 800463e:	a819      	add	r0, sp, #100	; 0x64
 8004640:	f001 fe90 	bl	8006364 <__match>
 8004644:	2800      	cmp	r0, #0
 8004646:	f43f aeb4 	beq.w	80043b2 <_strtod_l+0xba>
 800464a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800464c:	498b      	ldr	r1, [pc, #556]	; (800487c <_strtod_l+0x584>)
 800464e:	3b01      	subs	r3, #1
 8004650:	a819      	add	r0, sp, #100	; 0x64
 8004652:	9319      	str	r3, [sp, #100]	; 0x64
 8004654:	f001 fe86 	bl	8006364 <__match>
 8004658:	b910      	cbnz	r0, 8004660 <_strtod_l+0x368>
 800465a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800465c:	3301      	adds	r3, #1
 800465e:	9319      	str	r3, [sp, #100]	; 0x64
 8004660:	f04f 0800 	mov.w	r8, #0
 8004664:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8004880 <_strtod_l+0x588>
 8004668:	e687      	b.n	800437a <_strtod_l+0x82>
 800466a:	4886      	ldr	r0, [pc, #536]	; (8004884 <_strtod_l+0x58c>)
 800466c:	f002 fe64 	bl	8007338 <nan>
 8004670:	4680      	mov	r8, r0
 8004672:	4689      	mov	r9, r1
 8004674:	e681      	b.n	800437a <_strtod_l+0x82>
 8004676:	9b04      	ldr	r3, [sp, #16]
 8004678:	f1bb 0f00 	cmp.w	fp, #0
 800467c:	bf08      	it	eq
 800467e:	46a3      	moveq	fp, r4
 8004680:	1aeb      	subs	r3, r5, r3
 8004682:	2c10      	cmp	r4, #16
 8004684:	9806      	ldr	r0, [sp, #24]
 8004686:	4626      	mov	r6, r4
 8004688:	9307      	str	r3, [sp, #28]
 800468a:	bfa8      	it	ge
 800468c:	2610      	movge	r6, #16
 800468e:	f7fb feb3 	bl	80003f8 <__aeabi_ui2d>
 8004692:	2c09      	cmp	r4, #9
 8004694:	4680      	mov	r8, r0
 8004696:	4689      	mov	r9, r1
 8004698:	dd13      	ble.n	80046c2 <_strtod_l+0x3ca>
 800469a:	4b7b      	ldr	r3, [pc, #492]	; (8004888 <_strtod_l+0x590>)
 800469c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80046a0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80046a4:	f7fb ff22 	bl	80004ec <__aeabi_dmul>
 80046a8:	4680      	mov	r8, r0
 80046aa:	9805      	ldr	r0, [sp, #20]
 80046ac:	4689      	mov	r9, r1
 80046ae:	f7fb fea3 	bl	80003f8 <__aeabi_ui2d>
 80046b2:	4602      	mov	r2, r0
 80046b4:	460b      	mov	r3, r1
 80046b6:	4640      	mov	r0, r8
 80046b8:	4649      	mov	r1, r9
 80046ba:	f7fb fd61 	bl	8000180 <__adddf3>
 80046be:	4680      	mov	r8, r0
 80046c0:	4689      	mov	r9, r1
 80046c2:	2c0f      	cmp	r4, #15
 80046c4:	dc36      	bgt.n	8004734 <_strtod_l+0x43c>
 80046c6:	9b07      	ldr	r3, [sp, #28]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f43f ae56 	beq.w	800437a <_strtod_l+0x82>
 80046ce:	dd22      	ble.n	8004716 <_strtod_l+0x41e>
 80046d0:	2b16      	cmp	r3, #22
 80046d2:	dc09      	bgt.n	80046e8 <_strtod_l+0x3f0>
 80046d4:	496c      	ldr	r1, [pc, #432]	; (8004888 <_strtod_l+0x590>)
 80046d6:	4642      	mov	r2, r8
 80046d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80046dc:	464b      	mov	r3, r9
 80046de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046e2:	f7fb ff03 	bl	80004ec <__aeabi_dmul>
 80046e6:	e7c3      	b.n	8004670 <_strtod_l+0x378>
 80046e8:	9a07      	ldr	r2, [sp, #28]
 80046ea:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80046ee:	4293      	cmp	r3, r2
 80046f0:	db20      	blt.n	8004734 <_strtod_l+0x43c>
 80046f2:	4d65      	ldr	r5, [pc, #404]	; (8004888 <_strtod_l+0x590>)
 80046f4:	f1c4 040f 	rsb	r4, r4, #15
 80046f8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80046fc:	4642      	mov	r2, r8
 80046fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004702:	464b      	mov	r3, r9
 8004704:	f7fb fef2 	bl	80004ec <__aeabi_dmul>
 8004708:	9b07      	ldr	r3, [sp, #28]
 800470a:	1b1c      	subs	r4, r3, r4
 800470c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004710:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004714:	e7e5      	b.n	80046e2 <_strtod_l+0x3ea>
 8004716:	9b07      	ldr	r3, [sp, #28]
 8004718:	3316      	adds	r3, #22
 800471a:	db0b      	blt.n	8004734 <_strtod_l+0x43c>
 800471c:	9b04      	ldr	r3, [sp, #16]
 800471e:	4640      	mov	r0, r8
 8004720:	1b5d      	subs	r5, r3, r5
 8004722:	4b59      	ldr	r3, [pc, #356]	; (8004888 <_strtod_l+0x590>)
 8004724:	4649      	mov	r1, r9
 8004726:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800472a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800472e:	f7fc f807 	bl	8000740 <__aeabi_ddiv>
 8004732:	e79d      	b.n	8004670 <_strtod_l+0x378>
 8004734:	9b07      	ldr	r3, [sp, #28]
 8004736:	1ba6      	subs	r6, r4, r6
 8004738:	441e      	add	r6, r3
 800473a:	2e00      	cmp	r6, #0
 800473c:	dd74      	ble.n	8004828 <_strtod_l+0x530>
 800473e:	f016 030f 	ands.w	r3, r6, #15
 8004742:	d00a      	beq.n	800475a <_strtod_l+0x462>
 8004744:	4950      	ldr	r1, [pc, #320]	; (8004888 <_strtod_l+0x590>)
 8004746:	4642      	mov	r2, r8
 8004748:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800474c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004750:	464b      	mov	r3, r9
 8004752:	f7fb fecb 	bl	80004ec <__aeabi_dmul>
 8004756:	4680      	mov	r8, r0
 8004758:	4689      	mov	r9, r1
 800475a:	f036 060f 	bics.w	r6, r6, #15
 800475e:	d052      	beq.n	8004806 <_strtod_l+0x50e>
 8004760:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8004764:	dd27      	ble.n	80047b6 <_strtod_l+0x4be>
 8004766:	f04f 0b00 	mov.w	fp, #0
 800476a:	f8cd b010 	str.w	fp, [sp, #16]
 800476e:	f8cd b020 	str.w	fp, [sp, #32]
 8004772:	f8cd b018 	str.w	fp, [sp, #24]
 8004776:	2322      	movs	r3, #34	; 0x22
 8004778:	f04f 0800 	mov.w	r8, #0
 800477c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8004880 <_strtod_l+0x588>
 8004780:	f8ca 3000 	str.w	r3, [sl]
 8004784:	9b08      	ldr	r3, [sp, #32]
 8004786:	2b00      	cmp	r3, #0
 8004788:	f43f adf7 	beq.w	800437a <_strtod_l+0x82>
 800478c:	4650      	mov	r0, sl
 800478e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004790:	f001 ff12 	bl	80065b8 <_Bfree>
 8004794:	4650      	mov	r0, sl
 8004796:	9906      	ldr	r1, [sp, #24]
 8004798:	f001 ff0e 	bl	80065b8 <_Bfree>
 800479c:	4650      	mov	r0, sl
 800479e:	9904      	ldr	r1, [sp, #16]
 80047a0:	f001 ff0a 	bl	80065b8 <_Bfree>
 80047a4:	4650      	mov	r0, sl
 80047a6:	9908      	ldr	r1, [sp, #32]
 80047a8:	f001 ff06 	bl	80065b8 <_Bfree>
 80047ac:	4659      	mov	r1, fp
 80047ae:	4650      	mov	r0, sl
 80047b0:	f001 ff02 	bl	80065b8 <_Bfree>
 80047b4:	e5e1      	b.n	800437a <_strtod_l+0x82>
 80047b6:	4b35      	ldr	r3, [pc, #212]	; (800488c <_strtod_l+0x594>)
 80047b8:	4640      	mov	r0, r8
 80047ba:	9305      	str	r3, [sp, #20]
 80047bc:	2300      	movs	r3, #0
 80047be:	4649      	mov	r1, r9
 80047c0:	461f      	mov	r7, r3
 80047c2:	1136      	asrs	r6, r6, #4
 80047c4:	2e01      	cmp	r6, #1
 80047c6:	dc21      	bgt.n	800480c <_strtod_l+0x514>
 80047c8:	b10b      	cbz	r3, 80047ce <_strtod_l+0x4d6>
 80047ca:	4680      	mov	r8, r0
 80047cc:	4689      	mov	r9, r1
 80047ce:	4b2f      	ldr	r3, [pc, #188]	; (800488c <_strtod_l+0x594>)
 80047d0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80047d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80047d8:	4642      	mov	r2, r8
 80047da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047de:	464b      	mov	r3, r9
 80047e0:	f7fb fe84 	bl	80004ec <__aeabi_dmul>
 80047e4:	4b26      	ldr	r3, [pc, #152]	; (8004880 <_strtod_l+0x588>)
 80047e6:	460a      	mov	r2, r1
 80047e8:	400b      	ands	r3, r1
 80047ea:	4929      	ldr	r1, [pc, #164]	; (8004890 <_strtod_l+0x598>)
 80047ec:	4680      	mov	r8, r0
 80047ee:	428b      	cmp	r3, r1
 80047f0:	d8b9      	bhi.n	8004766 <_strtod_l+0x46e>
 80047f2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80047f6:	428b      	cmp	r3, r1
 80047f8:	bf86      	itte	hi
 80047fa:	f04f 38ff 	movhi.w	r8, #4294967295
 80047fe:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004894 <_strtod_l+0x59c>
 8004802:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8004806:	2300      	movs	r3, #0
 8004808:	9305      	str	r3, [sp, #20]
 800480a:	e07f      	b.n	800490c <_strtod_l+0x614>
 800480c:	07f2      	lsls	r2, r6, #31
 800480e:	d505      	bpl.n	800481c <_strtod_l+0x524>
 8004810:	9b05      	ldr	r3, [sp, #20]
 8004812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004816:	f7fb fe69 	bl	80004ec <__aeabi_dmul>
 800481a:	2301      	movs	r3, #1
 800481c:	9a05      	ldr	r2, [sp, #20]
 800481e:	3701      	adds	r7, #1
 8004820:	3208      	adds	r2, #8
 8004822:	1076      	asrs	r6, r6, #1
 8004824:	9205      	str	r2, [sp, #20]
 8004826:	e7cd      	b.n	80047c4 <_strtod_l+0x4cc>
 8004828:	d0ed      	beq.n	8004806 <_strtod_l+0x50e>
 800482a:	4276      	negs	r6, r6
 800482c:	f016 020f 	ands.w	r2, r6, #15
 8004830:	d00a      	beq.n	8004848 <_strtod_l+0x550>
 8004832:	4b15      	ldr	r3, [pc, #84]	; (8004888 <_strtod_l+0x590>)
 8004834:	4640      	mov	r0, r8
 8004836:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800483a:	4649      	mov	r1, r9
 800483c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004840:	f7fb ff7e 	bl	8000740 <__aeabi_ddiv>
 8004844:	4680      	mov	r8, r0
 8004846:	4689      	mov	r9, r1
 8004848:	1136      	asrs	r6, r6, #4
 800484a:	d0dc      	beq.n	8004806 <_strtod_l+0x50e>
 800484c:	2e1f      	cmp	r6, #31
 800484e:	dd23      	ble.n	8004898 <_strtod_l+0x5a0>
 8004850:	f04f 0b00 	mov.w	fp, #0
 8004854:	f8cd b010 	str.w	fp, [sp, #16]
 8004858:	f8cd b020 	str.w	fp, [sp, #32]
 800485c:	f8cd b018 	str.w	fp, [sp, #24]
 8004860:	2322      	movs	r3, #34	; 0x22
 8004862:	f04f 0800 	mov.w	r8, #0
 8004866:	f04f 0900 	mov.w	r9, #0
 800486a:	f8ca 3000 	str.w	r3, [sl]
 800486e:	e789      	b.n	8004784 <_strtod_l+0x48c>
 8004870:	08007c71 	.word	0x08007c71
 8004874:	08007cac 	.word	0x08007cac
 8004878:	08007c69 	.word	0x08007c69
 800487c:	08007e9c 	.word	0x08007e9c
 8004880:	7ff00000 	.word	0x7ff00000
 8004884:	08007d97 	.word	0x08007d97
 8004888:	08008010 	.word	0x08008010
 800488c:	08007fe8 	.word	0x08007fe8
 8004890:	7ca00000 	.word	0x7ca00000
 8004894:	7fefffff 	.word	0x7fefffff
 8004898:	f016 0310 	ands.w	r3, r6, #16
 800489c:	bf18      	it	ne
 800489e:	236a      	movne	r3, #106	; 0x6a
 80048a0:	4640      	mov	r0, r8
 80048a2:	9305      	str	r3, [sp, #20]
 80048a4:	4649      	mov	r1, r9
 80048a6:	2300      	movs	r3, #0
 80048a8:	4fb0      	ldr	r7, [pc, #704]	; (8004b6c <_strtod_l+0x874>)
 80048aa:	07f2      	lsls	r2, r6, #31
 80048ac:	d504      	bpl.n	80048b8 <_strtod_l+0x5c0>
 80048ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048b2:	f7fb fe1b 	bl	80004ec <__aeabi_dmul>
 80048b6:	2301      	movs	r3, #1
 80048b8:	1076      	asrs	r6, r6, #1
 80048ba:	f107 0708 	add.w	r7, r7, #8
 80048be:	d1f4      	bne.n	80048aa <_strtod_l+0x5b2>
 80048c0:	b10b      	cbz	r3, 80048c6 <_strtod_l+0x5ce>
 80048c2:	4680      	mov	r8, r0
 80048c4:	4689      	mov	r9, r1
 80048c6:	9b05      	ldr	r3, [sp, #20]
 80048c8:	b1c3      	cbz	r3, 80048fc <_strtod_l+0x604>
 80048ca:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80048ce:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	4649      	mov	r1, r9
 80048d6:	dd11      	ble.n	80048fc <_strtod_l+0x604>
 80048d8:	2b1f      	cmp	r3, #31
 80048da:	f340 8127 	ble.w	8004b2c <_strtod_l+0x834>
 80048de:	2b34      	cmp	r3, #52	; 0x34
 80048e0:	bfd8      	it	le
 80048e2:	f04f 33ff 	movle.w	r3, #4294967295
 80048e6:	f04f 0800 	mov.w	r8, #0
 80048ea:	bfcf      	iteee	gt
 80048ec:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80048f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80048f4:	fa03 f202 	lslle.w	r2, r3, r2
 80048f8:	ea02 0901 	andle.w	r9, r2, r1
 80048fc:	2200      	movs	r2, #0
 80048fe:	2300      	movs	r3, #0
 8004900:	4640      	mov	r0, r8
 8004902:	4649      	mov	r1, r9
 8004904:	f7fc f85a 	bl	80009bc <__aeabi_dcmpeq>
 8004908:	2800      	cmp	r0, #0
 800490a:	d1a1      	bne.n	8004850 <_strtod_l+0x558>
 800490c:	9b06      	ldr	r3, [sp, #24]
 800490e:	465a      	mov	r2, fp
 8004910:	9300      	str	r3, [sp, #0]
 8004912:	4650      	mov	r0, sl
 8004914:	4623      	mov	r3, r4
 8004916:	9908      	ldr	r1, [sp, #32]
 8004918:	f001 feb6 	bl	8006688 <__s2b>
 800491c:	9008      	str	r0, [sp, #32]
 800491e:	2800      	cmp	r0, #0
 8004920:	f43f af21 	beq.w	8004766 <_strtod_l+0x46e>
 8004924:	9b04      	ldr	r3, [sp, #16]
 8004926:	f04f 0b00 	mov.w	fp, #0
 800492a:	1b5d      	subs	r5, r3, r5
 800492c:	9b07      	ldr	r3, [sp, #28]
 800492e:	f8cd b010 	str.w	fp, [sp, #16]
 8004932:	2b00      	cmp	r3, #0
 8004934:	bfb4      	ite	lt
 8004936:	462b      	movlt	r3, r5
 8004938:	2300      	movge	r3, #0
 800493a:	930e      	str	r3, [sp, #56]	; 0x38
 800493c:	9b07      	ldr	r3, [sp, #28]
 800493e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004942:	9314      	str	r3, [sp, #80]	; 0x50
 8004944:	9b08      	ldr	r3, [sp, #32]
 8004946:	4650      	mov	r0, sl
 8004948:	6859      	ldr	r1, [r3, #4]
 800494a:	f001 fdf5 	bl	8006538 <_Balloc>
 800494e:	9006      	str	r0, [sp, #24]
 8004950:	2800      	cmp	r0, #0
 8004952:	f43f af10 	beq.w	8004776 <_strtod_l+0x47e>
 8004956:	9b08      	ldr	r3, [sp, #32]
 8004958:	300c      	adds	r0, #12
 800495a:	691a      	ldr	r2, [r3, #16]
 800495c:	f103 010c 	add.w	r1, r3, #12
 8004960:	3202      	adds	r2, #2
 8004962:	0092      	lsls	r2, r2, #2
 8004964:	f001 fdda 	bl	800651c <memcpy>
 8004968:	ab1c      	add	r3, sp, #112	; 0x70
 800496a:	9301      	str	r3, [sp, #4]
 800496c:	ab1b      	add	r3, sp, #108	; 0x6c
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	4642      	mov	r2, r8
 8004972:	464b      	mov	r3, r9
 8004974:	4650      	mov	r0, sl
 8004976:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800497a:	f002 f9c7 	bl	8006d0c <__d2b>
 800497e:	901a      	str	r0, [sp, #104]	; 0x68
 8004980:	2800      	cmp	r0, #0
 8004982:	f43f aef8 	beq.w	8004776 <_strtod_l+0x47e>
 8004986:	2101      	movs	r1, #1
 8004988:	4650      	mov	r0, sl
 800498a:	f001 ff15 	bl	80067b8 <__i2b>
 800498e:	4603      	mov	r3, r0
 8004990:	9004      	str	r0, [sp, #16]
 8004992:	2800      	cmp	r0, #0
 8004994:	f43f aeef 	beq.w	8004776 <_strtod_l+0x47e>
 8004998:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800499a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800499c:	2d00      	cmp	r5, #0
 800499e:	bfab      	itete	ge
 80049a0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80049a2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80049a4:	18ee      	addge	r6, r5, r3
 80049a6:	1b5c      	sublt	r4, r3, r5
 80049a8:	9b05      	ldr	r3, [sp, #20]
 80049aa:	bfa8      	it	ge
 80049ac:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80049ae:	eba5 0503 	sub.w	r5, r5, r3
 80049b2:	4415      	add	r5, r2
 80049b4:	4b6e      	ldr	r3, [pc, #440]	; (8004b70 <_strtod_l+0x878>)
 80049b6:	f105 35ff 	add.w	r5, r5, #4294967295
 80049ba:	bfb8      	it	lt
 80049bc:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80049be:	429d      	cmp	r5, r3
 80049c0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80049c4:	f280 80c4 	bge.w	8004b50 <_strtod_l+0x858>
 80049c8:	1b5b      	subs	r3, r3, r5
 80049ca:	2b1f      	cmp	r3, #31
 80049cc:	f04f 0701 	mov.w	r7, #1
 80049d0:	eba2 0203 	sub.w	r2, r2, r3
 80049d4:	f300 80b1 	bgt.w	8004b3a <_strtod_l+0x842>
 80049d8:	2500      	movs	r5, #0
 80049da:	fa07 f303 	lsl.w	r3, r7, r3
 80049de:	930f      	str	r3, [sp, #60]	; 0x3c
 80049e0:	18b7      	adds	r7, r6, r2
 80049e2:	9b05      	ldr	r3, [sp, #20]
 80049e4:	42be      	cmp	r6, r7
 80049e6:	4414      	add	r4, r2
 80049e8:	441c      	add	r4, r3
 80049ea:	4633      	mov	r3, r6
 80049ec:	bfa8      	it	ge
 80049ee:	463b      	movge	r3, r7
 80049f0:	42a3      	cmp	r3, r4
 80049f2:	bfa8      	it	ge
 80049f4:	4623      	movge	r3, r4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	bfc2      	ittt	gt
 80049fa:	1aff      	subgt	r7, r7, r3
 80049fc:	1ae4      	subgt	r4, r4, r3
 80049fe:	1af6      	subgt	r6, r6, r3
 8004a00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	dd17      	ble.n	8004a36 <_strtod_l+0x73e>
 8004a06:	461a      	mov	r2, r3
 8004a08:	4650      	mov	r0, sl
 8004a0a:	9904      	ldr	r1, [sp, #16]
 8004a0c:	f001 ff92 	bl	8006934 <__pow5mult>
 8004a10:	9004      	str	r0, [sp, #16]
 8004a12:	2800      	cmp	r0, #0
 8004a14:	f43f aeaf 	beq.w	8004776 <_strtod_l+0x47e>
 8004a18:	4601      	mov	r1, r0
 8004a1a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004a1c:	4650      	mov	r0, sl
 8004a1e:	f001 fee1 	bl	80067e4 <__multiply>
 8004a22:	9009      	str	r0, [sp, #36]	; 0x24
 8004a24:	2800      	cmp	r0, #0
 8004a26:	f43f aea6 	beq.w	8004776 <_strtod_l+0x47e>
 8004a2a:	4650      	mov	r0, sl
 8004a2c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004a2e:	f001 fdc3 	bl	80065b8 <_Bfree>
 8004a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a34:	931a      	str	r3, [sp, #104]	; 0x68
 8004a36:	2f00      	cmp	r7, #0
 8004a38:	f300 808e 	bgt.w	8004b58 <_strtod_l+0x860>
 8004a3c:	9b07      	ldr	r3, [sp, #28]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	dd08      	ble.n	8004a54 <_strtod_l+0x75c>
 8004a42:	4650      	mov	r0, sl
 8004a44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004a46:	9906      	ldr	r1, [sp, #24]
 8004a48:	f001 ff74 	bl	8006934 <__pow5mult>
 8004a4c:	9006      	str	r0, [sp, #24]
 8004a4e:	2800      	cmp	r0, #0
 8004a50:	f43f ae91 	beq.w	8004776 <_strtod_l+0x47e>
 8004a54:	2c00      	cmp	r4, #0
 8004a56:	dd08      	ble.n	8004a6a <_strtod_l+0x772>
 8004a58:	4622      	mov	r2, r4
 8004a5a:	4650      	mov	r0, sl
 8004a5c:	9906      	ldr	r1, [sp, #24]
 8004a5e:	f001 ffc3 	bl	80069e8 <__lshift>
 8004a62:	9006      	str	r0, [sp, #24]
 8004a64:	2800      	cmp	r0, #0
 8004a66:	f43f ae86 	beq.w	8004776 <_strtod_l+0x47e>
 8004a6a:	2e00      	cmp	r6, #0
 8004a6c:	dd08      	ble.n	8004a80 <_strtod_l+0x788>
 8004a6e:	4632      	mov	r2, r6
 8004a70:	4650      	mov	r0, sl
 8004a72:	9904      	ldr	r1, [sp, #16]
 8004a74:	f001 ffb8 	bl	80069e8 <__lshift>
 8004a78:	9004      	str	r0, [sp, #16]
 8004a7a:	2800      	cmp	r0, #0
 8004a7c:	f43f ae7b 	beq.w	8004776 <_strtod_l+0x47e>
 8004a80:	4650      	mov	r0, sl
 8004a82:	9a06      	ldr	r2, [sp, #24]
 8004a84:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004a86:	f002 f83b 	bl	8006b00 <__mdiff>
 8004a8a:	4683      	mov	fp, r0
 8004a8c:	2800      	cmp	r0, #0
 8004a8e:	f43f ae72 	beq.w	8004776 <_strtod_l+0x47e>
 8004a92:	2400      	movs	r4, #0
 8004a94:	68c3      	ldr	r3, [r0, #12]
 8004a96:	9904      	ldr	r1, [sp, #16]
 8004a98:	60c4      	str	r4, [r0, #12]
 8004a9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a9c:	f002 f814 	bl	8006ac8 <__mcmp>
 8004aa0:	42a0      	cmp	r0, r4
 8004aa2:	da6b      	bge.n	8004b7c <_strtod_l+0x884>
 8004aa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004aa6:	ea53 0308 	orrs.w	r3, r3, r8
 8004aaa:	f040 8091 	bne.w	8004bd0 <_strtod_l+0x8d8>
 8004aae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f040 808c 	bne.w	8004bd0 <_strtod_l+0x8d8>
 8004ab8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004abc:	0d1b      	lsrs	r3, r3, #20
 8004abe:	051b      	lsls	r3, r3, #20
 8004ac0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004ac4:	f240 8084 	bls.w	8004bd0 <_strtod_l+0x8d8>
 8004ac8:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004acc:	b91b      	cbnz	r3, 8004ad6 <_strtod_l+0x7de>
 8004ace:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	dd7c      	ble.n	8004bd0 <_strtod_l+0x8d8>
 8004ad6:	4659      	mov	r1, fp
 8004ad8:	2201      	movs	r2, #1
 8004ada:	4650      	mov	r0, sl
 8004adc:	f001 ff84 	bl	80069e8 <__lshift>
 8004ae0:	9904      	ldr	r1, [sp, #16]
 8004ae2:	4683      	mov	fp, r0
 8004ae4:	f001 fff0 	bl	8006ac8 <__mcmp>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	dd71      	ble.n	8004bd0 <_strtod_l+0x8d8>
 8004aec:	9905      	ldr	r1, [sp, #20]
 8004aee:	464b      	mov	r3, r9
 8004af0:	4a20      	ldr	r2, [pc, #128]	; (8004b74 <_strtod_l+0x87c>)
 8004af2:	2900      	cmp	r1, #0
 8004af4:	f000 808c 	beq.w	8004c10 <_strtod_l+0x918>
 8004af8:	ea02 0109 	and.w	r1, r2, r9
 8004afc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004b00:	f300 8086 	bgt.w	8004c10 <_strtod_l+0x918>
 8004b04:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004b08:	f77f aeaa 	ble.w	8004860 <_strtod_l+0x568>
 8004b0c:	4640      	mov	r0, r8
 8004b0e:	4649      	mov	r1, r9
 8004b10:	4b19      	ldr	r3, [pc, #100]	; (8004b78 <_strtod_l+0x880>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	f7fb fcea 	bl	80004ec <__aeabi_dmul>
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4303      	orrs	r3, r0
 8004b1c:	bf08      	it	eq
 8004b1e:	2322      	moveq	r3, #34	; 0x22
 8004b20:	4680      	mov	r8, r0
 8004b22:	4689      	mov	r9, r1
 8004b24:	bf08      	it	eq
 8004b26:	f8ca 3000 	streq.w	r3, [sl]
 8004b2a:	e62f      	b.n	800478c <_strtod_l+0x494>
 8004b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b30:	fa02 f303 	lsl.w	r3, r2, r3
 8004b34:	ea03 0808 	and.w	r8, r3, r8
 8004b38:	e6e0      	b.n	80048fc <_strtod_l+0x604>
 8004b3a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004b3e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004b42:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004b46:	35e2      	adds	r5, #226	; 0xe2
 8004b48:	fa07 f505 	lsl.w	r5, r7, r5
 8004b4c:	970f      	str	r7, [sp, #60]	; 0x3c
 8004b4e:	e747      	b.n	80049e0 <_strtod_l+0x6e8>
 8004b50:	2301      	movs	r3, #1
 8004b52:	2500      	movs	r5, #0
 8004b54:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b56:	e743      	b.n	80049e0 <_strtod_l+0x6e8>
 8004b58:	463a      	mov	r2, r7
 8004b5a:	4650      	mov	r0, sl
 8004b5c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004b5e:	f001 ff43 	bl	80069e8 <__lshift>
 8004b62:	901a      	str	r0, [sp, #104]	; 0x68
 8004b64:	2800      	cmp	r0, #0
 8004b66:	f47f af69 	bne.w	8004a3c <_strtod_l+0x744>
 8004b6a:	e604      	b.n	8004776 <_strtod_l+0x47e>
 8004b6c:	08007cc0 	.word	0x08007cc0
 8004b70:	fffffc02 	.word	0xfffffc02
 8004b74:	7ff00000 	.word	0x7ff00000
 8004b78:	39500000 	.word	0x39500000
 8004b7c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004b80:	d165      	bne.n	8004c4e <_strtod_l+0x956>
 8004b82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004b88:	b35a      	cbz	r2, 8004be2 <_strtod_l+0x8ea>
 8004b8a:	4a99      	ldr	r2, [pc, #612]	; (8004df0 <_strtod_l+0xaf8>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d12b      	bne.n	8004be8 <_strtod_l+0x8f0>
 8004b90:	9b05      	ldr	r3, [sp, #20]
 8004b92:	4641      	mov	r1, r8
 8004b94:	b303      	cbz	r3, 8004bd8 <_strtod_l+0x8e0>
 8004b96:	464a      	mov	r2, r9
 8004b98:	4b96      	ldr	r3, [pc, #600]	; (8004df4 <_strtod_l+0xafc>)
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba4:	d81b      	bhi.n	8004bde <_strtod_l+0x8e6>
 8004ba6:	0d1b      	lsrs	r3, r3, #20
 8004ba8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	4299      	cmp	r1, r3
 8004bb2:	d119      	bne.n	8004be8 <_strtod_l+0x8f0>
 8004bb4:	4b90      	ldr	r3, [pc, #576]	; (8004df8 <_strtod_l+0xb00>)
 8004bb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d102      	bne.n	8004bc2 <_strtod_l+0x8ca>
 8004bbc:	3101      	adds	r1, #1
 8004bbe:	f43f adda 	beq.w	8004776 <_strtod_l+0x47e>
 8004bc2:	f04f 0800 	mov.w	r8, #0
 8004bc6:	4b8b      	ldr	r3, [pc, #556]	; (8004df4 <_strtod_l+0xafc>)
 8004bc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bca:	401a      	ands	r2, r3
 8004bcc:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004bd0:	9b05      	ldr	r3, [sp, #20]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d19a      	bne.n	8004b0c <_strtod_l+0x814>
 8004bd6:	e5d9      	b.n	800478c <_strtod_l+0x494>
 8004bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bdc:	e7e8      	b.n	8004bb0 <_strtod_l+0x8b8>
 8004bde:	4613      	mov	r3, r2
 8004be0:	e7e6      	b.n	8004bb0 <_strtod_l+0x8b8>
 8004be2:	ea53 0308 	orrs.w	r3, r3, r8
 8004be6:	d081      	beq.n	8004aec <_strtod_l+0x7f4>
 8004be8:	b1e5      	cbz	r5, 8004c24 <_strtod_l+0x92c>
 8004bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bec:	421d      	tst	r5, r3
 8004bee:	d0ef      	beq.n	8004bd0 <_strtod_l+0x8d8>
 8004bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bf2:	4640      	mov	r0, r8
 8004bf4:	4649      	mov	r1, r9
 8004bf6:	9a05      	ldr	r2, [sp, #20]
 8004bf8:	b1c3      	cbz	r3, 8004c2c <_strtod_l+0x934>
 8004bfa:	f7ff fb59 	bl	80042b0 <sulp>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c06:	f7fb fabb 	bl	8000180 <__adddf3>
 8004c0a:	4680      	mov	r8, r0
 8004c0c:	4689      	mov	r9, r1
 8004c0e:	e7df      	b.n	8004bd0 <_strtod_l+0x8d8>
 8004c10:	4013      	ands	r3, r2
 8004c12:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004c16:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004c1a:	f04f 38ff 	mov.w	r8, #4294967295
 8004c1e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004c22:	e7d5      	b.n	8004bd0 <_strtod_l+0x8d8>
 8004c24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c26:	ea13 0f08 	tst.w	r3, r8
 8004c2a:	e7e0      	b.n	8004bee <_strtod_l+0x8f6>
 8004c2c:	f7ff fb40 	bl	80042b0 <sulp>
 8004c30:	4602      	mov	r2, r0
 8004c32:	460b      	mov	r3, r1
 8004c34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c38:	f7fb faa0 	bl	800017c <__aeabi_dsub>
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	2300      	movs	r3, #0
 8004c40:	4680      	mov	r8, r0
 8004c42:	4689      	mov	r9, r1
 8004c44:	f7fb feba 	bl	80009bc <__aeabi_dcmpeq>
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	d0c1      	beq.n	8004bd0 <_strtod_l+0x8d8>
 8004c4c:	e608      	b.n	8004860 <_strtod_l+0x568>
 8004c4e:	4658      	mov	r0, fp
 8004c50:	9904      	ldr	r1, [sp, #16]
 8004c52:	f002 f8b7 	bl	8006dc4 <__ratio>
 8004c56:	2200      	movs	r2, #0
 8004c58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c5c:	4606      	mov	r6, r0
 8004c5e:	460f      	mov	r7, r1
 8004c60:	f7fb fec0 	bl	80009e4 <__aeabi_dcmple>
 8004c64:	2800      	cmp	r0, #0
 8004c66:	d070      	beq.n	8004d4a <_strtod_l+0xa52>
 8004c68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d042      	beq.n	8004cf4 <_strtod_l+0x9fc>
 8004c6e:	2600      	movs	r6, #0
 8004c70:	4f62      	ldr	r7, [pc, #392]	; (8004dfc <_strtod_l+0xb04>)
 8004c72:	4d62      	ldr	r5, [pc, #392]	; (8004dfc <_strtod_l+0xb04>)
 8004c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004c7a:	0d1b      	lsrs	r3, r3, #20
 8004c7c:	051b      	lsls	r3, r3, #20
 8004c7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004c82:	4b5f      	ldr	r3, [pc, #380]	; (8004e00 <_strtod_l+0xb08>)
 8004c84:	429a      	cmp	r2, r3
 8004c86:	f040 80c3 	bne.w	8004e10 <_strtod_l+0xb18>
 8004c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c8c:	4640      	mov	r0, r8
 8004c8e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004c92:	4649      	mov	r1, r9
 8004c94:	f001 ffc0 	bl	8006c18 <__ulp>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4630      	mov	r0, r6
 8004c9e:	4639      	mov	r1, r7
 8004ca0:	f7fb fc24 	bl	80004ec <__aeabi_dmul>
 8004ca4:	4642      	mov	r2, r8
 8004ca6:	464b      	mov	r3, r9
 8004ca8:	f7fb fa6a 	bl	8000180 <__adddf3>
 8004cac:	460b      	mov	r3, r1
 8004cae:	4951      	ldr	r1, [pc, #324]	; (8004df4 <_strtod_l+0xafc>)
 8004cb0:	4a54      	ldr	r2, [pc, #336]	; (8004e04 <_strtod_l+0xb0c>)
 8004cb2:	4019      	ands	r1, r3
 8004cb4:	4291      	cmp	r1, r2
 8004cb6:	4680      	mov	r8, r0
 8004cb8:	d95d      	bls.n	8004d76 <_strtod_l+0xa7e>
 8004cba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004cbc:	4b4e      	ldr	r3, [pc, #312]	; (8004df8 <_strtod_l+0xb00>)
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d103      	bne.n	8004cca <_strtod_l+0x9d2>
 8004cc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	f43f ad56 	beq.w	8004776 <_strtod_l+0x47e>
 8004cca:	f04f 38ff 	mov.w	r8, #4294967295
 8004cce:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004df8 <_strtod_l+0xb00>
 8004cd2:	4650      	mov	r0, sl
 8004cd4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004cd6:	f001 fc6f 	bl	80065b8 <_Bfree>
 8004cda:	4650      	mov	r0, sl
 8004cdc:	9906      	ldr	r1, [sp, #24]
 8004cde:	f001 fc6b 	bl	80065b8 <_Bfree>
 8004ce2:	4650      	mov	r0, sl
 8004ce4:	9904      	ldr	r1, [sp, #16]
 8004ce6:	f001 fc67 	bl	80065b8 <_Bfree>
 8004cea:	4659      	mov	r1, fp
 8004cec:	4650      	mov	r0, sl
 8004cee:	f001 fc63 	bl	80065b8 <_Bfree>
 8004cf2:	e627      	b.n	8004944 <_strtod_l+0x64c>
 8004cf4:	f1b8 0f00 	cmp.w	r8, #0
 8004cf8:	d119      	bne.n	8004d2e <_strtod_l+0xa36>
 8004cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d00:	b9e3      	cbnz	r3, 8004d3c <_strtod_l+0xa44>
 8004d02:	2200      	movs	r2, #0
 8004d04:	4630      	mov	r0, r6
 8004d06:	4639      	mov	r1, r7
 8004d08:	4b3c      	ldr	r3, [pc, #240]	; (8004dfc <_strtod_l+0xb04>)
 8004d0a:	f7fb fe61 	bl	80009d0 <__aeabi_dcmplt>
 8004d0e:	b9c8      	cbnz	r0, 8004d44 <_strtod_l+0xa4c>
 8004d10:	2200      	movs	r2, #0
 8004d12:	4630      	mov	r0, r6
 8004d14:	4639      	mov	r1, r7
 8004d16:	4b3c      	ldr	r3, [pc, #240]	; (8004e08 <_strtod_l+0xb10>)
 8004d18:	f7fb fbe8 	bl	80004ec <__aeabi_dmul>
 8004d1c:	4604      	mov	r4, r0
 8004d1e:	460d      	mov	r5, r1
 8004d20:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004d24:	9416      	str	r4, [sp, #88]	; 0x58
 8004d26:	9317      	str	r3, [sp, #92]	; 0x5c
 8004d28:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8004d2c:	e7a2      	b.n	8004c74 <_strtod_l+0x97c>
 8004d2e:	f1b8 0f01 	cmp.w	r8, #1
 8004d32:	d103      	bne.n	8004d3c <_strtod_l+0xa44>
 8004d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f43f ad92 	beq.w	8004860 <_strtod_l+0x568>
 8004d3c:	2600      	movs	r6, #0
 8004d3e:	2400      	movs	r4, #0
 8004d40:	4f32      	ldr	r7, [pc, #200]	; (8004e0c <_strtod_l+0xb14>)
 8004d42:	e796      	b.n	8004c72 <_strtod_l+0x97a>
 8004d44:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004d46:	4d30      	ldr	r5, [pc, #192]	; (8004e08 <_strtod_l+0xb10>)
 8004d48:	e7ea      	b.n	8004d20 <_strtod_l+0xa28>
 8004d4a:	4b2f      	ldr	r3, [pc, #188]	; (8004e08 <_strtod_l+0xb10>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	4630      	mov	r0, r6
 8004d50:	4639      	mov	r1, r7
 8004d52:	f7fb fbcb 	bl	80004ec <__aeabi_dmul>
 8004d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d58:	4604      	mov	r4, r0
 8004d5a:	460d      	mov	r5, r1
 8004d5c:	b933      	cbnz	r3, 8004d6c <_strtod_l+0xa74>
 8004d5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004d62:	9010      	str	r0, [sp, #64]	; 0x40
 8004d64:	9311      	str	r3, [sp, #68]	; 0x44
 8004d66:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004d6a:	e783      	b.n	8004c74 <_strtod_l+0x97c>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004d74:	e7f7      	b.n	8004d66 <_strtod_l+0xa6e>
 8004d76:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004d7a:	9b05      	ldr	r3, [sp, #20]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1a8      	bne.n	8004cd2 <_strtod_l+0x9da>
 8004d80:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d86:	0d1b      	lsrs	r3, r3, #20
 8004d88:	051b      	lsls	r3, r3, #20
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d1a1      	bne.n	8004cd2 <_strtod_l+0x9da>
 8004d8e:	4620      	mov	r0, r4
 8004d90:	4629      	mov	r1, r5
 8004d92:	f7fb fea3 	bl	8000adc <__aeabi_d2lz>
 8004d96:	f7fb fb7b 	bl	8000490 <__aeabi_l2d>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4620      	mov	r0, r4
 8004da0:	4629      	mov	r1, r5
 8004da2:	f7fb f9eb 	bl	800017c <__aeabi_dsub>
 8004da6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004da8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004dac:	ea43 0308 	orr.w	r3, r3, r8
 8004db0:	4313      	orrs	r3, r2
 8004db2:	4604      	mov	r4, r0
 8004db4:	460d      	mov	r5, r1
 8004db6:	d066      	beq.n	8004e86 <_strtod_l+0xb8e>
 8004db8:	a309      	add	r3, pc, #36	; (adr r3, 8004de0 <_strtod_l+0xae8>)
 8004dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbe:	f7fb fe07 	bl	80009d0 <__aeabi_dcmplt>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	f47f ace2 	bne.w	800478c <_strtod_l+0x494>
 8004dc8:	a307      	add	r3, pc, #28	; (adr r3, 8004de8 <_strtod_l+0xaf0>)
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	4620      	mov	r0, r4
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	f7fb fe1b 	bl	8000a0c <__aeabi_dcmpgt>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	f43f af7b 	beq.w	8004cd2 <_strtod_l+0x9da>
 8004ddc:	e4d6      	b.n	800478c <_strtod_l+0x494>
 8004dde:	bf00      	nop
 8004de0:	94a03595 	.word	0x94a03595
 8004de4:	3fdfffff 	.word	0x3fdfffff
 8004de8:	35afe535 	.word	0x35afe535
 8004dec:	3fe00000 	.word	0x3fe00000
 8004df0:	000fffff 	.word	0x000fffff
 8004df4:	7ff00000 	.word	0x7ff00000
 8004df8:	7fefffff 	.word	0x7fefffff
 8004dfc:	3ff00000 	.word	0x3ff00000
 8004e00:	7fe00000 	.word	0x7fe00000
 8004e04:	7c9fffff 	.word	0x7c9fffff
 8004e08:	3fe00000 	.word	0x3fe00000
 8004e0c:	bff00000 	.word	0xbff00000
 8004e10:	9b05      	ldr	r3, [sp, #20]
 8004e12:	b313      	cbz	r3, 8004e5a <_strtod_l+0xb62>
 8004e14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e16:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004e1a:	d81e      	bhi.n	8004e5a <_strtod_l+0xb62>
 8004e1c:	a326      	add	r3, pc, #152	; (adr r3, 8004eb8 <_strtod_l+0xbc0>)
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	4620      	mov	r0, r4
 8004e24:	4629      	mov	r1, r5
 8004e26:	f7fb fddd 	bl	80009e4 <__aeabi_dcmple>
 8004e2a:	b190      	cbz	r0, 8004e52 <_strtod_l+0xb5a>
 8004e2c:	4629      	mov	r1, r5
 8004e2e:	4620      	mov	r0, r4
 8004e30:	f7fb fe34 	bl	8000a9c <__aeabi_d2uiz>
 8004e34:	2801      	cmp	r0, #1
 8004e36:	bf38      	it	cc
 8004e38:	2001      	movcc	r0, #1
 8004e3a:	f7fb fadd 	bl	80003f8 <__aeabi_ui2d>
 8004e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e40:	4604      	mov	r4, r0
 8004e42:	460d      	mov	r5, r1
 8004e44:	b9d3      	cbnz	r3, 8004e7c <_strtod_l+0xb84>
 8004e46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004e4a:	9012      	str	r0, [sp, #72]	; 0x48
 8004e4c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004e4e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8004e52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004e54:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004e58:	1a9f      	subs	r7, r3, r2
 8004e5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e5e:	f001 fedb 	bl	8006c18 <__ulp>
 8004e62:	4602      	mov	r2, r0
 8004e64:	460b      	mov	r3, r1
 8004e66:	4630      	mov	r0, r6
 8004e68:	4639      	mov	r1, r7
 8004e6a:	f7fb fb3f 	bl	80004ec <__aeabi_dmul>
 8004e6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004e72:	f7fb f985 	bl	8000180 <__adddf3>
 8004e76:	4680      	mov	r8, r0
 8004e78:	4689      	mov	r9, r1
 8004e7a:	e77e      	b.n	8004d7a <_strtod_l+0xa82>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8004e84:	e7e3      	b.n	8004e4e <_strtod_l+0xb56>
 8004e86:	a30e      	add	r3, pc, #56	; (adr r3, 8004ec0 <_strtod_l+0xbc8>)
 8004e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8c:	f7fb fda0 	bl	80009d0 <__aeabi_dcmplt>
 8004e90:	e7a1      	b.n	8004dd6 <_strtod_l+0xade>
 8004e92:	2300      	movs	r3, #0
 8004e94:	930a      	str	r3, [sp, #40]	; 0x28
 8004e96:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e98:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004e9a:	6013      	str	r3, [r2, #0]
 8004e9c:	f7ff ba71 	b.w	8004382 <_strtod_l+0x8a>
 8004ea0:	2a65      	cmp	r2, #101	; 0x65
 8004ea2:	f43f ab63 	beq.w	800456c <_strtod_l+0x274>
 8004ea6:	2a45      	cmp	r2, #69	; 0x45
 8004ea8:	f43f ab60 	beq.w	800456c <_strtod_l+0x274>
 8004eac:	2301      	movs	r3, #1
 8004eae:	f7ff bb95 	b.w	80045dc <_strtod_l+0x2e4>
 8004eb2:	bf00      	nop
 8004eb4:	f3af 8000 	nop.w
 8004eb8:	ffc00000 	.word	0xffc00000
 8004ebc:	41dfffff 	.word	0x41dfffff
 8004ec0:	94a03595 	.word	0x94a03595
 8004ec4:	3fcfffff 	.word	0x3fcfffff

08004ec8 <strtod>:
 8004ec8:	460a      	mov	r2, r1
 8004eca:	4601      	mov	r1, r0
 8004ecc:	4802      	ldr	r0, [pc, #8]	; (8004ed8 <strtod+0x10>)
 8004ece:	4b03      	ldr	r3, [pc, #12]	; (8004edc <strtod+0x14>)
 8004ed0:	6800      	ldr	r0, [r0, #0]
 8004ed2:	f7ff ba11 	b.w	80042f8 <_strtod_l>
 8004ed6:	bf00      	nop
 8004ed8:	200000a0 	.word	0x200000a0
 8004edc:	20000108 	.word	0x20000108

08004ee0 <strtok>:
 8004ee0:	4b16      	ldr	r3, [pc, #88]	; (8004f3c <strtok+0x5c>)
 8004ee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ee6:	681f      	ldr	r7, [r3, #0]
 8004ee8:	4605      	mov	r5, r0
 8004eea:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8004eec:	460e      	mov	r6, r1
 8004eee:	b9ec      	cbnz	r4, 8004f2c <strtok+0x4c>
 8004ef0:	2050      	movs	r0, #80	; 0x50
 8004ef2:	f001 faeb 	bl	80064cc <malloc>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	65b8      	str	r0, [r7, #88]	; 0x58
 8004efa:	b920      	cbnz	r0, 8004f06 <strtok+0x26>
 8004efc:	2157      	movs	r1, #87	; 0x57
 8004efe:	4b10      	ldr	r3, [pc, #64]	; (8004f40 <strtok+0x60>)
 8004f00:	4810      	ldr	r0, [pc, #64]	; (8004f44 <strtok+0x64>)
 8004f02:	f000 f8cf 	bl	80050a4 <__assert_func>
 8004f06:	e9c0 4400 	strd	r4, r4, [r0]
 8004f0a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004f0e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004f12:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004f16:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004f1a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004f1e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004f22:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004f26:	6184      	str	r4, [r0, #24]
 8004f28:	7704      	strb	r4, [r0, #28]
 8004f2a:	6244      	str	r4, [r0, #36]	; 0x24
 8004f2c:	4631      	mov	r1, r6
 8004f2e:	4628      	mov	r0, r5
 8004f30:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f32:	2301      	movs	r3, #1
 8004f34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f38:	f000 b806 	b.w	8004f48 <__strtok_r>
 8004f3c:	200000a0 	.word	0x200000a0
 8004f40:	08007ce8 	.word	0x08007ce8
 8004f44:	08007cff 	.word	0x08007cff

08004f48 <__strtok_r>:
 8004f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f4a:	b908      	cbnz	r0, 8004f50 <__strtok_r+0x8>
 8004f4c:	6810      	ldr	r0, [r2, #0]
 8004f4e:	b188      	cbz	r0, 8004f74 <__strtok_r+0x2c>
 8004f50:	4604      	mov	r4, r0
 8004f52:	460f      	mov	r7, r1
 8004f54:	4620      	mov	r0, r4
 8004f56:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004f5a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004f5e:	b91e      	cbnz	r6, 8004f68 <__strtok_r+0x20>
 8004f60:	b965      	cbnz	r5, 8004f7c <__strtok_r+0x34>
 8004f62:	4628      	mov	r0, r5
 8004f64:	6015      	str	r5, [r2, #0]
 8004f66:	e005      	b.n	8004f74 <__strtok_r+0x2c>
 8004f68:	42b5      	cmp	r5, r6
 8004f6a:	d1f6      	bne.n	8004f5a <__strtok_r+0x12>
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1f0      	bne.n	8004f52 <__strtok_r+0xa>
 8004f70:	6014      	str	r4, [r2, #0]
 8004f72:	7003      	strb	r3, [r0, #0]
 8004f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f76:	461c      	mov	r4, r3
 8004f78:	e00c      	b.n	8004f94 <__strtok_r+0x4c>
 8004f7a:	b915      	cbnz	r5, 8004f82 <__strtok_r+0x3a>
 8004f7c:	460e      	mov	r6, r1
 8004f7e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004f82:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004f86:	42ab      	cmp	r3, r5
 8004f88:	d1f7      	bne.n	8004f7a <__strtok_r+0x32>
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d0f3      	beq.n	8004f76 <__strtok_r+0x2e>
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004f94:	6014      	str	r4, [r2, #0]
 8004f96:	e7ed      	b.n	8004f74 <__strtok_r+0x2c>

08004f98 <_strtol_l.constprop.0>:
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f9e:	4680      	mov	r8, r0
 8004fa0:	d001      	beq.n	8004fa6 <_strtol_l.constprop.0+0xe>
 8004fa2:	2b24      	cmp	r3, #36	; 0x24
 8004fa4:	d906      	bls.n	8004fb4 <_strtol_l.constprop.0+0x1c>
 8004fa6:	f7fe fcf1 	bl	800398c <__errno>
 8004faa:	2316      	movs	r3, #22
 8004fac:	6003      	str	r3, [r0, #0]
 8004fae:	2000      	movs	r0, #0
 8004fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb4:	460d      	mov	r5, r1
 8004fb6:	4f35      	ldr	r7, [pc, #212]	; (800508c <_strtol_l.constprop.0+0xf4>)
 8004fb8:	4628      	mov	r0, r5
 8004fba:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004fbe:	5de6      	ldrb	r6, [r4, r7]
 8004fc0:	f016 0608 	ands.w	r6, r6, #8
 8004fc4:	d1f8      	bne.n	8004fb8 <_strtol_l.constprop.0+0x20>
 8004fc6:	2c2d      	cmp	r4, #45	; 0x2d
 8004fc8:	d12f      	bne.n	800502a <_strtol_l.constprop.0+0x92>
 8004fca:	2601      	movs	r6, #1
 8004fcc:	782c      	ldrb	r4, [r5, #0]
 8004fce:	1c85      	adds	r5, r0, #2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d057      	beq.n	8005084 <_strtol_l.constprop.0+0xec>
 8004fd4:	2b10      	cmp	r3, #16
 8004fd6:	d109      	bne.n	8004fec <_strtol_l.constprop.0+0x54>
 8004fd8:	2c30      	cmp	r4, #48	; 0x30
 8004fda:	d107      	bne.n	8004fec <_strtol_l.constprop.0+0x54>
 8004fdc:	7828      	ldrb	r0, [r5, #0]
 8004fde:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004fe2:	2858      	cmp	r0, #88	; 0x58
 8004fe4:	d149      	bne.n	800507a <_strtol_l.constprop.0+0xe2>
 8004fe6:	2310      	movs	r3, #16
 8004fe8:	786c      	ldrb	r4, [r5, #1]
 8004fea:	3502      	adds	r5, #2
 8004fec:	2700      	movs	r7, #0
 8004fee:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8004ff2:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004ff6:	fbbe f9f3 	udiv	r9, lr, r3
 8004ffa:	4638      	mov	r0, r7
 8004ffc:	fb03 ea19 	mls	sl, r3, r9, lr
 8005000:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005004:	f1bc 0f09 	cmp.w	ip, #9
 8005008:	d814      	bhi.n	8005034 <_strtol_l.constprop.0+0x9c>
 800500a:	4664      	mov	r4, ip
 800500c:	42a3      	cmp	r3, r4
 800500e:	dd22      	ble.n	8005056 <_strtol_l.constprop.0+0xbe>
 8005010:	2f00      	cmp	r7, #0
 8005012:	db1d      	blt.n	8005050 <_strtol_l.constprop.0+0xb8>
 8005014:	4581      	cmp	r9, r0
 8005016:	d31b      	bcc.n	8005050 <_strtol_l.constprop.0+0xb8>
 8005018:	d101      	bne.n	800501e <_strtol_l.constprop.0+0x86>
 800501a:	45a2      	cmp	sl, r4
 800501c:	db18      	blt.n	8005050 <_strtol_l.constprop.0+0xb8>
 800501e:	2701      	movs	r7, #1
 8005020:	fb00 4003 	mla	r0, r0, r3, r4
 8005024:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005028:	e7ea      	b.n	8005000 <_strtol_l.constprop.0+0x68>
 800502a:	2c2b      	cmp	r4, #43	; 0x2b
 800502c:	bf04      	itt	eq
 800502e:	782c      	ldrbeq	r4, [r5, #0]
 8005030:	1c85      	addeq	r5, r0, #2
 8005032:	e7cd      	b.n	8004fd0 <_strtol_l.constprop.0+0x38>
 8005034:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005038:	f1bc 0f19 	cmp.w	ip, #25
 800503c:	d801      	bhi.n	8005042 <_strtol_l.constprop.0+0xaa>
 800503e:	3c37      	subs	r4, #55	; 0x37
 8005040:	e7e4      	b.n	800500c <_strtol_l.constprop.0+0x74>
 8005042:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005046:	f1bc 0f19 	cmp.w	ip, #25
 800504a:	d804      	bhi.n	8005056 <_strtol_l.constprop.0+0xbe>
 800504c:	3c57      	subs	r4, #87	; 0x57
 800504e:	e7dd      	b.n	800500c <_strtol_l.constprop.0+0x74>
 8005050:	f04f 37ff 	mov.w	r7, #4294967295
 8005054:	e7e6      	b.n	8005024 <_strtol_l.constprop.0+0x8c>
 8005056:	2f00      	cmp	r7, #0
 8005058:	da07      	bge.n	800506a <_strtol_l.constprop.0+0xd2>
 800505a:	2322      	movs	r3, #34	; 0x22
 800505c:	4670      	mov	r0, lr
 800505e:	f8c8 3000 	str.w	r3, [r8]
 8005062:	2a00      	cmp	r2, #0
 8005064:	d0a4      	beq.n	8004fb0 <_strtol_l.constprop.0+0x18>
 8005066:	1e69      	subs	r1, r5, #1
 8005068:	e005      	b.n	8005076 <_strtol_l.constprop.0+0xde>
 800506a:	b106      	cbz	r6, 800506e <_strtol_l.constprop.0+0xd6>
 800506c:	4240      	negs	r0, r0
 800506e:	2a00      	cmp	r2, #0
 8005070:	d09e      	beq.n	8004fb0 <_strtol_l.constprop.0+0x18>
 8005072:	2f00      	cmp	r7, #0
 8005074:	d1f7      	bne.n	8005066 <_strtol_l.constprop.0+0xce>
 8005076:	6011      	str	r1, [r2, #0]
 8005078:	e79a      	b.n	8004fb0 <_strtol_l.constprop.0+0x18>
 800507a:	2430      	movs	r4, #48	; 0x30
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1b5      	bne.n	8004fec <_strtol_l.constprop.0+0x54>
 8005080:	2308      	movs	r3, #8
 8005082:	e7b3      	b.n	8004fec <_strtol_l.constprop.0+0x54>
 8005084:	2c30      	cmp	r4, #48	; 0x30
 8005086:	d0a9      	beq.n	8004fdc <_strtol_l.constprop.0+0x44>
 8005088:	230a      	movs	r3, #10
 800508a:	e7af      	b.n	8004fec <_strtol_l.constprop.0+0x54>
 800508c:	08007d99 	.word	0x08007d99

08005090 <strtol>:
 8005090:	4613      	mov	r3, r2
 8005092:	460a      	mov	r2, r1
 8005094:	4601      	mov	r1, r0
 8005096:	4802      	ldr	r0, [pc, #8]	; (80050a0 <strtol+0x10>)
 8005098:	6800      	ldr	r0, [r0, #0]
 800509a:	f7ff bf7d 	b.w	8004f98 <_strtol_l.constprop.0>
 800509e:	bf00      	nop
 80050a0:	200000a0 	.word	0x200000a0

080050a4 <__assert_func>:
 80050a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80050a6:	4614      	mov	r4, r2
 80050a8:	461a      	mov	r2, r3
 80050aa:	4b09      	ldr	r3, [pc, #36]	; (80050d0 <__assert_func+0x2c>)
 80050ac:	4605      	mov	r5, r0
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68d8      	ldr	r0, [r3, #12]
 80050b2:	b14c      	cbz	r4, 80050c8 <__assert_func+0x24>
 80050b4:	4b07      	ldr	r3, [pc, #28]	; (80050d4 <__assert_func+0x30>)
 80050b6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80050ba:	9100      	str	r1, [sp, #0]
 80050bc:	462b      	mov	r3, r5
 80050be:	4906      	ldr	r1, [pc, #24]	; (80050d8 <__assert_func+0x34>)
 80050c0:	f000 fe88 	bl	8005dd4 <fiprintf>
 80050c4:	f002 fa30 	bl	8007528 <abort>
 80050c8:	4b04      	ldr	r3, [pc, #16]	; (80050dc <__assert_func+0x38>)
 80050ca:	461c      	mov	r4, r3
 80050cc:	e7f3      	b.n	80050b6 <__assert_func+0x12>
 80050ce:	bf00      	nop
 80050d0:	200000a0 	.word	0x200000a0
 80050d4:	08007d5c 	.word	0x08007d5c
 80050d8:	08007d69 	.word	0x08007d69
 80050dc:	08007d97 	.word	0x08007d97

080050e0 <quorem>:
 80050e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e4:	6903      	ldr	r3, [r0, #16]
 80050e6:	690c      	ldr	r4, [r1, #16]
 80050e8:	4607      	mov	r7, r0
 80050ea:	42a3      	cmp	r3, r4
 80050ec:	f2c0 8082 	blt.w	80051f4 <quorem+0x114>
 80050f0:	3c01      	subs	r4, #1
 80050f2:	f100 0514 	add.w	r5, r0, #20
 80050f6:	f101 0814 	add.w	r8, r1, #20
 80050fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050fe:	9301      	str	r3, [sp, #4]
 8005100:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005104:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005108:	3301      	adds	r3, #1
 800510a:	429a      	cmp	r2, r3
 800510c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005110:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005114:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005118:	d331      	bcc.n	800517e <quorem+0x9e>
 800511a:	f04f 0e00 	mov.w	lr, #0
 800511e:	4640      	mov	r0, r8
 8005120:	46ac      	mov	ip, r5
 8005122:	46f2      	mov	sl, lr
 8005124:	f850 2b04 	ldr.w	r2, [r0], #4
 8005128:	b293      	uxth	r3, r2
 800512a:	fb06 e303 	mla	r3, r6, r3, lr
 800512e:	0c12      	lsrs	r2, r2, #16
 8005130:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005134:	b29b      	uxth	r3, r3
 8005136:	fb06 e202 	mla	r2, r6, r2, lr
 800513a:	ebaa 0303 	sub.w	r3, sl, r3
 800513e:	f8dc a000 	ldr.w	sl, [ip]
 8005142:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005146:	fa1f fa8a 	uxth.w	sl, sl
 800514a:	4453      	add	r3, sl
 800514c:	f8dc a000 	ldr.w	sl, [ip]
 8005150:	b292      	uxth	r2, r2
 8005152:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005156:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800515a:	b29b      	uxth	r3, r3
 800515c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005160:	4581      	cmp	r9, r0
 8005162:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005166:	f84c 3b04 	str.w	r3, [ip], #4
 800516a:	d2db      	bcs.n	8005124 <quorem+0x44>
 800516c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005170:	b92b      	cbnz	r3, 800517e <quorem+0x9e>
 8005172:	9b01      	ldr	r3, [sp, #4]
 8005174:	3b04      	subs	r3, #4
 8005176:	429d      	cmp	r5, r3
 8005178:	461a      	mov	r2, r3
 800517a:	d32f      	bcc.n	80051dc <quorem+0xfc>
 800517c:	613c      	str	r4, [r7, #16]
 800517e:	4638      	mov	r0, r7
 8005180:	f001 fca2 	bl	8006ac8 <__mcmp>
 8005184:	2800      	cmp	r0, #0
 8005186:	db25      	blt.n	80051d4 <quorem+0xf4>
 8005188:	4628      	mov	r0, r5
 800518a:	f04f 0c00 	mov.w	ip, #0
 800518e:	3601      	adds	r6, #1
 8005190:	f858 1b04 	ldr.w	r1, [r8], #4
 8005194:	f8d0 e000 	ldr.w	lr, [r0]
 8005198:	b28b      	uxth	r3, r1
 800519a:	ebac 0303 	sub.w	r3, ip, r3
 800519e:	fa1f f28e 	uxth.w	r2, lr
 80051a2:	4413      	add	r3, r2
 80051a4:	0c0a      	lsrs	r2, r1, #16
 80051a6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80051aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051b4:	45c1      	cmp	r9, r8
 80051b6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80051ba:	f840 3b04 	str.w	r3, [r0], #4
 80051be:	d2e7      	bcs.n	8005190 <quorem+0xb0>
 80051c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051c8:	b922      	cbnz	r2, 80051d4 <quorem+0xf4>
 80051ca:	3b04      	subs	r3, #4
 80051cc:	429d      	cmp	r5, r3
 80051ce:	461a      	mov	r2, r3
 80051d0:	d30a      	bcc.n	80051e8 <quorem+0x108>
 80051d2:	613c      	str	r4, [r7, #16]
 80051d4:	4630      	mov	r0, r6
 80051d6:	b003      	add	sp, #12
 80051d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	3b04      	subs	r3, #4
 80051e0:	2a00      	cmp	r2, #0
 80051e2:	d1cb      	bne.n	800517c <quorem+0x9c>
 80051e4:	3c01      	subs	r4, #1
 80051e6:	e7c6      	b.n	8005176 <quorem+0x96>
 80051e8:	6812      	ldr	r2, [r2, #0]
 80051ea:	3b04      	subs	r3, #4
 80051ec:	2a00      	cmp	r2, #0
 80051ee:	d1f0      	bne.n	80051d2 <quorem+0xf2>
 80051f0:	3c01      	subs	r4, #1
 80051f2:	e7eb      	b.n	80051cc <quorem+0xec>
 80051f4:	2000      	movs	r0, #0
 80051f6:	e7ee      	b.n	80051d6 <quorem+0xf6>

080051f8 <_dtoa_r>:
 80051f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051fc:	4616      	mov	r6, r2
 80051fe:	461f      	mov	r7, r3
 8005200:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005202:	b099      	sub	sp, #100	; 0x64
 8005204:	4605      	mov	r5, r0
 8005206:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800520a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800520e:	b974      	cbnz	r4, 800522e <_dtoa_r+0x36>
 8005210:	2010      	movs	r0, #16
 8005212:	f001 f95b 	bl	80064cc <malloc>
 8005216:	4602      	mov	r2, r0
 8005218:	6268      	str	r0, [r5, #36]	; 0x24
 800521a:	b920      	cbnz	r0, 8005226 <_dtoa_r+0x2e>
 800521c:	21ea      	movs	r1, #234	; 0xea
 800521e:	4ba8      	ldr	r3, [pc, #672]	; (80054c0 <_dtoa_r+0x2c8>)
 8005220:	48a8      	ldr	r0, [pc, #672]	; (80054c4 <_dtoa_r+0x2cc>)
 8005222:	f7ff ff3f 	bl	80050a4 <__assert_func>
 8005226:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800522a:	6004      	str	r4, [r0, #0]
 800522c:	60c4      	str	r4, [r0, #12]
 800522e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005230:	6819      	ldr	r1, [r3, #0]
 8005232:	b151      	cbz	r1, 800524a <_dtoa_r+0x52>
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	2301      	movs	r3, #1
 8005238:	4093      	lsls	r3, r2
 800523a:	604a      	str	r2, [r1, #4]
 800523c:	608b      	str	r3, [r1, #8]
 800523e:	4628      	mov	r0, r5
 8005240:	f001 f9ba 	bl	80065b8 <_Bfree>
 8005244:	2200      	movs	r2, #0
 8005246:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	1e3b      	subs	r3, r7, #0
 800524c:	bfaf      	iteee	ge
 800524e:	2300      	movge	r3, #0
 8005250:	2201      	movlt	r2, #1
 8005252:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005256:	9305      	strlt	r3, [sp, #20]
 8005258:	bfa8      	it	ge
 800525a:	f8c8 3000 	strge.w	r3, [r8]
 800525e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005262:	4b99      	ldr	r3, [pc, #612]	; (80054c8 <_dtoa_r+0x2d0>)
 8005264:	bfb8      	it	lt
 8005266:	f8c8 2000 	strlt.w	r2, [r8]
 800526a:	ea33 0309 	bics.w	r3, r3, r9
 800526e:	d119      	bne.n	80052a4 <_dtoa_r+0xac>
 8005270:	f242 730f 	movw	r3, #9999	; 0x270f
 8005274:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005276:	6013      	str	r3, [r2, #0]
 8005278:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800527c:	4333      	orrs	r3, r6
 800527e:	f000 857f 	beq.w	8005d80 <_dtoa_r+0xb88>
 8005282:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005284:	b953      	cbnz	r3, 800529c <_dtoa_r+0xa4>
 8005286:	4b91      	ldr	r3, [pc, #580]	; (80054cc <_dtoa_r+0x2d4>)
 8005288:	e022      	b.n	80052d0 <_dtoa_r+0xd8>
 800528a:	4b91      	ldr	r3, [pc, #580]	; (80054d0 <_dtoa_r+0x2d8>)
 800528c:	9303      	str	r3, [sp, #12]
 800528e:	3308      	adds	r3, #8
 8005290:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005292:	6013      	str	r3, [r2, #0]
 8005294:	9803      	ldr	r0, [sp, #12]
 8005296:	b019      	add	sp, #100	; 0x64
 8005298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800529c:	4b8b      	ldr	r3, [pc, #556]	; (80054cc <_dtoa_r+0x2d4>)
 800529e:	9303      	str	r3, [sp, #12]
 80052a0:	3303      	adds	r3, #3
 80052a2:	e7f5      	b.n	8005290 <_dtoa_r+0x98>
 80052a4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80052a8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80052ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052b0:	2200      	movs	r2, #0
 80052b2:	2300      	movs	r3, #0
 80052b4:	f7fb fb82 	bl	80009bc <__aeabi_dcmpeq>
 80052b8:	4680      	mov	r8, r0
 80052ba:	b158      	cbz	r0, 80052d4 <_dtoa_r+0xdc>
 80052bc:	2301      	movs	r3, #1
 80052be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80052c0:	6013      	str	r3, [r2, #0]
 80052c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 8558 	beq.w	8005d7a <_dtoa_r+0xb82>
 80052ca:	4882      	ldr	r0, [pc, #520]	; (80054d4 <_dtoa_r+0x2dc>)
 80052cc:	6018      	str	r0, [r3, #0]
 80052ce:	1e43      	subs	r3, r0, #1
 80052d0:	9303      	str	r3, [sp, #12]
 80052d2:	e7df      	b.n	8005294 <_dtoa_r+0x9c>
 80052d4:	ab16      	add	r3, sp, #88	; 0x58
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	ab17      	add	r3, sp, #92	; 0x5c
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	4628      	mov	r0, r5
 80052de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80052e2:	f001 fd13 	bl	8006d0c <__d2b>
 80052e6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80052ea:	4683      	mov	fp, r0
 80052ec:	2c00      	cmp	r4, #0
 80052ee:	d07f      	beq.n	80053f0 <_dtoa_r+0x1f8>
 80052f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052f6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80052fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052fe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005302:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005306:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800530a:	2200      	movs	r2, #0
 800530c:	4b72      	ldr	r3, [pc, #456]	; (80054d8 <_dtoa_r+0x2e0>)
 800530e:	f7fa ff35 	bl	800017c <__aeabi_dsub>
 8005312:	a365      	add	r3, pc, #404	; (adr r3, 80054a8 <_dtoa_r+0x2b0>)
 8005314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005318:	f7fb f8e8 	bl	80004ec <__aeabi_dmul>
 800531c:	a364      	add	r3, pc, #400	; (adr r3, 80054b0 <_dtoa_r+0x2b8>)
 800531e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005322:	f7fa ff2d 	bl	8000180 <__adddf3>
 8005326:	4606      	mov	r6, r0
 8005328:	4620      	mov	r0, r4
 800532a:	460f      	mov	r7, r1
 800532c:	f7fb f874 	bl	8000418 <__aeabi_i2d>
 8005330:	a361      	add	r3, pc, #388	; (adr r3, 80054b8 <_dtoa_r+0x2c0>)
 8005332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005336:	f7fb f8d9 	bl	80004ec <__aeabi_dmul>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	4630      	mov	r0, r6
 8005340:	4639      	mov	r1, r7
 8005342:	f7fa ff1d 	bl	8000180 <__adddf3>
 8005346:	4606      	mov	r6, r0
 8005348:	460f      	mov	r7, r1
 800534a:	f7fb fb7f 	bl	8000a4c <__aeabi_d2iz>
 800534e:	2200      	movs	r2, #0
 8005350:	4682      	mov	sl, r0
 8005352:	2300      	movs	r3, #0
 8005354:	4630      	mov	r0, r6
 8005356:	4639      	mov	r1, r7
 8005358:	f7fb fb3a 	bl	80009d0 <__aeabi_dcmplt>
 800535c:	b148      	cbz	r0, 8005372 <_dtoa_r+0x17a>
 800535e:	4650      	mov	r0, sl
 8005360:	f7fb f85a 	bl	8000418 <__aeabi_i2d>
 8005364:	4632      	mov	r2, r6
 8005366:	463b      	mov	r3, r7
 8005368:	f7fb fb28 	bl	80009bc <__aeabi_dcmpeq>
 800536c:	b908      	cbnz	r0, 8005372 <_dtoa_r+0x17a>
 800536e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005372:	f1ba 0f16 	cmp.w	sl, #22
 8005376:	d858      	bhi.n	800542a <_dtoa_r+0x232>
 8005378:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800537c:	4b57      	ldr	r3, [pc, #348]	; (80054dc <_dtoa_r+0x2e4>)
 800537e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005386:	f7fb fb23 	bl	80009d0 <__aeabi_dcmplt>
 800538a:	2800      	cmp	r0, #0
 800538c:	d04f      	beq.n	800542e <_dtoa_r+0x236>
 800538e:	2300      	movs	r3, #0
 8005390:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005394:	930f      	str	r3, [sp, #60]	; 0x3c
 8005396:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005398:	1b1c      	subs	r4, r3, r4
 800539a:	1e63      	subs	r3, r4, #1
 800539c:	9309      	str	r3, [sp, #36]	; 0x24
 800539e:	bf49      	itett	mi
 80053a0:	f1c4 0301 	rsbmi	r3, r4, #1
 80053a4:	2300      	movpl	r3, #0
 80053a6:	9306      	strmi	r3, [sp, #24]
 80053a8:	2300      	movmi	r3, #0
 80053aa:	bf54      	ite	pl
 80053ac:	9306      	strpl	r3, [sp, #24]
 80053ae:	9309      	strmi	r3, [sp, #36]	; 0x24
 80053b0:	f1ba 0f00 	cmp.w	sl, #0
 80053b4:	db3d      	blt.n	8005432 <_dtoa_r+0x23a>
 80053b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053b8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80053bc:	4453      	add	r3, sl
 80053be:	9309      	str	r3, [sp, #36]	; 0x24
 80053c0:	2300      	movs	r3, #0
 80053c2:	930a      	str	r3, [sp, #40]	; 0x28
 80053c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053c6:	2b09      	cmp	r3, #9
 80053c8:	f200 808c 	bhi.w	80054e4 <_dtoa_r+0x2ec>
 80053cc:	2b05      	cmp	r3, #5
 80053ce:	bfc4      	itt	gt
 80053d0:	3b04      	subgt	r3, #4
 80053d2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80053d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053d6:	bfc8      	it	gt
 80053d8:	2400      	movgt	r4, #0
 80053da:	f1a3 0302 	sub.w	r3, r3, #2
 80053de:	bfd8      	it	le
 80053e0:	2401      	movle	r4, #1
 80053e2:	2b03      	cmp	r3, #3
 80053e4:	f200 808a 	bhi.w	80054fc <_dtoa_r+0x304>
 80053e8:	e8df f003 	tbb	[pc, r3]
 80053ec:	5b4d4f2d 	.word	0x5b4d4f2d
 80053f0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80053f4:	441c      	add	r4, r3
 80053f6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80053fa:	2b20      	cmp	r3, #32
 80053fc:	bfc3      	ittte	gt
 80053fe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005402:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005406:	fa09 f303 	lslgt.w	r3, r9, r3
 800540a:	f1c3 0320 	rsble	r3, r3, #32
 800540e:	bfc6      	itte	gt
 8005410:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005414:	4318      	orrgt	r0, r3
 8005416:	fa06 f003 	lslle.w	r0, r6, r3
 800541a:	f7fa ffed 	bl	80003f8 <__aeabi_ui2d>
 800541e:	2301      	movs	r3, #1
 8005420:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005424:	3c01      	subs	r4, #1
 8005426:	9313      	str	r3, [sp, #76]	; 0x4c
 8005428:	e76f      	b.n	800530a <_dtoa_r+0x112>
 800542a:	2301      	movs	r3, #1
 800542c:	e7b2      	b.n	8005394 <_dtoa_r+0x19c>
 800542e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005430:	e7b1      	b.n	8005396 <_dtoa_r+0x19e>
 8005432:	9b06      	ldr	r3, [sp, #24]
 8005434:	eba3 030a 	sub.w	r3, r3, sl
 8005438:	9306      	str	r3, [sp, #24]
 800543a:	f1ca 0300 	rsb	r3, sl, #0
 800543e:	930a      	str	r3, [sp, #40]	; 0x28
 8005440:	2300      	movs	r3, #0
 8005442:	930e      	str	r3, [sp, #56]	; 0x38
 8005444:	e7be      	b.n	80053c4 <_dtoa_r+0x1cc>
 8005446:	2300      	movs	r3, #0
 8005448:	930b      	str	r3, [sp, #44]	; 0x2c
 800544a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800544c:	2b00      	cmp	r3, #0
 800544e:	dc58      	bgt.n	8005502 <_dtoa_r+0x30a>
 8005450:	f04f 0901 	mov.w	r9, #1
 8005454:	464b      	mov	r3, r9
 8005456:	f8cd 9020 	str.w	r9, [sp, #32]
 800545a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800545e:	2200      	movs	r2, #0
 8005460:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005462:	6042      	str	r2, [r0, #4]
 8005464:	2204      	movs	r2, #4
 8005466:	f102 0614 	add.w	r6, r2, #20
 800546a:	429e      	cmp	r6, r3
 800546c:	6841      	ldr	r1, [r0, #4]
 800546e:	d94e      	bls.n	800550e <_dtoa_r+0x316>
 8005470:	4628      	mov	r0, r5
 8005472:	f001 f861 	bl	8006538 <_Balloc>
 8005476:	9003      	str	r0, [sp, #12]
 8005478:	2800      	cmp	r0, #0
 800547a:	d14c      	bne.n	8005516 <_dtoa_r+0x31e>
 800547c:	4602      	mov	r2, r0
 800547e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005482:	4b17      	ldr	r3, [pc, #92]	; (80054e0 <_dtoa_r+0x2e8>)
 8005484:	e6cc      	b.n	8005220 <_dtoa_r+0x28>
 8005486:	2301      	movs	r3, #1
 8005488:	e7de      	b.n	8005448 <_dtoa_r+0x250>
 800548a:	2300      	movs	r3, #0
 800548c:	930b      	str	r3, [sp, #44]	; 0x2c
 800548e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005490:	eb0a 0903 	add.w	r9, sl, r3
 8005494:	f109 0301 	add.w	r3, r9, #1
 8005498:	2b01      	cmp	r3, #1
 800549a:	9308      	str	r3, [sp, #32]
 800549c:	bfb8      	it	lt
 800549e:	2301      	movlt	r3, #1
 80054a0:	e7dd      	b.n	800545e <_dtoa_r+0x266>
 80054a2:	2301      	movs	r3, #1
 80054a4:	e7f2      	b.n	800548c <_dtoa_r+0x294>
 80054a6:	bf00      	nop
 80054a8:	636f4361 	.word	0x636f4361
 80054ac:	3fd287a7 	.word	0x3fd287a7
 80054b0:	8b60c8b3 	.word	0x8b60c8b3
 80054b4:	3fc68a28 	.word	0x3fc68a28
 80054b8:	509f79fb 	.word	0x509f79fb
 80054bc:	3fd34413 	.word	0x3fd34413
 80054c0:	08007ce8 	.word	0x08007ce8
 80054c4:	08007ea6 	.word	0x08007ea6
 80054c8:	7ff00000 	.word	0x7ff00000
 80054cc:	08007ea2 	.word	0x08007ea2
 80054d0:	08007e99 	.word	0x08007e99
 80054d4:	08007c75 	.word	0x08007c75
 80054d8:	3ff80000 	.word	0x3ff80000
 80054dc:	08008010 	.word	0x08008010
 80054e0:	08007f01 	.word	0x08007f01
 80054e4:	2401      	movs	r4, #1
 80054e6:	2300      	movs	r3, #0
 80054e8:	940b      	str	r4, [sp, #44]	; 0x2c
 80054ea:	9322      	str	r3, [sp, #136]	; 0x88
 80054ec:	f04f 39ff 	mov.w	r9, #4294967295
 80054f0:	2200      	movs	r2, #0
 80054f2:	2312      	movs	r3, #18
 80054f4:	f8cd 9020 	str.w	r9, [sp, #32]
 80054f8:	9223      	str	r2, [sp, #140]	; 0x8c
 80054fa:	e7b0      	b.n	800545e <_dtoa_r+0x266>
 80054fc:	2301      	movs	r3, #1
 80054fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005500:	e7f4      	b.n	80054ec <_dtoa_r+0x2f4>
 8005502:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005506:	464b      	mov	r3, r9
 8005508:	f8cd 9020 	str.w	r9, [sp, #32]
 800550c:	e7a7      	b.n	800545e <_dtoa_r+0x266>
 800550e:	3101      	adds	r1, #1
 8005510:	6041      	str	r1, [r0, #4]
 8005512:	0052      	lsls	r2, r2, #1
 8005514:	e7a7      	b.n	8005466 <_dtoa_r+0x26e>
 8005516:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005518:	9a03      	ldr	r2, [sp, #12]
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	9b08      	ldr	r3, [sp, #32]
 800551e:	2b0e      	cmp	r3, #14
 8005520:	f200 80a8 	bhi.w	8005674 <_dtoa_r+0x47c>
 8005524:	2c00      	cmp	r4, #0
 8005526:	f000 80a5 	beq.w	8005674 <_dtoa_r+0x47c>
 800552a:	f1ba 0f00 	cmp.w	sl, #0
 800552e:	dd34      	ble.n	800559a <_dtoa_r+0x3a2>
 8005530:	4a9a      	ldr	r2, [pc, #616]	; (800579c <_dtoa_r+0x5a4>)
 8005532:	f00a 030f 	and.w	r3, sl, #15
 8005536:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800553a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800553e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005542:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005546:	ea4f 142a 	mov.w	r4, sl, asr #4
 800554a:	d016      	beq.n	800557a <_dtoa_r+0x382>
 800554c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005550:	4b93      	ldr	r3, [pc, #588]	; (80057a0 <_dtoa_r+0x5a8>)
 8005552:	2703      	movs	r7, #3
 8005554:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005558:	f7fb f8f2 	bl	8000740 <__aeabi_ddiv>
 800555c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005560:	f004 040f 	and.w	r4, r4, #15
 8005564:	4e8e      	ldr	r6, [pc, #568]	; (80057a0 <_dtoa_r+0x5a8>)
 8005566:	b954      	cbnz	r4, 800557e <_dtoa_r+0x386>
 8005568:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800556c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005570:	f7fb f8e6 	bl	8000740 <__aeabi_ddiv>
 8005574:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005578:	e029      	b.n	80055ce <_dtoa_r+0x3d6>
 800557a:	2702      	movs	r7, #2
 800557c:	e7f2      	b.n	8005564 <_dtoa_r+0x36c>
 800557e:	07e1      	lsls	r1, r4, #31
 8005580:	d508      	bpl.n	8005594 <_dtoa_r+0x39c>
 8005582:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005586:	e9d6 2300 	ldrd	r2, r3, [r6]
 800558a:	f7fa ffaf 	bl	80004ec <__aeabi_dmul>
 800558e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005592:	3701      	adds	r7, #1
 8005594:	1064      	asrs	r4, r4, #1
 8005596:	3608      	adds	r6, #8
 8005598:	e7e5      	b.n	8005566 <_dtoa_r+0x36e>
 800559a:	f000 80a5 	beq.w	80056e8 <_dtoa_r+0x4f0>
 800559e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80055a2:	f1ca 0400 	rsb	r4, sl, #0
 80055a6:	4b7d      	ldr	r3, [pc, #500]	; (800579c <_dtoa_r+0x5a4>)
 80055a8:	f004 020f 	and.w	r2, r4, #15
 80055ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b4:	f7fa ff9a 	bl	80004ec <__aeabi_dmul>
 80055b8:	2702      	movs	r7, #2
 80055ba:	2300      	movs	r3, #0
 80055bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055c0:	4e77      	ldr	r6, [pc, #476]	; (80057a0 <_dtoa_r+0x5a8>)
 80055c2:	1124      	asrs	r4, r4, #4
 80055c4:	2c00      	cmp	r4, #0
 80055c6:	f040 8084 	bne.w	80056d2 <_dtoa_r+0x4da>
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1d2      	bne.n	8005574 <_dtoa_r+0x37c>
 80055ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f000 808b 	beq.w	80056ec <_dtoa_r+0x4f4>
 80055d6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80055da:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80055de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055e2:	2200      	movs	r2, #0
 80055e4:	4b6f      	ldr	r3, [pc, #444]	; (80057a4 <_dtoa_r+0x5ac>)
 80055e6:	f7fb f9f3 	bl	80009d0 <__aeabi_dcmplt>
 80055ea:	2800      	cmp	r0, #0
 80055ec:	d07e      	beq.n	80056ec <_dtoa_r+0x4f4>
 80055ee:	9b08      	ldr	r3, [sp, #32]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d07b      	beq.n	80056ec <_dtoa_r+0x4f4>
 80055f4:	f1b9 0f00 	cmp.w	r9, #0
 80055f8:	dd38      	ble.n	800566c <_dtoa_r+0x474>
 80055fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055fe:	2200      	movs	r2, #0
 8005600:	4b69      	ldr	r3, [pc, #420]	; (80057a8 <_dtoa_r+0x5b0>)
 8005602:	f7fa ff73 	bl	80004ec <__aeabi_dmul>
 8005606:	464c      	mov	r4, r9
 8005608:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800560c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005610:	3701      	adds	r7, #1
 8005612:	4638      	mov	r0, r7
 8005614:	f7fa ff00 	bl	8000418 <__aeabi_i2d>
 8005618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800561c:	f7fa ff66 	bl	80004ec <__aeabi_dmul>
 8005620:	2200      	movs	r2, #0
 8005622:	4b62      	ldr	r3, [pc, #392]	; (80057ac <_dtoa_r+0x5b4>)
 8005624:	f7fa fdac 	bl	8000180 <__adddf3>
 8005628:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800562c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005630:	9611      	str	r6, [sp, #68]	; 0x44
 8005632:	2c00      	cmp	r4, #0
 8005634:	d15d      	bne.n	80056f2 <_dtoa_r+0x4fa>
 8005636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800563a:	2200      	movs	r2, #0
 800563c:	4b5c      	ldr	r3, [pc, #368]	; (80057b0 <_dtoa_r+0x5b8>)
 800563e:	f7fa fd9d 	bl	800017c <__aeabi_dsub>
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800564a:	4633      	mov	r3, r6
 800564c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800564e:	f7fb f9dd 	bl	8000a0c <__aeabi_dcmpgt>
 8005652:	2800      	cmp	r0, #0
 8005654:	f040 829c 	bne.w	8005b90 <_dtoa_r+0x998>
 8005658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800565c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800565e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005662:	f7fb f9b5 	bl	80009d0 <__aeabi_dcmplt>
 8005666:	2800      	cmp	r0, #0
 8005668:	f040 8290 	bne.w	8005b8c <_dtoa_r+0x994>
 800566c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005670:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005674:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005676:	2b00      	cmp	r3, #0
 8005678:	f2c0 8152 	blt.w	8005920 <_dtoa_r+0x728>
 800567c:	f1ba 0f0e 	cmp.w	sl, #14
 8005680:	f300 814e 	bgt.w	8005920 <_dtoa_r+0x728>
 8005684:	4b45      	ldr	r3, [pc, #276]	; (800579c <_dtoa_r+0x5a4>)
 8005686:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800568a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800568e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005692:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005694:	2b00      	cmp	r3, #0
 8005696:	f280 80db 	bge.w	8005850 <_dtoa_r+0x658>
 800569a:	9b08      	ldr	r3, [sp, #32]
 800569c:	2b00      	cmp	r3, #0
 800569e:	f300 80d7 	bgt.w	8005850 <_dtoa_r+0x658>
 80056a2:	f040 8272 	bne.w	8005b8a <_dtoa_r+0x992>
 80056a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056aa:	2200      	movs	r2, #0
 80056ac:	4b40      	ldr	r3, [pc, #256]	; (80057b0 <_dtoa_r+0x5b8>)
 80056ae:	f7fa ff1d 	bl	80004ec <__aeabi_dmul>
 80056b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056b6:	f7fb f99f 	bl	80009f8 <__aeabi_dcmpge>
 80056ba:	9c08      	ldr	r4, [sp, #32]
 80056bc:	4626      	mov	r6, r4
 80056be:	2800      	cmp	r0, #0
 80056c0:	f040 8248 	bne.w	8005b54 <_dtoa_r+0x95c>
 80056c4:	2331      	movs	r3, #49	; 0x31
 80056c6:	9f03      	ldr	r7, [sp, #12]
 80056c8:	f10a 0a01 	add.w	sl, sl, #1
 80056cc:	f807 3b01 	strb.w	r3, [r7], #1
 80056d0:	e244      	b.n	8005b5c <_dtoa_r+0x964>
 80056d2:	07e2      	lsls	r2, r4, #31
 80056d4:	d505      	bpl.n	80056e2 <_dtoa_r+0x4ea>
 80056d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80056da:	f7fa ff07 	bl	80004ec <__aeabi_dmul>
 80056de:	2301      	movs	r3, #1
 80056e0:	3701      	adds	r7, #1
 80056e2:	1064      	asrs	r4, r4, #1
 80056e4:	3608      	adds	r6, #8
 80056e6:	e76d      	b.n	80055c4 <_dtoa_r+0x3cc>
 80056e8:	2702      	movs	r7, #2
 80056ea:	e770      	b.n	80055ce <_dtoa_r+0x3d6>
 80056ec:	46d0      	mov	r8, sl
 80056ee:	9c08      	ldr	r4, [sp, #32]
 80056f0:	e78f      	b.n	8005612 <_dtoa_r+0x41a>
 80056f2:	9903      	ldr	r1, [sp, #12]
 80056f4:	4b29      	ldr	r3, [pc, #164]	; (800579c <_dtoa_r+0x5a4>)
 80056f6:	4421      	add	r1, r4
 80056f8:	9112      	str	r1, [sp, #72]	; 0x48
 80056fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005700:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005704:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005708:	2900      	cmp	r1, #0
 800570a:	d055      	beq.n	80057b8 <_dtoa_r+0x5c0>
 800570c:	2000      	movs	r0, #0
 800570e:	4929      	ldr	r1, [pc, #164]	; (80057b4 <_dtoa_r+0x5bc>)
 8005710:	f7fb f816 	bl	8000740 <__aeabi_ddiv>
 8005714:	463b      	mov	r3, r7
 8005716:	4632      	mov	r2, r6
 8005718:	f7fa fd30 	bl	800017c <__aeabi_dsub>
 800571c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005720:	9f03      	ldr	r7, [sp, #12]
 8005722:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005726:	f7fb f991 	bl	8000a4c <__aeabi_d2iz>
 800572a:	4604      	mov	r4, r0
 800572c:	f7fa fe74 	bl	8000418 <__aeabi_i2d>
 8005730:	4602      	mov	r2, r0
 8005732:	460b      	mov	r3, r1
 8005734:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005738:	f7fa fd20 	bl	800017c <__aeabi_dsub>
 800573c:	4602      	mov	r2, r0
 800573e:	460b      	mov	r3, r1
 8005740:	3430      	adds	r4, #48	; 0x30
 8005742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005746:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800574a:	f807 4b01 	strb.w	r4, [r7], #1
 800574e:	f7fb f93f 	bl	80009d0 <__aeabi_dcmplt>
 8005752:	2800      	cmp	r0, #0
 8005754:	d174      	bne.n	8005840 <_dtoa_r+0x648>
 8005756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800575a:	2000      	movs	r0, #0
 800575c:	4911      	ldr	r1, [pc, #68]	; (80057a4 <_dtoa_r+0x5ac>)
 800575e:	f7fa fd0d 	bl	800017c <__aeabi_dsub>
 8005762:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005766:	f7fb f933 	bl	80009d0 <__aeabi_dcmplt>
 800576a:	2800      	cmp	r0, #0
 800576c:	f040 80b7 	bne.w	80058de <_dtoa_r+0x6e6>
 8005770:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005772:	429f      	cmp	r7, r3
 8005774:	f43f af7a 	beq.w	800566c <_dtoa_r+0x474>
 8005778:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800577c:	2200      	movs	r2, #0
 800577e:	4b0a      	ldr	r3, [pc, #40]	; (80057a8 <_dtoa_r+0x5b0>)
 8005780:	f7fa feb4 	bl	80004ec <__aeabi_dmul>
 8005784:	2200      	movs	r2, #0
 8005786:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800578a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800578e:	4b06      	ldr	r3, [pc, #24]	; (80057a8 <_dtoa_r+0x5b0>)
 8005790:	f7fa feac 	bl	80004ec <__aeabi_dmul>
 8005794:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005798:	e7c3      	b.n	8005722 <_dtoa_r+0x52a>
 800579a:	bf00      	nop
 800579c:	08008010 	.word	0x08008010
 80057a0:	08007fe8 	.word	0x08007fe8
 80057a4:	3ff00000 	.word	0x3ff00000
 80057a8:	40240000 	.word	0x40240000
 80057ac:	401c0000 	.word	0x401c0000
 80057b0:	40140000 	.word	0x40140000
 80057b4:	3fe00000 	.word	0x3fe00000
 80057b8:	4630      	mov	r0, r6
 80057ba:	4639      	mov	r1, r7
 80057bc:	f7fa fe96 	bl	80004ec <__aeabi_dmul>
 80057c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057c6:	9c03      	ldr	r4, [sp, #12]
 80057c8:	9314      	str	r3, [sp, #80]	; 0x50
 80057ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057ce:	f7fb f93d 	bl	8000a4c <__aeabi_d2iz>
 80057d2:	9015      	str	r0, [sp, #84]	; 0x54
 80057d4:	f7fa fe20 	bl	8000418 <__aeabi_i2d>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057e0:	f7fa fccc 	bl	800017c <__aeabi_dsub>
 80057e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80057e6:	4606      	mov	r6, r0
 80057e8:	3330      	adds	r3, #48	; 0x30
 80057ea:	f804 3b01 	strb.w	r3, [r4], #1
 80057ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057f0:	460f      	mov	r7, r1
 80057f2:	429c      	cmp	r4, r3
 80057f4:	f04f 0200 	mov.w	r2, #0
 80057f8:	d124      	bne.n	8005844 <_dtoa_r+0x64c>
 80057fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80057fe:	4bb0      	ldr	r3, [pc, #704]	; (8005ac0 <_dtoa_r+0x8c8>)
 8005800:	f7fa fcbe 	bl	8000180 <__adddf3>
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	4630      	mov	r0, r6
 800580a:	4639      	mov	r1, r7
 800580c:	f7fb f8fe 	bl	8000a0c <__aeabi_dcmpgt>
 8005810:	2800      	cmp	r0, #0
 8005812:	d163      	bne.n	80058dc <_dtoa_r+0x6e4>
 8005814:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005818:	2000      	movs	r0, #0
 800581a:	49a9      	ldr	r1, [pc, #676]	; (8005ac0 <_dtoa_r+0x8c8>)
 800581c:	f7fa fcae 	bl	800017c <__aeabi_dsub>
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	4630      	mov	r0, r6
 8005826:	4639      	mov	r1, r7
 8005828:	f7fb f8d2 	bl	80009d0 <__aeabi_dcmplt>
 800582c:	2800      	cmp	r0, #0
 800582e:	f43f af1d 	beq.w	800566c <_dtoa_r+0x474>
 8005832:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005834:	1e7b      	subs	r3, r7, #1
 8005836:	9314      	str	r3, [sp, #80]	; 0x50
 8005838:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800583c:	2b30      	cmp	r3, #48	; 0x30
 800583e:	d0f8      	beq.n	8005832 <_dtoa_r+0x63a>
 8005840:	46c2      	mov	sl, r8
 8005842:	e03b      	b.n	80058bc <_dtoa_r+0x6c4>
 8005844:	4b9f      	ldr	r3, [pc, #636]	; (8005ac4 <_dtoa_r+0x8cc>)
 8005846:	f7fa fe51 	bl	80004ec <__aeabi_dmul>
 800584a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800584e:	e7bc      	b.n	80057ca <_dtoa_r+0x5d2>
 8005850:	9f03      	ldr	r7, [sp, #12]
 8005852:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005856:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800585a:	4640      	mov	r0, r8
 800585c:	4649      	mov	r1, r9
 800585e:	f7fa ff6f 	bl	8000740 <__aeabi_ddiv>
 8005862:	f7fb f8f3 	bl	8000a4c <__aeabi_d2iz>
 8005866:	4604      	mov	r4, r0
 8005868:	f7fa fdd6 	bl	8000418 <__aeabi_i2d>
 800586c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005870:	f7fa fe3c 	bl	80004ec <__aeabi_dmul>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4640      	mov	r0, r8
 800587a:	4649      	mov	r1, r9
 800587c:	f7fa fc7e 	bl	800017c <__aeabi_dsub>
 8005880:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005884:	f807 6b01 	strb.w	r6, [r7], #1
 8005888:	9e03      	ldr	r6, [sp, #12]
 800588a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800588e:	1bbe      	subs	r6, r7, r6
 8005890:	45b4      	cmp	ip, r6
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	d136      	bne.n	8005906 <_dtoa_r+0x70e>
 8005898:	f7fa fc72 	bl	8000180 <__adddf3>
 800589c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058a0:	4680      	mov	r8, r0
 80058a2:	4689      	mov	r9, r1
 80058a4:	f7fb f8b2 	bl	8000a0c <__aeabi_dcmpgt>
 80058a8:	bb58      	cbnz	r0, 8005902 <_dtoa_r+0x70a>
 80058aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058ae:	4640      	mov	r0, r8
 80058b0:	4649      	mov	r1, r9
 80058b2:	f7fb f883 	bl	80009bc <__aeabi_dcmpeq>
 80058b6:	b108      	cbz	r0, 80058bc <_dtoa_r+0x6c4>
 80058b8:	07e1      	lsls	r1, r4, #31
 80058ba:	d422      	bmi.n	8005902 <_dtoa_r+0x70a>
 80058bc:	4628      	mov	r0, r5
 80058be:	4659      	mov	r1, fp
 80058c0:	f000 fe7a 	bl	80065b8 <_Bfree>
 80058c4:	2300      	movs	r3, #0
 80058c6:	703b      	strb	r3, [r7, #0]
 80058c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80058ca:	f10a 0001 	add.w	r0, sl, #1
 80058ce:	6018      	str	r0, [r3, #0]
 80058d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f43f acde 	beq.w	8005294 <_dtoa_r+0x9c>
 80058d8:	601f      	str	r7, [r3, #0]
 80058da:	e4db      	b.n	8005294 <_dtoa_r+0x9c>
 80058dc:	4627      	mov	r7, r4
 80058de:	463b      	mov	r3, r7
 80058e0:	461f      	mov	r7, r3
 80058e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058e6:	2a39      	cmp	r2, #57	; 0x39
 80058e8:	d107      	bne.n	80058fa <_dtoa_r+0x702>
 80058ea:	9a03      	ldr	r2, [sp, #12]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d1f7      	bne.n	80058e0 <_dtoa_r+0x6e8>
 80058f0:	2230      	movs	r2, #48	; 0x30
 80058f2:	9903      	ldr	r1, [sp, #12]
 80058f4:	f108 0801 	add.w	r8, r8, #1
 80058f8:	700a      	strb	r2, [r1, #0]
 80058fa:	781a      	ldrb	r2, [r3, #0]
 80058fc:	3201      	adds	r2, #1
 80058fe:	701a      	strb	r2, [r3, #0]
 8005900:	e79e      	b.n	8005840 <_dtoa_r+0x648>
 8005902:	46d0      	mov	r8, sl
 8005904:	e7eb      	b.n	80058de <_dtoa_r+0x6e6>
 8005906:	2200      	movs	r2, #0
 8005908:	4b6e      	ldr	r3, [pc, #440]	; (8005ac4 <_dtoa_r+0x8cc>)
 800590a:	f7fa fdef 	bl	80004ec <__aeabi_dmul>
 800590e:	2200      	movs	r2, #0
 8005910:	2300      	movs	r3, #0
 8005912:	4680      	mov	r8, r0
 8005914:	4689      	mov	r9, r1
 8005916:	f7fb f851 	bl	80009bc <__aeabi_dcmpeq>
 800591a:	2800      	cmp	r0, #0
 800591c:	d09b      	beq.n	8005856 <_dtoa_r+0x65e>
 800591e:	e7cd      	b.n	80058bc <_dtoa_r+0x6c4>
 8005920:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005922:	2a00      	cmp	r2, #0
 8005924:	f000 80d0 	beq.w	8005ac8 <_dtoa_r+0x8d0>
 8005928:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800592a:	2a01      	cmp	r2, #1
 800592c:	f300 80ae 	bgt.w	8005a8c <_dtoa_r+0x894>
 8005930:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005932:	2a00      	cmp	r2, #0
 8005934:	f000 80a6 	beq.w	8005a84 <_dtoa_r+0x88c>
 8005938:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800593c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800593e:	9f06      	ldr	r7, [sp, #24]
 8005940:	9a06      	ldr	r2, [sp, #24]
 8005942:	2101      	movs	r1, #1
 8005944:	441a      	add	r2, r3
 8005946:	9206      	str	r2, [sp, #24]
 8005948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800594a:	4628      	mov	r0, r5
 800594c:	441a      	add	r2, r3
 800594e:	9209      	str	r2, [sp, #36]	; 0x24
 8005950:	f000 ff32 	bl	80067b8 <__i2b>
 8005954:	4606      	mov	r6, r0
 8005956:	2f00      	cmp	r7, #0
 8005958:	dd0c      	ble.n	8005974 <_dtoa_r+0x77c>
 800595a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800595c:	2b00      	cmp	r3, #0
 800595e:	dd09      	ble.n	8005974 <_dtoa_r+0x77c>
 8005960:	42bb      	cmp	r3, r7
 8005962:	bfa8      	it	ge
 8005964:	463b      	movge	r3, r7
 8005966:	9a06      	ldr	r2, [sp, #24]
 8005968:	1aff      	subs	r7, r7, r3
 800596a:	1ad2      	subs	r2, r2, r3
 800596c:	9206      	str	r2, [sp, #24]
 800596e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	9309      	str	r3, [sp, #36]	; 0x24
 8005974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005976:	b1f3      	cbz	r3, 80059b6 <_dtoa_r+0x7be>
 8005978:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 80a8 	beq.w	8005ad0 <_dtoa_r+0x8d8>
 8005980:	2c00      	cmp	r4, #0
 8005982:	dd10      	ble.n	80059a6 <_dtoa_r+0x7ae>
 8005984:	4631      	mov	r1, r6
 8005986:	4622      	mov	r2, r4
 8005988:	4628      	mov	r0, r5
 800598a:	f000 ffd3 	bl	8006934 <__pow5mult>
 800598e:	465a      	mov	r2, fp
 8005990:	4601      	mov	r1, r0
 8005992:	4606      	mov	r6, r0
 8005994:	4628      	mov	r0, r5
 8005996:	f000 ff25 	bl	80067e4 <__multiply>
 800599a:	4680      	mov	r8, r0
 800599c:	4659      	mov	r1, fp
 800599e:	4628      	mov	r0, r5
 80059a0:	f000 fe0a 	bl	80065b8 <_Bfree>
 80059a4:	46c3      	mov	fp, r8
 80059a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059a8:	1b1a      	subs	r2, r3, r4
 80059aa:	d004      	beq.n	80059b6 <_dtoa_r+0x7be>
 80059ac:	4659      	mov	r1, fp
 80059ae:	4628      	mov	r0, r5
 80059b0:	f000 ffc0 	bl	8006934 <__pow5mult>
 80059b4:	4683      	mov	fp, r0
 80059b6:	2101      	movs	r1, #1
 80059b8:	4628      	mov	r0, r5
 80059ba:	f000 fefd 	bl	80067b8 <__i2b>
 80059be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059c0:	4604      	mov	r4, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f340 8086 	ble.w	8005ad4 <_dtoa_r+0x8dc>
 80059c8:	461a      	mov	r2, r3
 80059ca:	4601      	mov	r1, r0
 80059cc:	4628      	mov	r0, r5
 80059ce:	f000 ffb1 	bl	8006934 <__pow5mult>
 80059d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059d4:	4604      	mov	r4, r0
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	dd7f      	ble.n	8005ada <_dtoa_r+0x8e2>
 80059da:	f04f 0800 	mov.w	r8, #0
 80059de:	6923      	ldr	r3, [r4, #16]
 80059e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80059e4:	6918      	ldr	r0, [r3, #16]
 80059e6:	f000 fe99 	bl	800671c <__hi0bits>
 80059ea:	f1c0 0020 	rsb	r0, r0, #32
 80059ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059f0:	4418      	add	r0, r3
 80059f2:	f010 001f 	ands.w	r0, r0, #31
 80059f6:	f000 8092 	beq.w	8005b1e <_dtoa_r+0x926>
 80059fa:	f1c0 0320 	rsb	r3, r0, #32
 80059fe:	2b04      	cmp	r3, #4
 8005a00:	f340 808a 	ble.w	8005b18 <_dtoa_r+0x920>
 8005a04:	f1c0 001c 	rsb	r0, r0, #28
 8005a08:	9b06      	ldr	r3, [sp, #24]
 8005a0a:	4407      	add	r7, r0
 8005a0c:	4403      	add	r3, r0
 8005a0e:	9306      	str	r3, [sp, #24]
 8005a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a12:	4403      	add	r3, r0
 8005a14:	9309      	str	r3, [sp, #36]	; 0x24
 8005a16:	9b06      	ldr	r3, [sp, #24]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	dd05      	ble.n	8005a28 <_dtoa_r+0x830>
 8005a1c:	4659      	mov	r1, fp
 8005a1e:	461a      	mov	r2, r3
 8005a20:	4628      	mov	r0, r5
 8005a22:	f000 ffe1 	bl	80069e8 <__lshift>
 8005a26:	4683      	mov	fp, r0
 8005a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	dd05      	ble.n	8005a3a <_dtoa_r+0x842>
 8005a2e:	4621      	mov	r1, r4
 8005a30:	461a      	mov	r2, r3
 8005a32:	4628      	mov	r0, r5
 8005a34:	f000 ffd8 	bl	80069e8 <__lshift>
 8005a38:	4604      	mov	r4, r0
 8005a3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d070      	beq.n	8005b22 <_dtoa_r+0x92a>
 8005a40:	4621      	mov	r1, r4
 8005a42:	4658      	mov	r0, fp
 8005a44:	f001 f840 	bl	8006ac8 <__mcmp>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	da6a      	bge.n	8005b22 <_dtoa_r+0x92a>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	4659      	mov	r1, fp
 8005a50:	220a      	movs	r2, #10
 8005a52:	4628      	mov	r0, r5
 8005a54:	f000 fdd2 	bl	80065fc <__multadd>
 8005a58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a5a:	4683      	mov	fp, r0
 8005a5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 8194 	beq.w	8005d8e <_dtoa_r+0xb96>
 8005a66:	4631      	mov	r1, r6
 8005a68:	2300      	movs	r3, #0
 8005a6a:	220a      	movs	r2, #10
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	f000 fdc5 	bl	80065fc <__multadd>
 8005a72:	f1b9 0f00 	cmp.w	r9, #0
 8005a76:	4606      	mov	r6, r0
 8005a78:	f300 8093 	bgt.w	8005ba2 <_dtoa_r+0x9aa>
 8005a7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	dc57      	bgt.n	8005b32 <_dtoa_r+0x93a>
 8005a82:	e08e      	b.n	8005ba2 <_dtoa_r+0x9aa>
 8005a84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005a86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005a8a:	e757      	b.n	800593c <_dtoa_r+0x744>
 8005a8c:	9b08      	ldr	r3, [sp, #32]
 8005a8e:	1e5c      	subs	r4, r3, #1
 8005a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a92:	42a3      	cmp	r3, r4
 8005a94:	bfb7      	itett	lt
 8005a96:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005a98:	1b1c      	subge	r4, r3, r4
 8005a9a:	1ae2      	sublt	r2, r4, r3
 8005a9c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005a9e:	bfbe      	ittt	lt
 8005aa0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005aa2:	189b      	addlt	r3, r3, r2
 8005aa4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005aa6:	9b08      	ldr	r3, [sp, #32]
 8005aa8:	bfb8      	it	lt
 8005aaa:	2400      	movlt	r4, #0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	bfbb      	ittet	lt
 8005ab0:	9b06      	ldrlt	r3, [sp, #24]
 8005ab2:	9a08      	ldrlt	r2, [sp, #32]
 8005ab4:	9f06      	ldrge	r7, [sp, #24]
 8005ab6:	1a9f      	sublt	r7, r3, r2
 8005ab8:	bfac      	ite	ge
 8005aba:	9b08      	ldrge	r3, [sp, #32]
 8005abc:	2300      	movlt	r3, #0
 8005abe:	e73f      	b.n	8005940 <_dtoa_r+0x748>
 8005ac0:	3fe00000 	.word	0x3fe00000
 8005ac4:	40240000 	.word	0x40240000
 8005ac8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005aca:	9f06      	ldr	r7, [sp, #24]
 8005acc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005ace:	e742      	b.n	8005956 <_dtoa_r+0x75e>
 8005ad0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ad2:	e76b      	b.n	80059ac <_dtoa_r+0x7b4>
 8005ad4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	dc19      	bgt.n	8005b0e <_dtoa_r+0x916>
 8005ada:	9b04      	ldr	r3, [sp, #16]
 8005adc:	b9bb      	cbnz	r3, 8005b0e <_dtoa_r+0x916>
 8005ade:	9b05      	ldr	r3, [sp, #20]
 8005ae0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ae4:	b99b      	cbnz	r3, 8005b0e <_dtoa_r+0x916>
 8005ae6:	9b05      	ldr	r3, [sp, #20]
 8005ae8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005aec:	0d1b      	lsrs	r3, r3, #20
 8005aee:	051b      	lsls	r3, r3, #20
 8005af0:	b183      	cbz	r3, 8005b14 <_dtoa_r+0x91c>
 8005af2:	f04f 0801 	mov.w	r8, #1
 8005af6:	9b06      	ldr	r3, [sp, #24]
 8005af8:	3301      	adds	r3, #1
 8005afa:	9306      	str	r3, [sp, #24]
 8005afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afe:	3301      	adds	r3, #1
 8005b00:	9309      	str	r3, [sp, #36]	; 0x24
 8005b02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f47f af6a 	bne.w	80059de <_dtoa_r+0x7e6>
 8005b0a:	2001      	movs	r0, #1
 8005b0c:	e76f      	b.n	80059ee <_dtoa_r+0x7f6>
 8005b0e:	f04f 0800 	mov.w	r8, #0
 8005b12:	e7f6      	b.n	8005b02 <_dtoa_r+0x90a>
 8005b14:	4698      	mov	r8, r3
 8005b16:	e7f4      	b.n	8005b02 <_dtoa_r+0x90a>
 8005b18:	f43f af7d 	beq.w	8005a16 <_dtoa_r+0x81e>
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	301c      	adds	r0, #28
 8005b20:	e772      	b.n	8005a08 <_dtoa_r+0x810>
 8005b22:	9b08      	ldr	r3, [sp, #32]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	dc36      	bgt.n	8005b96 <_dtoa_r+0x99e>
 8005b28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	dd33      	ble.n	8005b96 <_dtoa_r+0x99e>
 8005b2e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b32:	f1b9 0f00 	cmp.w	r9, #0
 8005b36:	d10d      	bne.n	8005b54 <_dtoa_r+0x95c>
 8005b38:	4621      	mov	r1, r4
 8005b3a:	464b      	mov	r3, r9
 8005b3c:	2205      	movs	r2, #5
 8005b3e:	4628      	mov	r0, r5
 8005b40:	f000 fd5c 	bl	80065fc <__multadd>
 8005b44:	4601      	mov	r1, r0
 8005b46:	4604      	mov	r4, r0
 8005b48:	4658      	mov	r0, fp
 8005b4a:	f000 ffbd 	bl	8006ac8 <__mcmp>
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	f73f adb8 	bgt.w	80056c4 <_dtoa_r+0x4cc>
 8005b54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b56:	9f03      	ldr	r7, [sp, #12]
 8005b58:	ea6f 0a03 	mvn.w	sl, r3
 8005b5c:	f04f 0800 	mov.w	r8, #0
 8005b60:	4621      	mov	r1, r4
 8005b62:	4628      	mov	r0, r5
 8005b64:	f000 fd28 	bl	80065b8 <_Bfree>
 8005b68:	2e00      	cmp	r6, #0
 8005b6a:	f43f aea7 	beq.w	80058bc <_dtoa_r+0x6c4>
 8005b6e:	f1b8 0f00 	cmp.w	r8, #0
 8005b72:	d005      	beq.n	8005b80 <_dtoa_r+0x988>
 8005b74:	45b0      	cmp	r8, r6
 8005b76:	d003      	beq.n	8005b80 <_dtoa_r+0x988>
 8005b78:	4641      	mov	r1, r8
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	f000 fd1c 	bl	80065b8 <_Bfree>
 8005b80:	4631      	mov	r1, r6
 8005b82:	4628      	mov	r0, r5
 8005b84:	f000 fd18 	bl	80065b8 <_Bfree>
 8005b88:	e698      	b.n	80058bc <_dtoa_r+0x6c4>
 8005b8a:	2400      	movs	r4, #0
 8005b8c:	4626      	mov	r6, r4
 8005b8e:	e7e1      	b.n	8005b54 <_dtoa_r+0x95c>
 8005b90:	46c2      	mov	sl, r8
 8005b92:	4626      	mov	r6, r4
 8005b94:	e596      	b.n	80056c4 <_dtoa_r+0x4cc>
 8005b96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 80fd 	beq.w	8005d9c <_dtoa_r+0xba4>
 8005ba2:	2f00      	cmp	r7, #0
 8005ba4:	dd05      	ble.n	8005bb2 <_dtoa_r+0x9ba>
 8005ba6:	4631      	mov	r1, r6
 8005ba8:	463a      	mov	r2, r7
 8005baa:	4628      	mov	r0, r5
 8005bac:	f000 ff1c 	bl	80069e8 <__lshift>
 8005bb0:	4606      	mov	r6, r0
 8005bb2:	f1b8 0f00 	cmp.w	r8, #0
 8005bb6:	d05c      	beq.n	8005c72 <_dtoa_r+0xa7a>
 8005bb8:	4628      	mov	r0, r5
 8005bba:	6871      	ldr	r1, [r6, #4]
 8005bbc:	f000 fcbc 	bl	8006538 <_Balloc>
 8005bc0:	4607      	mov	r7, r0
 8005bc2:	b928      	cbnz	r0, 8005bd0 <_dtoa_r+0x9d8>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005bca:	4b7f      	ldr	r3, [pc, #508]	; (8005dc8 <_dtoa_r+0xbd0>)
 8005bcc:	f7ff bb28 	b.w	8005220 <_dtoa_r+0x28>
 8005bd0:	6932      	ldr	r2, [r6, #16]
 8005bd2:	f106 010c 	add.w	r1, r6, #12
 8005bd6:	3202      	adds	r2, #2
 8005bd8:	0092      	lsls	r2, r2, #2
 8005bda:	300c      	adds	r0, #12
 8005bdc:	f000 fc9e 	bl	800651c <memcpy>
 8005be0:	2201      	movs	r2, #1
 8005be2:	4639      	mov	r1, r7
 8005be4:	4628      	mov	r0, r5
 8005be6:	f000 feff 	bl	80069e8 <__lshift>
 8005bea:	46b0      	mov	r8, r6
 8005bec:	4606      	mov	r6, r0
 8005bee:	9b03      	ldr	r3, [sp, #12]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	9308      	str	r3, [sp, #32]
 8005bf4:	9b03      	ldr	r3, [sp, #12]
 8005bf6:	444b      	add	r3, r9
 8005bf8:	930a      	str	r3, [sp, #40]	; 0x28
 8005bfa:	9b04      	ldr	r3, [sp, #16]
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	9309      	str	r3, [sp, #36]	; 0x24
 8005c02:	9b08      	ldr	r3, [sp, #32]
 8005c04:	4621      	mov	r1, r4
 8005c06:	3b01      	subs	r3, #1
 8005c08:	4658      	mov	r0, fp
 8005c0a:	9304      	str	r3, [sp, #16]
 8005c0c:	f7ff fa68 	bl	80050e0 <quorem>
 8005c10:	4603      	mov	r3, r0
 8005c12:	4641      	mov	r1, r8
 8005c14:	3330      	adds	r3, #48	; 0x30
 8005c16:	9006      	str	r0, [sp, #24]
 8005c18:	4658      	mov	r0, fp
 8005c1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c1c:	f000 ff54 	bl	8006ac8 <__mcmp>
 8005c20:	4632      	mov	r2, r6
 8005c22:	4681      	mov	r9, r0
 8005c24:	4621      	mov	r1, r4
 8005c26:	4628      	mov	r0, r5
 8005c28:	f000 ff6a 	bl	8006b00 <__mdiff>
 8005c2c:	68c2      	ldr	r2, [r0, #12]
 8005c2e:	4607      	mov	r7, r0
 8005c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c32:	bb02      	cbnz	r2, 8005c76 <_dtoa_r+0xa7e>
 8005c34:	4601      	mov	r1, r0
 8005c36:	4658      	mov	r0, fp
 8005c38:	f000 ff46 	bl	8006ac8 <__mcmp>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c40:	4639      	mov	r1, r7
 8005c42:	4628      	mov	r0, r5
 8005c44:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005c48:	f000 fcb6 	bl	80065b8 <_Bfree>
 8005c4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c50:	9f08      	ldr	r7, [sp, #32]
 8005c52:	ea43 0102 	orr.w	r1, r3, r2
 8005c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c5c:	d10d      	bne.n	8005c7a <_dtoa_r+0xa82>
 8005c5e:	2b39      	cmp	r3, #57	; 0x39
 8005c60:	d029      	beq.n	8005cb6 <_dtoa_r+0xabe>
 8005c62:	f1b9 0f00 	cmp.w	r9, #0
 8005c66:	dd01      	ble.n	8005c6c <_dtoa_r+0xa74>
 8005c68:	9b06      	ldr	r3, [sp, #24]
 8005c6a:	3331      	adds	r3, #49	; 0x31
 8005c6c:	9a04      	ldr	r2, [sp, #16]
 8005c6e:	7013      	strb	r3, [r2, #0]
 8005c70:	e776      	b.n	8005b60 <_dtoa_r+0x968>
 8005c72:	4630      	mov	r0, r6
 8005c74:	e7b9      	b.n	8005bea <_dtoa_r+0x9f2>
 8005c76:	2201      	movs	r2, #1
 8005c78:	e7e2      	b.n	8005c40 <_dtoa_r+0xa48>
 8005c7a:	f1b9 0f00 	cmp.w	r9, #0
 8005c7e:	db06      	blt.n	8005c8e <_dtoa_r+0xa96>
 8005c80:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005c82:	ea41 0909 	orr.w	r9, r1, r9
 8005c86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c88:	ea59 0101 	orrs.w	r1, r9, r1
 8005c8c:	d120      	bne.n	8005cd0 <_dtoa_r+0xad8>
 8005c8e:	2a00      	cmp	r2, #0
 8005c90:	ddec      	ble.n	8005c6c <_dtoa_r+0xa74>
 8005c92:	4659      	mov	r1, fp
 8005c94:	2201      	movs	r2, #1
 8005c96:	4628      	mov	r0, r5
 8005c98:	9308      	str	r3, [sp, #32]
 8005c9a:	f000 fea5 	bl	80069e8 <__lshift>
 8005c9e:	4621      	mov	r1, r4
 8005ca0:	4683      	mov	fp, r0
 8005ca2:	f000 ff11 	bl	8006ac8 <__mcmp>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	9b08      	ldr	r3, [sp, #32]
 8005caa:	dc02      	bgt.n	8005cb2 <_dtoa_r+0xaba>
 8005cac:	d1de      	bne.n	8005c6c <_dtoa_r+0xa74>
 8005cae:	07da      	lsls	r2, r3, #31
 8005cb0:	d5dc      	bpl.n	8005c6c <_dtoa_r+0xa74>
 8005cb2:	2b39      	cmp	r3, #57	; 0x39
 8005cb4:	d1d8      	bne.n	8005c68 <_dtoa_r+0xa70>
 8005cb6:	2339      	movs	r3, #57	; 0x39
 8005cb8:	9a04      	ldr	r2, [sp, #16]
 8005cba:	7013      	strb	r3, [r2, #0]
 8005cbc:	463b      	mov	r3, r7
 8005cbe:	461f      	mov	r7, r3
 8005cc0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	2a39      	cmp	r2, #57	; 0x39
 8005cc8:	d050      	beq.n	8005d6c <_dtoa_r+0xb74>
 8005cca:	3201      	adds	r2, #1
 8005ccc:	701a      	strb	r2, [r3, #0]
 8005cce:	e747      	b.n	8005b60 <_dtoa_r+0x968>
 8005cd0:	2a00      	cmp	r2, #0
 8005cd2:	dd03      	ble.n	8005cdc <_dtoa_r+0xae4>
 8005cd4:	2b39      	cmp	r3, #57	; 0x39
 8005cd6:	d0ee      	beq.n	8005cb6 <_dtoa_r+0xabe>
 8005cd8:	3301      	adds	r3, #1
 8005cda:	e7c7      	b.n	8005c6c <_dtoa_r+0xa74>
 8005cdc:	9a08      	ldr	r2, [sp, #32]
 8005cde:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005ce0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005ce4:	428a      	cmp	r2, r1
 8005ce6:	d02a      	beq.n	8005d3e <_dtoa_r+0xb46>
 8005ce8:	4659      	mov	r1, fp
 8005cea:	2300      	movs	r3, #0
 8005cec:	220a      	movs	r2, #10
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f000 fc84 	bl	80065fc <__multadd>
 8005cf4:	45b0      	cmp	r8, r6
 8005cf6:	4683      	mov	fp, r0
 8005cf8:	f04f 0300 	mov.w	r3, #0
 8005cfc:	f04f 020a 	mov.w	r2, #10
 8005d00:	4641      	mov	r1, r8
 8005d02:	4628      	mov	r0, r5
 8005d04:	d107      	bne.n	8005d16 <_dtoa_r+0xb1e>
 8005d06:	f000 fc79 	bl	80065fc <__multadd>
 8005d0a:	4680      	mov	r8, r0
 8005d0c:	4606      	mov	r6, r0
 8005d0e:	9b08      	ldr	r3, [sp, #32]
 8005d10:	3301      	adds	r3, #1
 8005d12:	9308      	str	r3, [sp, #32]
 8005d14:	e775      	b.n	8005c02 <_dtoa_r+0xa0a>
 8005d16:	f000 fc71 	bl	80065fc <__multadd>
 8005d1a:	4631      	mov	r1, r6
 8005d1c:	4680      	mov	r8, r0
 8005d1e:	2300      	movs	r3, #0
 8005d20:	220a      	movs	r2, #10
 8005d22:	4628      	mov	r0, r5
 8005d24:	f000 fc6a 	bl	80065fc <__multadd>
 8005d28:	4606      	mov	r6, r0
 8005d2a:	e7f0      	b.n	8005d0e <_dtoa_r+0xb16>
 8005d2c:	f1b9 0f00 	cmp.w	r9, #0
 8005d30:	bfcc      	ite	gt
 8005d32:	464f      	movgt	r7, r9
 8005d34:	2701      	movle	r7, #1
 8005d36:	f04f 0800 	mov.w	r8, #0
 8005d3a:	9a03      	ldr	r2, [sp, #12]
 8005d3c:	4417      	add	r7, r2
 8005d3e:	4659      	mov	r1, fp
 8005d40:	2201      	movs	r2, #1
 8005d42:	4628      	mov	r0, r5
 8005d44:	9308      	str	r3, [sp, #32]
 8005d46:	f000 fe4f 	bl	80069e8 <__lshift>
 8005d4a:	4621      	mov	r1, r4
 8005d4c:	4683      	mov	fp, r0
 8005d4e:	f000 febb 	bl	8006ac8 <__mcmp>
 8005d52:	2800      	cmp	r0, #0
 8005d54:	dcb2      	bgt.n	8005cbc <_dtoa_r+0xac4>
 8005d56:	d102      	bne.n	8005d5e <_dtoa_r+0xb66>
 8005d58:	9b08      	ldr	r3, [sp, #32]
 8005d5a:	07db      	lsls	r3, r3, #31
 8005d5c:	d4ae      	bmi.n	8005cbc <_dtoa_r+0xac4>
 8005d5e:	463b      	mov	r3, r7
 8005d60:	461f      	mov	r7, r3
 8005d62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d66:	2a30      	cmp	r2, #48	; 0x30
 8005d68:	d0fa      	beq.n	8005d60 <_dtoa_r+0xb68>
 8005d6a:	e6f9      	b.n	8005b60 <_dtoa_r+0x968>
 8005d6c:	9a03      	ldr	r2, [sp, #12]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d1a5      	bne.n	8005cbe <_dtoa_r+0xac6>
 8005d72:	2331      	movs	r3, #49	; 0x31
 8005d74:	f10a 0a01 	add.w	sl, sl, #1
 8005d78:	e779      	b.n	8005c6e <_dtoa_r+0xa76>
 8005d7a:	4b14      	ldr	r3, [pc, #80]	; (8005dcc <_dtoa_r+0xbd4>)
 8005d7c:	f7ff baa8 	b.w	80052d0 <_dtoa_r+0xd8>
 8005d80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	f47f aa81 	bne.w	800528a <_dtoa_r+0x92>
 8005d88:	4b11      	ldr	r3, [pc, #68]	; (8005dd0 <_dtoa_r+0xbd8>)
 8005d8a:	f7ff baa1 	b.w	80052d0 <_dtoa_r+0xd8>
 8005d8e:	f1b9 0f00 	cmp.w	r9, #0
 8005d92:	dc03      	bgt.n	8005d9c <_dtoa_r+0xba4>
 8005d94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	f73f aecb 	bgt.w	8005b32 <_dtoa_r+0x93a>
 8005d9c:	9f03      	ldr	r7, [sp, #12]
 8005d9e:	4621      	mov	r1, r4
 8005da0:	4658      	mov	r0, fp
 8005da2:	f7ff f99d 	bl	80050e0 <quorem>
 8005da6:	9a03      	ldr	r2, [sp, #12]
 8005da8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005dac:	f807 3b01 	strb.w	r3, [r7], #1
 8005db0:	1aba      	subs	r2, r7, r2
 8005db2:	4591      	cmp	r9, r2
 8005db4:	ddba      	ble.n	8005d2c <_dtoa_r+0xb34>
 8005db6:	4659      	mov	r1, fp
 8005db8:	2300      	movs	r3, #0
 8005dba:	220a      	movs	r2, #10
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	f000 fc1d 	bl	80065fc <__multadd>
 8005dc2:	4683      	mov	fp, r0
 8005dc4:	e7eb      	b.n	8005d9e <_dtoa_r+0xba6>
 8005dc6:	bf00      	nop
 8005dc8:	08007f01 	.word	0x08007f01
 8005dcc:	08007c74 	.word	0x08007c74
 8005dd0:	08007e99 	.word	0x08007e99

08005dd4 <fiprintf>:
 8005dd4:	b40e      	push	{r1, r2, r3}
 8005dd6:	b503      	push	{r0, r1, lr}
 8005dd8:	4601      	mov	r1, r0
 8005dda:	ab03      	add	r3, sp, #12
 8005ddc:	4805      	ldr	r0, [pc, #20]	; (8005df4 <fiprintf+0x20>)
 8005dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8005de2:	6800      	ldr	r0, [r0, #0]
 8005de4:	9301      	str	r3, [sp, #4]
 8005de6:	f001 f977 	bl	80070d8 <_vfiprintf_r>
 8005dea:	b002      	add	sp, #8
 8005dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005df0:	b003      	add	sp, #12
 8005df2:	4770      	bx	lr
 8005df4:	200000a0 	.word	0x200000a0

08005df8 <rshift>:
 8005df8:	6903      	ldr	r3, [r0, #16]
 8005dfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005dfe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005e02:	f100 0414 	add.w	r4, r0, #20
 8005e06:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005e0a:	dd46      	ble.n	8005e9a <rshift+0xa2>
 8005e0c:	f011 011f 	ands.w	r1, r1, #31
 8005e10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005e14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005e18:	d10c      	bne.n	8005e34 <rshift+0x3c>
 8005e1a:	4629      	mov	r1, r5
 8005e1c:	f100 0710 	add.w	r7, r0, #16
 8005e20:	42b1      	cmp	r1, r6
 8005e22:	d335      	bcc.n	8005e90 <rshift+0x98>
 8005e24:	1a9b      	subs	r3, r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	1eea      	subs	r2, r5, #3
 8005e2a:	4296      	cmp	r6, r2
 8005e2c:	bf38      	it	cc
 8005e2e:	2300      	movcc	r3, #0
 8005e30:	4423      	add	r3, r4
 8005e32:	e015      	b.n	8005e60 <rshift+0x68>
 8005e34:	46a1      	mov	r9, r4
 8005e36:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005e3a:	f1c1 0820 	rsb	r8, r1, #32
 8005e3e:	40cf      	lsrs	r7, r1
 8005e40:	f105 0e04 	add.w	lr, r5, #4
 8005e44:	4576      	cmp	r6, lr
 8005e46:	46f4      	mov	ip, lr
 8005e48:	d816      	bhi.n	8005e78 <rshift+0x80>
 8005e4a:	1a9a      	subs	r2, r3, r2
 8005e4c:	0092      	lsls	r2, r2, #2
 8005e4e:	3a04      	subs	r2, #4
 8005e50:	3501      	adds	r5, #1
 8005e52:	42ae      	cmp	r6, r5
 8005e54:	bf38      	it	cc
 8005e56:	2200      	movcc	r2, #0
 8005e58:	18a3      	adds	r3, r4, r2
 8005e5a:	50a7      	str	r7, [r4, r2]
 8005e5c:	b107      	cbz	r7, 8005e60 <rshift+0x68>
 8005e5e:	3304      	adds	r3, #4
 8005e60:	42a3      	cmp	r3, r4
 8005e62:	eba3 0204 	sub.w	r2, r3, r4
 8005e66:	bf08      	it	eq
 8005e68:	2300      	moveq	r3, #0
 8005e6a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005e6e:	6102      	str	r2, [r0, #16]
 8005e70:	bf08      	it	eq
 8005e72:	6143      	streq	r3, [r0, #20]
 8005e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e78:	f8dc c000 	ldr.w	ip, [ip]
 8005e7c:	fa0c fc08 	lsl.w	ip, ip, r8
 8005e80:	ea4c 0707 	orr.w	r7, ip, r7
 8005e84:	f849 7b04 	str.w	r7, [r9], #4
 8005e88:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005e8c:	40cf      	lsrs	r7, r1
 8005e8e:	e7d9      	b.n	8005e44 <rshift+0x4c>
 8005e90:	f851 cb04 	ldr.w	ip, [r1], #4
 8005e94:	f847 cf04 	str.w	ip, [r7, #4]!
 8005e98:	e7c2      	b.n	8005e20 <rshift+0x28>
 8005e9a:	4623      	mov	r3, r4
 8005e9c:	e7e0      	b.n	8005e60 <rshift+0x68>

08005e9e <__hexdig_fun>:
 8005e9e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005ea2:	2b09      	cmp	r3, #9
 8005ea4:	d802      	bhi.n	8005eac <__hexdig_fun+0xe>
 8005ea6:	3820      	subs	r0, #32
 8005ea8:	b2c0      	uxtb	r0, r0
 8005eaa:	4770      	bx	lr
 8005eac:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005eb0:	2b05      	cmp	r3, #5
 8005eb2:	d801      	bhi.n	8005eb8 <__hexdig_fun+0x1a>
 8005eb4:	3847      	subs	r0, #71	; 0x47
 8005eb6:	e7f7      	b.n	8005ea8 <__hexdig_fun+0xa>
 8005eb8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005ebc:	2b05      	cmp	r3, #5
 8005ebe:	d801      	bhi.n	8005ec4 <__hexdig_fun+0x26>
 8005ec0:	3827      	subs	r0, #39	; 0x27
 8005ec2:	e7f1      	b.n	8005ea8 <__hexdig_fun+0xa>
 8005ec4:	2000      	movs	r0, #0
 8005ec6:	4770      	bx	lr

08005ec8 <__gethex>:
 8005ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ecc:	b08b      	sub	sp, #44	; 0x2c
 8005ece:	9305      	str	r3, [sp, #20]
 8005ed0:	4bb2      	ldr	r3, [pc, #712]	; (800619c <__gethex+0x2d4>)
 8005ed2:	9002      	str	r0, [sp, #8]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	468b      	mov	fp, r1
 8005ed8:	4618      	mov	r0, r3
 8005eda:	4690      	mov	r8, r2
 8005edc:	9303      	str	r3, [sp, #12]
 8005ede:	f7fa f941 	bl	8000164 <strlen>
 8005ee2:	4682      	mov	sl, r0
 8005ee4:	9b03      	ldr	r3, [sp, #12]
 8005ee6:	f8db 2000 	ldr.w	r2, [fp]
 8005eea:	4403      	add	r3, r0
 8005eec:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005ef0:	9306      	str	r3, [sp, #24]
 8005ef2:	1c93      	adds	r3, r2, #2
 8005ef4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005ef8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005efc:	32fe      	adds	r2, #254	; 0xfe
 8005efe:	18d1      	adds	r1, r2, r3
 8005f00:	461f      	mov	r7, r3
 8005f02:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005f06:	9101      	str	r1, [sp, #4]
 8005f08:	2830      	cmp	r0, #48	; 0x30
 8005f0a:	d0f8      	beq.n	8005efe <__gethex+0x36>
 8005f0c:	f7ff ffc7 	bl	8005e9e <__hexdig_fun>
 8005f10:	4604      	mov	r4, r0
 8005f12:	2800      	cmp	r0, #0
 8005f14:	d13a      	bne.n	8005f8c <__gethex+0xc4>
 8005f16:	4652      	mov	r2, sl
 8005f18:	4638      	mov	r0, r7
 8005f1a:	9903      	ldr	r1, [sp, #12]
 8005f1c:	f001 fa22 	bl	8007364 <strncmp>
 8005f20:	4605      	mov	r5, r0
 8005f22:	2800      	cmp	r0, #0
 8005f24:	d166      	bne.n	8005ff4 <__gethex+0x12c>
 8005f26:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005f2a:	eb07 060a 	add.w	r6, r7, sl
 8005f2e:	f7ff ffb6 	bl	8005e9e <__hexdig_fun>
 8005f32:	2800      	cmp	r0, #0
 8005f34:	d060      	beq.n	8005ff8 <__gethex+0x130>
 8005f36:	4633      	mov	r3, r6
 8005f38:	7818      	ldrb	r0, [r3, #0]
 8005f3a:	461f      	mov	r7, r3
 8005f3c:	2830      	cmp	r0, #48	; 0x30
 8005f3e:	f103 0301 	add.w	r3, r3, #1
 8005f42:	d0f9      	beq.n	8005f38 <__gethex+0x70>
 8005f44:	f7ff ffab 	bl	8005e9e <__hexdig_fun>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	fab0 f480 	clz	r4, r0
 8005f4e:	4635      	mov	r5, r6
 8005f50:	0964      	lsrs	r4, r4, #5
 8005f52:	9301      	str	r3, [sp, #4]
 8005f54:	463a      	mov	r2, r7
 8005f56:	4616      	mov	r6, r2
 8005f58:	7830      	ldrb	r0, [r6, #0]
 8005f5a:	3201      	adds	r2, #1
 8005f5c:	f7ff ff9f 	bl	8005e9e <__hexdig_fun>
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d1f8      	bne.n	8005f56 <__gethex+0x8e>
 8005f64:	4652      	mov	r2, sl
 8005f66:	4630      	mov	r0, r6
 8005f68:	9903      	ldr	r1, [sp, #12]
 8005f6a:	f001 f9fb 	bl	8007364 <strncmp>
 8005f6e:	b980      	cbnz	r0, 8005f92 <__gethex+0xca>
 8005f70:	b94d      	cbnz	r5, 8005f86 <__gethex+0xbe>
 8005f72:	eb06 050a 	add.w	r5, r6, sl
 8005f76:	462a      	mov	r2, r5
 8005f78:	4616      	mov	r6, r2
 8005f7a:	7830      	ldrb	r0, [r6, #0]
 8005f7c:	3201      	adds	r2, #1
 8005f7e:	f7ff ff8e 	bl	8005e9e <__hexdig_fun>
 8005f82:	2800      	cmp	r0, #0
 8005f84:	d1f8      	bne.n	8005f78 <__gethex+0xb0>
 8005f86:	1bad      	subs	r5, r5, r6
 8005f88:	00ad      	lsls	r5, r5, #2
 8005f8a:	e004      	b.n	8005f96 <__gethex+0xce>
 8005f8c:	2400      	movs	r4, #0
 8005f8e:	4625      	mov	r5, r4
 8005f90:	e7e0      	b.n	8005f54 <__gethex+0x8c>
 8005f92:	2d00      	cmp	r5, #0
 8005f94:	d1f7      	bne.n	8005f86 <__gethex+0xbe>
 8005f96:	7833      	ldrb	r3, [r6, #0]
 8005f98:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005f9c:	2b50      	cmp	r3, #80	; 0x50
 8005f9e:	d139      	bne.n	8006014 <__gethex+0x14c>
 8005fa0:	7873      	ldrb	r3, [r6, #1]
 8005fa2:	2b2b      	cmp	r3, #43	; 0x2b
 8005fa4:	d02a      	beq.n	8005ffc <__gethex+0x134>
 8005fa6:	2b2d      	cmp	r3, #45	; 0x2d
 8005fa8:	d02c      	beq.n	8006004 <__gethex+0x13c>
 8005faa:	f04f 0900 	mov.w	r9, #0
 8005fae:	1c71      	adds	r1, r6, #1
 8005fb0:	7808      	ldrb	r0, [r1, #0]
 8005fb2:	f7ff ff74 	bl	8005e9e <__hexdig_fun>
 8005fb6:	1e43      	subs	r3, r0, #1
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	2b18      	cmp	r3, #24
 8005fbc:	d82a      	bhi.n	8006014 <__gethex+0x14c>
 8005fbe:	f1a0 0210 	sub.w	r2, r0, #16
 8005fc2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005fc6:	f7ff ff6a 	bl	8005e9e <__hexdig_fun>
 8005fca:	1e43      	subs	r3, r0, #1
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b18      	cmp	r3, #24
 8005fd0:	d91b      	bls.n	800600a <__gethex+0x142>
 8005fd2:	f1b9 0f00 	cmp.w	r9, #0
 8005fd6:	d000      	beq.n	8005fda <__gethex+0x112>
 8005fd8:	4252      	negs	r2, r2
 8005fda:	4415      	add	r5, r2
 8005fdc:	f8cb 1000 	str.w	r1, [fp]
 8005fe0:	b1d4      	cbz	r4, 8006018 <__gethex+0x150>
 8005fe2:	9b01      	ldr	r3, [sp, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	bf14      	ite	ne
 8005fe8:	2700      	movne	r7, #0
 8005fea:	2706      	moveq	r7, #6
 8005fec:	4638      	mov	r0, r7
 8005fee:	b00b      	add	sp, #44	; 0x2c
 8005ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff4:	463e      	mov	r6, r7
 8005ff6:	4625      	mov	r5, r4
 8005ff8:	2401      	movs	r4, #1
 8005ffa:	e7cc      	b.n	8005f96 <__gethex+0xce>
 8005ffc:	f04f 0900 	mov.w	r9, #0
 8006000:	1cb1      	adds	r1, r6, #2
 8006002:	e7d5      	b.n	8005fb0 <__gethex+0xe8>
 8006004:	f04f 0901 	mov.w	r9, #1
 8006008:	e7fa      	b.n	8006000 <__gethex+0x138>
 800600a:	230a      	movs	r3, #10
 800600c:	fb03 0202 	mla	r2, r3, r2, r0
 8006010:	3a10      	subs	r2, #16
 8006012:	e7d6      	b.n	8005fc2 <__gethex+0xfa>
 8006014:	4631      	mov	r1, r6
 8006016:	e7e1      	b.n	8005fdc <__gethex+0x114>
 8006018:	4621      	mov	r1, r4
 800601a:	1bf3      	subs	r3, r6, r7
 800601c:	3b01      	subs	r3, #1
 800601e:	2b07      	cmp	r3, #7
 8006020:	dc0a      	bgt.n	8006038 <__gethex+0x170>
 8006022:	9802      	ldr	r0, [sp, #8]
 8006024:	f000 fa88 	bl	8006538 <_Balloc>
 8006028:	4604      	mov	r4, r0
 800602a:	b940      	cbnz	r0, 800603e <__gethex+0x176>
 800602c:	4602      	mov	r2, r0
 800602e:	21de      	movs	r1, #222	; 0xde
 8006030:	4b5b      	ldr	r3, [pc, #364]	; (80061a0 <__gethex+0x2d8>)
 8006032:	485c      	ldr	r0, [pc, #368]	; (80061a4 <__gethex+0x2dc>)
 8006034:	f7ff f836 	bl	80050a4 <__assert_func>
 8006038:	3101      	adds	r1, #1
 800603a:	105b      	asrs	r3, r3, #1
 800603c:	e7ef      	b.n	800601e <__gethex+0x156>
 800603e:	f04f 0b00 	mov.w	fp, #0
 8006042:	f100 0914 	add.w	r9, r0, #20
 8006046:	f1ca 0301 	rsb	r3, sl, #1
 800604a:	f8cd 9010 	str.w	r9, [sp, #16]
 800604e:	f8cd b004 	str.w	fp, [sp, #4]
 8006052:	9308      	str	r3, [sp, #32]
 8006054:	42b7      	cmp	r7, r6
 8006056:	d33f      	bcc.n	80060d8 <__gethex+0x210>
 8006058:	9f04      	ldr	r7, [sp, #16]
 800605a:	9b01      	ldr	r3, [sp, #4]
 800605c:	f847 3b04 	str.w	r3, [r7], #4
 8006060:	eba7 0709 	sub.w	r7, r7, r9
 8006064:	10bf      	asrs	r7, r7, #2
 8006066:	6127      	str	r7, [r4, #16]
 8006068:	4618      	mov	r0, r3
 800606a:	f000 fb57 	bl	800671c <__hi0bits>
 800606e:	017f      	lsls	r7, r7, #5
 8006070:	f8d8 6000 	ldr.w	r6, [r8]
 8006074:	1a3f      	subs	r7, r7, r0
 8006076:	42b7      	cmp	r7, r6
 8006078:	dd62      	ble.n	8006140 <__gethex+0x278>
 800607a:	1bbf      	subs	r7, r7, r6
 800607c:	4639      	mov	r1, r7
 800607e:	4620      	mov	r0, r4
 8006080:	f000 fef1 	bl	8006e66 <__any_on>
 8006084:	4682      	mov	sl, r0
 8006086:	b1a8      	cbz	r0, 80060b4 <__gethex+0x1ec>
 8006088:	f04f 0a01 	mov.w	sl, #1
 800608c:	1e7b      	subs	r3, r7, #1
 800608e:	1159      	asrs	r1, r3, #5
 8006090:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006094:	f003 021f 	and.w	r2, r3, #31
 8006098:	fa0a f202 	lsl.w	r2, sl, r2
 800609c:	420a      	tst	r2, r1
 800609e:	d009      	beq.n	80060b4 <__gethex+0x1ec>
 80060a0:	4553      	cmp	r3, sl
 80060a2:	dd05      	ble.n	80060b0 <__gethex+0x1e8>
 80060a4:	4620      	mov	r0, r4
 80060a6:	1eb9      	subs	r1, r7, #2
 80060a8:	f000 fedd 	bl	8006e66 <__any_on>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d144      	bne.n	800613a <__gethex+0x272>
 80060b0:	f04f 0a02 	mov.w	sl, #2
 80060b4:	4639      	mov	r1, r7
 80060b6:	4620      	mov	r0, r4
 80060b8:	f7ff fe9e 	bl	8005df8 <rshift>
 80060bc:	443d      	add	r5, r7
 80060be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80060c2:	42ab      	cmp	r3, r5
 80060c4:	da4a      	bge.n	800615c <__gethex+0x294>
 80060c6:	4621      	mov	r1, r4
 80060c8:	9802      	ldr	r0, [sp, #8]
 80060ca:	f000 fa75 	bl	80065b8 <_Bfree>
 80060ce:	2300      	movs	r3, #0
 80060d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80060d2:	27a3      	movs	r7, #163	; 0xa3
 80060d4:	6013      	str	r3, [r2, #0]
 80060d6:	e789      	b.n	8005fec <__gethex+0x124>
 80060d8:	1e73      	subs	r3, r6, #1
 80060da:	9a06      	ldr	r2, [sp, #24]
 80060dc:	9307      	str	r3, [sp, #28]
 80060de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d019      	beq.n	800611a <__gethex+0x252>
 80060e6:	f1bb 0f20 	cmp.w	fp, #32
 80060ea:	d107      	bne.n	80060fc <__gethex+0x234>
 80060ec:	9b04      	ldr	r3, [sp, #16]
 80060ee:	9a01      	ldr	r2, [sp, #4]
 80060f0:	f843 2b04 	str.w	r2, [r3], #4
 80060f4:	9304      	str	r3, [sp, #16]
 80060f6:	2300      	movs	r3, #0
 80060f8:	469b      	mov	fp, r3
 80060fa:	9301      	str	r3, [sp, #4]
 80060fc:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006100:	f7ff fecd 	bl	8005e9e <__hexdig_fun>
 8006104:	9b01      	ldr	r3, [sp, #4]
 8006106:	f000 000f 	and.w	r0, r0, #15
 800610a:	fa00 f00b 	lsl.w	r0, r0, fp
 800610e:	4303      	orrs	r3, r0
 8006110:	9301      	str	r3, [sp, #4]
 8006112:	f10b 0b04 	add.w	fp, fp, #4
 8006116:	9b07      	ldr	r3, [sp, #28]
 8006118:	e00d      	b.n	8006136 <__gethex+0x26e>
 800611a:	9a08      	ldr	r2, [sp, #32]
 800611c:	1e73      	subs	r3, r6, #1
 800611e:	4413      	add	r3, r2
 8006120:	42bb      	cmp	r3, r7
 8006122:	d3e0      	bcc.n	80060e6 <__gethex+0x21e>
 8006124:	4618      	mov	r0, r3
 8006126:	4652      	mov	r2, sl
 8006128:	9903      	ldr	r1, [sp, #12]
 800612a:	9309      	str	r3, [sp, #36]	; 0x24
 800612c:	f001 f91a 	bl	8007364 <strncmp>
 8006130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006132:	2800      	cmp	r0, #0
 8006134:	d1d7      	bne.n	80060e6 <__gethex+0x21e>
 8006136:	461e      	mov	r6, r3
 8006138:	e78c      	b.n	8006054 <__gethex+0x18c>
 800613a:	f04f 0a03 	mov.w	sl, #3
 800613e:	e7b9      	b.n	80060b4 <__gethex+0x1ec>
 8006140:	da09      	bge.n	8006156 <__gethex+0x28e>
 8006142:	1bf7      	subs	r7, r6, r7
 8006144:	4621      	mov	r1, r4
 8006146:	463a      	mov	r2, r7
 8006148:	9802      	ldr	r0, [sp, #8]
 800614a:	f000 fc4d 	bl	80069e8 <__lshift>
 800614e:	4604      	mov	r4, r0
 8006150:	1bed      	subs	r5, r5, r7
 8006152:	f100 0914 	add.w	r9, r0, #20
 8006156:	f04f 0a00 	mov.w	sl, #0
 800615a:	e7b0      	b.n	80060be <__gethex+0x1f6>
 800615c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006160:	42a8      	cmp	r0, r5
 8006162:	dd72      	ble.n	800624a <__gethex+0x382>
 8006164:	1b45      	subs	r5, r0, r5
 8006166:	42ae      	cmp	r6, r5
 8006168:	dc35      	bgt.n	80061d6 <__gethex+0x30e>
 800616a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800616e:	2b02      	cmp	r3, #2
 8006170:	d029      	beq.n	80061c6 <__gethex+0x2fe>
 8006172:	2b03      	cmp	r3, #3
 8006174:	d02b      	beq.n	80061ce <__gethex+0x306>
 8006176:	2b01      	cmp	r3, #1
 8006178:	d11c      	bne.n	80061b4 <__gethex+0x2ec>
 800617a:	42ae      	cmp	r6, r5
 800617c:	d11a      	bne.n	80061b4 <__gethex+0x2ec>
 800617e:	2e01      	cmp	r6, #1
 8006180:	d112      	bne.n	80061a8 <__gethex+0x2e0>
 8006182:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006186:	9a05      	ldr	r2, [sp, #20]
 8006188:	2762      	movs	r7, #98	; 0x62
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	2301      	movs	r3, #1
 800618e:	6123      	str	r3, [r4, #16]
 8006190:	f8c9 3000 	str.w	r3, [r9]
 8006194:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006196:	601c      	str	r4, [r3, #0]
 8006198:	e728      	b.n	8005fec <__gethex+0x124>
 800619a:	bf00      	nop
 800619c:	08007f78 	.word	0x08007f78
 80061a0:	08007f01 	.word	0x08007f01
 80061a4:	08007f12 	.word	0x08007f12
 80061a8:	4620      	mov	r0, r4
 80061aa:	1e71      	subs	r1, r6, #1
 80061ac:	f000 fe5b 	bl	8006e66 <__any_on>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	d1e6      	bne.n	8006182 <__gethex+0x2ba>
 80061b4:	4621      	mov	r1, r4
 80061b6:	9802      	ldr	r0, [sp, #8]
 80061b8:	f000 f9fe 	bl	80065b8 <_Bfree>
 80061bc:	2300      	movs	r3, #0
 80061be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80061c0:	2750      	movs	r7, #80	; 0x50
 80061c2:	6013      	str	r3, [r2, #0]
 80061c4:	e712      	b.n	8005fec <__gethex+0x124>
 80061c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1f3      	bne.n	80061b4 <__gethex+0x2ec>
 80061cc:	e7d9      	b.n	8006182 <__gethex+0x2ba>
 80061ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1d6      	bne.n	8006182 <__gethex+0x2ba>
 80061d4:	e7ee      	b.n	80061b4 <__gethex+0x2ec>
 80061d6:	1e6f      	subs	r7, r5, #1
 80061d8:	f1ba 0f00 	cmp.w	sl, #0
 80061dc:	d132      	bne.n	8006244 <__gethex+0x37c>
 80061de:	b127      	cbz	r7, 80061ea <__gethex+0x322>
 80061e0:	4639      	mov	r1, r7
 80061e2:	4620      	mov	r0, r4
 80061e4:	f000 fe3f 	bl	8006e66 <__any_on>
 80061e8:	4682      	mov	sl, r0
 80061ea:	2101      	movs	r1, #1
 80061ec:	117b      	asrs	r3, r7, #5
 80061ee:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80061f2:	f007 071f 	and.w	r7, r7, #31
 80061f6:	fa01 f707 	lsl.w	r7, r1, r7
 80061fa:	421f      	tst	r7, r3
 80061fc:	f04f 0702 	mov.w	r7, #2
 8006200:	4629      	mov	r1, r5
 8006202:	4620      	mov	r0, r4
 8006204:	bf18      	it	ne
 8006206:	f04a 0a02 	orrne.w	sl, sl, #2
 800620a:	1b76      	subs	r6, r6, r5
 800620c:	f7ff fdf4 	bl	8005df8 <rshift>
 8006210:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006214:	f1ba 0f00 	cmp.w	sl, #0
 8006218:	d048      	beq.n	80062ac <__gethex+0x3e4>
 800621a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800621e:	2b02      	cmp	r3, #2
 8006220:	d015      	beq.n	800624e <__gethex+0x386>
 8006222:	2b03      	cmp	r3, #3
 8006224:	d017      	beq.n	8006256 <__gethex+0x38e>
 8006226:	2b01      	cmp	r3, #1
 8006228:	d109      	bne.n	800623e <__gethex+0x376>
 800622a:	f01a 0f02 	tst.w	sl, #2
 800622e:	d006      	beq.n	800623e <__gethex+0x376>
 8006230:	f8d9 0000 	ldr.w	r0, [r9]
 8006234:	ea4a 0a00 	orr.w	sl, sl, r0
 8006238:	f01a 0f01 	tst.w	sl, #1
 800623c:	d10e      	bne.n	800625c <__gethex+0x394>
 800623e:	f047 0710 	orr.w	r7, r7, #16
 8006242:	e033      	b.n	80062ac <__gethex+0x3e4>
 8006244:	f04f 0a01 	mov.w	sl, #1
 8006248:	e7cf      	b.n	80061ea <__gethex+0x322>
 800624a:	2701      	movs	r7, #1
 800624c:	e7e2      	b.n	8006214 <__gethex+0x34c>
 800624e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006250:	f1c3 0301 	rsb	r3, r3, #1
 8006254:	9315      	str	r3, [sp, #84]	; 0x54
 8006256:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0f0      	beq.n	800623e <__gethex+0x376>
 800625c:	f04f 0c00 	mov.w	ip, #0
 8006260:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006264:	f104 0314 	add.w	r3, r4, #20
 8006268:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800626c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006270:	4618      	mov	r0, r3
 8006272:	f853 2b04 	ldr.w	r2, [r3], #4
 8006276:	f1b2 3fff 	cmp.w	r2, #4294967295
 800627a:	d01c      	beq.n	80062b6 <__gethex+0x3ee>
 800627c:	3201      	adds	r2, #1
 800627e:	6002      	str	r2, [r0, #0]
 8006280:	2f02      	cmp	r7, #2
 8006282:	f104 0314 	add.w	r3, r4, #20
 8006286:	d13d      	bne.n	8006304 <__gethex+0x43c>
 8006288:	f8d8 2000 	ldr.w	r2, [r8]
 800628c:	3a01      	subs	r2, #1
 800628e:	42b2      	cmp	r2, r6
 8006290:	d10a      	bne.n	80062a8 <__gethex+0x3e0>
 8006292:	2201      	movs	r2, #1
 8006294:	1171      	asrs	r1, r6, #5
 8006296:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800629a:	f006 061f 	and.w	r6, r6, #31
 800629e:	fa02 f606 	lsl.w	r6, r2, r6
 80062a2:	421e      	tst	r6, r3
 80062a4:	bf18      	it	ne
 80062a6:	4617      	movne	r7, r2
 80062a8:	f047 0720 	orr.w	r7, r7, #32
 80062ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062ae:	601c      	str	r4, [r3, #0]
 80062b0:	9b05      	ldr	r3, [sp, #20]
 80062b2:	601d      	str	r5, [r3, #0]
 80062b4:	e69a      	b.n	8005fec <__gethex+0x124>
 80062b6:	4299      	cmp	r1, r3
 80062b8:	f843 cc04 	str.w	ip, [r3, #-4]
 80062bc:	d8d8      	bhi.n	8006270 <__gethex+0x3a8>
 80062be:	68a3      	ldr	r3, [r4, #8]
 80062c0:	459b      	cmp	fp, r3
 80062c2:	db17      	blt.n	80062f4 <__gethex+0x42c>
 80062c4:	6861      	ldr	r1, [r4, #4]
 80062c6:	9802      	ldr	r0, [sp, #8]
 80062c8:	3101      	adds	r1, #1
 80062ca:	f000 f935 	bl	8006538 <_Balloc>
 80062ce:	4681      	mov	r9, r0
 80062d0:	b918      	cbnz	r0, 80062da <__gethex+0x412>
 80062d2:	4602      	mov	r2, r0
 80062d4:	2184      	movs	r1, #132	; 0x84
 80062d6:	4b19      	ldr	r3, [pc, #100]	; (800633c <__gethex+0x474>)
 80062d8:	e6ab      	b.n	8006032 <__gethex+0x16a>
 80062da:	6922      	ldr	r2, [r4, #16]
 80062dc:	f104 010c 	add.w	r1, r4, #12
 80062e0:	3202      	adds	r2, #2
 80062e2:	0092      	lsls	r2, r2, #2
 80062e4:	300c      	adds	r0, #12
 80062e6:	f000 f919 	bl	800651c <memcpy>
 80062ea:	4621      	mov	r1, r4
 80062ec:	9802      	ldr	r0, [sp, #8]
 80062ee:	f000 f963 	bl	80065b8 <_Bfree>
 80062f2:	464c      	mov	r4, r9
 80062f4:	6923      	ldr	r3, [r4, #16]
 80062f6:	1c5a      	adds	r2, r3, #1
 80062f8:	6122      	str	r2, [r4, #16]
 80062fa:	2201      	movs	r2, #1
 80062fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006300:	615a      	str	r2, [r3, #20]
 8006302:	e7bd      	b.n	8006280 <__gethex+0x3b8>
 8006304:	6922      	ldr	r2, [r4, #16]
 8006306:	455a      	cmp	r2, fp
 8006308:	dd0b      	ble.n	8006322 <__gethex+0x45a>
 800630a:	2101      	movs	r1, #1
 800630c:	4620      	mov	r0, r4
 800630e:	f7ff fd73 	bl	8005df8 <rshift>
 8006312:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006316:	3501      	adds	r5, #1
 8006318:	42ab      	cmp	r3, r5
 800631a:	f6ff aed4 	blt.w	80060c6 <__gethex+0x1fe>
 800631e:	2701      	movs	r7, #1
 8006320:	e7c2      	b.n	80062a8 <__gethex+0x3e0>
 8006322:	f016 061f 	ands.w	r6, r6, #31
 8006326:	d0fa      	beq.n	800631e <__gethex+0x456>
 8006328:	4453      	add	r3, sl
 800632a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800632e:	f000 f9f5 	bl	800671c <__hi0bits>
 8006332:	f1c6 0620 	rsb	r6, r6, #32
 8006336:	42b0      	cmp	r0, r6
 8006338:	dbe7      	blt.n	800630a <__gethex+0x442>
 800633a:	e7f0      	b.n	800631e <__gethex+0x456>
 800633c:	08007f01 	.word	0x08007f01

08006340 <L_shift>:
 8006340:	f1c2 0208 	rsb	r2, r2, #8
 8006344:	0092      	lsls	r2, r2, #2
 8006346:	b570      	push	{r4, r5, r6, lr}
 8006348:	f1c2 0620 	rsb	r6, r2, #32
 800634c:	6843      	ldr	r3, [r0, #4]
 800634e:	6804      	ldr	r4, [r0, #0]
 8006350:	fa03 f506 	lsl.w	r5, r3, r6
 8006354:	432c      	orrs	r4, r5
 8006356:	40d3      	lsrs	r3, r2
 8006358:	6004      	str	r4, [r0, #0]
 800635a:	f840 3f04 	str.w	r3, [r0, #4]!
 800635e:	4288      	cmp	r0, r1
 8006360:	d3f4      	bcc.n	800634c <L_shift+0xc>
 8006362:	bd70      	pop	{r4, r5, r6, pc}

08006364 <__match>:
 8006364:	b530      	push	{r4, r5, lr}
 8006366:	6803      	ldr	r3, [r0, #0]
 8006368:	3301      	adds	r3, #1
 800636a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800636e:	b914      	cbnz	r4, 8006376 <__match+0x12>
 8006370:	6003      	str	r3, [r0, #0]
 8006372:	2001      	movs	r0, #1
 8006374:	bd30      	pop	{r4, r5, pc}
 8006376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800637a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800637e:	2d19      	cmp	r5, #25
 8006380:	bf98      	it	ls
 8006382:	3220      	addls	r2, #32
 8006384:	42a2      	cmp	r2, r4
 8006386:	d0f0      	beq.n	800636a <__match+0x6>
 8006388:	2000      	movs	r0, #0
 800638a:	e7f3      	b.n	8006374 <__match+0x10>

0800638c <__hexnan>:
 800638c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006390:	2500      	movs	r5, #0
 8006392:	680b      	ldr	r3, [r1, #0]
 8006394:	4682      	mov	sl, r0
 8006396:	115e      	asrs	r6, r3, #5
 8006398:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800639c:	f013 031f 	ands.w	r3, r3, #31
 80063a0:	bf18      	it	ne
 80063a2:	3604      	addne	r6, #4
 80063a4:	1f37      	subs	r7, r6, #4
 80063a6:	46b9      	mov	r9, r7
 80063a8:	463c      	mov	r4, r7
 80063aa:	46ab      	mov	fp, r5
 80063ac:	b087      	sub	sp, #28
 80063ae:	4690      	mov	r8, r2
 80063b0:	6802      	ldr	r2, [r0, #0]
 80063b2:	9301      	str	r3, [sp, #4]
 80063b4:	f846 5c04 	str.w	r5, [r6, #-4]
 80063b8:	9502      	str	r5, [sp, #8]
 80063ba:	7851      	ldrb	r1, [r2, #1]
 80063bc:	1c53      	adds	r3, r2, #1
 80063be:	9303      	str	r3, [sp, #12]
 80063c0:	b341      	cbz	r1, 8006414 <__hexnan+0x88>
 80063c2:	4608      	mov	r0, r1
 80063c4:	9205      	str	r2, [sp, #20]
 80063c6:	9104      	str	r1, [sp, #16]
 80063c8:	f7ff fd69 	bl	8005e9e <__hexdig_fun>
 80063cc:	2800      	cmp	r0, #0
 80063ce:	d14f      	bne.n	8006470 <__hexnan+0xe4>
 80063d0:	9904      	ldr	r1, [sp, #16]
 80063d2:	9a05      	ldr	r2, [sp, #20]
 80063d4:	2920      	cmp	r1, #32
 80063d6:	d818      	bhi.n	800640a <__hexnan+0x7e>
 80063d8:	9b02      	ldr	r3, [sp, #8]
 80063da:	459b      	cmp	fp, r3
 80063dc:	dd13      	ble.n	8006406 <__hexnan+0x7a>
 80063de:	454c      	cmp	r4, r9
 80063e0:	d206      	bcs.n	80063f0 <__hexnan+0x64>
 80063e2:	2d07      	cmp	r5, #7
 80063e4:	dc04      	bgt.n	80063f0 <__hexnan+0x64>
 80063e6:	462a      	mov	r2, r5
 80063e8:	4649      	mov	r1, r9
 80063ea:	4620      	mov	r0, r4
 80063ec:	f7ff ffa8 	bl	8006340 <L_shift>
 80063f0:	4544      	cmp	r4, r8
 80063f2:	d950      	bls.n	8006496 <__hexnan+0x10a>
 80063f4:	2300      	movs	r3, #0
 80063f6:	f1a4 0904 	sub.w	r9, r4, #4
 80063fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80063fe:	461d      	mov	r5, r3
 8006400:	464c      	mov	r4, r9
 8006402:	f8cd b008 	str.w	fp, [sp, #8]
 8006406:	9a03      	ldr	r2, [sp, #12]
 8006408:	e7d7      	b.n	80063ba <__hexnan+0x2e>
 800640a:	2929      	cmp	r1, #41	; 0x29
 800640c:	d156      	bne.n	80064bc <__hexnan+0x130>
 800640e:	3202      	adds	r2, #2
 8006410:	f8ca 2000 	str.w	r2, [sl]
 8006414:	f1bb 0f00 	cmp.w	fp, #0
 8006418:	d050      	beq.n	80064bc <__hexnan+0x130>
 800641a:	454c      	cmp	r4, r9
 800641c:	d206      	bcs.n	800642c <__hexnan+0xa0>
 800641e:	2d07      	cmp	r5, #7
 8006420:	dc04      	bgt.n	800642c <__hexnan+0xa0>
 8006422:	462a      	mov	r2, r5
 8006424:	4649      	mov	r1, r9
 8006426:	4620      	mov	r0, r4
 8006428:	f7ff ff8a 	bl	8006340 <L_shift>
 800642c:	4544      	cmp	r4, r8
 800642e:	d934      	bls.n	800649a <__hexnan+0x10e>
 8006430:	4623      	mov	r3, r4
 8006432:	f1a8 0204 	sub.w	r2, r8, #4
 8006436:	f853 1b04 	ldr.w	r1, [r3], #4
 800643a:	429f      	cmp	r7, r3
 800643c:	f842 1f04 	str.w	r1, [r2, #4]!
 8006440:	d2f9      	bcs.n	8006436 <__hexnan+0xaa>
 8006442:	1b3b      	subs	r3, r7, r4
 8006444:	f023 0303 	bic.w	r3, r3, #3
 8006448:	3304      	adds	r3, #4
 800644a:	3401      	adds	r4, #1
 800644c:	3e03      	subs	r6, #3
 800644e:	42b4      	cmp	r4, r6
 8006450:	bf88      	it	hi
 8006452:	2304      	movhi	r3, #4
 8006454:	2200      	movs	r2, #0
 8006456:	4443      	add	r3, r8
 8006458:	f843 2b04 	str.w	r2, [r3], #4
 800645c:	429f      	cmp	r7, r3
 800645e:	d2fb      	bcs.n	8006458 <__hexnan+0xcc>
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	b91b      	cbnz	r3, 800646c <__hexnan+0xe0>
 8006464:	4547      	cmp	r7, r8
 8006466:	d127      	bne.n	80064b8 <__hexnan+0x12c>
 8006468:	2301      	movs	r3, #1
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	2005      	movs	r0, #5
 800646e:	e026      	b.n	80064be <__hexnan+0x132>
 8006470:	3501      	adds	r5, #1
 8006472:	2d08      	cmp	r5, #8
 8006474:	f10b 0b01 	add.w	fp, fp, #1
 8006478:	dd06      	ble.n	8006488 <__hexnan+0xfc>
 800647a:	4544      	cmp	r4, r8
 800647c:	d9c3      	bls.n	8006406 <__hexnan+0x7a>
 800647e:	2300      	movs	r3, #0
 8006480:	2501      	movs	r5, #1
 8006482:	f844 3c04 	str.w	r3, [r4, #-4]
 8006486:	3c04      	subs	r4, #4
 8006488:	6822      	ldr	r2, [r4, #0]
 800648a:	f000 000f 	and.w	r0, r0, #15
 800648e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006492:	6022      	str	r2, [r4, #0]
 8006494:	e7b7      	b.n	8006406 <__hexnan+0x7a>
 8006496:	2508      	movs	r5, #8
 8006498:	e7b5      	b.n	8006406 <__hexnan+0x7a>
 800649a:	9b01      	ldr	r3, [sp, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d0df      	beq.n	8006460 <__hexnan+0xd4>
 80064a0:	f04f 32ff 	mov.w	r2, #4294967295
 80064a4:	f1c3 0320 	rsb	r3, r3, #32
 80064a8:	fa22 f303 	lsr.w	r3, r2, r3
 80064ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80064b0:	401a      	ands	r2, r3
 80064b2:	f846 2c04 	str.w	r2, [r6, #-4]
 80064b6:	e7d3      	b.n	8006460 <__hexnan+0xd4>
 80064b8:	3f04      	subs	r7, #4
 80064ba:	e7d1      	b.n	8006460 <__hexnan+0xd4>
 80064bc:	2004      	movs	r0, #4
 80064be:	b007      	add	sp, #28
 80064c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080064c4 <_localeconv_r>:
 80064c4:	4800      	ldr	r0, [pc, #0]	; (80064c8 <_localeconv_r+0x4>)
 80064c6:	4770      	bx	lr
 80064c8:	200001f8 	.word	0x200001f8

080064cc <malloc>:
 80064cc:	4b02      	ldr	r3, [pc, #8]	; (80064d8 <malloc+0xc>)
 80064ce:	4601      	mov	r1, r0
 80064d0:	6818      	ldr	r0, [r3, #0]
 80064d2:	f000 bd65 	b.w	8006fa0 <_malloc_r>
 80064d6:	bf00      	nop
 80064d8:	200000a0 	.word	0x200000a0

080064dc <__ascii_mbtowc>:
 80064dc:	b082      	sub	sp, #8
 80064de:	b901      	cbnz	r1, 80064e2 <__ascii_mbtowc+0x6>
 80064e0:	a901      	add	r1, sp, #4
 80064e2:	b142      	cbz	r2, 80064f6 <__ascii_mbtowc+0x1a>
 80064e4:	b14b      	cbz	r3, 80064fa <__ascii_mbtowc+0x1e>
 80064e6:	7813      	ldrb	r3, [r2, #0]
 80064e8:	600b      	str	r3, [r1, #0]
 80064ea:	7812      	ldrb	r2, [r2, #0]
 80064ec:	1e10      	subs	r0, r2, #0
 80064ee:	bf18      	it	ne
 80064f0:	2001      	movne	r0, #1
 80064f2:	b002      	add	sp, #8
 80064f4:	4770      	bx	lr
 80064f6:	4610      	mov	r0, r2
 80064f8:	e7fb      	b.n	80064f2 <__ascii_mbtowc+0x16>
 80064fa:	f06f 0001 	mvn.w	r0, #1
 80064fe:	e7f8      	b.n	80064f2 <__ascii_mbtowc+0x16>

08006500 <memchr>:
 8006500:	4603      	mov	r3, r0
 8006502:	b510      	push	{r4, lr}
 8006504:	b2c9      	uxtb	r1, r1
 8006506:	4402      	add	r2, r0
 8006508:	4293      	cmp	r3, r2
 800650a:	4618      	mov	r0, r3
 800650c:	d101      	bne.n	8006512 <memchr+0x12>
 800650e:	2000      	movs	r0, #0
 8006510:	e003      	b.n	800651a <memchr+0x1a>
 8006512:	7804      	ldrb	r4, [r0, #0]
 8006514:	3301      	adds	r3, #1
 8006516:	428c      	cmp	r4, r1
 8006518:	d1f6      	bne.n	8006508 <memchr+0x8>
 800651a:	bd10      	pop	{r4, pc}

0800651c <memcpy>:
 800651c:	440a      	add	r2, r1
 800651e:	4291      	cmp	r1, r2
 8006520:	f100 33ff 	add.w	r3, r0, #4294967295
 8006524:	d100      	bne.n	8006528 <memcpy+0xc>
 8006526:	4770      	bx	lr
 8006528:	b510      	push	{r4, lr}
 800652a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800652e:	4291      	cmp	r1, r2
 8006530:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006534:	d1f9      	bne.n	800652a <memcpy+0xe>
 8006536:	bd10      	pop	{r4, pc}

08006538 <_Balloc>:
 8006538:	b570      	push	{r4, r5, r6, lr}
 800653a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800653c:	4604      	mov	r4, r0
 800653e:	460d      	mov	r5, r1
 8006540:	b976      	cbnz	r6, 8006560 <_Balloc+0x28>
 8006542:	2010      	movs	r0, #16
 8006544:	f7ff ffc2 	bl	80064cc <malloc>
 8006548:	4602      	mov	r2, r0
 800654a:	6260      	str	r0, [r4, #36]	; 0x24
 800654c:	b920      	cbnz	r0, 8006558 <_Balloc+0x20>
 800654e:	2166      	movs	r1, #102	; 0x66
 8006550:	4b17      	ldr	r3, [pc, #92]	; (80065b0 <_Balloc+0x78>)
 8006552:	4818      	ldr	r0, [pc, #96]	; (80065b4 <_Balloc+0x7c>)
 8006554:	f7fe fda6 	bl	80050a4 <__assert_func>
 8006558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800655c:	6006      	str	r6, [r0, #0]
 800655e:	60c6      	str	r6, [r0, #12]
 8006560:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006562:	68f3      	ldr	r3, [r6, #12]
 8006564:	b183      	cbz	r3, 8006588 <_Balloc+0x50>
 8006566:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800656e:	b9b8      	cbnz	r0, 80065a0 <_Balloc+0x68>
 8006570:	2101      	movs	r1, #1
 8006572:	fa01 f605 	lsl.w	r6, r1, r5
 8006576:	1d72      	adds	r2, r6, #5
 8006578:	4620      	mov	r0, r4
 800657a:	0092      	lsls	r2, r2, #2
 800657c:	f000 fc94 	bl	8006ea8 <_calloc_r>
 8006580:	b160      	cbz	r0, 800659c <_Balloc+0x64>
 8006582:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006586:	e00e      	b.n	80065a6 <_Balloc+0x6e>
 8006588:	2221      	movs	r2, #33	; 0x21
 800658a:	2104      	movs	r1, #4
 800658c:	4620      	mov	r0, r4
 800658e:	f000 fc8b 	bl	8006ea8 <_calloc_r>
 8006592:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006594:	60f0      	str	r0, [r6, #12]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1e4      	bne.n	8006566 <_Balloc+0x2e>
 800659c:	2000      	movs	r0, #0
 800659e:	bd70      	pop	{r4, r5, r6, pc}
 80065a0:	6802      	ldr	r2, [r0, #0]
 80065a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80065a6:	2300      	movs	r3, #0
 80065a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065ac:	e7f7      	b.n	800659e <_Balloc+0x66>
 80065ae:	bf00      	nop
 80065b0:	08007ce8 	.word	0x08007ce8
 80065b4:	08007f8c 	.word	0x08007f8c

080065b8 <_Bfree>:
 80065b8:	b570      	push	{r4, r5, r6, lr}
 80065ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065bc:	4605      	mov	r5, r0
 80065be:	460c      	mov	r4, r1
 80065c0:	b976      	cbnz	r6, 80065e0 <_Bfree+0x28>
 80065c2:	2010      	movs	r0, #16
 80065c4:	f7ff ff82 	bl	80064cc <malloc>
 80065c8:	4602      	mov	r2, r0
 80065ca:	6268      	str	r0, [r5, #36]	; 0x24
 80065cc:	b920      	cbnz	r0, 80065d8 <_Bfree+0x20>
 80065ce:	218a      	movs	r1, #138	; 0x8a
 80065d0:	4b08      	ldr	r3, [pc, #32]	; (80065f4 <_Bfree+0x3c>)
 80065d2:	4809      	ldr	r0, [pc, #36]	; (80065f8 <_Bfree+0x40>)
 80065d4:	f7fe fd66 	bl	80050a4 <__assert_func>
 80065d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065dc:	6006      	str	r6, [r0, #0]
 80065de:	60c6      	str	r6, [r0, #12]
 80065e0:	b13c      	cbz	r4, 80065f2 <_Bfree+0x3a>
 80065e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80065e4:	6862      	ldr	r2, [r4, #4]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065ec:	6021      	str	r1, [r4, #0]
 80065ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065f2:	bd70      	pop	{r4, r5, r6, pc}
 80065f4:	08007ce8 	.word	0x08007ce8
 80065f8:	08007f8c 	.word	0x08007f8c

080065fc <__multadd>:
 80065fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006600:	4607      	mov	r7, r0
 8006602:	460c      	mov	r4, r1
 8006604:	461e      	mov	r6, r3
 8006606:	2000      	movs	r0, #0
 8006608:	690d      	ldr	r5, [r1, #16]
 800660a:	f101 0c14 	add.w	ip, r1, #20
 800660e:	f8dc 3000 	ldr.w	r3, [ip]
 8006612:	3001      	adds	r0, #1
 8006614:	b299      	uxth	r1, r3
 8006616:	fb02 6101 	mla	r1, r2, r1, r6
 800661a:	0c1e      	lsrs	r6, r3, #16
 800661c:	0c0b      	lsrs	r3, r1, #16
 800661e:	fb02 3306 	mla	r3, r2, r6, r3
 8006622:	b289      	uxth	r1, r1
 8006624:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006628:	4285      	cmp	r5, r0
 800662a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800662e:	f84c 1b04 	str.w	r1, [ip], #4
 8006632:	dcec      	bgt.n	800660e <__multadd+0x12>
 8006634:	b30e      	cbz	r6, 800667a <__multadd+0x7e>
 8006636:	68a3      	ldr	r3, [r4, #8]
 8006638:	42ab      	cmp	r3, r5
 800663a:	dc19      	bgt.n	8006670 <__multadd+0x74>
 800663c:	6861      	ldr	r1, [r4, #4]
 800663e:	4638      	mov	r0, r7
 8006640:	3101      	adds	r1, #1
 8006642:	f7ff ff79 	bl	8006538 <_Balloc>
 8006646:	4680      	mov	r8, r0
 8006648:	b928      	cbnz	r0, 8006656 <__multadd+0x5a>
 800664a:	4602      	mov	r2, r0
 800664c:	21b5      	movs	r1, #181	; 0xb5
 800664e:	4b0c      	ldr	r3, [pc, #48]	; (8006680 <__multadd+0x84>)
 8006650:	480c      	ldr	r0, [pc, #48]	; (8006684 <__multadd+0x88>)
 8006652:	f7fe fd27 	bl	80050a4 <__assert_func>
 8006656:	6922      	ldr	r2, [r4, #16]
 8006658:	f104 010c 	add.w	r1, r4, #12
 800665c:	3202      	adds	r2, #2
 800665e:	0092      	lsls	r2, r2, #2
 8006660:	300c      	adds	r0, #12
 8006662:	f7ff ff5b 	bl	800651c <memcpy>
 8006666:	4621      	mov	r1, r4
 8006668:	4638      	mov	r0, r7
 800666a:	f7ff ffa5 	bl	80065b8 <_Bfree>
 800666e:	4644      	mov	r4, r8
 8006670:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006674:	3501      	adds	r5, #1
 8006676:	615e      	str	r6, [r3, #20]
 8006678:	6125      	str	r5, [r4, #16]
 800667a:	4620      	mov	r0, r4
 800667c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006680:	08007f01 	.word	0x08007f01
 8006684:	08007f8c 	.word	0x08007f8c

08006688 <__s2b>:
 8006688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800668c:	4615      	mov	r5, r2
 800668e:	2209      	movs	r2, #9
 8006690:	461f      	mov	r7, r3
 8006692:	3308      	adds	r3, #8
 8006694:	460c      	mov	r4, r1
 8006696:	fb93 f3f2 	sdiv	r3, r3, r2
 800669a:	4606      	mov	r6, r0
 800669c:	2201      	movs	r2, #1
 800669e:	2100      	movs	r1, #0
 80066a0:	429a      	cmp	r2, r3
 80066a2:	db09      	blt.n	80066b8 <__s2b+0x30>
 80066a4:	4630      	mov	r0, r6
 80066a6:	f7ff ff47 	bl	8006538 <_Balloc>
 80066aa:	b940      	cbnz	r0, 80066be <__s2b+0x36>
 80066ac:	4602      	mov	r2, r0
 80066ae:	21ce      	movs	r1, #206	; 0xce
 80066b0:	4b18      	ldr	r3, [pc, #96]	; (8006714 <__s2b+0x8c>)
 80066b2:	4819      	ldr	r0, [pc, #100]	; (8006718 <__s2b+0x90>)
 80066b4:	f7fe fcf6 	bl	80050a4 <__assert_func>
 80066b8:	0052      	lsls	r2, r2, #1
 80066ba:	3101      	adds	r1, #1
 80066bc:	e7f0      	b.n	80066a0 <__s2b+0x18>
 80066be:	9b08      	ldr	r3, [sp, #32]
 80066c0:	2d09      	cmp	r5, #9
 80066c2:	6143      	str	r3, [r0, #20]
 80066c4:	f04f 0301 	mov.w	r3, #1
 80066c8:	6103      	str	r3, [r0, #16]
 80066ca:	dd16      	ble.n	80066fa <__s2b+0x72>
 80066cc:	f104 0909 	add.w	r9, r4, #9
 80066d0:	46c8      	mov	r8, r9
 80066d2:	442c      	add	r4, r5
 80066d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80066d8:	4601      	mov	r1, r0
 80066da:	220a      	movs	r2, #10
 80066dc:	4630      	mov	r0, r6
 80066de:	3b30      	subs	r3, #48	; 0x30
 80066e0:	f7ff ff8c 	bl	80065fc <__multadd>
 80066e4:	45a0      	cmp	r8, r4
 80066e6:	d1f5      	bne.n	80066d4 <__s2b+0x4c>
 80066e8:	f1a5 0408 	sub.w	r4, r5, #8
 80066ec:	444c      	add	r4, r9
 80066ee:	1b2d      	subs	r5, r5, r4
 80066f0:	1963      	adds	r3, r4, r5
 80066f2:	42bb      	cmp	r3, r7
 80066f4:	db04      	blt.n	8006700 <__s2b+0x78>
 80066f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066fa:	2509      	movs	r5, #9
 80066fc:	340a      	adds	r4, #10
 80066fe:	e7f6      	b.n	80066ee <__s2b+0x66>
 8006700:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006704:	4601      	mov	r1, r0
 8006706:	220a      	movs	r2, #10
 8006708:	4630      	mov	r0, r6
 800670a:	3b30      	subs	r3, #48	; 0x30
 800670c:	f7ff ff76 	bl	80065fc <__multadd>
 8006710:	e7ee      	b.n	80066f0 <__s2b+0x68>
 8006712:	bf00      	nop
 8006714:	08007f01 	.word	0x08007f01
 8006718:	08007f8c 	.word	0x08007f8c

0800671c <__hi0bits>:
 800671c:	0c02      	lsrs	r2, r0, #16
 800671e:	0412      	lsls	r2, r2, #16
 8006720:	4603      	mov	r3, r0
 8006722:	b9ca      	cbnz	r2, 8006758 <__hi0bits+0x3c>
 8006724:	0403      	lsls	r3, r0, #16
 8006726:	2010      	movs	r0, #16
 8006728:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800672c:	bf04      	itt	eq
 800672e:	021b      	lsleq	r3, r3, #8
 8006730:	3008      	addeq	r0, #8
 8006732:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006736:	bf04      	itt	eq
 8006738:	011b      	lsleq	r3, r3, #4
 800673a:	3004      	addeq	r0, #4
 800673c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006740:	bf04      	itt	eq
 8006742:	009b      	lsleq	r3, r3, #2
 8006744:	3002      	addeq	r0, #2
 8006746:	2b00      	cmp	r3, #0
 8006748:	db05      	blt.n	8006756 <__hi0bits+0x3a>
 800674a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800674e:	f100 0001 	add.w	r0, r0, #1
 8006752:	bf08      	it	eq
 8006754:	2020      	moveq	r0, #32
 8006756:	4770      	bx	lr
 8006758:	2000      	movs	r0, #0
 800675a:	e7e5      	b.n	8006728 <__hi0bits+0xc>

0800675c <__lo0bits>:
 800675c:	6803      	ldr	r3, [r0, #0]
 800675e:	4602      	mov	r2, r0
 8006760:	f013 0007 	ands.w	r0, r3, #7
 8006764:	d00b      	beq.n	800677e <__lo0bits+0x22>
 8006766:	07d9      	lsls	r1, r3, #31
 8006768:	d421      	bmi.n	80067ae <__lo0bits+0x52>
 800676a:	0798      	lsls	r0, r3, #30
 800676c:	bf49      	itett	mi
 800676e:	085b      	lsrmi	r3, r3, #1
 8006770:	089b      	lsrpl	r3, r3, #2
 8006772:	2001      	movmi	r0, #1
 8006774:	6013      	strmi	r3, [r2, #0]
 8006776:	bf5c      	itt	pl
 8006778:	2002      	movpl	r0, #2
 800677a:	6013      	strpl	r3, [r2, #0]
 800677c:	4770      	bx	lr
 800677e:	b299      	uxth	r1, r3
 8006780:	b909      	cbnz	r1, 8006786 <__lo0bits+0x2a>
 8006782:	2010      	movs	r0, #16
 8006784:	0c1b      	lsrs	r3, r3, #16
 8006786:	b2d9      	uxtb	r1, r3
 8006788:	b909      	cbnz	r1, 800678e <__lo0bits+0x32>
 800678a:	3008      	adds	r0, #8
 800678c:	0a1b      	lsrs	r3, r3, #8
 800678e:	0719      	lsls	r1, r3, #28
 8006790:	bf04      	itt	eq
 8006792:	091b      	lsreq	r3, r3, #4
 8006794:	3004      	addeq	r0, #4
 8006796:	0799      	lsls	r1, r3, #30
 8006798:	bf04      	itt	eq
 800679a:	089b      	lsreq	r3, r3, #2
 800679c:	3002      	addeq	r0, #2
 800679e:	07d9      	lsls	r1, r3, #31
 80067a0:	d403      	bmi.n	80067aa <__lo0bits+0x4e>
 80067a2:	085b      	lsrs	r3, r3, #1
 80067a4:	f100 0001 	add.w	r0, r0, #1
 80067a8:	d003      	beq.n	80067b2 <__lo0bits+0x56>
 80067aa:	6013      	str	r3, [r2, #0]
 80067ac:	4770      	bx	lr
 80067ae:	2000      	movs	r0, #0
 80067b0:	4770      	bx	lr
 80067b2:	2020      	movs	r0, #32
 80067b4:	4770      	bx	lr
	...

080067b8 <__i2b>:
 80067b8:	b510      	push	{r4, lr}
 80067ba:	460c      	mov	r4, r1
 80067bc:	2101      	movs	r1, #1
 80067be:	f7ff febb 	bl	8006538 <_Balloc>
 80067c2:	4602      	mov	r2, r0
 80067c4:	b928      	cbnz	r0, 80067d2 <__i2b+0x1a>
 80067c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80067ca:	4b04      	ldr	r3, [pc, #16]	; (80067dc <__i2b+0x24>)
 80067cc:	4804      	ldr	r0, [pc, #16]	; (80067e0 <__i2b+0x28>)
 80067ce:	f7fe fc69 	bl	80050a4 <__assert_func>
 80067d2:	2301      	movs	r3, #1
 80067d4:	6144      	str	r4, [r0, #20]
 80067d6:	6103      	str	r3, [r0, #16]
 80067d8:	bd10      	pop	{r4, pc}
 80067da:	bf00      	nop
 80067dc:	08007f01 	.word	0x08007f01
 80067e0:	08007f8c 	.word	0x08007f8c

080067e4 <__multiply>:
 80067e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e8:	4691      	mov	r9, r2
 80067ea:	690a      	ldr	r2, [r1, #16]
 80067ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80067f0:	460c      	mov	r4, r1
 80067f2:	429a      	cmp	r2, r3
 80067f4:	bfbe      	ittt	lt
 80067f6:	460b      	movlt	r3, r1
 80067f8:	464c      	movlt	r4, r9
 80067fa:	4699      	movlt	r9, r3
 80067fc:	6927      	ldr	r7, [r4, #16]
 80067fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006802:	68a3      	ldr	r3, [r4, #8]
 8006804:	6861      	ldr	r1, [r4, #4]
 8006806:	eb07 060a 	add.w	r6, r7, sl
 800680a:	42b3      	cmp	r3, r6
 800680c:	b085      	sub	sp, #20
 800680e:	bfb8      	it	lt
 8006810:	3101      	addlt	r1, #1
 8006812:	f7ff fe91 	bl	8006538 <_Balloc>
 8006816:	b930      	cbnz	r0, 8006826 <__multiply+0x42>
 8006818:	4602      	mov	r2, r0
 800681a:	f240 115d 	movw	r1, #349	; 0x15d
 800681e:	4b43      	ldr	r3, [pc, #268]	; (800692c <__multiply+0x148>)
 8006820:	4843      	ldr	r0, [pc, #268]	; (8006930 <__multiply+0x14c>)
 8006822:	f7fe fc3f 	bl	80050a4 <__assert_func>
 8006826:	f100 0514 	add.w	r5, r0, #20
 800682a:	462b      	mov	r3, r5
 800682c:	2200      	movs	r2, #0
 800682e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006832:	4543      	cmp	r3, r8
 8006834:	d321      	bcc.n	800687a <__multiply+0x96>
 8006836:	f104 0314 	add.w	r3, r4, #20
 800683a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800683e:	f109 0314 	add.w	r3, r9, #20
 8006842:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006846:	9202      	str	r2, [sp, #8]
 8006848:	1b3a      	subs	r2, r7, r4
 800684a:	3a15      	subs	r2, #21
 800684c:	f022 0203 	bic.w	r2, r2, #3
 8006850:	3204      	adds	r2, #4
 8006852:	f104 0115 	add.w	r1, r4, #21
 8006856:	428f      	cmp	r7, r1
 8006858:	bf38      	it	cc
 800685a:	2204      	movcc	r2, #4
 800685c:	9201      	str	r2, [sp, #4]
 800685e:	9a02      	ldr	r2, [sp, #8]
 8006860:	9303      	str	r3, [sp, #12]
 8006862:	429a      	cmp	r2, r3
 8006864:	d80c      	bhi.n	8006880 <__multiply+0x9c>
 8006866:	2e00      	cmp	r6, #0
 8006868:	dd03      	ble.n	8006872 <__multiply+0x8e>
 800686a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800686e:	2b00      	cmp	r3, #0
 8006870:	d059      	beq.n	8006926 <__multiply+0x142>
 8006872:	6106      	str	r6, [r0, #16]
 8006874:	b005      	add	sp, #20
 8006876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800687a:	f843 2b04 	str.w	r2, [r3], #4
 800687e:	e7d8      	b.n	8006832 <__multiply+0x4e>
 8006880:	f8b3 a000 	ldrh.w	sl, [r3]
 8006884:	f1ba 0f00 	cmp.w	sl, #0
 8006888:	d023      	beq.n	80068d2 <__multiply+0xee>
 800688a:	46a9      	mov	r9, r5
 800688c:	f04f 0c00 	mov.w	ip, #0
 8006890:	f104 0e14 	add.w	lr, r4, #20
 8006894:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006898:	f8d9 1000 	ldr.w	r1, [r9]
 800689c:	fa1f fb82 	uxth.w	fp, r2
 80068a0:	b289      	uxth	r1, r1
 80068a2:	fb0a 110b 	mla	r1, sl, fp, r1
 80068a6:	4461      	add	r1, ip
 80068a8:	f8d9 c000 	ldr.w	ip, [r9]
 80068ac:	0c12      	lsrs	r2, r2, #16
 80068ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80068b2:	fb0a c202 	mla	r2, sl, r2, ip
 80068b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80068ba:	b289      	uxth	r1, r1
 80068bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068c0:	4577      	cmp	r7, lr
 80068c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068c6:	f849 1b04 	str.w	r1, [r9], #4
 80068ca:	d8e3      	bhi.n	8006894 <__multiply+0xb0>
 80068cc:	9a01      	ldr	r2, [sp, #4]
 80068ce:	f845 c002 	str.w	ip, [r5, r2]
 80068d2:	9a03      	ldr	r2, [sp, #12]
 80068d4:	3304      	adds	r3, #4
 80068d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80068da:	f1b9 0f00 	cmp.w	r9, #0
 80068de:	d020      	beq.n	8006922 <__multiply+0x13e>
 80068e0:	46ae      	mov	lr, r5
 80068e2:	f04f 0a00 	mov.w	sl, #0
 80068e6:	6829      	ldr	r1, [r5, #0]
 80068e8:	f104 0c14 	add.w	ip, r4, #20
 80068ec:	f8bc b000 	ldrh.w	fp, [ip]
 80068f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80068f4:	b289      	uxth	r1, r1
 80068f6:	fb09 220b 	mla	r2, r9, fp, r2
 80068fa:	4492      	add	sl, r2
 80068fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006900:	f84e 1b04 	str.w	r1, [lr], #4
 8006904:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006908:	f8be 1000 	ldrh.w	r1, [lr]
 800690c:	0c12      	lsrs	r2, r2, #16
 800690e:	fb09 1102 	mla	r1, r9, r2, r1
 8006912:	4567      	cmp	r7, ip
 8006914:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006918:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800691c:	d8e6      	bhi.n	80068ec <__multiply+0x108>
 800691e:	9a01      	ldr	r2, [sp, #4]
 8006920:	50a9      	str	r1, [r5, r2]
 8006922:	3504      	adds	r5, #4
 8006924:	e79b      	b.n	800685e <__multiply+0x7a>
 8006926:	3e01      	subs	r6, #1
 8006928:	e79d      	b.n	8006866 <__multiply+0x82>
 800692a:	bf00      	nop
 800692c:	08007f01 	.word	0x08007f01
 8006930:	08007f8c 	.word	0x08007f8c

08006934 <__pow5mult>:
 8006934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006938:	4615      	mov	r5, r2
 800693a:	f012 0203 	ands.w	r2, r2, #3
 800693e:	4606      	mov	r6, r0
 8006940:	460f      	mov	r7, r1
 8006942:	d007      	beq.n	8006954 <__pow5mult+0x20>
 8006944:	4c25      	ldr	r4, [pc, #148]	; (80069dc <__pow5mult+0xa8>)
 8006946:	3a01      	subs	r2, #1
 8006948:	2300      	movs	r3, #0
 800694a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800694e:	f7ff fe55 	bl	80065fc <__multadd>
 8006952:	4607      	mov	r7, r0
 8006954:	10ad      	asrs	r5, r5, #2
 8006956:	d03d      	beq.n	80069d4 <__pow5mult+0xa0>
 8006958:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800695a:	b97c      	cbnz	r4, 800697c <__pow5mult+0x48>
 800695c:	2010      	movs	r0, #16
 800695e:	f7ff fdb5 	bl	80064cc <malloc>
 8006962:	4602      	mov	r2, r0
 8006964:	6270      	str	r0, [r6, #36]	; 0x24
 8006966:	b928      	cbnz	r0, 8006974 <__pow5mult+0x40>
 8006968:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800696c:	4b1c      	ldr	r3, [pc, #112]	; (80069e0 <__pow5mult+0xac>)
 800696e:	481d      	ldr	r0, [pc, #116]	; (80069e4 <__pow5mult+0xb0>)
 8006970:	f7fe fb98 	bl	80050a4 <__assert_func>
 8006974:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006978:	6004      	str	r4, [r0, #0]
 800697a:	60c4      	str	r4, [r0, #12]
 800697c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006980:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006984:	b94c      	cbnz	r4, 800699a <__pow5mult+0x66>
 8006986:	f240 2171 	movw	r1, #625	; 0x271
 800698a:	4630      	mov	r0, r6
 800698c:	f7ff ff14 	bl	80067b8 <__i2b>
 8006990:	2300      	movs	r3, #0
 8006992:	4604      	mov	r4, r0
 8006994:	f8c8 0008 	str.w	r0, [r8, #8]
 8006998:	6003      	str	r3, [r0, #0]
 800699a:	f04f 0900 	mov.w	r9, #0
 800699e:	07eb      	lsls	r3, r5, #31
 80069a0:	d50a      	bpl.n	80069b8 <__pow5mult+0x84>
 80069a2:	4639      	mov	r1, r7
 80069a4:	4622      	mov	r2, r4
 80069a6:	4630      	mov	r0, r6
 80069a8:	f7ff ff1c 	bl	80067e4 <__multiply>
 80069ac:	4680      	mov	r8, r0
 80069ae:	4639      	mov	r1, r7
 80069b0:	4630      	mov	r0, r6
 80069b2:	f7ff fe01 	bl	80065b8 <_Bfree>
 80069b6:	4647      	mov	r7, r8
 80069b8:	106d      	asrs	r5, r5, #1
 80069ba:	d00b      	beq.n	80069d4 <__pow5mult+0xa0>
 80069bc:	6820      	ldr	r0, [r4, #0]
 80069be:	b938      	cbnz	r0, 80069d0 <__pow5mult+0x9c>
 80069c0:	4622      	mov	r2, r4
 80069c2:	4621      	mov	r1, r4
 80069c4:	4630      	mov	r0, r6
 80069c6:	f7ff ff0d 	bl	80067e4 <__multiply>
 80069ca:	6020      	str	r0, [r4, #0]
 80069cc:	f8c0 9000 	str.w	r9, [r0]
 80069d0:	4604      	mov	r4, r0
 80069d2:	e7e4      	b.n	800699e <__pow5mult+0x6a>
 80069d4:	4638      	mov	r0, r7
 80069d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069da:	bf00      	nop
 80069dc:	080080d8 	.word	0x080080d8
 80069e0:	08007ce8 	.word	0x08007ce8
 80069e4:	08007f8c 	.word	0x08007f8c

080069e8 <__lshift>:
 80069e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069ec:	460c      	mov	r4, r1
 80069ee:	4607      	mov	r7, r0
 80069f0:	4691      	mov	r9, r2
 80069f2:	6923      	ldr	r3, [r4, #16]
 80069f4:	6849      	ldr	r1, [r1, #4]
 80069f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069fa:	68a3      	ldr	r3, [r4, #8]
 80069fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a00:	f108 0601 	add.w	r6, r8, #1
 8006a04:	42b3      	cmp	r3, r6
 8006a06:	db0b      	blt.n	8006a20 <__lshift+0x38>
 8006a08:	4638      	mov	r0, r7
 8006a0a:	f7ff fd95 	bl	8006538 <_Balloc>
 8006a0e:	4605      	mov	r5, r0
 8006a10:	b948      	cbnz	r0, 8006a26 <__lshift+0x3e>
 8006a12:	4602      	mov	r2, r0
 8006a14:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a18:	4b29      	ldr	r3, [pc, #164]	; (8006ac0 <__lshift+0xd8>)
 8006a1a:	482a      	ldr	r0, [pc, #168]	; (8006ac4 <__lshift+0xdc>)
 8006a1c:	f7fe fb42 	bl	80050a4 <__assert_func>
 8006a20:	3101      	adds	r1, #1
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	e7ee      	b.n	8006a04 <__lshift+0x1c>
 8006a26:	2300      	movs	r3, #0
 8006a28:	f100 0114 	add.w	r1, r0, #20
 8006a2c:	f100 0210 	add.w	r2, r0, #16
 8006a30:	4618      	mov	r0, r3
 8006a32:	4553      	cmp	r3, sl
 8006a34:	db37      	blt.n	8006aa6 <__lshift+0xbe>
 8006a36:	6920      	ldr	r0, [r4, #16]
 8006a38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a3c:	f104 0314 	add.w	r3, r4, #20
 8006a40:	f019 091f 	ands.w	r9, r9, #31
 8006a44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a48:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a4c:	d02f      	beq.n	8006aae <__lshift+0xc6>
 8006a4e:	468a      	mov	sl, r1
 8006a50:	f04f 0c00 	mov.w	ip, #0
 8006a54:	f1c9 0e20 	rsb	lr, r9, #32
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	fa02 f209 	lsl.w	r2, r2, r9
 8006a5e:	ea42 020c 	orr.w	r2, r2, ip
 8006a62:	f84a 2b04 	str.w	r2, [sl], #4
 8006a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a6a:	4298      	cmp	r0, r3
 8006a6c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006a70:	d8f2      	bhi.n	8006a58 <__lshift+0x70>
 8006a72:	1b03      	subs	r3, r0, r4
 8006a74:	3b15      	subs	r3, #21
 8006a76:	f023 0303 	bic.w	r3, r3, #3
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	f104 0215 	add.w	r2, r4, #21
 8006a80:	4290      	cmp	r0, r2
 8006a82:	bf38      	it	cc
 8006a84:	2304      	movcc	r3, #4
 8006a86:	f841 c003 	str.w	ip, [r1, r3]
 8006a8a:	f1bc 0f00 	cmp.w	ip, #0
 8006a8e:	d001      	beq.n	8006a94 <__lshift+0xac>
 8006a90:	f108 0602 	add.w	r6, r8, #2
 8006a94:	3e01      	subs	r6, #1
 8006a96:	4638      	mov	r0, r7
 8006a98:	4621      	mov	r1, r4
 8006a9a:	612e      	str	r6, [r5, #16]
 8006a9c:	f7ff fd8c 	bl	80065b8 <_Bfree>
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006aaa:	3301      	adds	r3, #1
 8006aac:	e7c1      	b.n	8006a32 <__lshift+0x4a>
 8006aae:	3904      	subs	r1, #4
 8006ab0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab4:	4298      	cmp	r0, r3
 8006ab6:	f841 2f04 	str.w	r2, [r1, #4]!
 8006aba:	d8f9      	bhi.n	8006ab0 <__lshift+0xc8>
 8006abc:	e7ea      	b.n	8006a94 <__lshift+0xac>
 8006abe:	bf00      	nop
 8006ac0:	08007f01 	.word	0x08007f01
 8006ac4:	08007f8c 	.word	0x08007f8c

08006ac8 <__mcmp>:
 8006ac8:	4603      	mov	r3, r0
 8006aca:	690a      	ldr	r2, [r1, #16]
 8006acc:	6900      	ldr	r0, [r0, #16]
 8006ace:	b530      	push	{r4, r5, lr}
 8006ad0:	1a80      	subs	r0, r0, r2
 8006ad2:	d10d      	bne.n	8006af0 <__mcmp+0x28>
 8006ad4:	3314      	adds	r3, #20
 8006ad6:	3114      	adds	r1, #20
 8006ad8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006adc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ae0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006ae4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ae8:	4295      	cmp	r5, r2
 8006aea:	d002      	beq.n	8006af2 <__mcmp+0x2a>
 8006aec:	d304      	bcc.n	8006af8 <__mcmp+0x30>
 8006aee:	2001      	movs	r0, #1
 8006af0:	bd30      	pop	{r4, r5, pc}
 8006af2:	42a3      	cmp	r3, r4
 8006af4:	d3f4      	bcc.n	8006ae0 <__mcmp+0x18>
 8006af6:	e7fb      	b.n	8006af0 <__mcmp+0x28>
 8006af8:	f04f 30ff 	mov.w	r0, #4294967295
 8006afc:	e7f8      	b.n	8006af0 <__mcmp+0x28>
	...

08006b00 <__mdiff>:
 8006b00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b04:	460d      	mov	r5, r1
 8006b06:	4607      	mov	r7, r0
 8006b08:	4611      	mov	r1, r2
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	4614      	mov	r4, r2
 8006b0e:	f7ff ffdb 	bl	8006ac8 <__mcmp>
 8006b12:	1e06      	subs	r6, r0, #0
 8006b14:	d111      	bne.n	8006b3a <__mdiff+0x3a>
 8006b16:	4631      	mov	r1, r6
 8006b18:	4638      	mov	r0, r7
 8006b1a:	f7ff fd0d 	bl	8006538 <_Balloc>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	b928      	cbnz	r0, 8006b2e <__mdiff+0x2e>
 8006b22:	f240 2132 	movw	r1, #562	; 0x232
 8006b26:	4b3a      	ldr	r3, [pc, #232]	; (8006c10 <__mdiff+0x110>)
 8006b28:	483a      	ldr	r0, [pc, #232]	; (8006c14 <__mdiff+0x114>)
 8006b2a:	f7fe fabb 	bl	80050a4 <__assert_func>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006b34:	4610      	mov	r0, r2
 8006b36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3a:	bfa4      	itt	ge
 8006b3c:	4623      	movge	r3, r4
 8006b3e:	462c      	movge	r4, r5
 8006b40:	4638      	mov	r0, r7
 8006b42:	6861      	ldr	r1, [r4, #4]
 8006b44:	bfa6      	itte	ge
 8006b46:	461d      	movge	r5, r3
 8006b48:	2600      	movge	r6, #0
 8006b4a:	2601      	movlt	r6, #1
 8006b4c:	f7ff fcf4 	bl	8006538 <_Balloc>
 8006b50:	4602      	mov	r2, r0
 8006b52:	b918      	cbnz	r0, 8006b5c <__mdiff+0x5c>
 8006b54:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006b58:	4b2d      	ldr	r3, [pc, #180]	; (8006c10 <__mdiff+0x110>)
 8006b5a:	e7e5      	b.n	8006b28 <__mdiff+0x28>
 8006b5c:	f102 0814 	add.w	r8, r2, #20
 8006b60:	46c2      	mov	sl, r8
 8006b62:	f04f 0c00 	mov.w	ip, #0
 8006b66:	6927      	ldr	r7, [r4, #16]
 8006b68:	60c6      	str	r6, [r0, #12]
 8006b6a:	692e      	ldr	r6, [r5, #16]
 8006b6c:	f104 0014 	add.w	r0, r4, #20
 8006b70:	f105 0914 	add.w	r9, r5, #20
 8006b74:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006b78:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006b7c:	3410      	adds	r4, #16
 8006b7e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006b82:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b86:	fa1f f18b 	uxth.w	r1, fp
 8006b8a:	448c      	add	ip, r1
 8006b8c:	b299      	uxth	r1, r3
 8006b8e:	0c1b      	lsrs	r3, r3, #16
 8006b90:	ebac 0101 	sub.w	r1, ip, r1
 8006b94:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b98:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006b9c:	b289      	uxth	r1, r1
 8006b9e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006ba2:	454e      	cmp	r6, r9
 8006ba4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006ba8:	f84a 3b04 	str.w	r3, [sl], #4
 8006bac:	d8e7      	bhi.n	8006b7e <__mdiff+0x7e>
 8006bae:	1b73      	subs	r3, r6, r5
 8006bb0:	3b15      	subs	r3, #21
 8006bb2:	f023 0303 	bic.w	r3, r3, #3
 8006bb6:	3515      	adds	r5, #21
 8006bb8:	3304      	adds	r3, #4
 8006bba:	42ae      	cmp	r6, r5
 8006bbc:	bf38      	it	cc
 8006bbe:	2304      	movcc	r3, #4
 8006bc0:	4418      	add	r0, r3
 8006bc2:	4443      	add	r3, r8
 8006bc4:	461e      	mov	r6, r3
 8006bc6:	4605      	mov	r5, r0
 8006bc8:	4575      	cmp	r5, lr
 8006bca:	d30e      	bcc.n	8006bea <__mdiff+0xea>
 8006bcc:	f10e 0103 	add.w	r1, lr, #3
 8006bd0:	1a09      	subs	r1, r1, r0
 8006bd2:	f021 0103 	bic.w	r1, r1, #3
 8006bd6:	3803      	subs	r0, #3
 8006bd8:	4586      	cmp	lr, r0
 8006bda:	bf38      	it	cc
 8006bdc:	2100      	movcc	r1, #0
 8006bde:	4419      	add	r1, r3
 8006be0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006be4:	b18b      	cbz	r3, 8006c0a <__mdiff+0x10a>
 8006be6:	6117      	str	r7, [r2, #16]
 8006be8:	e7a4      	b.n	8006b34 <__mdiff+0x34>
 8006bea:	f855 8b04 	ldr.w	r8, [r5], #4
 8006bee:	fa1f f188 	uxth.w	r1, r8
 8006bf2:	4461      	add	r1, ip
 8006bf4:	140c      	asrs	r4, r1, #16
 8006bf6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006bfa:	b289      	uxth	r1, r1
 8006bfc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006c00:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006c04:	f846 1b04 	str.w	r1, [r6], #4
 8006c08:	e7de      	b.n	8006bc8 <__mdiff+0xc8>
 8006c0a:	3f01      	subs	r7, #1
 8006c0c:	e7e8      	b.n	8006be0 <__mdiff+0xe0>
 8006c0e:	bf00      	nop
 8006c10:	08007f01 	.word	0x08007f01
 8006c14:	08007f8c 	.word	0x08007f8c

08006c18 <__ulp>:
 8006c18:	4b11      	ldr	r3, [pc, #68]	; (8006c60 <__ulp+0x48>)
 8006c1a:	400b      	ands	r3, r1
 8006c1c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	dd02      	ble.n	8006c2a <__ulp+0x12>
 8006c24:	2000      	movs	r0, #0
 8006c26:	4619      	mov	r1, r3
 8006c28:	4770      	bx	lr
 8006c2a:	425b      	negs	r3, r3
 8006c2c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006c30:	f04f 0000 	mov.w	r0, #0
 8006c34:	f04f 0100 	mov.w	r1, #0
 8006c38:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006c3c:	da04      	bge.n	8006c48 <__ulp+0x30>
 8006c3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006c42:	fa43 f102 	asr.w	r1, r3, r2
 8006c46:	4770      	bx	lr
 8006c48:	f1a2 0314 	sub.w	r3, r2, #20
 8006c4c:	2b1e      	cmp	r3, #30
 8006c4e:	bfd6      	itet	le
 8006c50:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006c54:	2301      	movgt	r3, #1
 8006c56:	fa22 f303 	lsrle.w	r3, r2, r3
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	7ff00000 	.word	0x7ff00000

08006c64 <__b2d>:
 8006c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c68:	6907      	ldr	r7, [r0, #16]
 8006c6a:	f100 0914 	add.w	r9, r0, #20
 8006c6e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8006c72:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8006c76:	f1a7 0804 	sub.w	r8, r7, #4
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	f7ff fd4e 	bl	800671c <__hi0bits>
 8006c80:	f1c0 0320 	rsb	r3, r0, #32
 8006c84:	280a      	cmp	r0, #10
 8006c86:	600b      	str	r3, [r1, #0]
 8006c88:	491f      	ldr	r1, [pc, #124]	; (8006d08 <__b2d+0xa4>)
 8006c8a:	dc17      	bgt.n	8006cbc <__b2d+0x58>
 8006c8c:	45c1      	cmp	r9, r8
 8006c8e:	bf28      	it	cs
 8006c90:	2200      	movcs	r2, #0
 8006c92:	f1c0 0c0b 	rsb	ip, r0, #11
 8006c96:	fa26 f30c 	lsr.w	r3, r6, ip
 8006c9a:	bf38      	it	cc
 8006c9c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006ca0:	ea43 0501 	orr.w	r5, r3, r1
 8006ca4:	f100 0315 	add.w	r3, r0, #21
 8006ca8:	fa06 f303 	lsl.w	r3, r6, r3
 8006cac:	fa22 f20c 	lsr.w	r2, r2, ip
 8006cb0:	ea43 0402 	orr.w	r4, r3, r2
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cbc:	45c1      	cmp	r9, r8
 8006cbe:	bf2e      	itee	cs
 8006cc0:	2200      	movcs	r2, #0
 8006cc2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006cc6:	f1a7 0808 	subcc.w	r8, r7, #8
 8006cca:	f1b0 030b 	subs.w	r3, r0, #11
 8006cce:	d016      	beq.n	8006cfe <__b2d+0x9a>
 8006cd0:	f1c3 0720 	rsb	r7, r3, #32
 8006cd4:	fa22 f107 	lsr.w	r1, r2, r7
 8006cd8:	45c8      	cmp	r8, r9
 8006cda:	fa06 f603 	lsl.w	r6, r6, r3
 8006cde:	ea46 0601 	orr.w	r6, r6, r1
 8006ce2:	bf94      	ite	ls
 8006ce4:	2100      	movls	r1, #0
 8006ce6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006cea:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8006cee:	fa02 f003 	lsl.w	r0, r2, r3
 8006cf2:	40f9      	lsrs	r1, r7
 8006cf4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006cf8:	ea40 0401 	orr.w	r4, r0, r1
 8006cfc:	e7da      	b.n	8006cb4 <__b2d+0x50>
 8006cfe:	4614      	mov	r4, r2
 8006d00:	ea46 0501 	orr.w	r5, r6, r1
 8006d04:	e7d6      	b.n	8006cb4 <__b2d+0x50>
 8006d06:	bf00      	nop
 8006d08:	3ff00000 	.word	0x3ff00000

08006d0c <__d2b>:
 8006d0c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006d10:	2101      	movs	r1, #1
 8006d12:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006d16:	4690      	mov	r8, r2
 8006d18:	461d      	mov	r5, r3
 8006d1a:	f7ff fc0d 	bl	8006538 <_Balloc>
 8006d1e:	4604      	mov	r4, r0
 8006d20:	b930      	cbnz	r0, 8006d30 <__d2b+0x24>
 8006d22:	4602      	mov	r2, r0
 8006d24:	f240 310a 	movw	r1, #778	; 0x30a
 8006d28:	4b24      	ldr	r3, [pc, #144]	; (8006dbc <__d2b+0xb0>)
 8006d2a:	4825      	ldr	r0, [pc, #148]	; (8006dc0 <__d2b+0xb4>)
 8006d2c:	f7fe f9ba 	bl	80050a4 <__assert_func>
 8006d30:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006d34:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006d38:	bb2d      	cbnz	r5, 8006d86 <__d2b+0x7a>
 8006d3a:	9301      	str	r3, [sp, #4]
 8006d3c:	f1b8 0300 	subs.w	r3, r8, #0
 8006d40:	d026      	beq.n	8006d90 <__d2b+0x84>
 8006d42:	4668      	mov	r0, sp
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	f7ff fd09 	bl	800675c <__lo0bits>
 8006d4a:	9900      	ldr	r1, [sp, #0]
 8006d4c:	b1f0      	cbz	r0, 8006d8c <__d2b+0x80>
 8006d4e:	9a01      	ldr	r2, [sp, #4]
 8006d50:	f1c0 0320 	rsb	r3, r0, #32
 8006d54:	fa02 f303 	lsl.w	r3, r2, r3
 8006d58:	430b      	orrs	r3, r1
 8006d5a:	40c2      	lsrs	r2, r0
 8006d5c:	6163      	str	r3, [r4, #20]
 8006d5e:	9201      	str	r2, [sp, #4]
 8006d60:	9b01      	ldr	r3, [sp, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	bf14      	ite	ne
 8006d66:	2102      	movne	r1, #2
 8006d68:	2101      	moveq	r1, #1
 8006d6a:	61a3      	str	r3, [r4, #24]
 8006d6c:	6121      	str	r1, [r4, #16]
 8006d6e:	b1c5      	cbz	r5, 8006da2 <__d2b+0x96>
 8006d70:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d74:	4405      	add	r5, r0
 8006d76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d7a:	603d      	str	r5, [r7, #0]
 8006d7c:	6030      	str	r0, [r6, #0]
 8006d7e:	4620      	mov	r0, r4
 8006d80:	b002      	add	sp, #8
 8006d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d8a:	e7d6      	b.n	8006d3a <__d2b+0x2e>
 8006d8c:	6161      	str	r1, [r4, #20]
 8006d8e:	e7e7      	b.n	8006d60 <__d2b+0x54>
 8006d90:	a801      	add	r0, sp, #4
 8006d92:	f7ff fce3 	bl	800675c <__lo0bits>
 8006d96:	2101      	movs	r1, #1
 8006d98:	9b01      	ldr	r3, [sp, #4]
 8006d9a:	6121      	str	r1, [r4, #16]
 8006d9c:	6163      	str	r3, [r4, #20]
 8006d9e:	3020      	adds	r0, #32
 8006da0:	e7e5      	b.n	8006d6e <__d2b+0x62>
 8006da2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006da6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006daa:	6038      	str	r0, [r7, #0]
 8006dac:	6918      	ldr	r0, [r3, #16]
 8006dae:	f7ff fcb5 	bl	800671c <__hi0bits>
 8006db2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006db6:	6031      	str	r1, [r6, #0]
 8006db8:	e7e1      	b.n	8006d7e <__d2b+0x72>
 8006dba:	bf00      	nop
 8006dbc:	08007f01 	.word	0x08007f01
 8006dc0:	08007f8c 	.word	0x08007f8c

08006dc4 <__ratio>:
 8006dc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc8:	4688      	mov	r8, r1
 8006dca:	4669      	mov	r1, sp
 8006dcc:	4681      	mov	r9, r0
 8006dce:	f7ff ff49 	bl	8006c64 <__b2d>
 8006dd2:	460f      	mov	r7, r1
 8006dd4:	4604      	mov	r4, r0
 8006dd6:	460d      	mov	r5, r1
 8006dd8:	4640      	mov	r0, r8
 8006dda:	a901      	add	r1, sp, #4
 8006ddc:	f7ff ff42 	bl	8006c64 <__b2d>
 8006de0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006de4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006de8:	468b      	mov	fp, r1
 8006dea:	eba3 0c02 	sub.w	ip, r3, r2
 8006dee:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006df2:	1a9b      	subs	r3, r3, r2
 8006df4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	bfd5      	itete	le
 8006dfc:	460a      	movle	r2, r1
 8006dfe:	462a      	movgt	r2, r5
 8006e00:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006e04:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006e08:	bfd8      	it	le
 8006e0a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006e0e:	465b      	mov	r3, fp
 8006e10:	4602      	mov	r2, r0
 8006e12:	4639      	mov	r1, r7
 8006e14:	4620      	mov	r0, r4
 8006e16:	f7f9 fc93 	bl	8000740 <__aeabi_ddiv>
 8006e1a:	b003      	add	sp, #12
 8006e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006e20 <__copybits>:
 8006e20:	3901      	subs	r1, #1
 8006e22:	b570      	push	{r4, r5, r6, lr}
 8006e24:	1149      	asrs	r1, r1, #5
 8006e26:	6914      	ldr	r4, [r2, #16]
 8006e28:	3101      	adds	r1, #1
 8006e2a:	f102 0314 	add.w	r3, r2, #20
 8006e2e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006e32:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006e36:	1f05      	subs	r5, r0, #4
 8006e38:	42a3      	cmp	r3, r4
 8006e3a:	d30c      	bcc.n	8006e56 <__copybits+0x36>
 8006e3c:	1aa3      	subs	r3, r4, r2
 8006e3e:	3b11      	subs	r3, #17
 8006e40:	f023 0303 	bic.w	r3, r3, #3
 8006e44:	3211      	adds	r2, #17
 8006e46:	42a2      	cmp	r2, r4
 8006e48:	bf88      	it	hi
 8006e4a:	2300      	movhi	r3, #0
 8006e4c:	4418      	add	r0, r3
 8006e4e:	2300      	movs	r3, #0
 8006e50:	4288      	cmp	r0, r1
 8006e52:	d305      	bcc.n	8006e60 <__copybits+0x40>
 8006e54:	bd70      	pop	{r4, r5, r6, pc}
 8006e56:	f853 6b04 	ldr.w	r6, [r3], #4
 8006e5a:	f845 6f04 	str.w	r6, [r5, #4]!
 8006e5e:	e7eb      	b.n	8006e38 <__copybits+0x18>
 8006e60:	f840 3b04 	str.w	r3, [r0], #4
 8006e64:	e7f4      	b.n	8006e50 <__copybits+0x30>

08006e66 <__any_on>:
 8006e66:	f100 0214 	add.w	r2, r0, #20
 8006e6a:	6900      	ldr	r0, [r0, #16]
 8006e6c:	114b      	asrs	r3, r1, #5
 8006e6e:	4298      	cmp	r0, r3
 8006e70:	b510      	push	{r4, lr}
 8006e72:	db11      	blt.n	8006e98 <__any_on+0x32>
 8006e74:	dd0a      	ble.n	8006e8c <__any_on+0x26>
 8006e76:	f011 011f 	ands.w	r1, r1, #31
 8006e7a:	d007      	beq.n	8006e8c <__any_on+0x26>
 8006e7c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006e80:	fa24 f001 	lsr.w	r0, r4, r1
 8006e84:	fa00 f101 	lsl.w	r1, r0, r1
 8006e88:	428c      	cmp	r4, r1
 8006e8a:	d10b      	bne.n	8006ea4 <__any_on+0x3e>
 8006e8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d803      	bhi.n	8006e9c <__any_on+0x36>
 8006e94:	2000      	movs	r0, #0
 8006e96:	bd10      	pop	{r4, pc}
 8006e98:	4603      	mov	r3, r0
 8006e9a:	e7f7      	b.n	8006e8c <__any_on+0x26>
 8006e9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006ea0:	2900      	cmp	r1, #0
 8006ea2:	d0f5      	beq.n	8006e90 <__any_on+0x2a>
 8006ea4:	2001      	movs	r0, #1
 8006ea6:	e7f6      	b.n	8006e96 <__any_on+0x30>

08006ea8 <_calloc_r>:
 8006ea8:	b570      	push	{r4, r5, r6, lr}
 8006eaa:	fba1 5402 	umull	r5, r4, r1, r2
 8006eae:	b934      	cbnz	r4, 8006ebe <_calloc_r+0x16>
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	f000 f875 	bl	8006fa0 <_malloc_r>
 8006eb6:	4606      	mov	r6, r0
 8006eb8:	b928      	cbnz	r0, 8006ec6 <_calloc_r+0x1e>
 8006eba:	4630      	mov	r0, r6
 8006ebc:	bd70      	pop	{r4, r5, r6, pc}
 8006ebe:	220c      	movs	r2, #12
 8006ec0:	2600      	movs	r6, #0
 8006ec2:	6002      	str	r2, [r0, #0]
 8006ec4:	e7f9      	b.n	8006eba <_calloc_r+0x12>
 8006ec6:	462a      	mov	r2, r5
 8006ec8:	4621      	mov	r1, r4
 8006eca:	f7fc fd89 	bl	80039e0 <memset>
 8006ece:	e7f4      	b.n	8006eba <_calloc_r+0x12>

08006ed0 <_free_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	4605      	mov	r5, r0
 8006ed4:	2900      	cmp	r1, #0
 8006ed6:	d040      	beq.n	8006f5a <_free_r+0x8a>
 8006ed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006edc:	1f0c      	subs	r4, r1, #4
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	bfb8      	it	lt
 8006ee2:	18e4      	addlt	r4, r4, r3
 8006ee4:	f000 fd44 	bl	8007970 <__malloc_lock>
 8006ee8:	4a1c      	ldr	r2, [pc, #112]	; (8006f5c <_free_r+0x8c>)
 8006eea:	6813      	ldr	r3, [r2, #0]
 8006eec:	b933      	cbnz	r3, 8006efc <_free_r+0x2c>
 8006eee:	6063      	str	r3, [r4, #4]
 8006ef0:	6014      	str	r4, [r2, #0]
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ef8:	f000 bd40 	b.w	800797c <__malloc_unlock>
 8006efc:	42a3      	cmp	r3, r4
 8006efe:	d908      	bls.n	8006f12 <_free_r+0x42>
 8006f00:	6820      	ldr	r0, [r4, #0]
 8006f02:	1821      	adds	r1, r4, r0
 8006f04:	428b      	cmp	r3, r1
 8006f06:	bf01      	itttt	eq
 8006f08:	6819      	ldreq	r1, [r3, #0]
 8006f0a:	685b      	ldreq	r3, [r3, #4]
 8006f0c:	1809      	addeq	r1, r1, r0
 8006f0e:	6021      	streq	r1, [r4, #0]
 8006f10:	e7ed      	b.n	8006eee <_free_r+0x1e>
 8006f12:	461a      	mov	r2, r3
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	b10b      	cbz	r3, 8006f1c <_free_r+0x4c>
 8006f18:	42a3      	cmp	r3, r4
 8006f1a:	d9fa      	bls.n	8006f12 <_free_r+0x42>
 8006f1c:	6811      	ldr	r1, [r2, #0]
 8006f1e:	1850      	adds	r0, r2, r1
 8006f20:	42a0      	cmp	r0, r4
 8006f22:	d10b      	bne.n	8006f3c <_free_r+0x6c>
 8006f24:	6820      	ldr	r0, [r4, #0]
 8006f26:	4401      	add	r1, r0
 8006f28:	1850      	adds	r0, r2, r1
 8006f2a:	4283      	cmp	r3, r0
 8006f2c:	6011      	str	r1, [r2, #0]
 8006f2e:	d1e0      	bne.n	8006ef2 <_free_r+0x22>
 8006f30:	6818      	ldr	r0, [r3, #0]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	4401      	add	r1, r0
 8006f36:	6011      	str	r1, [r2, #0]
 8006f38:	6053      	str	r3, [r2, #4]
 8006f3a:	e7da      	b.n	8006ef2 <_free_r+0x22>
 8006f3c:	d902      	bls.n	8006f44 <_free_r+0x74>
 8006f3e:	230c      	movs	r3, #12
 8006f40:	602b      	str	r3, [r5, #0]
 8006f42:	e7d6      	b.n	8006ef2 <_free_r+0x22>
 8006f44:	6820      	ldr	r0, [r4, #0]
 8006f46:	1821      	adds	r1, r4, r0
 8006f48:	428b      	cmp	r3, r1
 8006f4a:	bf01      	itttt	eq
 8006f4c:	6819      	ldreq	r1, [r3, #0]
 8006f4e:	685b      	ldreq	r3, [r3, #4]
 8006f50:	1809      	addeq	r1, r1, r0
 8006f52:	6021      	streq	r1, [r4, #0]
 8006f54:	6063      	str	r3, [r4, #4]
 8006f56:	6054      	str	r4, [r2, #4]
 8006f58:	e7cb      	b.n	8006ef2 <_free_r+0x22>
 8006f5a:	bd38      	pop	{r3, r4, r5, pc}
 8006f5c:	200005cc 	.word	0x200005cc

08006f60 <sbrk_aligned>:
 8006f60:	b570      	push	{r4, r5, r6, lr}
 8006f62:	4e0e      	ldr	r6, [pc, #56]	; (8006f9c <sbrk_aligned+0x3c>)
 8006f64:	460c      	mov	r4, r1
 8006f66:	6831      	ldr	r1, [r6, #0]
 8006f68:	4605      	mov	r5, r0
 8006f6a:	b911      	cbnz	r1, 8006f72 <sbrk_aligned+0x12>
 8006f6c:	f000 f9ea 	bl	8007344 <_sbrk_r>
 8006f70:	6030      	str	r0, [r6, #0]
 8006f72:	4621      	mov	r1, r4
 8006f74:	4628      	mov	r0, r5
 8006f76:	f000 f9e5 	bl	8007344 <_sbrk_r>
 8006f7a:	1c43      	adds	r3, r0, #1
 8006f7c:	d00a      	beq.n	8006f94 <sbrk_aligned+0x34>
 8006f7e:	1cc4      	adds	r4, r0, #3
 8006f80:	f024 0403 	bic.w	r4, r4, #3
 8006f84:	42a0      	cmp	r0, r4
 8006f86:	d007      	beq.n	8006f98 <sbrk_aligned+0x38>
 8006f88:	1a21      	subs	r1, r4, r0
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	f000 f9da 	bl	8007344 <_sbrk_r>
 8006f90:	3001      	adds	r0, #1
 8006f92:	d101      	bne.n	8006f98 <sbrk_aligned+0x38>
 8006f94:	f04f 34ff 	mov.w	r4, #4294967295
 8006f98:	4620      	mov	r0, r4
 8006f9a:	bd70      	pop	{r4, r5, r6, pc}
 8006f9c:	200005d0 	.word	0x200005d0

08006fa0 <_malloc_r>:
 8006fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa4:	1ccd      	adds	r5, r1, #3
 8006fa6:	f025 0503 	bic.w	r5, r5, #3
 8006faa:	3508      	adds	r5, #8
 8006fac:	2d0c      	cmp	r5, #12
 8006fae:	bf38      	it	cc
 8006fb0:	250c      	movcc	r5, #12
 8006fb2:	2d00      	cmp	r5, #0
 8006fb4:	4607      	mov	r7, r0
 8006fb6:	db01      	blt.n	8006fbc <_malloc_r+0x1c>
 8006fb8:	42a9      	cmp	r1, r5
 8006fba:	d905      	bls.n	8006fc8 <_malloc_r+0x28>
 8006fbc:	230c      	movs	r3, #12
 8006fbe:	2600      	movs	r6, #0
 8006fc0:	603b      	str	r3, [r7, #0]
 8006fc2:	4630      	mov	r0, r6
 8006fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fc8:	4e2e      	ldr	r6, [pc, #184]	; (8007084 <_malloc_r+0xe4>)
 8006fca:	f000 fcd1 	bl	8007970 <__malloc_lock>
 8006fce:	6833      	ldr	r3, [r6, #0]
 8006fd0:	461c      	mov	r4, r3
 8006fd2:	bb34      	cbnz	r4, 8007022 <_malloc_r+0x82>
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	4638      	mov	r0, r7
 8006fd8:	f7ff ffc2 	bl	8006f60 <sbrk_aligned>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	4604      	mov	r4, r0
 8006fe0:	d14d      	bne.n	800707e <_malloc_r+0xde>
 8006fe2:	6834      	ldr	r4, [r6, #0]
 8006fe4:	4626      	mov	r6, r4
 8006fe6:	2e00      	cmp	r6, #0
 8006fe8:	d140      	bne.n	800706c <_malloc_r+0xcc>
 8006fea:	6823      	ldr	r3, [r4, #0]
 8006fec:	4631      	mov	r1, r6
 8006fee:	4638      	mov	r0, r7
 8006ff0:	eb04 0803 	add.w	r8, r4, r3
 8006ff4:	f000 f9a6 	bl	8007344 <_sbrk_r>
 8006ff8:	4580      	cmp	r8, r0
 8006ffa:	d13a      	bne.n	8007072 <_malloc_r+0xd2>
 8006ffc:	6821      	ldr	r1, [r4, #0]
 8006ffe:	3503      	adds	r5, #3
 8007000:	1a6d      	subs	r5, r5, r1
 8007002:	f025 0503 	bic.w	r5, r5, #3
 8007006:	3508      	adds	r5, #8
 8007008:	2d0c      	cmp	r5, #12
 800700a:	bf38      	it	cc
 800700c:	250c      	movcc	r5, #12
 800700e:	4638      	mov	r0, r7
 8007010:	4629      	mov	r1, r5
 8007012:	f7ff ffa5 	bl	8006f60 <sbrk_aligned>
 8007016:	3001      	adds	r0, #1
 8007018:	d02b      	beq.n	8007072 <_malloc_r+0xd2>
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	442b      	add	r3, r5
 800701e:	6023      	str	r3, [r4, #0]
 8007020:	e00e      	b.n	8007040 <_malloc_r+0xa0>
 8007022:	6822      	ldr	r2, [r4, #0]
 8007024:	1b52      	subs	r2, r2, r5
 8007026:	d41e      	bmi.n	8007066 <_malloc_r+0xc6>
 8007028:	2a0b      	cmp	r2, #11
 800702a:	d916      	bls.n	800705a <_malloc_r+0xba>
 800702c:	1961      	adds	r1, r4, r5
 800702e:	42a3      	cmp	r3, r4
 8007030:	6025      	str	r5, [r4, #0]
 8007032:	bf18      	it	ne
 8007034:	6059      	strne	r1, [r3, #4]
 8007036:	6863      	ldr	r3, [r4, #4]
 8007038:	bf08      	it	eq
 800703a:	6031      	streq	r1, [r6, #0]
 800703c:	5162      	str	r2, [r4, r5]
 800703e:	604b      	str	r3, [r1, #4]
 8007040:	4638      	mov	r0, r7
 8007042:	f104 060b 	add.w	r6, r4, #11
 8007046:	f000 fc99 	bl	800797c <__malloc_unlock>
 800704a:	f026 0607 	bic.w	r6, r6, #7
 800704e:	1d23      	adds	r3, r4, #4
 8007050:	1af2      	subs	r2, r6, r3
 8007052:	d0b6      	beq.n	8006fc2 <_malloc_r+0x22>
 8007054:	1b9b      	subs	r3, r3, r6
 8007056:	50a3      	str	r3, [r4, r2]
 8007058:	e7b3      	b.n	8006fc2 <_malloc_r+0x22>
 800705a:	6862      	ldr	r2, [r4, #4]
 800705c:	42a3      	cmp	r3, r4
 800705e:	bf0c      	ite	eq
 8007060:	6032      	streq	r2, [r6, #0]
 8007062:	605a      	strne	r2, [r3, #4]
 8007064:	e7ec      	b.n	8007040 <_malloc_r+0xa0>
 8007066:	4623      	mov	r3, r4
 8007068:	6864      	ldr	r4, [r4, #4]
 800706a:	e7b2      	b.n	8006fd2 <_malloc_r+0x32>
 800706c:	4634      	mov	r4, r6
 800706e:	6876      	ldr	r6, [r6, #4]
 8007070:	e7b9      	b.n	8006fe6 <_malloc_r+0x46>
 8007072:	230c      	movs	r3, #12
 8007074:	4638      	mov	r0, r7
 8007076:	603b      	str	r3, [r7, #0]
 8007078:	f000 fc80 	bl	800797c <__malloc_unlock>
 800707c:	e7a1      	b.n	8006fc2 <_malloc_r+0x22>
 800707e:	6025      	str	r5, [r4, #0]
 8007080:	e7de      	b.n	8007040 <_malloc_r+0xa0>
 8007082:	bf00      	nop
 8007084:	200005cc 	.word	0x200005cc

08007088 <__sfputc_r>:
 8007088:	6893      	ldr	r3, [r2, #8]
 800708a:	b410      	push	{r4}
 800708c:	3b01      	subs	r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	6093      	str	r3, [r2, #8]
 8007092:	da07      	bge.n	80070a4 <__sfputc_r+0x1c>
 8007094:	6994      	ldr	r4, [r2, #24]
 8007096:	42a3      	cmp	r3, r4
 8007098:	db01      	blt.n	800709e <__sfputc_r+0x16>
 800709a:	290a      	cmp	r1, #10
 800709c:	d102      	bne.n	80070a4 <__sfputc_r+0x1c>
 800709e:	bc10      	pop	{r4}
 80070a0:	f000 b974 	b.w	800738c <__swbuf_r>
 80070a4:	6813      	ldr	r3, [r2, #0]
 80070a6:	1c58      	adds	r0, r3, #1
 80070a8:	6010      	str	r0, [r2, #0]
 80070aa:	7019      	strb	r1, [r3, #0]
 80070ac:	4608      	mov	r0, r1
 80070ae:	bc10      	pop	{r4}
 80070b0:	4770      	bx	lr

080070b2 <__sfputs_r>:
 80070b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070b4:	4606      	mov	r6, r0
 80070b6:	460f      	mov	r7, r1
 80070b8:	4614      	mov	r4, r2
 80070ba:	18d5      	adds	r5, r2, r3
 80070bc:	42ac      	cmp	r4, r5
 80070be:	d101      	bne.n	80070c4 <__sfputs_r+0x12>
 80070c0:	2000      	movs	r0, #0
 80070c2:	e007      	b.n	80070d4 <__sfputs_r+0x22>
 80070c4:	463a      	mov	r2, r7
 80070c6:	4630      	mov	r0, r6
 80070c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070cc:	f7ff ffdc 	bl	8007088 <__sfputc_r>
 80070d0:	1c43      	adds	r3, r0, #1
 80070d2:	d1f3      	bne.n	80070bc <__sfputs_r+0xa>
 80070d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080070d8 <_vfiprintf_r>:
 80070d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070dc:	460d      	mov	r5, r1
 80070de:	4614      	mov	r4, r2
 80070e0:	4698      	mov	r8, r3
 80070e2:	4606      	mov	r6, r0
 80070e4:	b09d      	sub	sp, #116	; 0x74
 80070e6:	b118      	cbz	r0, 80070f0 <_vfiprintf_r+0x18>
 80070e8:	6983      	ldr	r3, [r0, #24]
 80070ea:	b90b      	cbnz	r3, 80070f0 <_vfiprintf_r+0x18>
 80070ec:	f000 fb3a 	bl	8007764 <__sinit>
 80070f0:	4b89      	ldr	r3, [pc, #548]	; (8007318 <_vfiprintf_r+0x240>)
 80070f2:	429d      	cmp	r5, r3
 80070f4:	d11b      	bne.n	800712e <_vfiprintf_r+0x56>
 80070f6:	6875      	ldr	r5, [r6, #4]
 80070f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80070fa:	07d9      	lsls	r1, r3, #31
 80070fc:	d405      	bmi.n	800710a <_vfiprintf_r+0x32>
 80070fe:	89ab      	ldrh	r3, [r5, #12]
 8007100:	059a      	lsls	r2, r3, #22
 8007102:	d402      	bmi.n	800710a <_vfiprintf_r+0x32>
 8007104:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007106:	f000 fbcb 	bl	80078a0 <__retarget_lock_acquire_recursive>
 800710a:	89ab      	ldrh	r3, [r5, #12]
 800710c:	071b      	lsls	r3, r3, #28
 800710e:	d501      	bpl.n	8007114 <_vfiprintf_r+0x3c>
 8007110:	692b      	ldr	r3, [r5, #16]
 8007112:	b9eb      	cbnz	r3, 8007150 <_vfiprintf_r+0x78>
 8007114:	4629      	mov	r1, r5
 8007116:	4630      	mov	r0, r6
 8007118:	f000 f998 	bl	800744c <__swsetup_r>
 800711c:	b1c0      	cbz	r0, 8007150 <_vfiprintf_r+0x78>
 800711e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007120:	07dc      	lsls	r4, r3, #31
 8007122:	d50e      	bpl.n	8007142 <_vfiprintf_r+0x6a>
 8007124:	f04f 30ff 	mov.w	r0, #4294967295
 8007128:	b01d      	add	sp, #116	; 0x74
 800712a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800712e:	4b7b      	ldr	r3, [pc, #492]	; (800731c <_vfiprintf_r+0x244>)
 8007130:	429d      	cmp	r5, r3
 8007132:	d101      	bne.n	8007138 <_vfiprintf_r+0x60>
 8007134:	68b5      	ldr	r5, [r6, #8]
 8007136:	e7df      	b.n	80070f8 <_vfiprintf_r+0x20>
 8007138:	4b79      	ldr	r3, [pc, #484]	; (8007320 <_vfiprintf_r+0x248>)
 800713a:	429d      	cmp	r5, r3
 800713c:	bf08      	it	eq
 800713e:	68f5      	ldreq	r5, [r6, #12]
 8007140:	e7da      	b.n	80070f8 <_vfiprintf_r+0x20>
 8007142:	89ab      	ldrh	r3, [r5, #12]
 8007144:	0598      	lsls	r0, r3, #22
 8007146:	d4ed      	bmi.n	8007124 <_vfiprintf_r+0x4c>
 8007148:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800714a:	f000 fbaa 	bl	80078a2 <__retarget_lock_release_recursive>
 800714e:	e7e9      	b.n	8007124 <_vfiprintf_r+0x4c>
 8007150:	2300      	movs	r3, #0
 8007152:	9309      	str	r3, [sp, #36]	; 0x24
 8007154:	2320      	movs	r3, #32
 8007156:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800715a:	2330      	movs	r3, #48	; 0x30
 800715c:	f04f 0901 	mov.w	r9, #1
 8007160:	f8cd 800c 	str.w	r8, [sp, #12]
 8007164:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007324 <_vfiprintf_r+0x24c>
 8007168:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800716c:	4623      	mov	r3, r4
 800716e:	469a      	mov	sl, r3
 8007170:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007174:	b10a      	cbz	r2, 800717a <_vfiprintf_r+0xa2>
 8007176:	2a25      	cmp	r2, #37	; 0x25
 8007178:	d1f9      	bne.n	800716e <_vfiprintf_r+0x96>
 800717a:	ebba 0b04 	subs.w	fp, sl, r4
 800717e:	d00b      	beq.n	8007198 <_vfiprintf_r+0xc0>
 8007180:	465b      	mov	r3, fp
 8007182:	4622      	mov	r2, r4
 8007184:	4629      	mov	r1, r5
 8007186:	4630      	mov	r0, r6
 8007188:	f7ff ff93 	bl	80070b2 <__sfputs_r>
 800718c:	3001      	adds	r0, #1
 800718e:	f000 80aa 	beq.w	80072e6 <_vfiprintf_r+0x20e>
 8007192:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007194:	445a      	add	r2, fp
 8007196:	9209      	str	r2, [sp, #36]	; 0x24
 8007198:	f89a 3000 	ldrb.w	r3, [sl]
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 80a2 	beq.w	80072e6 <_vfiprintf_r+0x20e>
 80071a2:	2300      	movs	r3, #0
 80071a4:	f04f 32ff 	mov.w	r2, #4294967295
 80071a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071ac:	f10a 0a01 	add.w	sl, sl, #1
 80071b0:	9304      	str	r3, [sp, #16]
 80071b2:	9307      	str	r3, [sp, #28]
 80071b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80071b8:	931a      	str	r3, [sp, #104]	; 0x68
 80071ba:	4654      	mov	r4, sl
 80071bc:	2205      	movs	r2, #5
 80071be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071c2:	4858      	ldr	r0, [pc, #352]	; (8007324 <_vfiprintf_r+0x24c>)
 80071c4:	f7ff f99c 	bl	8006500 <memchr>
 80071c8:	9a04      	ldr	r2, [sp, #16]
 80071ca:	b9d8      	cbnz	r0, 8007204 <_vfiprintf_r+0x12c>
 80071cc:	06d1      	lsls	r1, r2, #27
 80071ce:	bf44      	itt	mi
 80071d0:	2320      	movmi	r3, #32
 80071d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071d6:	0713      	lsls	r3, r2, #28
 80071d8:	bf44      	itt	mi
 80071da:	232b      	movmi	r3, #43	; 0x2b
 80071dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071e0:	f89a 3000 	ldrb.w	r3, [sl]
 80071e4:	2b2a      	cmp	r3, #42	; 0x2a
 80071e6:	d015      	beq.n	8007214 <_vfiprintf_r+0x13c>
 80071e8:	4654      	mov	r4, sl
 80071ea:	2000      	movs	r0, #0
 80071ec:	f04f 0c0a 	mov.w	ip, #10
 80071f0:	9a07      	ldr	r2, [sp, #28]
 80071f2:	4621      	mov	r1, r4
 80071f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071f8:	3b30      	subs	r3, #48	; 0x30
 80071fa:	2b09      	cmp	r3, #9
 80071fc:	d94e      	bls.n	800729c <_vfiprintf_r+0x1c4>
 80071fe:	b1b0      	cbz	r0, 800722e <_vfiprintf_r+0x156>
 8007200:	9207      	str	r2, [sp, #28]
 8007202:	e014      	b.n	800722e <_vfiprintf_r+0x156>
 8007204:	eba0 0308 	sub.w	r3, r0, r8
 8007208:	fa09 f303 	lsl.w	r3, r9, r3
 800720c:	4313      	orrs	r3, r2
 800720e:	46a2      	mov	sl, r4
 8007210:	9304      	str	r3, [sp, #16]
 8007212:	e7d2      	b.n	80071ba <_vfiprintf_r+0xe2>
 8007214:	9b03      	ldr	r3, [sp, #12]
 8007216:	1d19      	adds	r1, r3, #4
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	9103      	str	r1, [sp, #12]
 800721c:	2b00      	cmp	r3, #0
 800721e:	bfbb      	ittet	lt
 8007220:	425b      	neglt	r3, r3
 8007222:	f042 0202 	orrlt.w	r2, r2, #2
 8007226:	9307      	strge	r3, [sp, #28]
 8007228:	9307      	strlt	r3, [sp, #28]
 800722a:	bfb8      	it	lt
 800722c:	9204      	strlt	r2, [sp, #16]
 800722e:	7823      	ldrb	r3, [r4, #0]
 8007230:	2b2e      	cmp	r3, #46	; 0x2e
 8007232:	d10c      	bne.n	800724e <_vfiprintf_r+0x176>
 8007234:	7863      	ldrb	r3, [r4, #1]
 8007236:	2b2a      	cmp	r3, #42	; 0x2a
 8007238:	d135      	bne.n	80072a6 <_vfiprintf_r+0x1ce>
 800723a:	9b03      	ldr	r3, [sp, #12]
 800723c:	3402      	adds	r4, #2
 800723e:	1d1a      	adds	r2, r3, #4
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	9203      	str	r2, [sp, #12]
 8007244:	2b00      	cmp	r3, #0
 8007246:	bfb8      	it	lt
 8007248:	f04f 33ff 	movlt.w	r3, #4294967295
 800724c:	9305      	str	r3, [sp, #20]
 800724e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007328 <_vfiprintf_r+0x250>
 8007252:	2203      	movs	r2, #3
 8007254:	4650      	mov	r0, sl
 8007256:	7821      	ldrb	r1, [r4, #0]
 8007258:	f7ff f952 	bl	8006500 <memchr>
 800725c:	b140      	cbz	r0, 8007270 <_vfiprintf_r+0x198>
 800725e:	2340      	movs	r3, #64	; 0x40
 8007260:	eba0 000a 	sub.w	r0, r0, sl
 8007264:	fa03 f000 	lsl.w	r0, r3, r0
 8007268:	9b04      	ldr	r3, [sp, #16]
 800726a:	3401      	adds	r4, #1
 800726c:	4303      	orrs	r3, r0
 800726e:	9304      	str	r3, [sp, #16]
 8007270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007274:	2206      	movs	r2, #6
 8007276:	482d      	ldr	r0, [pc, #180]	; (800732c <_vfiprintf_r+0x254>)
 8007278:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800727c:	f7ff f940 	bl	8006500 <memchr>
 8007280:	2800      	cmp	r0, #0
 8007282:	d03f      	beq.n	8007304 <_vfiprintf_r+0x22c>
 8007284:	4b2a      	ldr	r3, [pc, #168]	; (8007330 <_vfiprintf_r+0x258>)
 8007286:	bb1b      	cbnz	r3, 80072d0 <_vfiprintf_r+0x1f8>
 8007288:	9b03      	ldr	r3, [sp, #12]
 800728a:	3307      	adds	r3, #7
 800728c:	f023 0307 	bic.w	r3, r3, #7
 8007290:	3308      	adds	r3, #8
 8007292:	9303      	str	r3, [sp, #12]
 8007294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007296:	443b      	add	r3, r7
 8007298:	9309      	str	r3, [sp, #36]	; 0x24
 800729a:	e767      	b.n	800716c <_vfiprintf_r+0x94>
 800729c:	460c      	mov	r4, r1
 800729e:	2001      	movs	r0, #1
 80072a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80072a4:	e7a5      	b.n	80071f2 <_vfiprintf_r+0x11a>
 80072a6:	2300      	movs	r3, #0
 80072a8:	f04f 0c0a 	mov.w	ip, #10
 80072ac:	4619      	mov	r1, r3
 80072ae:	3401      	adds	r4, #1
 80072b0:	9305      	str	r3, [sp, #20]
 80072b2:	4620      	mov	r0, r4
 80072b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072b8:	3a30      	subs	r2, #48	; 0x30
 80072ba:	2a09      	cmp	r2, #9
 80072bc:	d903      	bls.n	80072c6 <_vfiprintf_r+0x1ee>
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d0c5      	beq.n	800724e <_vfiprintf_r+0x176>
 80072c2:	9105      	str	r1, [sp, #20]
 80072c4:	e7c3      	b.n	800724e <_vfiprintf_r+0x176>
 80072c6:	4604      	mov	r4, r0
 80072c8:	2301      	movs	r3, #1
 80072ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80072ce:	e7f0      	b.n	80072b2 <_vfiprintf_r+0x1da>
 80072d0:	ab03      	add	r3, sp, #12
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	462a      	mov	r2, r5
 80072d6:	4630      	mov	r0, r6
 80072d8:	4b16      	ldr	r3, [pc, #88]	; (8007334 <_vfiprintf_r+0x25c>)
 80072da:	a904      	add	r1, sp, #16
 80072dc:	f7fc fc26 	bl	8003b2c <_printf_float>
 80072e0:	4607      	mov	r7, r0
 80072e2:	1c78      	adds	r0, r7, #1
 80072e4:	d1d6      	bne.n	8007294 <_vfiprintf_r+0x1bc>
 80072e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072e8:	07d9      	lsls	r1, r3, #31
 80072ea:	d405      	bmi.n	80072f8 <_vfiprintf_r+0x220>
 80072ec:	89ab      	ldrh	r3, [r5, #12]
 80072ee:	059a      	lsls	r2, r3, #22
 80072f0:	d402      	bmi.n	80072f8 <_vfiprintf_r+0x220>
 80072f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072f4:	f000 fad5 	bl	80078a2 <__retarget_lock_release_recursive>
 80072f8:	89ab      	ldrh	r3, [r5, #12]
 80072fa:	065b      	lsls	r3, r3, #25
 80072fc:	f53f af12 	bmi.w	8007124 <_vfiprintf_r+0x4c>
 8007300:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007302:	e711      	b.n	8007128 <_vfiprintf_r+0x50>
 8007304:	ab03      	add	r3, sp, #12
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	462a      	mov	r2, r5
 800730a:	4630      	mov	r0, r6
 800730c:	4b09      	ldr	r3, [pc, #36]	; (8007334 <_vfiprintf_r+0x25c>)
 800730e:	a904      	add	r1, sp, #16
 8007310:	f7fc fea8 	bl	8004064 <_printf_i>
 8007314:	e7e4      	b.n	80072e0 <_vfiprintf_r+0x208>
 8007316:	bf00      	nop
 8007318:	08008118 	.word	0x08008118
 800731c:	08008138 	.word	0x08008138
 8007320:	080080f8 	.word	0x080080f8
 8007324:	080080e4 	.word	0x080080e4
 8007328:	080080ea 	.word	0x080080ea
 800732c:	080080ee 	.word	0x080080ee
 8007330:	08003b2d 	.word	0x08003b2d
 8007334:	080070b3 	.word	0x080070b3

08007338 <nan>:
 8007338:	2000      	movs	r0, #0
 800733a:	4901      	ldr	r1, [pc, #4]	; (8007340 <nan+0x8>)
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop
 8007340:	7ff80000 	.word	0x7ff80000

08007344 <_sbrk_r>:
 8007344:	b538      	push	{r3, r4, r5, lr}
 8007346:	2300      	movs	r3, #0
 8007348:	4d05      	ldr	r5, [pc, #20]	; (8007360 <_sbrk_r+0x1c>)
 800734a:	4604      	mov	r4, r0
 800734c:	4608      	mov	r0, r1
 800734e:	602b      	str	r3, [r5, #0]
 8007350:	f7fa f8cc 	bl	80014ec <_sbrk>
 8007354:	1c43      	adds	r3, r0, #1
 8007356:	d102      	bne.n	800735e <_sbrk_r+0x1a>
 8007358:	682b      	ldr	r3, [r5, #0]
 800735a:	b103      	cbz	r3, 800735e <_sbrk_r+0x1a>
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	bd38      	pop	{r3, r4, r5, pc}
 8007360:	200005d8 	.word	0x200005d8

08007364 <strncmp>:
 8007364:	4603      	mov	r3, r0
 8007366:	b510      	push	{r4, lr}
 8007368:	b172      	cbz	r2, 8007388 <strncmp+0x24>
 800736a:	3901      	subs	r1, #1
 800736c:	1884      	adds	r4, r0, r2
 800736e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007372:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007376:	4290      	cmp	r0, r2
 8007378:	d101      	bne.n	800737e <strncmp+0x1a>
 800737a:	42a3      	cmp	r3, r4
 800737c:	d101      	bne.n	8007382 <strncmp+0x1e>
 800737e:	1a80      	subs	r0, r0, r2
 8007380:	bd10      	pop	{r4, pc}
 8007382:	2800      	cmp	r0, #0
 8007384:	d1f3      	bne.n	800736e <strncmp+0xa>
 8007386:	e7fa      	b.n	800737e <strncmp+0x1a>
 8007388:	4610      	mov	r0, r2
 800738a:	e7f9      	b.n	8007380 <strncmp+0x1c>

0800738c <__swbuf_r>:
 800738c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738e:	460e      	mov	r6, r1
 8007390:	4614      	mov	r4, r2
 8007392:	4605      	mov	r5, r0
 8007394:	b118      	cbz	r0, 800739e <__swbuf_r+0x12>
 8007396:	6983      	ldr	r3, [r0, #24]
 8007398:	b90b      	cbnz	r3, 800739e <__swbuf_r+0x12>
 800739a:	f000 f9e3 	bl	8007764 <__sinit>
 800739e:	4b21      	ldr	r3, [pc, #132]	; (8007424 <__swbuf_r+0x98>)
 80073a0:	429c      	cmp	r4, r3
 80073a2:	d12b      	bne.n	80073fc <__swbuf_r+0x70>
 80073a4:	686c      	ldr	r4, [r5, #4]
 80073a6:	69a3      	ldr	r3, [r4, #24]
 80073a8:	60a3      	str	r3, [r4, #8]
 80073aa:	89a3      	ldrh	r3, [r4, #12]
 80073ac:	071a      	lsls	r2, r3, #28
 80073ae:	d52f      	bpl.n	8007410 <__swbuf_r+0x84>
 80073b0:	6923      	ldr	r3, [r4, #16]
 80073b2:	b36b      	cbz	r3, 8007410 <__swbuf_r+0x84>
 80073b4:	6923      	ldr	r3, [r4, #16]
 80073b6:	6820      	ldr	r0, [r4, #0]
 80073b8:	b2f6      	uxtb	r6, r6
 80073ba:	1ac0      	subs	r0, r0, r3
 80073bc:	6963      	ldr	r3, [r4, #20]
 80073be:	4637      	mov	r7, r6
 80073c0:	4283      	cmp	r3, r0
 80073c2:	dc04      	bgt.n	80073ce <__swbuf_r+0x42>
 80073c4:	4621      	mov	r1, r4
 80073c6:	4628      	mov	r0, r5
 80073c8:	f000 f938 	bl	800763c <_fflush_r>
 80073cc:	bb30      	cbnz	r0, 800741c <__swbuf_r+0x90>
 80073ce:	68a3      	ldr	r3, [r4, #8]
 80073d0:	3001      	adds	r0, #1
 80073d2:	3b01      	subs	r3, #1
 80073d4:	60a3      	str	r3, [r4, #8]
 80073d6:	6823      	ldr	r3, [r4, #0]
 80073d8:	1c5a      	adds	r2, r3, #1
 80073da:	6022      	str	r2, [r4, #0]
 80073dc:	701e      	strb	r6, [r3, #0]
 80073de:	6963      	ldr	r3, [r4, #20]
 80073e0:	4283      	cmp	r3, r0
 80073e2:	d004      	beq.n	80073ee <__swbuf_r+0x62>
 80073e4:	89a3      	ldrh	r3, [r4, #12]
 80073e6:	07db      	lsls	r3, r3, #31
 80073e8:	d506      	bpl.n	80073f8 <__swbuf_r+0x6c>
 80073ea:	2e0a      	cmp	r6, #10
 80073ec:	d104      	bne.n	80073f8 <__swbuf_r+0x6c>
 80073ee:	4621      	mov	r1, r4
 80073f0:	4628      	mov	r0, r5
 80073f2:	f000 f923 	bl	800763c <_fflush_r>
 80073f6:	b988      	cbnz	r0, 800741c <__swbuf_r+0x90>
 80073f8:	4638      	mov	r0, r7
 80073fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073fc:	4b0a      	ldr	r3, [pc, #40]	; (8007428 <__swbuf_r+0x9c>)
 80073fe:	429c      	cmp	r4, r3
 8007400:	d101      	bne.n	8007406 <__swbuf_r+0x7a>
 8007402:	68ac      	ldr	r4, [r5, #8]
 8007404:	e7cf      	b.n	80073a6 <__swbuf_r+0x1a>
 8007406:	4b09      	ldr	r3, [pc, #36]	; (800742c <__swbuf_r+0xa0>)
 8007408:	429c      	cmp	r4, r3
 800740a:	bf08      	it	eq
 800740c:	68ec      	ldreq	r4, [r5, #12]
 800740e:	e7ca      	b.n	80073a6 <__swbuf_r+0x1a>
 8007410:	4621      	mov	r1, r4
 8007412:	4628      	mov	r0, r5
 8007414:	f000 f81a 	bl	800744c <__swsetup_r>
 8007418:	2800      	cmp	r0, #0
 800741a:	d0cb      	beq.n	80073b4 <__swbuf_r+0x28>
 800741c:	f04f 37ff 	mov.w	r7, #4294967295
 8007420:	e7ea      	b.n	80073f8 <__swbuf_r+0x6c>
 8007422:	bf00      	nop
 8007424:	08008118 	.word	0x08008118
 8007428:	08008138 	.word	0x08008138
 800742c:	080080f8 	.word	0x080080f8

08007430 <__ascii_wctomb>:
 8007430:	4603      	mov	r3, r0
 8007432:	4608      	mov	r0, r1
 8007434:	b141      	cbz	r1, 8007448 <__ascii_wctomb+0x18>
 8007436:	2aff      	cmp	r2, #255	; 0xff
 8007438:	d904      	bls.n	8007444 <__ascii_wctomb+0x14>
 800743a:	228a      	movs	r2, #138	; 0x8a
 800743c:	f04f 30ff 	mov.w	r0, #4294967295
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	4770      	bx	lr
 8007444:	2001      	movs	r0, #1
 8007446:	700a      	strb	r2, [r1, #0]
 8007448:	4770      	bx	lr
	...

0800744c <__swsetup_r>:
 800744c:	4b32      	ldr	r3, [pc, #200]	; (8007518 <__swsetup_r+0xcc>)
 800744e:	b570      	push	{r4, r5, r6, lr}
 8007450:	681d      	ldr	r5, [r3, #0]
 8007452:	4606      	mov	r6, r0
 8007454:	460c      	mov	r4, r1
 8007456:	b125      	cbz	r5, 8007462 <__swsetup_r+0x16>
 8007458:	69ab      	ldr	r3, [r5, #24]
 800745a:	b913      	cbnz	r3, 8007462 <__swsetup_r+0x16>
 800745c:	4628      	mov	r0, r5
 800745e:	f000 f981 	bl	8007764 <__sinit>
 8007462:	4b2e      	ldr	r3, [pc, #184]	; (800751c <__swsetup_r+0xd0>)
 8007464:	429c      	cmp	r4, r3
 8007466:	d10f      	bne.n	8007488 <__swsetup_r+0x3c>
 8007468:	686c      	ldr	r4, [r5, #4]
 800746a:	89a3      	ldrh	r3, [r4, #12]
 800746c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007470:	0719      	lsls	r1, r3, #28
 8007472:	d42c      	bmi.n	80074ce <__swsetup_r+0x82>
 8007474:	06dd      	lsls	r5, r3, #27
 8007476:	d411      	bmi.n	800749c <__swsetup_r+0x50>
 8007478:	2309      	movs	r3, #9
 800747a:	6033      	str	r3, [r6, #0]
 800747c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007480:	f04f 30ff 	mov.w	r0, #4294967295
 8007484:	81a3      	strh	r3, [r4, #12]
 8007486:	e03e      	b.n	8007506 <__swsetup_r+0xba>
 8007488:	4b25      	ldr	r3, [pc, #148]	; (8007520 <__swsetup_r+0xd4>)
 800748a:	429c      	cmp	r4, r3
 800748c:	d101      	bne.n	8007492 <__swsetup_r+0x46>
 800748e:	68ac      	ldr	r4, [r5, #8]
 8007490:	e7eb      	b.n	800746a <__swsetup_r+0x1e>
 8007492:	4b24      	ldr	r3, [pc, #144]	; (8007524 <__swsetup_r+0xd8>)
 8007494:	429c      	cmp	r4, r3
 8007496:	bf08      	it	eq
 8007498:	68ec      	ldreq	r4, [r5, #12]
 800749a:	e7e6      	b.n	800746a <__swsetup_r+0x1e>
 800749c:	0758      	lsls	r0, r3, #29
 800749e:	d512      	bpl.n	80074c6 <__swsetup_r+0x7a>
 80074a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074a2:	b141      	cbz	r1, 80074b6 <__swsetup_r+0x6a>
 80074a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074a8:	4299      	cmp	r1, r3
 80074aa:	d002      	beq.n	80074b2 <__swsetup_r+0x66>
 80074ac:	4630      	mov	r0, r6
 80074ae:	f7ff fd0f 	bl	8006ed0 <_free_r>
 80074b2:	2300      	movs	r3, #0
 80074b4:	6363      	str	r3, [r4, #52]	; 0x34
 80074b6:	89a3      	ldrh	r3, [r4, #12]
 80074b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80074bc:	81a3      	strh	r3, [r4, #12]
 80074be:	2300      	movs	r3, #0
 80074c0:	6063      	str	r3, [r4, #4]
 80074c2:	6923      	ldr	r3, [r4, #16]
 80074c4:	6023      	str	r3, [r4, #0]
 80074c6:	89a3      	ldrh	r3, [r4, #12]
 80074c8:	f043 0308 	orr.w	r3, r3, #8
 80074cc:	81a3      	strh	r3, [r4, #12]
 80074ce:	6923      	ldr	r3, [r4, #16]
 80074d0:	b94b      	cbnz	r3, 80074e6 <__swsetup_r+0x9a>
 80074d2:	89a3      	ldrh	r3, [r4, #12]
 80074d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80074d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074dc:	d003      	beq.n	80074e6 <__swsetup_r+0x9a>
 80074de:	4621      	mov	r1, r4
 80074e0:	4630      	mov	r0, r6
 80074e2:	f000 fa05 	bl	80078f0 <__smakebuf_r>
 80074e6:	89a0      	ldrh	r0, [r4, #12]
 80074e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80074ec:	f010 0301 	ands.w	r3, r0, #1
 80074f0:	d00a      	beq.n	8007508 <__swsetup_r+0xbc>
 80074f2:	2300      	movs	r3, #0
 80074f4:	60a3      	str	r3, [r4, #8]
 80074f6:	6963      	ldr	r3, [r4, #20]
 80074f8:	425b      	negs	r3, r3
 80074fa:	61a3      	str	r3, [r4, #24]
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	b943      	cbnz	r3, 8007512 <__swsetup_r+0xc6>
 8007500:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007504:	d1ba      	bne.n	800747c <__swsetup_r+0x30>
 8007506:	bd70      	pop	{r4, r5, r6, pc}
 8007508:	0781      	lsls	r1, r0, #30
 800750a:	bf58      	it	pl
 800750c:	6963      	ldrpl	r3, [r4, #20]
 800750e:	60a3      	str	r3, [r4, #8]
 8007510:	e7f4      	b.n	80074fc <__swsetup_r+0xb0>
 8007512:	2000      	movs	r0, #0
 8007514:	e7f7      	b.n	8007506 <__swsetup_r+0xba>
 8007516:	bf00      	nop
 8007518:	200000a0 	.word	0x200000a0
 800751c:	08008118 	.word	0x08008118
 8007520:	08008138 	.word	0x08008138
 8007524:	080080f8 	.word	0x080080f8

08007528 <abort>:
 8007528:	2006      	movs	r0, #6
 800752a:	b508      	push	{r3, lr}
 800752c:	f000 fa54 	bl	80079d8 <raise>
 8007530:	2001      	movs	r0, #1
 8007532:	f7f9 ff68 	bl	8001406 <_exit>
	...

08007538 <__sflush_r>:
 8007538:	898a      	ldrh	r2, [r1, #12]
 800753a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753c:	4605      	mov	r5, r0
 800753e:	0710      	lsls	r0, r2, #28
 8007540:	460c      	mov	r4, r1
 8007542:	d457      	bmi.n	80075f4 <__sflush_r+0xbc>
 8007544:	684b      	ldr	r3, [r1, #4]
 8007546:	2b00      	cmp	r3, #0
 8007548:	dc04      	bgt.n	8007554 <__sflush_r+0x1c>
 800754a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800754c:	2b00      	cmp	r3, #0
 800754e:	dc01      	bgt.n	8007554 <__sflush_r+0x1c>
 8007550:	2000      	movs	r0, #0
 8007552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007554:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007556:	2e00      	cmp	r6, #0
 8007558:	d0fa      	beq.n	8007550 <__sflush_r+0x18>
 800755a:	2300      	movs	r3, #0
 800755c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007560:	682f      	ldr	r7, [r5, #0]
 8007562:	602b      	str	r3, [r5, #0]
 8007564:	d032      	beq.n	80075cc <__sflush_r+0x94>
 8007566:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007568:	89a3      	ldrh	r3, [r4, #12]
 800756a:	075a      	lsls	r2, r3, #29
 800756c:	d505      	bpl.n	800757a <__sflush_r+0x42>
 800756e:	6863      	ldr	r3, [r4, #4]
 8007570:	1ac0      	subs	r0, r0, r3
 8007572:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007574:	b10b      	cbz	r3, 800757a <__sflush_r+0x42>
 8007576:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007578:	1ac0      	subs	r0, r0, r3
 800757a:	2300      	movs	r3, #0
 800757c:	4602      	mov	r2, r0
 800757e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007580:	4628      	mov	r0, r5
 8007582:	6a21      	ldr	r1, [r4, #32]
 8007584:	47b0      	blx	r6
 8007586:	1c43      	adds	r3, r0, #1
 8007588:	89a3      	ldrh	r3, [r4, #12]
 800758a:	d106      	bne.n	800759a <__sflush_r+0x62>
 800758c:	6829      	ldr	r1, [r5, #0]
 800758e:	291d      	cmp	r1, #29
 8007590:	d82c      	bhi.n	80075ec <__sflush_r+0xb4>
 8007592:	4a29      	ldr	r2, [pc, #164]	; (8007638 <__sflush_r+0x100>)
 8007594:	40ca      	lsrs	r2, r1
 8007596:	07d6      	lsls	r6, r2, #31
 8007598:	d528      	bpl.n	80075ec <__sflush_r+0xb4>
 800759a:	2200      	movs	r2, #0
 800759c:	6062      	str	r2, [r4, #4]
 800759e:	6922      	ldr	r2, [r4, #16]
 80075a0:	04d9      	lsls	r1, r3, #19
 80075a2:	6022      	str	r2, [r4, #0]
 80075a4:	d504      	bpl.n	80075b0 <__sflush_r+0x78>
 80075a6:	1c42      	adds	r2, r0, #1
 80075a8:	d101      	bne.n	80075ae <__sflush_r+0x76>
 80075aa:	682b      	ldr	r3, [r5, #0]
 80075ac:	b903      	cbnz	r3, 80075b0 <__sflush_r+0x78>
 80075ae:	6560      	str	r0, [r4, #84]	; 0x54
 80075b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075b2:	602f      	str	r7, [r5, #0]
 80075b4:	2900      	cmp	r1, #0
 80075b6:	d0cb      	beq.n	8007550 <__sflush_r+0x18>
 80075b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075bc:	4299      	cmp	r1, r3
 80075be:	d002      	beq.n	80075c6 <__sflush_r+0x8e>
 80075c0:	4628      	mov	r0, r5
 80075c2:	f7ff fc85 	bl	8006ed0 <_free_r>
 80075c6:	2000      	movs	r0, #0
 80075c8:	6360      	str	r0, [r4, #52]	; 0x34
 80075ca:	e7c2      	b.n	8007552 <__sflush_r+0x1a>
 80075cc:	6a21      	ldr	r1, [r4, #32]
 80075ce:	2301      	movs	r3, #1
 80075d0:	4628      	mov	r0, r5
 80075d2:	47b0      	blx	r6
 80075d4:	1c41      	adds	r1, r0, #1
 80075d6:	d1c7      	bne.n	8007568 <__sflush_r+0x30>
 80075d8:	682b      	ldr	r3, [r5, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d0c4      	beq.n	8007568 <__sflush_r+0x30>
 80075de:	2b1d      	cmp	r3, #29
 80075e0:	d001      	beq.n	80075e6 <__sflush_r+0xae>
 80075e2:	2b16      	cmp	r3, #22
 80075e4:	d101      	bne.n	80075ea <__sflush_r+0xb2>
 80075e6:	602f      	str	r7, [r5, #0]
 80075e8:	e7b2      	b.n	8007550 <__sflush_r+0x18>
 80075ea:	89a3      	ldrh	r3, [r4, #12]
 80075ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075f0:	81a3      	strh	r3, [r4, #12]
 80075f2:	e7ae      	b.n	8007552 <__sflush_r+0x1a>
 80075f4:	690f      	ldr	r7, [r1, #16]
 80075f6:	2f00      	cmp	r7, #0
 80075f8:	d0aa      	beq.n	8007550 <__sflush_r+0x18>
 80075fa:	0793      	lsls	r3, r2, #30
 80075fc:	bf18      	it	ne
 80075fe:	2300      	movne	r3, #0
 8007600:	680e      	ldr	r6, [r1, #0]
 8007602:	bf08      	it	eq
 8007604:	694b      	ldreq	r3, [r1, #20]
 8007606:	1bf6      	subs	r6, r6, r7
 8007608:	600f      	str	r7, [r1, #0]
 800760a:	608b      	str	r3, [r1, #8]
 800760c:	2e00      	cmp	r6, #0
 800760e:	dd9f      	ble.n	8007550 <__sflush_r+0x18>
 8007610:	4633      	mov	r3, r6
 8007612:	463a      	mov	r2, r7
 8007614:	4628      	mov	r0, r5
 8007616:	6a21      	ldr	r1, [r4, #32]
 8007618:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800761c:	47e0      	blx	ip
 800761e:	2800      	cmp	r0, #0
 8007620:	dc06      	bgt.n	8007630 <__sflush_r+0xf8>
 8007622:	89a3      	ldrh	r3, [r4, #12]
 8007624:	f04f 30ff 	mov.w	r0, #4294967295
 8007628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800762c:	81a3      	strh	r3, [r4, #12]
 800762e:	e790      	b.n	8007552 <__sflush_r+0x1a>
 8007630:	4407      	add	r7, r0
 8007632:	1a36      	subs	r6, r6, r0
 8007634:	e7ea      	b.n	800760c <__sflush_r+0xd4>
 8007636:	bf00      	nop
 8007638:	20400001 	.word	0x20400001

0800763c <_fflush_r>:
 800763c:	b538      	push	{r3, r4, r5, lr}
 800763e:	690b      	ldr	r3, [r1, #16]
 8007640:	4605      	mov	r5, r0
 8007642:	460c      	mov	r4, r1
 8007644:	b913      	cbnz	r3, 800764c <_fflush_r+0x10>
 8007646:	2500      	movs	r5, #0
 8007648:	4628      	mov	r0, r5
 800764a:	bd38      	pop	{r3, r4, r5, pc}
 800764c:	b118      	cbz	r0, 8007656 <_fflush_r+0x1a>
 800764e:	6983      	ldr	r3, [r0, #24]
 8007650:	b90b      	cbnz	r3, 8007656 <_fflush_r+0x1a>
 8007652:	f000 f887 	bl	8007764 <__sinit>
 8007656:	4b14      	ldr	r3, [pc, #80]	; (80076a8 <_fflush_r+0x6c>)
 8007658:	429c      	cmp	r4, r3
 800765a:	d11b      	bne.n	8007694 <_fflush_r+0x58>
 800765c:	686c      	ldr	r4, [r5, #4]
 800765e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d0ef      	beq.n	8007646 <_fflush_r+0xa>
 8007666:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007668:	07d0      	lsls	r0, r2, #31
 800766a:	d404      	bmi.n	8007676 <_fflush_r+0x3a>
 800766c:	0599      	lsls	r1, r3, #22
 800766e:	d402      	bmi.n	8007676 <_fflush_r+0x3a>
 8007670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007672:	f000 f915 	bl	80078a0 <__retarget_lock_acquire_recursive>
 8007676:	4628      	mov	r0, r5
 8007678:	4621      	mov	r1, r4
 800767a:	f7ff ff5d 	bl	8007538 <__sflush_r>
 800767e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007680:	4605      	mov	r5, r0
 8007682:	07da      	lsls	r2, r3, #31
 8007684:	d4e0      	bmi.n	8007648 <_fflush_r+0xc>
 8007686:	89a3      	ldrh	r3, [r4, #12]
 8007688:	059b      	lsls	r3, r3, #22
 800768a:	d4dd      	bmi.n	8007648 <_fflush_r+0xc>
 800768c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800768e:	f000 f908 	bl	80078a2 <__retarget_lock_release_recursive>
 8007692:	e7d9      	b.n	8007648 <_fflush_r+0xc>
 8007694:	4b05      	ldr	r3, [pc, #20]	; (80076ac <_fflush_r+0x70>)
 8007696:	429c      	cmp	r4, r3
 8007698:	d101      	bne.n	800769e <_fflush_r+0x62>
 800769a:	68ac      	ldr	r4, [r5, #8]
 800769c:	e7df      	b.n	800765e <_fflush_r+0x22>
 800769e:	4b04      	ldr	r3, [pc, #16]	; (80076b0 <_fflush_r+0x74>)
 80076a0:	429c      	cmp	r4, r3
 80076a2:	bf08      	it	eq
 80076a4:	68ec      	ldreq	r4, [r5, #12]
 80076a6:	e7da      	b.n	800765e <_fflush_r+0x22>
 80076a8:	08008118 	.word	0x08008118
 80076ac:	08008138 	.word	0x08008138
 80076b0:	080080f8 	.word	0x080080f8

080076b4 <std>:
 80076b4:	2300      	movs	r3, #0
 80076b6:	b510      	push	{r4, lr}
 80076b8:	4604      	mov	r4, r0
 80076ba:	e9c0 3300 	strd	r3, r3, [r0]
 80076be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076c2:	6083      	str	r3, [r0, #8]
 80076c4:	8181      	strh	r1, [r0, #12]
 80076c6:	6643      	str	r3, [r0, #100]	; 0x64
 80076c8:	81c2      	strh	r2, [r0, #14]
 80076ca:	6183      	str	r3, [r0, #24]
 80076cc:	4619      	mov	r1, r3
 80076ce:	2208      	movs	r2, #8
 80076d0:	305c      	adds	r0, #92	; 0x5c
 80076d2:	f7fc f985 	bl	80039e0 <memset>
 80076d6:	4b05      	ldr	r3, [pc, #20]	; (80076ec <std+0x38>)
 80076d8:	6224      	str	r4, [r4, #32]
 80076da:	6263      	str	r3, [r4, #36]	; 0x24
 80076dc:	4b04      	ldr	r3, [pc, #16]	; (80076f0 <std+0x3c>)
 80076de:	62a3      	str	r3, [r4, #40]	; 0x28
 80076e0:	4b04      	ldr	r3, [pc, #16]	; (80076f4 <std+0x40>)
 80076e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80076e4:	4b04      	ldr	r3, [pc, #16]	; (80076f8 <std+0x44>)
 80076e6:	6323      	str	r3, [r4, #48]	; 0x30
 80076e8:	bd10      	pop	{r4, pc}
 80076ea:	bf00      	nop
 80076ec:	08007a11 	.word	0x08007a11
 80076f0:	08007a33 	.word	0x08007a33
 80076f4:	08007a6b 	.word	0x08007a6b
 80076f8:	08007a8f 	.word	0x08007a8f

080076fc <_cleanup_r>:
 80076fc:	4901      	ldr	r1, [pc, #4]	; (8007704 <_cleanup_r+0x8>)
 80076fe:	f000 b8af 	b.w	8007860 <_fwalk_reent>
 8007702:	bf00      	nop
 8007704:	0800763d 	.word	0x0800763d

08007708 <__sfmoreglue>:
 8007708:	2268      	movs	r2, #104	; 0x68
 800770a:	b570      	push	{r4, r5, r6, lr}
 800770c:	1e4d      	subs	r5, r1, #1
 800770e:	4355      	muls	r5, r2
 8007710:	460e      	mov	r6, r1
 8007712:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007716:	f7ff fc43 	bl	8006fa0 <_malloc_r>
 800771a:	4604      	mov	r4, r0
 800771c:	b140      	cbz	r0, 8007730 <__sfmoreglue+0x28>
 800771e:	2100      	movs	r1, #0
 8007720:	e9c0 1600 	strd	r1, r6, [r0]
 8007724:	300c      	adds	r0, #12
 8007726:	60a0      	str	r0, [r4, #8]
 8007728:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800772c:	f7fc f958 	bl	80039e0 <memset>
 8007730:	4620      	mov	r0, r4
 8007732:	bd70      	pop	{r4, r5, r6, pc}

08007734 <__sfp_lock_acquire>:
 8007734:	4801      	ldr	r0, [pc, #4]	; (800773c <__sfp_lock_acquire+0x8>)
 8007736:	f000 b8b3 	b.w	80078a0 <__retarget_lock_acquire_recursive>
 800773a:	bf00      	nop
 800773c:	200005d5 	.word	0x200005d5

08007740 <__sfp_lock_release>:
 8007740:	4801      	ldr	r0, [pc, #4]	; (8007748 <__sfp_lock_release+0x8>)
 8007742:	f000 b8ae 	b.w	80078a2 <__retarget_lock_release_recursive>
 8007746:	bf00      	nop
 8007748:	200005d5 	.word	0x200005d5

0800774c <__sinit_lock_acquire>:
 800774c:	4801      	ldr	r0, [pc, #4]	; (8007754 <__sinit_lock_acquire+0x8>)
 800774e:	f000 b8a7 	b.w	80078a0 <__retarget_lock_acquire_recursive>
 8007752:	bf00      	nop
 8007754:	200005d6 	.word	0x200005d6

08007758 <__sinit_lock_release>:
 8007758:	4801      	ldr	r0, [pc, #4]	; (8007760 <__sinit_lock_release+0x8>)
 800775a:	f000 b8a2 	b.w	80078a2 <__retarget_lock_release_recursive>
 800775e:	bf00      	nop
 8007760:	200005d6 	.word	0x200005d6

08007764 <__sinit>:
 8007764:	b510      	push	{r4, lr}
 8007766:	4604      	mov	r4, r0
 8007768:	f7ff fff0 	bl	800774c <__sinit_lock_acquire>
 800776c:	69a3      	ldr	r3, [r4, #24]
 800776e:	b11b      	cbz	r3, 8007778 <__sinit+0x14>
 8007770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007774:	f7ff bff0 	b.w	8007758 <__sinit_lock_release>
 8007778:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800777c:	6523      	str	r3, [r4, #80]	; 0x50
 800777e:	4b13      	ldr	r3, [pc, #76]	; (80077cc <__sinit+0x68>)
 8007780:	4a13      	ldr	r2, [pc, #76]	; (80077d0 <__sinit+0x6c>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	62a2      	str	r2, [r4, #40]	; 0x28
 8007786:	42a3      	cmp	r3, r4
 8007788:	bf08      	it	eq
 800778a:	2301      	moveq	r3, #1
 800778c:	4620      	mov	r0, r4
 800778e:	bf08      	it	eq
 8007790:	61a3      	streq	r3, [r4, #24]
 8007792:	f000 f81f 	bl	80077d4 <__sfp>
 8007796:	6060      	str	r0, [r4, #4]
 8007798:	4620      	mov	r0, r4
 800779a:	f000 f81b 	bl	80077d4 <__sfp>
 800779e:	60a0      	str	r0, [r4, #8]
 80077a0:	4620      	mov	r0, r4
 80077a2:	f000 f817 	bl	80077d4 <__sfp>
 80077a6:	2200      	movs	r2, #0
 80077a8:	2104      	movs	r1, #4
 80077aa:	60e0      	str	r0, [r4, #12]
 80077ac:	6860      	ldr	r0, [r4, #4]
 80077ae:	f7ff ff81 	bl	80076b4 <std>
 80077b2:	2201      	movs	r2, #1
 80077b4:	2109      	movs	r1, #9
 80077b6:	68a0      	ldr	r0, [r4, #8]
 80077b8:	f7ff ff7c 	bl	80076b4 <std>
 80077bc:	2202      	movs	r2, #2
 80077be:	2112      	movs	r1, #18
 80077c0:	68e0      	ldr	r0, [r4, #12]
 80077c2:	f7ff ff77 	bl	80076b4 <std>
 80077c6:	2301      	movs	r3, #1
 80077c8:	61a3      	str	r3, [r4, #24]
 80077ca:	e7d1      	b.n	8007770 <__sinit+0xc>
 80077cc:	08007c60 	.word	0x08007c60
 80077d0:	080076fd 	.word	0x080076fd

080077d4 <__sfp>:
 80077d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d6:	4607      	mov	r7, r0
 80077d8:	f7ff ffac 	bl	8007734 <__sfp_lock_acquire>
 80077dc:	4b1e      	ldr	r3, [pc, #120]	; (8007858 <__sfp+0x84>)
 80077de:	681e      	ldr	r6, [r3, #0]
 80077e0:	69b3      	ldr	r3, [r6, #24]
 80077e2:	b913      	cbnz	r3, 80077ea <__sfp+0x16>
 80077e4:	4630      	mov	r0, r6
 80077e6:	f7ff ffbd 	bl	8007764 <__sinit>
 80077ea:	3648      	adds	r6, #72	; 0x48
 80077ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80077f0:	3b01      	subs	r3, #1
 80077f2:	d503      	bpl.n	80077fc <__sfp+0x28>
 80077f4:	6833      	ldr	r3, [r6, #0]
 80077f6:	b30b      	cbz	r3, 800783c <__sfp+0x68>
 80077f8:	6836      	ldr	r6, [r6, #0]
 80077fa:	e7f7      	b.n	80077ec <__sfp+0x18>
 80077fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007800:	b9d5      	cbnz	r5, 8007838 <__sfp+0x64>
 8007802:	4b16      	ldr	r3, [pc, #88]	; (800785c <__sfp+0x88>)
 8007804:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007808:	60e3      	str	r3, [r4, #12]
 800780a:	6665      	str	r5, [r4, #100]	; 0x64
 800780c:	f000 f847 	bl	800789e <__retarget_lock_init_recursive>
 8007810:	f7ff ff96 	bl	8007740 <__sfp_lock_release>
 8007814:	2208      	movs	r2, #8
 8007816:	4629      	mov	r1, r5
 8007818:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800781c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007820:	6025      	str	r5, [r4, #0]
 8007822:	61a5      	str	r5, [r4, #24]
 8007824:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007828:	f7fc f8da 	bl	80039e0 <memset>
 800782c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007830:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007834:	4620      	mov	r0, r4
 8007836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007838:	3468      	adds	r4, #104	; 0x68
 800783a:	e7d9      	b.n	80077f0 <__sfp+0x1c>
 800783c:	2104      	movs	r1, #4
 800783e:	4638      	mov	r0, r7
 8007840:	f7ff ff62 	bl	8007708 <__sfmoreglue>
 8007844:	4604      	mov	r4, r0
 8007846:	6030      	str	r0, [r6, #0]
 8007848:	2800      	cmp	r0, #0
 800784a:	d1d5      	bne.n	80077f8 <__sfp+0x24>
 800784c:	f7ff ff78 	bl	8007740 <__sfp_lock_release>
 8007850:	230c      	movs	r3, #12
 8007852:	603b      	str	r3, [r7, #0]
 8007854:	e7ee      	b.n	8007834 <__sfp+0x60>
 8007856:	bf00      	nop
 8007858:	08007c60 	.word	0x08007c60
 800785c:	ffff0001 	.word	0xffff0001

08007860 <_fwalk_reent>:
 8007860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007864:	4606      	mov	r6, r0
 8007866:	4688      	mov	r8, r1
 8007868:	2700      	movs	r7, #0
 800786a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800786e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007872:	f1b9 0901 	subs.w	r9, r9, #1
 8007876:	d505      	bpl.n	8007884 <_fwalk_reent+0x24>
 8007878:	6824      	ldr	r4, [r4, #0]
 800787a:	2c00      	cmp	r4, #0
 800787c:	d1f7      	bne.n	800786e <_fwalk_reent+0xe>
 800787e:	4638      	mov	r0, r7
 8007880:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007884:	89ab      	ldrh	r3, [r5, #12]
 8007886:	2b01      	cmp	r3, #1
 8007888:	d907      	bls.n	800789a <_fwalk_reent+0x3a>
 800788a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800788e:	3301      	adds	r3, #1
 8007890:	d003      	beq.n	800789a <_fwalk_reent+0x3a>
 8007892:	4629      	mov	r1, r5
 8007894:	4630      	mov	r0, r6
 8007896:	47c0      	blx	r8
 8007898:	4307      	orrs	r7, r0
 800789a:	3568      	adds	r5, #104	; 0x68
 800789c:	e7e9      	b.n	8007872 <_fwalk_reent+0x12>

0800789e <__retarget_lock_init_recursive>:
 800789e:	4770      	bx	lr

080078a0 <__retarget_lock_acquire_recursive>:
 80078a0:	4770      	bx	lr

080078a2 <__retarget_lock_release_recursive>:
 80078a2:	4770      	bx	lr

080078a4 <__swhatbuf_r>:
 80078a4:	b570      	push	{r4, r5, r6, lr}
 80078a6:	460e      	mov	r6, r1
 80078a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078ac:	4614      	mov	r4, r2
 80078ae:	2900      	cmp	r1, #0
 80078b0:	461d      	mov	r5, r3
 80078b2:	b096      	sub	sp, #88	; 0x58
 80078b4:	da08      	bge.n	80078c8 <__swhatbuf_r+0x24>
 80078b6:	2200      	movs	r2, #0
 80078b8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80078bc:	602a      	str	r2, [r5, #0]
 80078be:	061a      	lsls	r2, r3, #24
 80078c0:	d410      	bmi.n	80078e4 <__swhatbuf_r+0x40>
 80078c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078c6:	e00e      	b.n	80078e6 <__swhatbuf_r+0x42>
 80078c8:	466a      	mov	r2, sp
 80078ca:	f000 f907 	bl	8007adc <_fstat_r>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	dbf1      	blt.n	80078b6 <__swhatbuf_r+0x12>
 80078d2:	9a01      	ldr	r2, [sp, #4]
 80078d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80078d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80078dc:	425a      	negs	r2, r3
 80078de:	415a      	adcs	r2, r3
 80078e0:	602a      	str	r2, [r5, #0]
 80078e2:	e7ee      	b.n	80078c2 <__swhatbuf_r+0x1e>
 80078e4:	2340      	movs	r3, #64	; 0x40
 80078e6:	2000      	movs	r0, #0
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	b016      	add	sp, #88	; 0x58
 80078ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080078f0 <__smakebuf_r>:
 80078f0:	898b      	ldrh	r3, [r1, #12]
 80078f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80078f4:	079d      	lsls	r5, r3, #30
 80078f6:	4606      	mov	r6, r0
 80078f8:	460c      	mov	r4, r1
 80078fa:	d507      	bpl.n	800790c <__smakebuf_r+0x1c>
 80078fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007900:	6023      	str	r3, [r4, #0]
 8007902:	6123      	str	r3, [r4, #16]
 8007904:	2301      	movs	r3, #1
 8007906:	6163      	str	r3, [r4, #20]
 8007908:	b002      	add	sp, #8
 800790a:	bd70      	pop	{r4, r5, r6, pc}
 800790c:	466a      	mov	r2, sp
 800790e:	ab01      	add	r3, sp, #4
 8007910:	f7ff ffc8 	bl	80078a4 <__swhatbuf_r>
 8007914:	9900      	ldr	r1, [sp, #0]
 8007916:	4605      	mov	r5, r0
 8007918:	4630      	mov	r0, r6
 800791a:	f7ff fb41 	bl	8006fa0 <_malloc_r>
 800791e:	b948      	cbnz	r0, 8007934 <__smakebuf_r+0x44>
 8007920:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007924:	059a      	lsls	r2, r3, #22
 8007926:	d4ef      	bmi.n	8007908 <__smakebuf_r+0x18>
 8007928:	f023 0303 	bic.w	r3, r3, #3
 800792c:	f043 0302 	orr.w	r3, r3, #2
 8007930:	81a3      	strh	r3, [r4, #12]
 8007932:	e7e3      	b.n	80078fc <__smakebuf_r+0xc>
 8007934:	4b0d      	ldr	r3, [pc, #52]	; (800796c <__smakebuf_r+0x7c>)
 8007936:	62b3      	str	r3, [r6, #40]	; 0x28
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	6020      	str	r0, [r4, #0]
 800793c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007940:	81a3      	strh	r3, [r4, #12]
 8007942:	9b00      	ldr	r3, [sp, #0]
 8007944:	6120      	str	r0, [r4, #16]
 8007946:	6163      	str	r3, [r4, #20]
 8007948:	9b01      	ldr	r3, [sp, #4]
 800794a:	b15b      	cbz	r3, 8007964 <__smakebuf_r+0x74>
 800794c:	4630      	mov	r0, r6
 800794e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007952:	f000 f8d5 	bl	8007b00 <_isatty_r>
 8007956:	b128      	cbz	r0, 8007964 <__smakebuf_r+0x74>
 8007958:	89a3      	ldrh	r3, [r4, #12]
 800795a:	f023 0303 	bic.w	r3, r3, #3
 800795e:	f043 0301 	orr.w	r3, r3, #1
 8007962:	81a3      	strh	r3, [r4, #12]
 8007964:	89a0      	ldrh	r0, [r4, #12]
 8007966:	4305      	orrs	r5, r0
 8007968:	81a5      	strh	r5, [r4, #12]
 800796a:	e7cd      	b.n	8007908 <__smakebuf_r+0x18>
 800796c:	080076fd 	.word	0x080076fd

08007970 <__malloc_lock>:
 8007970:	4801      	ldr	r0, [pc, #4]	; (8007978 <__malloc_lock+0x8>)
 8007972:	f7ff bf95 	b.w	80078a0 <__retarget_lock_acquire_recursive>
 8007976:	bf00      	nop
 8007978:	200005d4 	.word	0x200005d4

0800797c <__malloc_unlock>:
 800797c:	4801      	ldr	r0, [pc, #4]	; (8007984 <__malloc_unlock+0x8>)
 800797e:	f7ff bf90 	b.w	80078a2 <__retarget_lock_release_recursive>
 8007982:	bf00      	nop
 8007984:	200005d4 	.word	0x200005d4

08007988 <_raise_r>:
 8007988:	291f      	cmp	r1, #31
 800798a:	b538      	push	{r3, r4, r5, lr}
 800798c:	4604      	mov	r4, r0
 800798e:	460d      	mov	r5, r1
 8007990:	d904      	bls.n	800799c <_raise_r+0x14>
 8007992:	2316      	movs	r3, #22
 8007994:	6003      	str	r3, [r0, #0]
 8007996:	f04f 30ff 	mov.w	r0, #4294967295
 800799a:	bd38      	pop	{r3, r4, r5, pc}
 800799c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800799e:	b112      	cbz	r2, 80079a6 <_raise_r+0x1e>
 80079a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079a4:	b94b      	cbnz	r3, 80079ba <_raise_r+0x32>
 80079a6:	4620      	mov	r0, r4
 80079a8:	f000 f830 	bl	8007a0c <_getpid_r>
 80079ac:	462a      	mov	r2, r5
 80079ae:	4601      	mov	r1, r0
 80079b0:	4620      	mov	r0, r4
 80079b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079b6:	f000 b817 	b.w	80079e8 <_kill_r>
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d00a      	beq.n	80079d4 <_raise_r+0x4c>
 80079be:	1c59      	adds	r1, r3, #1
 80079c0:	d103      	bne.n	80079ca <_raise_r+0x42>
 80079c2:	2316      	movs	r3, #22
 80079c4:	6003      	str	r3, [r0, #0]
 80079c6:	2001      	movs	r0, #1
 80079c8:	e7e7      	b.n	800799a <_raise_r+0x12>
 80079ca:	2400      	movs	r4, #0
 80079cc:	4628      	mov	r0, r5
 80079ce:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80079d2:	4798      	blx	r3
 80079d4:	2000      	movs	r0, #0
 80079d6:	e7e0      	b.n	800799a <_raise_r+0x12>

080079d8 <raise>:
 80079d8:	4b02      	ldr	r3, [pc, #8]	; (80079e4 <raise+0xc>)
 80079da:	4601      	mov	r1, r0
 80079dc:	6818      	ldr	r0, [r3, #0]
 80079de:	f7ff bfd3 	b.w	8007988 <_raise_r>
 80079e2:	bf00      	nop
 80079e4:	200000a0 	.word	0x200000a0

080079e8 <_kill_r>:
 80079e8:	b538      	push	{r3, r4, r5, lr}
 80079ea:	2300      	movs	r3, #0
 80079ec:	4d06      	ldr	r5, [pc, #24]	; (8007a08 <_kill_r+0x20>)
 80079ee:	4604      	mov	r4, r0
 80079f0:	4608      	mov	r0, r1
 80079f2:	4611      	mov	r1, r2
 80079f4:	602b      	str	r3, [r5, #0]
 80079f6:	f7f9 fcf6 	bl	80013e6 <_kill>
 80079fa:	1c43      	adds	r3, r0, #1
 80079fc:	d102      	bne.n	8007a04 <_kill_r+0x1c>
 80079fe:	682b      	ldr	r3, [r5, #0]
 8007a00:	b103      	cbz	r3, 8007a04 <_kill_r+0x1c>
 8007a02:	6023      	str	r3, [r4, #0]
 8007a04:	bd38      	pop	{r3, r4, r5, pc}
 8007a06:	bf00      	nop
 8007a08:	200005d8 	.word	0x200005d8

08007a0c <_getpid_r>:
 8007a0c:	f7f9 bce4 	b.w	80013d8 <_getpid>

08007a10 <__sread>:
 8007a10:	b510      	push	{r4, lr}
 8007a12:	460c      	mov	r4, r1
 8007a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a18:	f000 f894 	bl	8007b44 <_read_r>
 8007a1c:	2800      	cmp	r0, #0
 8007a1e:	bfab      	itete	ge
 8007a20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a22:	89a3      	ldrhlt	r3, [r4, #12]
 8007a24:	181b      	addge	r3, r3, r0
 8007a26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a2a:	bfac      	ite	ge
 8007a2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a2e:	81a3      	strhlt	r3, [r4, #12]
 8007a30:	bd10      	pop	{r4, pc}

08007a32 <__swrite>:
 8007a32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a36:	461f      	mov	r7, r3
 8007a38:	898b      	ldrh	r3, [r1, #12]
 8007a3a:	4605      	mov	r5, r0
 8007a3c:	05db      	lsls	r3, r3, #23
 8007a3e:	460c      	mov	r4, r1
 8007a40:	4616      	mov	r6, r2
 8007a42:	d505      	bpl.n	8007a50 <__swrite+0x1e>
 8007a44:	2302      	movs	r3, #2
 8007a46:	2200      	movs	r2, #0
 8007a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a4c:	f000 f868 	bl	8007b20 <_lseek_r>
 8007a50:	89a3      	ldrh	r3, [r4, #12]
 8007a52:	4632      	mov	r2, r6
 8007a54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a58:	81a3      	strh	r3, [r4, #12]
 8007a5a:	4628      	mov	r0, r5
 8007a5c:	463b      	mov	r3, r7
 8007a5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a66:	f000 b817 	b.w	8007a98 <_write_r>

08007a6a <__sseek>:
 8007a6a:	b510      	push	{r4, lr}
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a72:	f000 f855 	bl	8007b20 <_lseek_r>
 8007a76:	1c43      	adds	r3, r0, #1
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	bf15      	itete	ne
 8007a7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007a7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007a82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007a86:	81a3      	strheq	r3, [r4, #12]
 8007a88:	bf18      	it	ne
 8007a8a:	81a3      	strhne	r3, [r4, #12]
 8007a8c:	bd10      	pop	{r4, pc}

08007a8e <__sclose>:
 8007a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a92:	f000 b813 	b.w	8007abc <_close_r>
	...

08007a98 <_write_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	4611      	mov	r1, r2
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	4d05      	ldr	r5, [pc, #20]	; (8007ab8 <_write_r+0x20>)
 8007aa4:	602a      	str	r2, [r5, #0]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	f7f9 fcd4 	bl	8001454 <_write>
 8007aac:	1c43      	adds	r3, r0, #1
 8007aae:	d102      	bne.n	8007ab6 <_write_r+0x1e>
 8007ab0:	682b      	ldr	r3, [r5, #0]
 8007ab2:	b103      	cbz	r3, 8007ab6 <_write_r+0x1e>
 8007ab4:	6023      	str	r3, [r4, #0]
 8007ab6:	bd38      	pop	{r3, r4, r5, pc}
 8007ab8:	200005d8 	.word	0x200005d8

08007abc <_close_r>:
 8007abc:	b538      	push	{r3, r4, r5, lr}
 8007abe:	2300      	movs	r3, #0
 8007ac0:	4d05      	ldr	r5, [pc, #20]	; (8007ad8 <_close_r+0x1c>)
 8007ac2:	4604      	mov	r4, r0
 8007ac4:	4608      	mov	r0, r1
 8007ac6:	602b      	str	r3, [r5, #0]
 8007ac8:	f7f9 fce0 	bl	800148c <_close>
 8007acc:	1c43      	adds	r3, r0, #1
 8007ace:	d102      	bne.n	8007ad6 <_close_r+0x1a>
 8007ad0:	682b      	ldr	r3, [r5, #0]
 8007ad2:	b103      	cbz	r3, 8007ad6 <_close_r+0x1a>
 8007ad4:	6023      	str	r3, [r4, #0]
 8007ad6:	bd38      	pop	{r3, r4, r5, pc}
 8007ad8:	200005d8 	.word	0x200005d8

08007adc <_fstat_r>:
 8007adc:	b538      	push	{r3, r4, r5, lr}
 8007ade:	2300      	movs	r3, #0
 8007ae0:	4d06      	ldr	r5, [pc, #24]	; (8007afc <_fstat_r+0x20>)
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	4608      	mov	r0, r1
 8007ae6:	4611      	mov	r1, r2
 8007ae8:	602b      	str	r3, [r5, #0]
 8007aea:	f7f9 fcda 	bl	80014a2 <_fstat>
 8007aee:	1c43      	adds	r3, r0, #1
 8007af0:	d102      	bne.n	8007af8 <_fstat_r+0x1c>
 8007af2:	682b      	ldr	r3, [r5, #0]
 8007af4:	b103      	cbz	r3, 8007af8 <_fstat_r+0x1c>
 8007af6:	6023      	str	r3, [r4, #0]
 8007af8:	bd38      	pop	{r3, r4, r5, pc}
 8007afa:	bf00      	nop
 8007afc:	200005d8 	.word	0x200005d8

08007b00 <_isatty_r>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	2300      	movs	r3, #0
 8007b04:	4d05      	ldr	r5, [pc, #20]	; (8007b1c <_isatty_r+0x1c>)
 8007b06:	4604      	mov	r4, r0
 8007b08:	4608      	mov	r0, r1
 8007b0a:	602b      	str	r3, [r5, #0]
 8007b0c:	f7f9 fcd8 	bl	80014c0 <_isatty>
 8007b10:	1c43      	adds	r3, r0, #1
 8007b12:	d102      	bne.n	8007b1a <_isatty_r+0x1a>
 8007b14:	682b      	ldr	r3, [r5, #0]
 8007b16:	b103      	cbz	r3, 8007b1a <_isatty_r+0x1a>
 8007b18:	6023      	str	r3, [r4, #0]
 8007b1a:	bd38      	pop	{r3, r4, r5, pc}
 8007b1c:	200005d8 	.word	0x200005d8

08007b20 <_lseek_r>:
 8007b20:	b538      	push	{r3, r4, r5, lr}
 8007b22:	4604      	mov	r4, r0
 8007b24:	4608      	mov	r0, r1
 8007b26:	4611      	mov	r1, r2
 8007b28:	2200      	movs	r2, #0
 8007b2a:	4d05      	ldr	r5, [pc, #20]	; (8007b40 <_lseek_r+0x20>)
 8007b2c:	602a      	str	r2, [r5, #0]
 8007b2e:	461a      	mov	r2, r3
 8007b30:	f7f9 fcd0 	bl	80014d4 <_lseek>
 8007b34:	1c43      	adds	r3, r0, #1
 8007b36:	d102      	bne.n	8007b3e <_lseek_r+0x1e>
 8007b38:	682b      	ldr	r3, [r5, #0]
 8007b3a:	b103      	cbz	r3, 8007b3e <_lseek_r+0x1e>
 8007b3c:	6023      	str	r3, [r4, #0]
 8007b3e:	bd38      	pop	{r3, r4, r5, pc}
 8007b40:	200005d8 	.word	0x200005d8

08007b44 <_read_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	4604      	mov	r4, r0
 8007b48:	4608      	mov	r0, r1
 8007b4a:	4611      	mov	r1, r2
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	4d05      	ldr	r5, [pc, #20]	; (8007b64 <_read_r+0x20>)
 8007b50:	602a      	str	r2, [r5, #0]
 8007b52:	461a      	mov	r2, r3
 8007b54:	f7f9 fc61 	bl	800141a <_read>
 8007b58:	1c43      	adds	r3, r0, #1
 8007b5a:	d102      	bne.n	8007b62 <_read_r+0x1e>
 8007b5c:	682b      	ldr	r3, [r5, #0]
 8007b5e:	b103      	cbz	r3, 8007b62 <_read_r+0x1e>
 8007b60:	6023      	str	r3, [r4, #0]
 8007b62:	bd38      	pop	{r3, r4, r5, pc}
 8007b64:	200005d8 	.word	0x200005d8

08007b68 <_init>:
 8007b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6a:	bf00      	nop
 8007b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b6e:	bc08      	pop	{r3}
 8007b70:	469e      	mov	lr, r3
 8007b72:	4770      	bx	lr

08007b74 <_fini>:
 8007b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b76:	bf00      	nop
 8007b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b7a:	bc08      	pop	{r3}
 8007b7c:	469e      	mov	lr, r3
 8007b7e:	4770      	bx	lr
