$date
	Mon Dec 23 22:41:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipelined_multiplier $end
$var wire 128 ! result [127:0] $end
$var reg 64 " a [63:0] $end
$var reg 64 # b [63:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 64 & a [63:0] $end
$var wire 64 ' b [63:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 128 ( result [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
0$
b0 #
b0 "
b0 !
$end
#5
1$
#10
0$
b1010 #
b1010 '
b1111 "
b1111 &
0%
#15
1$
#20
0$
#25
bx !
bx (
1$
#30
0$
#35
1$
#40
0$
#45
b0 !
b0 (
1$
#50
0$
b111010110111100110100010110001 #
b111010110111100110100010110001 '
b111010110111100110100010101 "
b111010110111100110100010101 &
#55
b10010110 !
b10010110 (
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
b10011100001111 #
b10011100001111 '
b0 "
b0 &
#95
b110110001001100010001010011111011111111110101001110000101 !
b110110001001100010001010011111011111111110101001110000101 (
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
b1 #
b1 '
b1111111111111111111111111111111111111111111111111111111111111111 "
b1111111111111111111111111111111111111111111111111111111111111111 &
#135
b0 !
b0 (
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
