
*** Running vivado
    with args -log RIU_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RIU_TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RIU_TOP.tcl -notrace
Command: synth_design -top RIU_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 369.453 ; gain = 100.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RIU_TOP' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RIU_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Eliminate_Shaking' [D:/Data/Vivado/RGB/RGB.srcs/sources_1/new/Eliminate_Shaking.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/divider.v:23]
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter N bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Eliminate_Shaking' (2#1) [D:/Data/Vivado/RGB/RGB.srcs/sources_1/new/Eliminate_Shaking.v:23]
INFO: [Synth 8-6157] synthesizing module 'FD_TOP' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/FD_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCM' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCM' (3#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [D:/Data/Vivado/RIU/RIU.runs/synth_1/.Xil/Vivado-18516-DESKTOP-1SAUHT5/realtime/IM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IM' (4#1) [D:/Data/Vivado/RIU/RIU.runs/synth_1/.Xil/Vivado-18516-DESKTOP-1SAUHT5/realtime/IM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (5#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID1' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:23]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:47]
WARNING: [Synth 8-567] referenced signal 'funct3' should be on the sensitivity list [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (6#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/FD_TOP.v:45]
INFO: [Synth 8-6155] done synthesizing module 'FD_TOP' (7#1) [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/FD_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/CU.v:23]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'ID2' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/ID2.v:23]
WARNING: [Synth 8-3848] Net ST in module/entity ID2 does not have driver. [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/ID2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (8#1) [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/ID2.v:23]
WARNING: [Synth 8-350] instance 'id2' of module 'ID2' requires 13 connections, but only 12 given [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/CU.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/CU.v:140]
INFO: [Synth 8-6155] done synthesizing module 'CU' (9#1) [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/CU.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF_top' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RF_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/Data/Vivado/Register_File/Register_File.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (10#1) [D:/Data/Vivado/Register_File/Register_File.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterF' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/RegisterF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterF' (11#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/RegisterF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF_top' (12#1) [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RF_top.v:23]
WARNING: [Synth 8-350] instance 'rf' of module 'RF_top' requires 11 connections, but only 10 given [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RIU_TOP.v:83]
INFO: [Synth 8-6157] synthesizing module 'ALU_TOPP' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/ALU_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FlagU' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/FlagU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FlagU' (14#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/FlagU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_TOPP' (15#1) [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/ALU_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'DM' [D:/Data/Vivado/RIU/RIU.runs/synth_1/.Xil/Vivado-18516-DESKTOP-1SAUHT5/realtime/DM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DM' (16#1) [D:/Data/Vivado/RIU/RIU.runs/synth_1/.Xil/Vivado-18516-DESKTOP-1SAUHT5/realtime/DM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (6) of module 'DM' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RIU_TOP.v:111]
INFO: [Synth 8-6157] synthesizing module 'NumberDisplay' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'NumberDisplayOne' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplayOne.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NumberDisplayOne' (17#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplayOne.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/divider.v:23]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter N bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (17#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NumberDisplay' (18#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RIU_TOP' (19#1) [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RIU_TOP.v:23]
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[3]
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[2]
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[1]
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[0]
WARNING: [Synth 8-3331] design ID2 has unconnected port ST[2]
WARNING: [Synth 8-3331] design ID2 has unconnected port ST[1]
WARNING: [Synth 8-3331] design ID2 has unconnected port ST[0]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[6]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[4]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[3]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[2]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[1]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 424.883 ; gain = 156.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 424.883 ; gain = 156.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 424.883 ; gain = 156.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Data/Vivado/RIU/RIU.srcs/sources_1/ip/IM/IM/IM_in_context.xdc] for cell 'fd/im'
Finished Parsing XDC File [d:/Data/Vivado/RIU/RIU.srcs/sources_1/ip/IM/IM/IM_in_context.xdc] for cell 'fd/im'
Parsing XDC File [d:/Data/Vivado/RIU/RIU.srcs/sources_1/ip/DM/DM/DM_in_context.xdc] for cell 'dm'
Finished Parsing XDC File [d:/Data/Vivado/RIU/RIU.srcs/sources_1/ip/DM/DM/DM_in_context.xdc] for cell 'dm'
Parsing XDC File [D:/Data/Vivado/RIU/RIU.srcs/constrs_1/new/RIU.xdc]
Finished Parsing XDC File [D:/Data/Vivado/RIU/RIU.srcs/constrs_1/new/RIU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Data/Vivado/RIU/RIU.srcs/constrs_1/new/RIU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RIU_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RIU_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.340 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.340 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 776.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 776.340 ; gain = 507.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 776.340 ; gain = 507.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fd/im. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 776.340 ; gain = 507.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'Eliminate_Shaking'
INFO: [Synth 8-5544] ROM "ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'IR_Write_reg' into 'PC0_Write_reg' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/CU.v:130]
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_Write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_OP_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_data_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "REG_Files_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "FR0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'NumberDisplay'
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                           000001 |                              000
                      S1 |                           000010 |                              001
                      S3 |                           000100 |                              011
                      S4 |                           001000 |                              100
                      S5 |                           010000 |                              101
                      S2 |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'one-hot' in module 'Eliminate_Shaking'
WARNING: [Synth 8-327] inferring latch for variable 'PCin_reg' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/FD_TOP.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_OP_reg' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/ID2.v:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                             0000 |                             0000
                      S1 |                             0001 |                             0001
                      S2 |                             0010 |                             0010
                      S3 |                             0011 |                             0011
                      S5 |                             0100 |                             0101
                      S4 |                             0101 |                             0100
                      S7 |                             0110 |                             0111
                      S8 |                             0111 |                             1000
                      S9 |                             1000 |                             1001
                     S10 |                             1001 |                             1010
                     S12 |                             1010 |                             1100
                     S13 |                             1011 |                             1101
                     S14 |                             1100 |                             1110
                      S6 |                             1101 |                             0110
                     S11 |                             1110 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'NumberDisplay'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RIU_TOP.v:137]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 776.340 ; gain = 507.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 4     
	  26 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	  16 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RIU_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module Eliminate_Shaking 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module PCM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ID1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
Module FD_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ID2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module CU 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 4     
	  26 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module RegisterF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
Module FlagU 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module NumberDisplay 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "flagu/FR0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[3]
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[2]
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[1]
WARNING: [Synth 8-3331] design RF_top has unconnected port ALU_OP[0]
WARNING: [Synth 8-3331] design CU has unconnected port funct7[6]
WARNING: [Synth 8-3331] design CU has unconnected port funct7[4]
WARNING: [Synth 8-3331] design CU has unconnected port funct7[3]
WARNING: [Synth 8-3331] design CU has unconnected port funct7[2]
WARNING: [Synth 8-3331] design CU has unconnected port funct7[1]
WARNING: [Synth 8-3331] design CU has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 776.340 ; gain = 507.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 776.340 ; gain = 507.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 776.340 ; gain = 507.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf/Rf/REG_Files_reg[0][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DM            |         1|
|2     |IM            |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DM     |     1|
|2     |IM     |     1|
|3     |BUFG   |     4|
|4     |CARRY4 |    56|
|5     |LUT1   |    14|
|6     |LUT2   |   130|
|7     |LUT3   |   122|
|8     |LUT4   |   138|
|9     |LUT5   |   264|
|10    |LUT6   |  1031|
|11    |MUXF7  |   260|
|12    |FDCE   |  1246|
|13    |FDRE   |    79|
|14    |FDSE   |     8|
|15    |LD     |    68|
|16    |IBUF   |     5|
|17    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+------------------------+------+
|      |Instance                 |Module                  |Cells |
+------+-------------------------+------------------------+------+
|1     |top                      |                        |  3513|
|2     |  alu                    |ALU_TOPP                |    52|
|3     |    Rf                   |RegisterF_4             |    32|
|4     |    alu                  |ALU                     |    16|
|5     |    flagu                |FlagU                   |     4|
|6     |  ES1                    |Eliminate_Shaking       |    59|
|7     |    div                  |divider_5               |    35|
|8     |  ES2                    |Eliminate_Shaking_0     |    49|
|9     |    div                  |divider                 |    35|
|10    |  NP                     |NumberDisplay           |    76|
|11    |    MHztoKHz             |divider__parameterized0 |    31|
|12    |    NumberDisplayOne_uut |NumberDisplayOne        |     7|
|13    |  cu                     |CU                      |   233|
|14    |    id2                  |ID2                     |     8|
|15    |  fd                     |FD_TOP                  |   701|
|16    |    ir                   |IR                      |   556|
|17    |    pc0m                 |PCM                     |    40|
|18    |    pcm                  |PCM_3                   |    41|
|19    |  mdr                    |RegisterF               |    32|
|20    |  rf                     |RF_top                  |  2213|
|21    |    RA                   |RegisterF_1             |   353|
|22    |    RB                   |RegisterF_2             |    36|
|23    |    Rf                   |RF                      |  1824|
+------+-------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 835.996 ; gain = 216.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 835.996 ; gain = 567.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 835.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  LD => LDCE: 68 instances

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 835.996 ; gain = 567.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Data/Vivado/RIU/RIU.runs/synth_1/RIU_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RIU_TOP_utilization_synth.rpt -pb RIU_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 18 19:29:52 2022...
