#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
	VCLK_VDD_INT = DFS_VCLK_TYPE,
	VCLK_VDD_CPU,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,


/* SPECIAL VCLK*/
	VCLK_MUX_CLK_APM_I3C = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
	VCLK_CLKCMU_APM_BUS,
	VCLK_MUX_CLK_AUD_UAIF0,
	VCLK_MUX_CLK_CHUB_TIMER_FCLK,
	VCLK_CLK_CMGP_ADC,
	VCLK_MUX_CLK_CMU_CMUREF,
	VCLK_MUX_CLK_HSI_RTC,
	VCLK_MUX_CLKCMU_MIF_BUSP,
	VCLK_MUX_CLKCMU_CPUCL1_DBG,
	VCLK_DIV_CLK_CHUB_DMIC_IF_DIV2,
	VCLK_DIV_CLK_CHUB_DMIC,
	VCLK_DIV_CLK_CMGP_USI_CMGP0,
	VCLK_DIV_CLK_CMGP_USI_CMGP1,
	VCLK_AP2CP_SHARED0_PLL_CLK,
	VCLK_DIV_CLK_CPUCL0_CMUREF,
	VCLK_DIV_CLK_CLUSTER0_ATCLK,
	VCLK_DIV_CLK_CPUCL1_CMUREF,
	VCLK_DIV_CLK_CLUSTER1_PERIPHCLK,
	VCLK_CLKCMU_PERI_IP,
	VCLK_DIV_CLK_PERI_SPI_0,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),


/* COMMON VCLK*/
	VCLK_BLK_AUD = (MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE,
	VCLK_BLK_CMU,
	VCLK_BLK_APM,
	VCLK_BLK_CHUB,
	VCLK_BLK_CORE,
	VCLK_BLK_CPUCL0,
	VCLK_BLK_CPUCL1,
	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),


/* GATE VCLK*/
	VCLK_IP_LHM_AXI_P_APM = (MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE,
	VCLK_IP_LHS_AXI_D_APM,
	VCLK_IP_MAILBOX_APM_AP,
	VCLK_IP_MAILBOX_APM_CP,
	VCLK_IP_MAILBOX_APM_GNSS,
	VCLK_IP_MAILBOX_APM_WLBT,
	VCLK_IP_SYSREG_APM,
	VCLK_IP_APBIF_PMU_ALIVE,
	VCLK_IP_APBIF_GPIO_ALIVE,
	VCLK_IP_APM_CMU_APM,
	VCLK_IP_APBIF_TOP_RTC,
	VCLK_IP_INTMEM,
	VCLK_IP_LHM_AXI_C_MODEM,
	VCLK_IP_LHM_AXI_C_GNSS,
	VCLK_IP_MAILBOX_AP_CP,
	VCLK_IP_MAILBOX_AP_CP_S,
	VCLK_IP_MAILBOX_AP_GNSS,
	VCLK_IP_MAILBOX_AP_WLBT,
	VCLK_IP_MAILBOX_WLBT_CHUB,
	VCLK_IP_MAILBOX_WLBT_ABOX,
	VCLK_IP_PMU_INTR_GEN,
	VCLK_IP_LHM_AXI_C_WLBT,
	VCLK_IP_XIU_DP_APM,
	VCLK_IP_MAILBOX_CP_GNSS,
	VCLK_IP_MAILBOX_CP_WLBT,
	VCLK_IP_SPEEDY_APM,
	VCLK_IP_GREBEINTEGRATION,
	VCLK_IP_LHM_AXI_C_CHUB,
	VCLK_IP_LHS_AXI_LP_CHUB,
	VCLK_IP_MAILBOX_CP_CHUB,
	VCLK_IP_MAILBOX_GNSS_CHUB,
	VCLK_IP_MAILBOX_GNSS_WLBT,
	VCLK_IP_MAILBOX_APM_CHUB,
	VCLK_IP_MAILBOX_AP_CHUB,
	VCLK_IP_D_TZPC_APM,
	VCLK_IP_WDT_APM,
	VCLK_IP_APBIF_RTC,
	VCLK_IP_ROM_CRC32_HOST,
	VCLK_IP_I3C_APM_PMIC,
	VCLK_IP_AUD_CMU_AUD,
	VCLK_IP_LHS_AXI_D_AUD,
	VCLK_IP_PPMU_AUD,
	VCLK_IP_SYSMMU_AUD,
	VCLK_IP_PERI_AXI_ASB,
	VCLK_IP_AXI_US_32TO128,
	VCLK_IP_WDT_AUD,
	VCLK_IP_ABOX,
	VCLK_IP_AD_APB_SYSMMU_AUD,
	VCLK_IP_DFTMUX_AUD,
	VCLK_IP_AD_APB_SYSMMU_AUD_S,
	VCLK_IP_LHM_AXI_P_AUD,
	VCLK_IP_SYSREG_AUD,
	VCLK_IP_GPIO_AUD,
	VCLK_IP_D_TZPC_AUD,
	VCLK_IP_CHUB_CMU_CHUB,
	VCLK_IP_BAAW_D_CHUB,
	VCLK_IP_BAAW_C_CHUB,
	VCLK_IP_CM4_CHUB,
	VCLK_IP_LHM_AXI_LP_CHUB,
	VCLK_IP_LHM_AXI_P_CHUB,
	VCLK_IP_LHS_AXI_D_CHUB,
	VCLK_IP_LHS_AXI_C_CHUB,
	VCLK_IP_PWM_CHUB,
	VCLK_IP_SWEEPER_D_CHUB,
	VCLK_IP_SWEEPER_C_CHUB,
	VCLK_IP_SYSREG_CHUB,
	VCLK_IP_TIMER_CHUB,
	VCLK_IP_WDT_CHUB,
	VCLK_IP_AHB_BUSMATRIX_CHUB,
	VCLK_IP_D_TZPC_CHUB,
	VCLK_IP_BPS_AXI_LP_CHUB,
	VCLK_IP_BPS_AXI_P_CHUB,
	VCLK_IP_XHB_P_CHUB,
	VCLK_IP_XHB_LP_CHUB,
	VCLK_IP_DMIC_AHB0,
	VCLK_IP_DMIC_IF,
	VCLK_IP_U_DMIC_CLK_SCAN_MUX,
	VCLK_IP_HWACG_SYS_DMIC0,
	VCLK_IP_CMGP_CMU_CMGP,
	VCLK_IP_SYSREG_CMGP2CP,
	VCLK_IP_SYSREG_CMGP2GNSS,
	VCLK_IP_SYSREG_CMGP2WLBT,
	VCLK_IP_GPIO_CMGP,
	VCLK_IP_SYSREG_CMGP,
	VCLK_IP_SYSREG_CMGP2CHUB,
	VCLK_IP_SYSREG_CMGP2PMU_CHUB,
	VCLK_IP_SYSREG_CMGP2PMU_AP,
	VCLK_IP_D_TZPC_CMGP,
	VCLK_IP_USI_CMGP0,
	VCLK_IP_USI_CMGP1,
	VCLK_IP_ADC_CMGP,
	VCLK_IP_OTP,
	VCLK_IP_AD_APB_PDMA0,
	VCLK_IP_AD_APB_SPDMA,
	VCLK_IP_AD_AXI_GIC,
	VCLK_IP_BAAW_P_GNSS,
	VCLK_IP_BAAW_P_CHUB,
	VCLK_IP_BAAW_P_MODEM,
	VCLK_IP_BAAW_P_WLBT,
	VCLK_IP_GIC,
	VCLK_IP_LHM_AXI_D0_IS,
	VCLK_IP_LHM_AXI_D_MFCMSCL,
	VCLK_IP_LHM_AXI_D_DPU,
	VCLK_IP_LHM_AXI_D_HSI,
	VCLK_IP_LHM_AXI_D0_MODEM,
	VCLK_IP_LHM_AXI_D1_MODEM,
	VCLK_IP_LHM_AXI_D_AUD,
	VCLK_IP_LHM_AXI_D_APM,
	VCLK_IP_LHM_AXI_D_CHUB,
	VCLK_IP_LHM_AXI_G_CSSYS,
	VCLK_IP_LHM_AXI_D_GNSS,
	VCLK_IP_LHM_AXI_D_WLBT,
	VCLK_IP_LHS_AXI_P_APM,
	VCLK_IP_LHS_AXI_P_CHUB,
	VCLK_IP_LHS_AXI_P_CPUCL0,
	VCLK_IP_LHS_AXI_P_DPU,
	VCLK_IP_LHS_AXI_P_HSI,
	VCLK_IP_LHS_AXI_P_GNSS,
	VCLK_IP_LHS_AXI_P_IS,
	VCLK_IP_LHS_AXI_P_MFCMSCL,
	VCLK_IP_LHS_AXI_P_MODEM,
	VCLK_IP_LHS_AXI_P_PERI,
	VCLK_IP_LHS_AXI_P_WLBT,
	VCLK_IP_PDMA_CORE,
	VCLK_IP_SFR_APBIF_CMU_TOPC,
	VCLK_IP_SPDMA_CORE,
	VCLK_IP_SYSREG_CORE,
	VCLK_IP_TREX_D_CORE,
	VCLK_IP_TREX_P_CORE,
	VCLK_IP_XIU_D_CORE,
	VCLK_IP_D_TZPC_CORE,
	VCLK_IP_LHM_AXI_D_G3D,
	VCLK_IP_CORE_CMU_CORE,
	VCLK_IP_LHS_AXI_P_G3D,
	VCLK_IP_LHS_AXI_D0_MIF_RT,
	VCLK_IP_LHS_AXI_D0_MIF_NRT,
	VCLK_IP_LHS_AXI_D1_MIF_RT,
	VCLK_IP_LHS_AXI_D1_MIF_NRT,
	VCLK_IP_LHS_AXI_P_MIF0,
	VCLK_IP_LHS_AXI_P_MIF1,
	VCLK_IP_LHM_AXI_D1_IS,
	VCLK_IP_LHS_AXI_P_AUD,
	VCLK_IP_AD_AXI_SSS,
	VCLK_IP_ADM_AHB_SSS,
	VCLK_IP_RTIC,
	VCLK_IP_SSS,
	VCLK_IP_GPIO_CORE,
	VCLK_IP_AD_AXI_MMC,
	VCLK_IP_MMC_EMBD,
	VCLK_IP_LHS_AXI_D1_MIF_CPU,
	VCLK_IP_LHS_AXI_D0_MIF_CPU,
	VCLK_IP_LHM_ACE_D_CPUCL0,
	VCLK_IP_LHM_ACE_D_CPUCL1,
	VCLK_IP_LHS_AXI_P_CPUCL1,
	VCLK_IP_LHS_AXI_D0_MIF_CP,
	VCLK_IP_LHS_AXI_D1_MIF_CP,
	VCLK_IP_AD_APB_CCI_550,
	VCLK_IP_CCI_550,
	VCLK_IP_PPMU_ACE_CPUCL0,
	VCLK_IP_PPMU_ACE_CPUCL1,
	VCLK_IP_ADM_APB_G_DUMP_PC_CPUCL0,
	VCLK_IP_AXI2APB_CPUCL0,
	VCLK_IP_ADS_AHB_G_CSSYS_SSS,
	VCLK_IP_ADS_APB_G_DUMP_PC_CPUCL0,
	VCLK_IP_ADS_APB_G_CSSYS_CPUCL1,
	VCLK_IP_CLUSTER0,
	VCLK_IP_LHS_ACE_D_CPUCL0,
	VCLK_IP_CSSYS_DBG,
	VCLK_IP_LHS_AXI_G_CSSYS,
	VCLK_IP_SECJTAG,
	VCLK_IP_SYSREG_CPUCL0,
	VCLK_IP_D_TZPC_CPUCL0,
	VCLK_IP_ADM_APB_G_CSSYS_CORE,
	VCLK_IP_LHM_AXI_P_CPUCL0,
	VCLK_IP_CPUCL0_CMU_CPUCL0,
	VCLK_IP_CPUCL1_CMU_CPUCL1,
	VCLK_IP_AXI2APB_CPUCL1,
	VCLK_IP_D_TZPC_CPUCL1,
	VCLK_IP_LHM_AXI_P_CPUCL1,
	VCLK_IP_SYSREG_CPUCL1,
	VCLK_IP_LHS_ACE_D_CPUCL1,
	VCLK_IP_CLUSTER1,
	VCLK_IP_ADM_APB_G_CSSYS_CPUCL1,
	VCLK_IP_DPU_CMU_DPU,
	VCLK_IP_AD_APB_DECON0,
	VCLK_IP_LHM_AXI_P_DPU,
	VCLK_IP_LHS_AXI_D_DPU,
	VCLK_IP_SYSREG_DPU,
	VCLK_IP_PPMU_DPU,
	VCLK_IP_SMMU_DPU,
	VCLK_IP_DPU,
	VCLK_IP_D_TZPC_DPU,
	VCLK_IP_SYSREG_G3D,
	VCLK_IP_G3D_CMU_G3D,
	VCLK_IP_GPU,
	VCLK_IP_D_TZPC_G3D,
	VCLK_IP_LHS_AXI_INT_G3D,
	VCLK_IP_LHM_AXI_INT_G3D,
	VCLK_IP_LHS_AXI_D_G3D,
	VCLK_IP_GRAY2BIN_G3D,
	VCLK_IP_LHM_AXI_P_G3D,
	VCLK_IP_GPIO_HSI,
	VCLK_IP_LHM_AXI_P_HSI,
	VCLK_IP_LHS_AXI_D_HSI,
	VCLK_IP_PPMU_HSI,
	VCLK_IP_SYSREG_HSI,
	VCLK_IP_XIU_D_HSI,
	VCLK_IP_MMC_CARD,
	VCLK_IP_D_TZPC_HSI,
	VCLK_IP_USB20DRD_TOP,
	VCLK_IP_US_64TO128_HSI,
	VCLK_IP_HSI_CMU_HSI,
	VCLK_IP_IS_CMU_IS,
	VCLK_IP_SYSREG_IS,
	VCLK_IP_LHM_AXI_P_IS,
	VCLK_IP_LHS_AXI_D0_IS,
	VCLK_IP_D_TZPC_IS,
	VCLK_IP_XIU_D0_IS,
	VCLK_IP_PPMU_IS0,
	VCLK_IP_PPMU_IS1,
	VCLK_IP_LHS_AXI_D1_IS,
	VCLK_IP_SYSMMU_IS0,
	VCLK_IP_SYSMMU_IS1,
	VCLK_IP_CSIS0,
	VCLK_IP_CSIS1,
	VCLK_IP_CSIS2,
	VCLK_IP_IS_TOP,
	VCLK_IP_XIU_D1_IS,
	VCLK_IP_AD_APB_CSIS0,
	VCLK_IP_AD_APB_CSIS1,
	VCLK_IP_AD_APB_CSIS2,
	VCLK_IP_AD_APB_CSIS_DMA,
	VCLK_IP_AD_APB_IPP,
	VCLK_IP_AD_APB_ITP,
	VCLK_IP_AD_APB_MCSC,
	VCLK_IP_AD_APB_VRA,
	VCLK_IP_AD_APB_SYSMMU_IS0_NS,
	VCLK_IP_AD_APB_SYSMMU_IS0_S,
	VCLK_IP_AD_APB_SYSMMU_IS1_NS,
	VCLK_IP_AD_APB_SYSMMU_IS1_S,
	VCLK_IP_AD_AXI_VRA,
	VCLK_IP_AD_APB_GDC,
	VCLK_IP_AD_AXI_GDC,
	VCLK_IP_MFC,
	VCLK_IP_PPMU_MFCMSCL,
	VCLK_IP_SYSREG_MFCMSCL,
	VCLK_IP_M2M,
	VCLK_IP_LHM_AXI_P_MFCMSCL,
	VCLK_IP_D_TZPC_MFCMSCL,
	VCLK_IP_AS_APB_MFC,
	VCLK_IP_AS_APB_SYSMMU_NS_MFCMSCL,
	VCLK_IP_AS_APB_SYSMMU_S_MFCMSCL,
	VCLK_IP_XIU_D_MFCMSCL,
	VCLK_IP_SYSMMU_MFCMSCL,
	VCLK_IP_AS_APB_M2M,
	VCLK_IP_AS_AXI_M2M,
	VCLK_IP_LHS_AXI_D_MFCMSCL,
	VCLK_IP_AS_APB_MCSC,
	VCLK_IP_MCSC,
	VCLK_IP_AS_AXI_JPEG,
	VCLK_IP_AS_AXI_MCSC,
	VCLK_IP_AS_APB_JPEG,
	VCLK_IP_JPEG,
	VCLK_IP_MFCMSCL_CMU_MFCMSCL,
	VCLK_IP_AXI2APB_MFCMSCL,
	VCLK_IP_PPMU_DMC_CPU,
	VCLK_IP_SYSREG_MIF,
	VCLK_IP_MIF_CMU_MIF,
	VCLK_IP_DMC,
	VCLK_IP_D_TZPC_MIF,
	VCLK_IP_LHM_AXI_P_MIF,
	VCLK_IP_DDR_PHY,
	VCLK_IP_SFRAPB_BRIDGE_DDR_PHY,
	VCLK_IP_SFRAPB_BRIDGE_DMC,
	VCLK_IP_SFRAPB_BRIDGE_DMC_PF,
	VCLK_IP_SFRAPB_BRIDGE_DMC_SECURE,
	VCLK_IP_LHM_AXI_D_MIF_CPU,
	VCLK_IP_LHM_AXI_D_MIF_NRT,
	VCLK_IP_LHM_AXI_D_MIF_RT,
	VCLK_IP_LHM_AXI_D_MIF_CP,
	VCLK_IP_DDR_PHY1,
	VCLK_IP_DMC1,
	VCLK_IP_D_TZPC_MIF1,
	VCLK_IP_LHM_AXI_D_MIF1_CPU,
	VCLK_IP_LHM_AXI_D_MIF1_NRT,
	VCLK_IP_LHM_AXI_D_MIF1_RT,
	VCLK_IP_LHM_AXI_P_MIF1,
	VCLK_IP_PPMU_DCM1_CPU,
	VCLK_IP_SFRAPB_BRIDGE_DDR_PHY1,
	VCLK_IP_SFRAPB_BRIDGE_DMC1_PPMPU,
	VCLK_IP_SFRAPB_BRIDGE_DMC1_SECURE,
	VCLK_IP_SFR_APB_BRIDGE_DMC1,
	VCLK_IP_SFR_APB_BRIDGE_DMC1_PF,
	VCLK_IP_SYSREG_MIF1,
	VCLK_IP_MIF1_CMU_MIF1,
	VCLK_IP_MODEM_CMU_MODEM,
	VCLK_IP_BUSIF_TMU,
	VCLK_IP_OTP_CON_TOP,
	VCLK_IP_SYSREG_PERI,
	VCLK_IP_WDT_0,
	VCLK_IP_MCT,
	VCLK_IP_PWM_MOTOR,
	VCLK_IP_GPIO_PERI,
	VCLK_IP_SPI_0,
	VCLK_IP_UART,
	VCLK_IP_HSI2C_0,
	VCLK_IP_PERI_CMU_PERI,
	VCLK_IP_HSI2C_1,
	VCLK_IP_HSI2C_2,
	VCLK_IP_LHM_AXI_P_PERI,
	VCLK_IP_D_TZPC_PERI,
	VCLK_IP_I2C_3,
	VCLK_IP_I2C_4,
	VCLK_IP_WDT_1,
	VCLK_IP_I2C_0,
	VCLK_IP_I2C_1,
	VCLK_IP_I2C_2,
	VCLK_IP_I2C_5,
	VCLK_IP_I2C_6,
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),

};
#endif
