<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>EE445M/EE380L Lab 6 Documentation: inc/hw_sysctl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EE445M/EE380L Lab 6 Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_sysctl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_sysctl.h - Macros used when accessing the system control hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the  </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __HW_SYSCTL_H__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __HW_SYSCTL_H__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// The following are defines for the System Control register addresses.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SYSCTL_DID0             0x400FE000  // Device Identification 0</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SYSCTL_DID1             0x400FE004  // Device Identification 1</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SYSCTL_DC0              0x400FE008  // Device Capabilities 0</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SYSCTL_DC1              0x400FE010  // Device Capabilities 1</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SYSCTL_DC2              0x400FE014  // Device Capabilities 2</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SYSCTL_DC3              0x400FE018  // Device Capabilities 3</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SYSCTL_DC4              0x400FE01C  // Device Capabilities 4</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SYSCTL_DC5              0x400FE020  // Device Capabilities 5</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SYSCTL_DC6              0x400FE024  // Device Capabilities 6</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SYSCTL_DC7              0x400FE028  // Device Capabilities 7</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SYSCTL_DC8              0x400FE02C  // Device Capabilities 8</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL          0x400FE030  // Brown-Out Reset Control</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL          0x400FE038  // Power-Temp Brown Out Control</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0            0x400FE040  // Software Reset Control 0</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1            0x400FE044  // Software Reset Control 1</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2            0x400FE048  // Software Reset Control 2</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SYSCTL_RIS              0x400FE050  // Raw Interrupt Status</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SYSCTL_IMC              0x400FE054  // Interrupt Mask Control</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SYSCTL_MISC             0x400FE058  // Masked Interrupt Status and</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SYSCTL_RESC             0x400FE05C  // Reset Cause</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC            0x400FE060  // Power-Temperature Cause</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SYSCTL_RCC              0x400FE060  // Run-Mode Clock Configuration</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SYSCTL_NMIC             0x400FE064  // NMI Cause Register</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL        0x400FE06C  // GPIO High-Performance Bus</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2             0x400FE070  // Run-Mode Clock Configuration 2</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL          0x400FE07C  // Main Oscillator Control</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG         0x400FE0B0  // Run and Sleep Mode Configuration</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0          0x400FE0C0  // Memory Timing Parameter Register</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// 0 for Main Flash and EEPROM</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0            0x400FE100  // Run Mode Clock Gating Control</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// Register 0</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1            0x400FE104  // Run Mode Clock Gating Control</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// Register 1</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2            0x400FE108  // Run Mode Clock Gating Control</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// Register 2</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0            0x400FE110  // Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// Register 0</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1            0x400FE114  // Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// Register 1</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2            0x400FE118  // Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// Register 2</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0            0x400FE120  // Deep Sleep Mode Clock Gating</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// Control Register 0</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1            0x400FE124  // Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// Control Register 1</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2            0x400FE128  // Deep Sleep Mode Clock Gating</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// Control Register 2</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG        0x400FE138  // Alternate Clock Configuration</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG       0x400FE144  // Deep Sleep Clock Configuration</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG         0x400FE144  // Deep Sleep Clock Configuration</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK          0x400FE148  // Divisor and Source Clock</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// Configuration</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP          0x400FE14C  // System Properties</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL         0x400FE150  // Precision Internal Oscillator</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// Calibration</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT        0x400FE154  // Precision Internal Oscillator</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// Statistics</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0         0x400FE160  // PLL Frequency 0</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1         0x400FE164  // PLL Frequency 1</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT          0x400FE168  // PLL Status</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG        0x400FE188  // Sleep Power Configuration</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG       0x400FE18C  // Deep-Sleep Power Configuration</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SYSCTL_DC9              0x400FE190  // Device Capabilities 9</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT          0x400FE1A0  // Non-Volatile Memory Information</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL         0x400FE1B4  // LDO Sleep Power Control</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL         0x400FE1BC  // LDO Deep-Sleep Power Control</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL      0x400FE1D8  // Reset Behavior Control Register</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SYSCTL_HSSR             0x400FE1F4  // Hardware System Service Request</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS           0x400FE280  // USB Power Domain Status</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC           0x400FE284  // USB Memory Power Control</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS          0x400FE288  // Ethernet MAC Power Domain Status</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC          0x400FE28C  // Ethernet MAC Memory Power</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC           0x400FE294  // LCD Memory Power Control</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SYSCTL_PPWD             0x400FE300  // Watchdog Timer Peripheral</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER          0x400FE304  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO           0x400FE308  // General-Purpose Input/Output</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA            0x400FE30C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SYSCTL_PPEPI            0x400FE310  // EPI Peripheral Present</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB            0x400FE314  // Hibernation Peripheral Present</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART           0x400FE318  // Universal Asynchronous</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// Receiver/Transmitter Peripheral</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI            0x400FE31C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C            0x400FE320  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB            0x400FE328  // Universal Serial Bus Peripheral</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SYSCTL_PPEPHY           0x400FE330  // Ethernet PHY Peripheral Present</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN            0x400FE334  // Controller Area Network</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SYSCTL_PPADC            0x400FE338  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP           0x400FE33C  // Analog Comparator Peripheral</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM            0x400FE340  // Pulse Width Modulator Peripheral</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI            0x400FE344  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SYSCTL_PPLPC            0x400FE348  // Low Pin Count Interface</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SYSCTL_PPPECI           0x400FE350  // Platform Environment Control</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// Interface Peripheral Present</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SYSCTL_PPFAN            0x400FE354  // Fan Control Peripheral Present</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM         0x400FE358  // EEPROM Peripheral Present</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER         0x400FE35C  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// Timer Peripheral Present</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SYSCTL_PPRTS            0x400FE370  // Remote Temperature Sensor</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SYSCTL_PPCCM            0x400FE374  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SYSCTL_PPLCD            0x400FE390  // LCD Peripheral Present</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SYSCTL_PPOWIRE          0x400FE398  // 1-Wire Peripheral Present</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SYSCTL_PPEMAC           0x400FE39C  // Ethernet MAC Peripheral Present</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SYSCTL_PPHIM            0x400FE3A4  // Human Interface Master</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SYSCTL_SRWD             0x400FE500  // Watchdog Timer Software Reset</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER          0x400FE504  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO           0x400FE508  // General-Purpose Input/Output</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA            0x400FE50C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SYSCTL_SREPI            0x400FE510  // EPI Software Reset</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB            0x400FE514  // Hibernation Software Reset</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART           0x400FE518  // Universal Asynchronous</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// Receiver/Transmitter Software</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI            0x400FE51C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C            0x400FE520  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB            0x400FE528  // Universal Serial Bus Software</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SYSCTL_SREPHY           0x400FE530  // Ethernet PHY Software Reset</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN            0x400FE534  // Controller Area Network Software</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SYSCTL_SRADC            0x400FE538  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP           0x400FE53C  // Analog Comparator Software Reset</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM            0x400FE540  // Pulse Width Modulator Software</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI            0x400FE544  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM         0x400FE558  // EEPROM Software Reset</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER         0x400FE55C  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// Timer Software Reset</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SYSCTL_SRCCM            0x400FE574  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SYSCTL_SRLCD            0x400FE590  // LCD Controller Software Reset</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SYSCTL_SROWIRE          0x400FE598  // 1-Wire Software Reset</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SYSCTL_SREMAC           0x400FE59C  // Ethernet MAC Software Reset</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD           0x400FE600  // Watchdog Timer Run Mode Clock</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER        0x400FE604  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// Run Mode Clock Gating Control</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO         0x400FE608  // General-Purpose Input/Output Run</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA          0x400FE60C  // Micro Direct Memory Access Run</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPI          0x400FE610  // EPI Run Mode Clock Gating</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB          0x400FE614  // Hibernation Run Mode Clock</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART         0x400FE618  // Universal Asynchronous</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// Receiver/Transmitter Run Mode</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI          0x400FE61C  // Synchronous Serial Interface Run</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C          0x400FE620  // Inter-Integrated Circuit Run</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB          0x400FE628  // Universal Serial Bus Run Mode</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPHY         0x400FE630  // Ethernet PHY Run Mode Clock</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN          0x400FE634  // Controller Area Network Run Mode</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC          0x400FE638  // Analog-to-Digital Converter Run</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP         0x400FE63C  // Analog Comparator Run Mode Clock</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM          0x400FE640  // Pulse Width Modulator Run Mode</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI          0x400FE644  // Quadrature Encoder Interface Run</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM       0x400FE658  // EEPROM Run Mode Clock Gating</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER       0x400FE65C  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// Timer Run Mode Clock Gating</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCCM          0x400FE674  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// Run Mode Clock Gating Control</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCLCD          0x400FE690  // LCD Controller Run Mode Clock</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCOWIRE        0x400FE698  // 1-Wire Run Mode Clock Gating</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEMAC         0x400FE69C  // Ethernet MAC Run Mode Clock</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD           0x400FE700  // Watchdog Timer Sleep Mode Clock</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER        0x400FE704  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO         0x400FE708  // General-Purpose Input/Output</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA          0x400FE70C  // Micro Direct Memory Access Sleep</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPI          0x400FE710  // EPI Sleep Mode Clock Gating</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB          0x400FE714  // Hibernation Sleep Mode Clock</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART         0x400FE718  // Universal Asynchronous</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// Receiver/Transmitter Sleep Mode</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI          0x400FE71C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C          0x400FE720  // Inter-Integrated Circuit Sleep</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB          0x400FE728  // Universal Serial Bus Sleep Mode</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPHY         0x400FE730  // Ethernet PHY Sleep Mode Clock</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN          0x400FE734  // Controller Area Network Sleep</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC          0x400FE738  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP         0x400FE73C  // Analog Comparator Sleep Mode</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM          0x400FE740  // Pulse Width Modulator Sleep Mode</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI          0x400FE744  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM       0x400FE758  // EEPROM Sleep Mode Clock Gating</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER       0x400FE75C  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// Timer Sleep Mode Clock Gating</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCCM          0x400FE774  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCLCD          0x400FE790  // LCD Controller Sleep Mode Clock</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCOWIRE        0x400FE798  // 1-Wire Sleep Mode Clock Gating</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEMAC         0x400FE79C  // Ethernet MAC Sleep Mode Clock</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD           0x400FE800  // Watchdog Timer Deep-Sleep Mode</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER        0x400FE804  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO         0x400FE808  // General-Purpose Input/Output</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA          0x400FE80C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPI          0x400FE810  // EPI Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB          0x400FE814  // Hibernation Deep-Sleep Mode</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART         0x400FE818  // Universal Asynchronous</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// Receiver/Transmitter Deep-Sleep</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI          0x400FE81C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C          0x400FE820  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB          0x400FE828  // Universal Serial Bus Deep-Sleep</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPHY         0x400FE830  // Ethernet PHY Deep-Sleep Mode</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN          0x400FE834  // Controller Area Network</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC          0x400FE838  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP         0x400FE83C  // Analog Comparator Deep-Sleep</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM          0x400FE840  // Pulse Width Modulator Deep-Sleep</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI          0x400FE844  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM       0x400FE858  // EEPROM Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER       0x400FE85C  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// Timer Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCCM          0x400FE874  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCLCD          0x400FE890  // LCD Controller Deep-Sleep Mode</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCOWIRE        0x400FE898  // 1-Wire Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEMAC         0x400FE89C  // Ethernet MAC Deep-Sleep Mode</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define SYSCTL_PCWD             0x400FE900  // Watchdog Timer Power Control</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER          0x400FE904  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO           0x400FE908  // General-Purpose Input/Output</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA            0x400FE90C  // Micro Direct Memory Access Power</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define SYSCTL_PCEPI            0x400FE910  // External Peripheral Interface</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB            0x400FE914  // Hibernation Power Control</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART           0x400FE918  // Universal Asynchronous</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                            <span class="comment">// Receiver/Transmitter Power</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI            0x400FE91C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C            0x400FE920  // Inter-Integrated Circuit Power</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB            0x400FE928  // Universal Serial Bus Power</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define SYSCTL_PCEPHY           0x400FE930  // Ethernet PHY Power Control</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN            0x400FE934  // Controller Area Network Power</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define SYSCTL_PCADC            0x400FE938  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP           0x400FE93C  // Analog Comparator Power Control</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM            0x400FE940  // Pulse Width Modulator Power</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI            0x400FE944  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM         0x400FE958  // EEPROM Power Control</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define SYSCTL_PCCCM            0x400FE974  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define SYSCTL_PCLCD            0x400FE990  // LCD Controller Power Control</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define SYSCTL_PCOWIRE          0x400FE998  // 1-Wire Power Control</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SYSCTL_PCEMAC           0x400FE99C  // Ethernet MAC Power Control</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define SYSCTL_PRWD             0x400FEA00  // Watchdog Timer Peripheral Ready</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER          0x400FEA04  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO           0x400FEA08  // General-Purpose Input/Output</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA            0x400FEA0C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define SYSCTL_PREPI            0x400FEA10  // EPI Peripheral Ready</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB            0x400FEA14  // Hibernation Peripheral Ready</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART           0x400FEA18  // Universal Asynchronous</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                            <span class="comment">// Receiver/Transmitter Peripheral</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI            0x400FEA1C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C            0x400FEA20  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB            0x400FEA28  // Universal Serial Bus Peripheral</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define SYSCTL_PREPHY           0x400FEA30  // Ethernet PHY Peripheral Ready</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN            0x400FEA34  // Controller Area Network</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define SYSCTL_PRADC            0x400FEA38  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP           0x400FEA3C  // Analog Comparator Peripheral</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM            0x400FEA40  // Pulse Width Modulator Peripheral</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI            0x400FEA44  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM         0x400FEA58  // EEPROM Peripheral Ready</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER         0x400FEA5C  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                            <span class="comment">// Timer Peripheral Ready</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define SYSCTL_PRCCM            0x400FEA74  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define SYSCTL_PRLCD            0x400FEA90  // LCD Controller Peripheral Ready</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define SYSCTL_PROWIRE          0x400FEA98  // 1-Wire Peripheral Ready</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define SYSCTL_PREMAC           0x400FEA9C  // Ethernet MAC Peripheral Ready</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define SYSCTL_CCMCGREQ         0x44030204  // Cryptographic Modules Clock</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                            <span class="comment">// Gating Request</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID0 register.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// register format.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_TM4C123                                             \</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">                                0x00050000  // Tiva TM4C123x and TM4E123x</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_TM4C129                                             \</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">                                0x000A0000  // Tiva(TM) TM4C129-class</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                            <span class="comment">// revision update</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID1 register.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_1       0x10000000  // fury_ib</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_M       0x0F000000  // Family</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_TIVA    0x00000000  // Tiva family of microcontollers</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1230C3PM                                        \</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">                                0x00220000  // TM4C1230C3PM</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1230D5PM                                        \</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">                                0x00230000  // TM4C1230D5PM</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1230E6PM                                        \</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">                                0x00200000  // TM4C1230E6PM</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1230H6PM                                        \</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">                                0x00210000  // TM4C1230H6PM</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231C3PM                                        \</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">                                0x00180000  // TM4C1231C3PM</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231D5PM                                        \</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">                                0x00190000  // TM4C1231D5PM</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231D5PZ                                        \</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">                                0x00360000  // TM4C1231D5PZ</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231E6PM                                        \</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">                                0x00100000  // TM4C1231E6PM</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231E6PZ                                        \</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">                                0x00300000  // TM4C1231E6PZ</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231H6PGE                                       \</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">                                0x00350000  // TM4C1231H6PGE</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231H6PM                                        \</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">                                0x00110000  // TM4C1231H6PM</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1231H6PZ                                        \</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">                                0x00310000  // TM4C1231H6PZ</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1232C3PM                                        \</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">                                0x00080000  // TM4C1232C3PM</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1232D5PM                                        \</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">                                0x00090000  // TM4C1232D5PM</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1232E6PM                                        \</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">                                0x000A0000  // TM4C1232E6PM</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1232H6PM                                        \</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">                                0x000B0000  // TM4C1232H6PM</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233C3PM                                        \</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">                                0x00010000  // TM4C1233C3PM</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233D5PM                                        \</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">                                0x00020000  // TM4C1233D5PM</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233D5PZ                                        \</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">                                0x00D00000  // TM4C1233D5PZ</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233E6PM                                        \</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">                                0x00030000  // TM4C1233E6PM</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233E6PZ                                        \</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">                                0x00D10000  // TM4C1233E6PZ</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233H6PGE                                       \</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">                                0x00D60000  // TM4C1233H6PGE</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233H6PM                                        \</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">                                0x00040000  // TM4C1233H6PM</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1233H6PZ                                        \</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">                                0x00D20000  // TM4C1233H6PZ</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1236D5PM                                        \</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">                                0x00520000  // TM4C1236D5PM</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1236E6PM                                        \</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">                                0x00500000  // TM4C1236E6PM</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1236H6PM                                        \</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">                                0x00510000  // TM4C1236H6PM</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1237D5PM                                        \</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">                                0x00480000  // TM4C1237D5PM</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1237D5PZ                                        \</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">                                0x00660000  // TM4C1237D5PZ</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1237E6PM                                        \</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">                                0x00400000  // TM4C1237E6PM</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1237E6PZ                                        \</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">                                0x00600000  // TM4C1237E6PZ</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1237H6PGE                                       \</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">                                0x00650000  // TM4C1237H6PGE</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1237H6PM                                        \</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">                                0x00410000  // TM4C1237H6PM</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1237H6PZ                                        \</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">                                0x00610000  // TM4C1237H6PZ</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123AE6PM                                        \</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">                                0x00800000  // TM4C123AE6PM</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123AH6PM                                        \</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">                                0x00830000  // TM4C123AH6PM</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123BE6PM                                        \</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">                                0x00700000  // TM4C123BE6PM</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123BE6PZ                                        \</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">                                0x00C30000  // TM4C123BE6PZ</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123BH6PGE                                       \</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">                                0x00C60000  // TM4C123BH6PGE</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123BH6PM                                        \</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">                                0x00730000  // TM4C123BH6PM</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123BH6PZ                                        \</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">                                0x00C40000  // TM4C123BH6PZ</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123BH6ZRB                                       \</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">                                0x00E90000  // TM4C123BH6ZRB</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123FE6PM                                        \</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">                                0x00B00000  // TM4C123FE6PM</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123FH6PM                                        \</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">                                0x00B10000  // TM4C123FH6PM</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GE6PM                                        \</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">                                0x00A00000  // TM4C123GE6PM</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GE6PZ                                        \</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">                                0x00C00000  // TM4C123GE6PZ</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GH6PGE                                       \</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">                                0x00C50000  // TM4C123GH6PGE</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                        \</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">                                0x00A10000  // TM4C123GH6PM</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GH6PZ                                        \</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">                                0x00C10000  // TM4C123GH6PZ</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GH6ZRB                                       \</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">                                0x00E30000  // TM4C123GH6ZRB</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1290NCPDT                                       \</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">                                0x00190000  // TM4C1290NCPDT</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1290NCZAD                                       \</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">                                0x001B0000  // TM4C1290NCZAD</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1292NCPDT                                       \</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">                                0x001C0000  // TM4C1292NCPDT</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1292NCZAD                                       \</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">                                0x001E0000  // TM4C1292NCZAD</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1294KCPDT                                       \</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">                                0x00340000  // TM4C1294KCPDT</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1294NCPDT                                       \</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">                                0x001F0000  // TM4C1294NCPDT</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1294NCZAD                                       \</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">                                0x00210000  // TM4C1294NCZAD</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1297NCZAD                                       \</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">                                0x00220000  // TM4C1297NCZAD</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1299KCZAD                                       \</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">                                0x00360000  // TM4C1299KCZAD</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C1299NCZAD                                       \</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">                                0x00230000  // TM4C1299NCZAD</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129CNCPDT                                       \</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">                                0x00240000  // TM4C129CNCPDT</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129CNCZAD                                       \</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">                                0x00260000  // TM4C129CNCZAD</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129DNCPDT                                       \</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">                                0x00270000  // TM4C129DNCPDT</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129DNCZAD                                       \</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">                                0x00290000  // TM4C129DNCZAD</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129EKCPDT                                       \</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">                                0x00350000  // TM4C129EKCPDT</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129ENCPDT                                       \</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">                                0x002D0000  // TM4C129ENCPDT</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129ENCZAD                                       \</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">                                0x002F0000  // TM4C129ENCZAD</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129LNCZAD                                       \</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">                                0x00300000  // TM4C129LNCZAD</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129XKCZAD                                       \</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">                                0x00370000  // TM4C129XKCZAD</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129XNCZAD                                       \</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">                                0x00320000  // TM4C129XNCZAD</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin LQFP package</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin LQFP package</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin LQFP package</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin BGA package</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_128  0x0000C000  // 128-pin TQFP package</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_C      0x00000000  // Commercial temperature range</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_IE     0x00000060  // Available in both industrial</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                            <span class="comment">// temperature range (-40C to 85C)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                            <span class="comment">// and extended temperature range</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                            <span class="comment">// (-40C to 105C) devices. See</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_QFP     0x00000008  // QFP package</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC0 register.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC1 register.</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_80 0x00001000  // Specifies an 80-MHz CPU clock</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                            <span class="comment">// with a PLL divider of 2.5</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_66 0x00002000  // Specifies a 66-MHz CPU clock</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                            <span class="comment">// with a PLL divider of 3</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                                            <span class="comment">// with a PLL divider of 4</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                                            <span class="comment">// with a PLL divider of 5</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                            <span class="comment">// PLL divider of 8</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                            <span class="comment">// PLL divider of 10</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MPU          0x00000080  // MPU Present</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PLL          0x00000010  // PLL Present</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWD          0x00000002  // SWD Present</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC2 register.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC3 register.</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP5         0x20000000  // T2CCP1 Pin Present</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP4         0x10000000  // T2CCP0 Pin Present</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP3         0x08000000  // T1CCP1 Pin Present</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP2         0x04000000  // T1CCP0 Pin Present</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP1         0x02000000  // T0CCP1 Pin Present</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP0         0x01000000  // T0CCP0 Pin Present</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC4 register.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP7         0x00008000  // T3CCP1 Pin Present</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP6         0x00004000  // T3CCP0 Pin Present</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC5 register.</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC6 register.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC7 register.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH30      0x40000000  // DMA Channel 30</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH29      0x20000000  // DMA Channel 29</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH28      0x10000000  // DMA Channel 28</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH27      0x08000000  // DMA Channel 27</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH26      0x04000000  // DMA Channel 26</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH25      0x02000000  // DMA Channel 25</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH24      0x01000000  // DMA Channel 24</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH23      0x00800000  // DMA Channel 23</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH22      0x00400000  // DMA Channel 22</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH21      0x00200000  // DMA Channel 21</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH20      0x00100000  // DMA Channel 20</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH19      0x00080000  // DMA Channel 19</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH18      0x00040000  // DMA Channel 18</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH17      0x00020000  // DMA Channel 17</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH16      0x00010000  // DMA Channel 16</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH15      0x00008000  // DMA Channel 15</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH14      0x00004000  // DMA Channel 14</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH13      0x00002000  // DMA Channel 13</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH12      0x00001000  // DMA Channel 12</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH11      0x00000800  // DMA Channel 11</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH10      0x00000400  // DMA Channel 10</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH9       0x00000200  // DMA Channel 9</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH8       0x00000100  // DMA Channel 8</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH7       0x00000080  // DMA Channel 7</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH6       0x00000040  // DMA Channel 6</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH5       0x00000020  // DMA Channel 5</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH4       0x00000010  // DMA Channel 4</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH3       0x00000008  // DMA Channel 3</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH2       0x00000004  // DMA Channel 2</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH1       0x00000002  // DMA Channel 1</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH0       0x00000001  // DMA Channel 0</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC8 register.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PBORCTL register.</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BOR0     0x00000004  // VDD under BOR0 Event Action</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BOR1     0x00000002  // VDD under BOR1 Event Action</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PTBOCTL register.</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_M                                            \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">                                0x00000300  // VDDA under BOR Event Action</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NONE                                         \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">                                0x00000000  // No Action</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT                                       \</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">                                0x00000100  // System control interrupt</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI                                          \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                0x00000200  // NMI</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_RST                                          \</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">                                0x00000300  // Reset</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_M                                             \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                                0x00000003  // VDD (VDDS) under BOR Event</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                            <span class="comment">// Action</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NONE                                          \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                                0x00000000  // No Action</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_SYSINT                                        \</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">                                0x00000001  // System control interrupt</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NMI                                           \</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">                                0x00000002  // NMI</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_RST                                           \</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">                                0x00000003  // Reset</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR0 register.</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR1 register.</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP2      0x04000000  // Analog Comp 2 Reset Control</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR2 register.</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOJ      0x00000100  // Port J Reset Control</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOH      0x00000080  // Port H Reset Control</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOG      0x00000040  // Port G Reset Control</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RIS register.</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BOR0RIS      0x00000800  // VDD under BOR0 Raw Interrupt</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_VDDARIS      0x00000400  // VDDA Power OK Event Raw</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Failure Raw</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BOR1RIS      0x00000002  // VDD under BOR1 Raw Interrupt</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BORRIS       0x00000002  // Brown-Out Reset Raw Interrupt</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_IMC register.</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BOR0IM       0x00000800  // VDD under BOR0 Interrupt Mask</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_VDDAIM       0x00000400  // VDDA Power OK Interrupt Mask</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Failure</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BORIM        0x00000002  // Brown-Out Reset Interrupt Mask</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BOR1IM       0x00000002  // VDD under BOR1 Interrupt Mask</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MISC register.</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BOR0MIS     0x00000800  // VDD under BOR0 Masked Interrupt</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_VDDAMIS     0x00000400  // VDDA Power OK Masked Interrupt</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Failure Masked</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BORMIS      0x00000002  // BOR Masked Interrupt Status</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BOR1MIS     0x00000002  // VDD under BOR1 Masked Interrupt</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RESC register.</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_HSSR        0x00001000  // HSSR Reset</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_HIB         0x00000040  // HIB Reset</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_SW          0x00000010  // Software Reset</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_EXT         0x00000001  // External Reset</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PWRTC register.</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDDA_UBOR  0x00000010  // VDDA Under BOR Status</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDD_UBOR   0x00000001  // VDD Under BOR Status</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC register.</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz (USB)</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz (USB)</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz (USB)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz (USB)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_30    0x00000030  // LFIOSC</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_S     23</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_S       6           // Shift to the XTAL field</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_NMIC register.</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_MOSCFAIL    0x00010000  // MOSC Failure NMI</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_TAMPER      0x00000200  // Tamper Event NMI</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_WDT1        0x00000020  // Watch Dog Timer (WDT) 1 NMI</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_WDT0        0x00000008  // Watch Dog Timer (WDT) 0 NMI</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_POWER       0x00000004  // Power/Brown Out Event NMI</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_EXTERNAL    0x00000001  // External Pin NMI</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTJ  0x00000100  // Port J Advanced High-Performance</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTH  0x00000080  // Port H Advanced High-Performance</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTG  0x00000040  // Port G Advanced High-Performance</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC2 register.</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                                            <span class="comment">// MHz</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // LFIOSC</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_S   23</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_OSCRNG   0x00000010  // Oscillator Range</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_PWRDN    0x00000008  // Power Down</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RSCLKCFG</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_MEMTIMU 0x80000000  // Memory Timing Register Update</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_NEWFREQ 0x40000000  // New PLLFREQ Accept</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_ACG     0x20000000  // Auto Clock Gating</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_USEPLL  0x10000000  // Use PLL</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_M                                              \</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">                                0x0F000000  // PLL Source</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_PIOSC                                          \</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC is PLL input clock source</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_MOSC                                           \</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">                                0x03000000  // MOSC is the PLL input clock</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                            <span class="comment">// source</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_M                                              \</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">                                0x00F00000  // Oscillator Source</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_PIOSC                                          \</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC is oscillator source</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC                                         \</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">                                0x00200000  // LFIOSC is oscillator source</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_MOSC                                           \</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">                                0x00300000  // MOSC is oscillator source</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_RTC                                            \</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">                                0x00400000  // Hibernation Module RTC</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                                            <span class="comment">// Oscillator (RTCOSC)</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_M                                             \</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">                                0x000FFC00  // Oscillator System Clock Divisor</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_M                                             \</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">                                0x000003FF  // PLL System Clock Divisor</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_S                                             \</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">                                10</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_S                                             \</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MEMTIM0 register.</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_M  0x03C00000  // EEPROM Clock High Time</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_0_5                                              \</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">                                0x00000000  // 1/2 system clock period</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1  0x00400000  // 1 system clock period</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1_5                                              \</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">                                0x00800000  // 1.5 system clock periods</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2  0x00C00000  // 2 system clock periods</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2_5                                              \</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">                                0x01000000  // 2.5 system clock periods</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3  0x01400000  // 3 system clock periods</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3_5                                              \</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">                                0x01800000  // 3.5 system clock periods</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4  0x01C00000  // 4 system clock periods</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4_5                                              \</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">                                0x02000000  // 4.5 system clock periods</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCE     0x00200000  // EEPROM Bank Clock Edge</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_MB1      0x00100010  // Must be one</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_M    0x000F0000  // EEPROM Wait States</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_M  0x000003C0  // Flash Bank Clock High Time</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_0_5                                              \</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">                                0x00000000  // 1/2 system clock period</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1  0x00000040  // 1 system clock period</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1_5                                              \</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">                                0x00000080  // 1.5 system clock periods</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2  0x000000C0  // 2 system clock periods</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2_5                                              \</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">                                0x00000100  // 2.5 system clock periods</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3  0x00000140  // 3 system clock periods</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3_5                                              \</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">                                0x00000180  // 3.5 system clock periods</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4  0x000001C0  // 4 system clock periods</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4_5                                              \</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">                                0x00000200  // 4.5 system clock periods</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCE     0x00000020  // Flash Bank Clock Edge</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_M    0x0000000F  // Flash Wait State</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_S    16</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_S    0</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC0 register.</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_125K                                             \</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_250K                                             \</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">                                0x00000400  // 250K samples/second</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_500K                                             \</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">                                0x00000800  // 500K samples/second</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_125K                                             \</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_250K                                             \</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">                                0x00000100  // 250K samples/second</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_500K                                             \</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">                                0x00000200  // 500K samples/second</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC1 register.</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC2 register.</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC0 register.</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADCSPD_M   0x00000F00  // ADC Sample Speed</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC1 register.</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC2 register.</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC0 register.</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC1 register.</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC2 register.</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_ALTCLKCFG</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_M                                             \</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">                                0x0000000F  // Alternate Clock Source</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_PIOSC                                         \</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC                                        \</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">                                0x00000003  // Hibernation Module Real-time</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                                            <span class="comment">// clock output (RTCOSC)</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC                                        \</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">                                0x00000004  // Low-frequency internal</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                                            <span class="comment">// oscillator (LFIOSC)</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // LFIOSC</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_PIOSCPD                                             \</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">                                0x00000002  // PIOSC Power Down Request</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_S   23</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSCLKCFG</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_PIOSCPD 0x80000000  // PIOSC Power Down</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_MOSCDPD 0x40000000  // MOSC Disable Power Down</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_M                                            \</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">                                0x00F00000  // Deep Sleep Oscillator Source</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC                                        \</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC                                       \</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">                                0x00200000  // LFIOSC</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC                                         \</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">                                0x00300000  // MOSC</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_RTC                                          \</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">                                0x00400000  // Hibernation Module RTCOSC</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_M                                            \</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">                                0x000003FF  // Deep Sleep Clock Divisor</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_S                                            \</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DIVSCLK register.</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_EN       0x80000000  // DIVSCLK Enable</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_M    0x00030000  // Clock Source</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_SYSCLK                                             \</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">                                0x00000000  // System Clock</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_PIOSC                                              \</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">                                0x00010000  // PIOSC</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_MOSC 0x00020000  // MOSC</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_M    0x000000FF  // Divisor Value</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_S    0</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SYSPROP register.</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCCAL</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_S    0</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                                            <span class="comment">// attempted</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                                            <span class="comment">// completed to meet 1% accuracy</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                                            <span class="comment">// failed to meet 1% accuracy</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_S   16</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_S   0</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ0</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_PLLPWR  0x00800000  // PLL Power</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_S 10</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_S  0</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ1</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_S     8</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_S     0</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">                                0x00000030  // Flash Power Modes</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">                                0x00000020  // Low Power Mode</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">                                0x00000003  // SRAM Power Modes</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">                                0x00000001  // Standby Mode</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">                                0x00000003  // Low Power Mode</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_LDOSM 0x00000200  // LDO Sleep Mode</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_TSPD  0x00000100  // Temperature Sense Power Down</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">                                0x00000030  // Flash Power Modes</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">                                0x00000020  // Low Power Mode</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">                                0x00000003  // SRAM Power Modes</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">                                0x00000001  // Standby Mode</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">                                0x00000003  // Low Power Mode</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC9 register.</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;                                            <span class="comment">// Available</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDOSPCTL</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">                                0x00000012  // 0.90 V</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">                                0x00000013  // 0.95 V</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">                                0x00000014  // 1.00 V</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">                                0x00000015  // 1.05 V</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">                                0x00000016  // 1.10 V</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">                                0x00000017  // 1.15 V</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">                                0x00000018  // 1.20 V</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDODPCTL</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">                                0x00000012  // 0.90 V</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">                                0x00000013  // 0.95 V</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">                                0x00000014  // 1.00 V</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">                                0x00000015  // 1.05 V</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">                                0x00000016  // 1.10 V</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">                                0x00000017  // 1.15 V</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">                                0x00000018  // 1.20 V</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_25V                                            \</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">                                0x00000019  // 1.25 V</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_30V                                            \</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">                                0x0000001A  // 1.30 V</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_35V                                            \</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">                                0x0000001B  // 1.35 V</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RESBEHAVCTL</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_M                                            \</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">                                0x000000C0  // Watchdog 1 Reset Operation</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_SYSRST                                       \</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">                                0x00000080  // Watchdog 1 issues a system</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                                            <span class="comment">// reset. The application starts</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                                            <span class="comment">// within 10 us</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_POR                                          \</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">                                0x000000C0  // Watchdog 1 issues a simulated</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                                            <span class="comment">// POR sequence. Application starts</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;                                            <span class="comment">// less than 500 us after</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                                            <span class="comment">// deassertion (Default)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_M                                            \</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">                                0x00000030  // Watchdog 0 Reset Operation</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_SYSRST                                       \</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">                                0x00000020  // Watchdog 0 issues a system</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;                                            <span class="comment">// reset. The application starts</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;                                            <span class="comment">// within 10 us</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_POR                                          \</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">                                0x00000030  // Watchdog 0 issues a simulated</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;                                            <span class="comment">// POR sequence. Application starts</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                                            <span class="comment">// less than 500 us after</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;                                            <span class="comment">// deassertion (Default)</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_M                                              \</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">                                0x0000000C  // BOR Reset operation</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_SYSRST                                         \</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">                                0x00000008  // Brown Out Reset issues system</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;                                            <span class="comment">// reset. The application starts</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;                                            <span class="comment">// within 10 us</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_POR                                            \</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">                                0x0000000C  // Brown Out Reset issues a</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;                                            <span class="comment">// simulated POR sequence. The</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;                                            <span class="comment">// application starts less than 500</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;                                            <span class="comment">// us after deassertion (Default)</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_M                                           \</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">                                0x00000003  // External RST Pin Operation</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_SYSRST                                      \</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">                                0x00000002  // External RST assertion issues a</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                                            <span class="comment">// system reset. The application</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                                            <span class="comment">// starts within 10 us</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_POR                                         \</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">                                0x00000003  // External RST assertion issues a</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;                                            <span class="comment">// simulated POR sequence.</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                                            <span class="comment">// Application starts less than 500</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;                                            <span class="comment">// us after deassertion (Default)</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_HSSR register.</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_KEY_M       0xFF000000  // Write Key</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_M     0x00FFFFFF  // Command Descriptor Pointer</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_KEY_S       24</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_S     0</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_USBPDS register.</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_M 0x0000000C  // Memory Array Power Status</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_OFF                                             \</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_RETAIN                                          \</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">                                0x00000004  // SRAM Retention</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_ON                                              \</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">                                0x0000000C  // Array On</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_M 0x00000003  // Power Domain Status</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_OFF                                             \</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">                                0x00000000  // OFF</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_ON                                              \</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">                                0x00000003  // ON</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_USBMPC register.</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_M  0x00000003  // Memory Array Power Control</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_OFF                                              \</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_RETAIN                                           \</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">                                0x00000001  // SRAM Retention</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_ON 0x00000003  // Array On</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_EMACPDS register.</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_M                                              \</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">                                0x0000000C  // Memory Array Power Status</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_OFF                                            \</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_ON                                             \</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">                                0x0000000C  // Array On</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_M                                              \</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">                                0x00000003  // Power Domain Status</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_OFF                                            \</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">                                0x00000000  // OFF</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_ON                                             \</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">                                0x00000003  // ON</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_EMACMPC register.</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_M 0x00000003  // Memory Array Power Control</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_OFF                                             \</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_ON                                              \</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">                                0x00000003  // Array On</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LCDMPC register.</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_M  0x00000003  // Memory Array Power Control</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_OFF                                              \</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_ON 0x00000003  // Array On</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWD register.</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPTIMER register.</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P7       0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                                            <span class="comment">// 7 Present</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P6       0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;                                            <span class="comment">// 6 Present</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;                                            <span class="comment">// 5 Present</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                                            <span class="comment">// 4 Present</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;                                            <span class="comment">// 3 Present</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;                                            <span class="comment">// 2 Present</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;                                            <span class="comment">// 1 Present</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;                                            <span class="comment">// 0 Present</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPGPIO register.</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P17       0x00020000  // GPIO Port T Present</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P16       0x00010000  // GPIO Port S Present</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P15       0x00008000  // GPIO Port R Present</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPDMA register.</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEPI register.</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define SYSCTL_PPEPI_P0         0x00000001  // EPI Module Present</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIB register.</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUART register.</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPSSI register.</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPI2C register.</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P9         0x00000200  // I2C Module 9 Present</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P8         0x00000100  // I2C Module 8 Present</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P7         0x00000080  // I2C Module 7 Present</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P6         0x00000040  // I2C Module 6 Present</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUSB register.</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEPHY register.</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define SYSCTL_PPEPHY_P0        0x00000001  // Ethernet PHY Module Present</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCAN register.</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPADC register.</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPACMP register.</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPWM register.</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPQEI register.</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPLPC register.</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define SYSCTL_PPLPC_P0         0x00000001  // LPC Module Present</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPECI register.</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define SYSCTL_PPPECI_P0        0x00000001  // PECI Module Present</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPFAN register.</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define SYSCTL_PPFAN_P0         0x00000001  // FAN Module 0 Present</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEEPROM</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWTIMER</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P5      0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;                                            <span class="comment">// Timer 5 Present</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P4      0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                                            <span class="comment">// Timer 4 Present</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P3      0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                                            <span class="comment">// Timer 3 Present</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P2      0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;                                            <span class="comment">// Timer 2 Present</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P1      0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;                                            <span class="comment">// Timer 1 Present</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P0      0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;                                            <span class="comment">// Timer 0 Present</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPRTS register.</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define SYSCTL_PPRTS_P0         0x00000001  // RTS Module Present</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCCM register.</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define SYSCTL_PPCCM_P0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPLCD register.</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define SYSCTL_PPLCD_P0         0x00000001  // LCD Module Present</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPOWIRE register.</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define SYSCTL_PPOWIRE_P0       0x00000001  // 1-Wire Module Present</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEMAC register.</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define SYSCTL_PPEMAC_P0        0x00000001  // Ethernet Controller Module</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIM register.</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define SYSCTL_PPHIM_P0         0x00000001  // HIM Module Present</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWD register.</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRTIMER register.</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;                                            <span class="comment">// 7 Software Reset</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;                                            <span class="comment">// 6 Software Reset</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;                                            <span class="comment">// 5 Software Reset</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;                                            <span class="comment">// 4 Software Reset</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;                                            <span class="comment">// 3 Software Reset</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;                                            <span class="comment">// 2 Software Reset</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;                                            <span class="comment">// 1 Software Reset</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;                                            <span class="comment">// 0 Software Reset</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRGPIO register.</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R17       0x00020000  // GPIO Port T Software Reset</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R16       0x00010000  // GPIO Port S Software Reset</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R15       0x00008000  // GPIO Port R Software Reset</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R14       0x00004000  // GPIO Port Q Software Reset</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R13       0x00002000  // GPIO Port P Software Reset</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R12       0x00001000  // GPIO Port N Software Reset</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R11       0x00000800  // GPIO Port M Software Reset</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R10       0x00000400  // GPIO Port L Software Reset</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R9        0x00000200  // GPIO Port K Software Reset</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R8        0x00000100  // GPIO Port J Software Reset</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R7        0x00000080  // GPIO Port H Software Reset</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R6        0x00000040  // GPIO Port G Software Reset</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRDMA register.</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREPI register.</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define SYSCTL_SREPI_R0         0x00000001  // EPI Module Software Reset</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRHIB register.</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUART register.</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRSSI register.</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRI2C register.</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R9         0x00000200  // I2C Module 9 Software Reset</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R8         0x00000100  // I2C Module 8 Software Reset</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R7         0x00000080  // I2C Module 7 Software Reset</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R6         0x00000040  // I2C Module 6 Software Reset</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R5         0x00000020  // I2C Module 5 Software Reset</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R4         0x00000010  // I2C Module 4 Software Reset</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUSB register.</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREPHY register.</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define SYSCTL_SREPHY_R0        0x00000001  // Ethernet PHY Module Software</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCAN register.</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRADC register.</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRACMP register.</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRPWM register.</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRQEI register.</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREEPROM</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWTIMER</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;                                            <span class="comment">// Timer 5 Software Reset</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;                                            <span class="comment">// Timer 4 Software Reset</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;                                            <span class="comment">// Timer 3 Software Reset</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;                                            <span class="comment">// Timer 2 Software Reset</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;                                            <span class="comment">// Timer 1 Software Reset</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                                            <span class="comment">// Timer 0 Software Reset</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCCM register.</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define SYSCTL_SRCCM_R0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRLCD register.</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define SYSCTL_SRLCD_R0         0x00000001  // LCD Module 0 Software Reset</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SROWIRE register.</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define SYSCTL_SROWIRE_R0       0x00000001  // 1-Wire Module Software Reset</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREMAC register.</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define SYSCTL_SREMAC_R0        0x00000001  // Ethernet Controller MAC Module 0</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWD register.</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCTIMER</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R7     0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;                                            <span class="comment">// 7 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R6     0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;                                            <span class="comment">// 6 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;                                            <span class="comment">// 5 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                                            <span class="comment">// 4 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;                                            <span class="comment">// 3 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;                                            <span class="comment">// 2 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;                                            <span class="comment">// 1 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;                                            <span class="comment">// 0 Run Mode Clock Gating Control</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCGPIO</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R17     0x00020000  // GPIO Port T Run Mode Clock</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R16     0x00010000  // GPIO Port S Run Mode Clock</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R15     0x00008000  // GPIO Port R Run Mode Clock</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R14     0x00004000  // GPIO Port Q Run Mode Clock</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R13     0x00002000  // GPIO Port P Run Mode Clock</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R12     0x00001000  // GPIO Port N Run Mode Clock</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R11     0x00000800  // GPIO Port M Run Mode Clock</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R10     0x00000400  // GPIO Port L Run Mode Clock</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R9      0x00000200  // GPIO Port K Run Mode Clock</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R8      0x00000100  // GPIO Port J Run Mode Clock</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R7      0x00000080  // GPIO Port H Run Mode Clock</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R6      0x00000040  // GPIO Port G Run Mode Clock</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEPI register.</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPI_R0       0x00000001  // EPI Module Run Mode Clock Gating</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUART</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R9       0x00000200  // I2C Module 9 Run Mode Clock</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R8       0x00000100  // I2C Module 8 Run Mode Clock</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R7       0x00000080  // I2C Module 7 Run Mode Clock</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R6       0x00000040  // I2C Module 6 Run Mode Clock</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R5       0x00000020  // I2C Module 5 Run Mode Clock</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R4       0x00000010  // I2C Module 4 Run Mode Clock</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEPHY</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPHY_R0      0x00000001  // Ethernet PHY Module Run Mode</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCADC register.</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCACMP</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R5    0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;                                            <span class="comment">// Timer 5 Run Mode Clock Gating</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R4    0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;                                            <span class="comment">// Timer 4 Run Mode Clock Gating</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R3    0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;                                            <span class="comment">// Timer 3 Run Mode Clock Gating</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R2    0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;                                            <span class="comment">// Timer 2 Run Mode Clock Gating</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R1    0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;                                            <span class="comment">// Timer 1 Run Mode Clock Gating</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R0    0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;                                            <span class="comment">// Timer 0 Run Mode Clock Gating</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCCM register.</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCCM_R0       0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;                                            <span class="comment">// Run Mode Clock Gating Control</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCLCD register.</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCLCD_R0       0x00000001  // LCD Controller Module 0 Run Mode</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCOWIRE</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCOWIRE_R0     0x00000001  // 1-Wire Module 0 Run Mode Clock</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEMAC</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEMAC_R0      0x00000001  // Ethernet MAC Module 0 Run Mode</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWD register.</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCTIMER</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S7     0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;                                            <span class="comment">// 7 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S6     0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;                                            <span class="comment">// 6 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;                                            <span class="comment">// 5 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;                                            <span class="comment">// 4 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;                                            <span class="comment">// 3 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;                                            <span class="comment">// 2 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;                                            <span class="comment">// 1 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;                                            <span class="comment">// 0 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCGPIO</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S17     0x00020000  // GPIO Port T Sleep Mode Clock</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S16     0x00010000  // GPIO Port S Sleep Mode Clock</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S15     0x00008000  // GPIO Port R Sleep Mode Clock</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S14     0x00004000  // GPIO Port Q Sleep Mode Clock</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S13     0x00002000  // GPIO Port P Sleep Mode Clock</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S12     0x00001000  // GPIO Port N Sleep Mode Clock</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S11     0x00000800  // GPIO Port M Sleep Mode Clock</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S10     0x00000400  // GPIO Port L Sleep Mode Clock</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S9      0x00000200  // GPIO Port K Sleep Mode Clock</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S8      0x00000100  // GPIO Port J Sleep Mode Clock</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S7      0x00000080  // GPIO Port H Sleep Mode Clock</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S6      0x00000040  // GPIO Port G Sleep Mode Clock</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEPI register.</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPI_S0       0x00000001  // EPI Module Sleep Mode Clock</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUART</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S9       0x00000200  // I2C Module 9 Sleep Mode Clock</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S8       0x00000100  // I2C Module 8 Sleep Mode Clock</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S7       0x00000080  // I2C Module 7 Sleep Mode Clock</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S6       0x00000040  // I2C Module 6 Sleep Mode Clock</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S5       0x00000020  // I2C Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S4       0x00000010  // I2C Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEPHY</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPHY_S0      0x00000001  // PHY Module Sleep Mode Clock</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCADC register.</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCACMP</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S5    0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;                                            <span class="comment">// Timer 5 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S4    0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;                                            <span class="comment">// Timer 4 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S3    0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;                                            <span class="comment">// Timer 3 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S2    0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;                                            <span class="comment">// Timer 2 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S1    0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;                                            <span class="comment">// Timer 1 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S0    0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;                                            <span class="comment">// Timer 0 Sleep Mode Clock Gating</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCCM register.</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCCM_S0       0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCLCD register.</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCLCD_S0       0x00000001  // LCD Controller Module 0 Sleep</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCOWIRE</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCOWIRE_S0     0x00000001  // 1-Wire Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEMAC</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEMAC_S0      0x00000001  // Ethernet MAC Module 0 Sleep Mode</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWD register.</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCTIMER</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D7     0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;                                            <span class="comment">// 7 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D6     0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;                                            <span class="comment">// 6 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;                                            <span class="comment">// 5 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;                                            <span class="comment">// 4 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;                                            <span class="comment">// 3 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;                                            <span class="comment">// 2 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;                                            <span class="comment">// 1 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;                                            <span class="comment">// 0 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCGPIO</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D17     0x00020000  // GPIO Port T Deep-Sleep Mode</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D16     0x00010000  // GPIO Port S Deep-Sleep Mode</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D15     0x00008000  // GPIO Port R Deep-Sleep Mode</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D14     0x00004000  // GPIO Port Q Deep-Sleep Mode</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D13     0x00002000  // GPIO Port P Deep-Sleep Mode</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D12     0x00001000  // GPIO Port N Deep-Sleep Mode</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D11     0x00000800  // GPIO Port M Deep-Sleep Mode</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D10     0x00000400  // GPIO Port L Deep-Sleep Mode</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D9      0x00000200  // GPIO Port K Deep-Sleep Mode</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D8      0x00000100  // GPIO Port J Deep-Sleep Mode</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D7      0x00000080  // GPIO Port H Deep-Sleep Mode</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D6      0x00000040  // GPIO Port G Deep-Sleep Mode</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEPI register.</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPI_D0       0x00000001  // EPI Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUART</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D9       0x00000200  // I2C Module 9 Deep-Sleep Mode</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D8       0x00000100  // I2C Module 8 Deep-Sleep Mode</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D7       0x00000080  // I2C Module 7 Deep-Sleep Mode</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D6       0x00000040  // I2C Module 6 Deep-Sleep Mode</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D5       0x00000020  // I2C Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D4       0x00000010  // I2C Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEPHY</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPHY_D0      0x00000001  // PHY Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCADC register.</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCACMP</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D5    0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;                                            <span class="comment">// Timer 5 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D4    0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;                                            <span class="comment">// Timer 4 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D3    0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;                                            <span class="comment">// Timer 3 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D2    0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;                                            <span class="comment">// Timer 2 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D1    0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;                                            <span class="comment">// Timer 1 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D0    0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;                                            <span class="comment">// Timer 0 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCCM register.</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCCM_D0       0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCLCD register.</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCLCD_D0       0x00000001  // LCD Controller Module 0</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCOWIRE</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCOWIRE_D0     0x00000001  // 1-Wire Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEMAC</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEMAC_D0      0x00000001  // Ethernet MAC Module 0 Deep-Sleep</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCWD register.</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P1          0x00000002  // Watchdog Timer 1 Power Control</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P0          0x00000001  // Watchdog Timer 0 Power Control</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCTIMER register.</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P7       0x00000080  // General-Purpose Timer 7 Power</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P6       0x00000040  // General-Purpose Timer 6 Power</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P5       0x00000020  // General-Purpose Timer 5 Power</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P4       0x00000010  // General-Purpose Timer 4 Power</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P3       0x00000008  // General-Purpose Timer 3 Power</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P2       0x00000004  // General-Purpose Timer 2 Power</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P1       0x00000002  // General-Purpose Timer 1 Power</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P0       0x00000001  // General-Purpose Timer 0 Power</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCGPIO register.</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P17       0x00020000  // GPIO Port T Power Control</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P16       0x00010000  // GPIO Port S Power Control</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P15       0x00008000  // GPIO Port R Power Control</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P14       0x00004000  // GPIO Port Q Power Control</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P13       0x00002000  // GPIO Port P Power Control</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P12       0x00001000  // GPIO Port N Power Control</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P11       0x00000800  // GPIO Port M Power Control</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P10       0x00000400  // GPIO Port L Power Control</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P9        0x00000200  // GPIO Port K Power Control</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P8        0x00000100  // GPIO Port J Power Control</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P7        0x00000080  // GPIO Port H Power Control</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P6        0x00000040  // GPIO Port G Power Control</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P5        0x00000020  // GPIO Port F Power Control</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P4        0x00000010  // GPIO Port E Power Control</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P3        0x00000008  // GPIO Port D Power Control</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P2        0x00000004  // GPIO Port C Power Control</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P1        0x00000002  // GPIO Port B Power Control</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P0        0x00000001  // GPIO Port A Power Control</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCDMA register.</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA_P0         0x00000001  // uDMA Module Power Control</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEPI register.</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define SYSCTL_PCEPI_P0         0x00000001  // EPI Module Power Control</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCHIB register.</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB_P0         0x00000001  // Hibernation Module Power Control</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUART register.</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P7        0x00000080  // UART Module 7 Power Control</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P6        0x00000040  // UART Module 6 Power Control</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P5        0x00000020  // UART Module 5 Power Control</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P4        0x00000010  // UART Module 4 Power Control</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P3        0x00000008  // UART Module 3 Power Control</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P2        0x00000004  // UART Module 2 Power Control</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P1        0x00000002  // UART Module 1 Power Control</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P0        0x00000001  // UART Module 0 Power Control</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCSSI register.</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P3         0x00000008  // SSI Module 3 Power Control</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P2         0x00000004  // SSI Module 2 Power Control</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P1         0x00000002  // SSI Module 1 Power Control</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P0         0x00000001  // SSI Module 0 Power Control</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCI2C register.</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P9         0x00000200  // I2C Module 9 Power Control</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P8         0x00000100  // I2C Module 8 Power Control</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P7         0x00000080  // I2C Module 7 Power Control</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P6         0x00000040  // I2C Module 6 Power Control</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P5         0x00000020  // I2C Module 5 Power Control</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P4         0x00000010  // I2C Module 4 Power Control</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P3         0x00000008  // I2C Module 3 Power Control</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P2         0x00000004  // I2C Module 2 Power Control</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P1         0x00000002  // I2C Module 1 Power Control</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P0         0x00000001  // I2C Module 0 Power Control</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUSB register.</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB_P0         0x00000001  // USB Module Power Control</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEPHY register.</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define SYSCTL_PCEPHY_P0        0x00000001  // Ethernet PHY Module Power</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCAN register.</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P1         0x00000002  // CAN Module 1 Power Control</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P0         0x00000001  // CAN Module 0 Power Control</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCADC register.</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P1         0x00000002  // ADC Module 1 Power Control</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P0         0x00000001  // ADC Module 0 Power Control</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCACMP register.</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP_P0        0x00000001  // Analog Comparator Module 0 Power</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCPWM register.</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM_P0         0x00000001  // PWM Module 0 Power Control</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCQEI register.</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI_P0         0x00000001  // QEI Module 0 Power Control</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEEPROM</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM_P0      0x00000001  // EEPROM Module 0 Power Control</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCCM register.</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define SYSCTL_PCCCM_P0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCLCD register.</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define SYSCTL_PCLCD_P0         0x00000001  // LCD Controller Module 0 Power</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCOWIRE register.</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define SYSCTL_PCOWIRE_P0       0x00000001  // 1-Wire Module 0 Power Control</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEMAC register.</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define SYSCTL_PCEMAC_P0        0x00000001  // Ethernet MAC Module 0 Power</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWD register.</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRTIMER register.</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;                                            <span class="comment">// 7 Peripheral Ready</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;                                            <span class="comment">// 6 Peripheral Ready</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;                                            <span class="comment">// 5 Peripheral Ready</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;                                            <span class="comment">// 4 Peripheral Ready</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;                                            <span class="comment">// 3 Peripheral Ready</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;                                            <span class="comment">// 2 Peripheral Ready</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;                                            <span class="comment">// 1 Peripheral Ready</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;                                            <span class="comment">// 0 Peripheral Ready</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRGPIO register.</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R17       0x00020000  // GPIO Port T Peripheral Ready</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R16       0x00010000  // GPIO Port S Peripheral Ready</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R15       0x00008000  // GPIO Port R Peripheral Ready</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R14       0x00004000  // GPIO Port Q Peripheral Ready</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R13       0x00002000  // GPIO Port P Peripheral Ready</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R12       0x00001000  // GPIO Port N Peripheral Ready</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R11       0x00000800  // GPIO Port M Peripheral Ready</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R10       0x00000400  // GPIO Port L Peripheral Ready</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R9        0x00000200  // GPIO Port K Peripheral Ready</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R8        0x00000100  // GPIO Port J Peripheral Ready</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R7        0x00000080  // GPIO Port H Peripheral Ready</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R6        0x00000040  // GPIO Port G Peripheral Ready</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRDMA register.</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREPI register.</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define SYSCTL_PREPI_R0         0x00000001  // EPI Module Peripheral Ready</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRHIB register.</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUART register.</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRSSI register.</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRI2C register.</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R9         0x00000200  // I2C Module 9 Peripheral Ready</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R8         0x00000100  // I2C Module 8 Peripheral Ready</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R7         0x00000080  // I2C Module 7 Peripheral Ready</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R6         0x00000040  // I2C Module 6 Peripheral Ready</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R5         0x00000020  // I2C Module 5 Peripheral Ready</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R4         0x00000010  // I2C Module 4 Peripheral Ready</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUSB register.</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREPHY register.</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define SYSCTL_PREPHY_R0        0x00000001  // Ethernet PHY Module Peripheral</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCAN register.</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRADC register.</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRACMP register.</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRPWM register.</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRQEI register.</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREEPROM</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWTIMER</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;                                            <span class="comment">// Timer 5 Peripheral Ready</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;                                            <span class="comment">// Timer 4 Peripheral Ready</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;                                            <span class="comment">// Timer 3 Peripheral Ready</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;                                            <span class="comment">// Timer 2 Peripheral Ready</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;                                            <span class="comment">// Timer 1 Peripheral Ready</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;                                            <span class="comment">// Timer 0 Peripheral Ready</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCCM register.</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define SYSCTL_PRCCM_R0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRLCD register.</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define SYSCTL_PRLCD_R0         0x00000001  // LCD Controller Module 0</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PROWIRE register.</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define SYSCTL_PROWIRE_R0       0x00000001  // 1-Wire Module 0 Peripheral Ready</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREMAC register.</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define SYSCTL_PREMAC_R0        0x00000001  // Ethernet MAC Module 0 Peripheral</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_CCMCGREQ</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define SYSCTL_CCMCGREQ_DESCFG  0x00000004  // DES Clock Gating Request</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define SYSCTL_CCMCGREQ_AESCFG  0x00000002  // AES Clock Gating Request</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define SYSCTL_CCMCGREQ_SHACFG  0x00000001  // SHA/MD5 Clock Gating Request</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">// The following definitions are deprecated.</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#ifndef DEPRECATED</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_DID0</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_BLIZZARD                                            \</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">                                0x00050000  // Tiva(TM) C Series TM4C123-class</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_SNOWFLAKE                                           \</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">                                0x000A0000  // Tiva(TM) C Series TM4C129-class</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the SYSCTL_PWRTC</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDDA_UBOR0 0x00000010  // VDDA Under BOR0 Status</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDD_UBOR0  0x00000001  // VDD Under BOR0 Status</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#endif // __HW_SYSCTL_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
