git clone --depth 1 --no-tags https://github.com/6thimage/FT245_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31674350
git clone --depth 1 --no-tags https://github.com/andrade824/Verilog-SPI-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27575265
git clone --depth 1 --no-tags https://github.com/UtkarshPathrabe/Computer-Architecture-Lab-Solutions-BITS-Pilani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26643476
git clone --depth 1 --no-tags https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30912238
git clone --depth 1 --no-tags https://github.com/lokisz/openzcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25623287
git clone --depth 1 --no-tags https://github.com/toyoshim/mc6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28638595
git clone --depth 1 --no-tags https://github.com/gmish27/CPUonFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29834142
git clone --depth 1 --no-tags https://github.com/MParygin/v.vga.font8x16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27224870
git clone --depth 1 --no-tags https://github.com/bobmshannon/Simple-32bit-ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26612009
git clone --depth 1 --no-tags https://github.com/jeremycw/tetris-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28491196
git clone --depth 1 --no-tags https://github.com/s117/FastMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28261605
git clone --depth 1 --no-tags https://github.com/andrade824/Pulse-Width-Modulation-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26099368
git clone --depth 1 --no-tags https://github.com/tmatsuya/i2c_edid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30678549
git clone --depth 1 --no-tags https://github.com/jblang/numatolib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30905053
git clone --depth 1 --no-tags https://github.com/julbouln/riscvsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31172539
git clone --depth 1 --no-tags https://github.com/dtysky/SIMPLE_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29340758
git clone --depth 1 --no-tags https://github.com/tylerjaywilson/fabscalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31227149
git clone --depth 1 --no-tags https://github.com/aospan/NetUP_Dual_Universal_CI-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30770200
git clone --depth 1 --no-tags https://github.com/NetFPGA/NetFPGA-1G-CML-live.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26323435
git clone --depth 1 --no-tags https://github.com/bunnie/novena-gpbb-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25829703
git clone --depth 1 --no-tags https://github.com/ankitshah009/High-Radix-Adaptive-CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29281102
git clone --depth 1 --no-tags https://github.com/Heng-xiu/implement-CRC-32-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25405505
git clone --depth 1 --no-tags https://github.com/lowRISC/fpga-zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31600794
git clone --depth 1 --no-tags https://github.com/andres-erbsen/curve25519-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25493413
git clone --depth 1 --no-tags https://github.com/krisprice/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30901184
git clone --depth 1 --no-tags https://github.com/aiju/fpganes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28684375
git clone --depth 1 --no-tags https://github.com/balboa-fpga/aesbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28537434
git clone --depth 1 --no-tags https://github.com/rsnikhil/Enigma_Cryptol_Bluespec_BSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31087074
git clone --depth 1 --no-tags https://github.com/travisg/2stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25678060
git clone --depth 1 --no-tags https://github.com/Giako68/Hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31078459
git clone --depth 1 --no-tags https://github.com/csus-senior-design/hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31481734
git clone --depth 1 --no-tags https://github.com/zhangry868/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26990073
git clone --depth 1 --no-tags https://github.com/adgilbert/Audio-Jacked.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28727095
git clone --depth 1 --no-tags https://github.com/MeshSr/onetswitch30.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28842064
git clone --depth 1 --no-tags https://github.com/m8pple/eie1_fpga_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30703732
git clone --depth 1 --no-tags https://github.com/jbeale1/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29708866
git clone --depth 1 --no-tags https://github.com/PurdueAtomDev/de2i150.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26547687
git clone --depth 1 --no-tags https://github.com/MParygin/v.scope80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27228349
git clone --depth 1 --no-tags https://github.com/MParygin/v.vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27224029
git clone --depth 1 --no-tags https://github.com/bchasnov/phased-array-mic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26624860
git clone --depth 1 --no-tags https://github.com/OpenFPGAduino/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28631483
git clone --depth 1 --no-tags https://github.com/thasega/HD63701.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29104458
git clone --depth 1 --no-tags https://github.com/LEAP-Core/leap-platforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30680435
git clone --depth 1 --no-tags https://github.com/1143stuff/audio_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26381818
git clone --depth 1 --no-tags https://github.com/impedimentToProgress/SPECS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29212189
git clone --depth 1 --no-tags https://github.com/olofk/wb_bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28030825
git clone --depth 1 --no-tags https://github.com/andrade824/VGA-Controller-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26100060
git clone --depth 1 --no-tags https://github.com/secworks/curve25519.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31422547
git clone --depth 1 --no-tags https://github.com/ryuz/zybo_dvi_tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31160314
git clone --depth 1 --no-tags https://github.com/mayurkubavat/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30190657
git clone --depth 1 --no-tags https://github.com/pedrofausto/EMC08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27084449
git clone --depth 1 --no-tags https://github.com/psas/gps-cpld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28896603
git clone --depth 1 --no-tags https://github.com/dawood95/BitcoinMinerFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27350698
git clone --depth 1 --no-tags https://github.com/takkodama/FPGA_FFTChangeVoice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26663335
git clone --depth 1 --no-tags https://github.com/OpenFPGAduino/FPGAdesigner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30592025
git clone --depth 1 --no-tags https://github.com/nakengelhardt/kc705_riffa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25819661
git clone --depth 1 --no-tags https://github.com/divyanshusrivastava/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28237933
git clone --depth 1 --no-tags https://github.com/MParygin/v.sdr80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27308185
git clone --depth 1 --no-tags https://github.com/csoren/fpga-mist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27041226
git clone --depth 1 --no-tags https://github.com/alchemist231/ARM-pipelined-processor-core-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30835934
git clone --depth 1 --no-tags https://github.com/bhavul/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25954168
git clone --depth 1 --no-tags https://github.com/Octoate/CPCCartridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26033887
git clone --depth 1 --no-tags https://github.com/mda-ut/SubZero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28941998
git clone --depth 1 --no-tags https://github.com/martinayotte/MyAmberOnMiniSpartan6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31239853
git clone --depth 1 --no-tags https://github.com/ltcmelo/Y86Proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27453703
git clone --depth 1 --no-tags https://github.com/DarkForte/MIPS-50_Instructions_Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27059899
git clone --depth 1 --no-tags https://github.com/arktur04/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30926781
git clone --depth 1 --no-tags https://github.com/secworks/hc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31492374
git clone --depth 1 --no-tags https://github.com/swift-fox/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28104097
git clone --depth 1 --no-tags https://github.com/tmatsuya/k7_connectivity_trd_2014.3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31296384
git clone --depth 1 --no-tags https://github.com/HYDRA-GUY-RUM/Motion-Sensor-and-video-filter-system-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29280686
git clone --depth 1 --no-tags https://github.com/qiuzou/ahci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26115711
git clone --depth 1 --no-tags https://github.com/ortegaalfredo/spu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25567196
git clone --depth 1 --no-tags https://github.com/secworks/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26362559
git clone --depth 1 --no-tags https://github.com/OpenSoCPlus/hight_crypto_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31239410
git clone --depth 1 --no-tags https://github.com/CWang24/DDR2_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30169737
git clone --depth 1 --no-tags https://github.com/MeshSr/onetswitch45.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28662278
git clone --depth 1 --no-tags https://github.com/staceycampbell/ldiv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29205354
git clone --depth 1 --no-tags https://github.com/LonghornEngineer/DE0_GameBoy_DMG-01_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31585490
git clone --depth 1 --no-tags https://github.com/csus-senior-design/ov_7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31570209
git clone --depth 1 --no-tags https://github.com/secworks/fpga_eth_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25635247
git clone --depth 1 --no-tags https://github.com/breadboardist/HDL-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30343020
git clone --depth 1 --no-tags https://github.com/daniel0076/HungrySnake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28949276
git clone --depth 1 --no-tags https://github.com/jwise/ufpgapll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28590718
git clone --depth 1 --no-tags https://github.com/MeshSr/onetswitch20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28328202
git clone --depth 1 --no-tags https://github.com/skumarasena/ThinkCompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28046939
git clone --depth 1 --no-tags https://github.com/elliequirini/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30719822
git clone --depth 1 --no-tags https://github.com/csus-senior-design/ov_sccb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31480755
git clone --depth 1 --no-tags https://github.com/CospanDesign/nysa-artemis-usb2-platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31294068
git clone --depth 1 --no-tags https://github.com/aiju/fpga64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31091105
git clone --depth 1 --no-tags https://github.com/tmatsuya/k7_connectivity_trd_2014.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27307604
git clone --depth 1 --no-tags https://github.com/jbeale1/Mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31527190
git clone --depth 1 --no-tags https://github.com/kristianpaul/tdc-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29146399
git clone --depth 1 --no-tags https://github.com/marcossiu/Mojo_FPGA_control_servo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27064477
git clone --depth 1 --no-tags https://github.com/yitongding/EE141_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25849406
git clone --depth 1 --no-tags https://github.com/jsloan256/titan_wiggle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27982492
git clone --depth 1 --no-tags https://github.com/zenaardvark/Verilog_Sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29227168
git clone --depth 1 --no-tags https://github.com/paulinev/laser_pinball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26729641
