{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450076409749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450076409749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 23:00:09 2015 " "Processing started: Sun Dec 13 23:00:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450076409749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450076409749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4Gen1x8If64 -c DE4Gen1x8If64 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4Gen1x8If64 -c DE4Gen1x8If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450076409749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450076410577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/hdl/m_pcie_if_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/hdl/m_pcie_if_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_pcie_if_v2 " "Found entity 1: m_pcie_if_v2" {  } { { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "m_pcie_if.v(180) " "Verilog HDL information at m_pcie_if.v(180): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/m_pcie_if.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if.v" 180 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450076419941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/hdl/m_pcie_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/hdl/m_pcie_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_pcie_if " "Found entity 1: m_pcie_if" {  } { { "../hdl/m_pcie_if.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/hdl/de4gen1x8if64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/hdl/de4gen1x8if64.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4Gen1x8If64 " "Found entity 1: DE4Gen1x8If64" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/riffa_wrapper_de4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/riffa_wrapper_de4.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa_wrapper_de4 " "Found entity 1: riffa_wrapper_de4" {  } { { "../../riffa_wrapper_de4.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/riffa_wrapper_de4.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_ultrascale " "Found entity 1: txr_engine_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_ultrascale " "Found entity 2: txr_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_ultrascale.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""} { "Info" "ISGN_ENTITY_NAME" "3 txr_translation_layer " "Found entity 3: txr_translation_layer" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_ultrascale.v" 385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_classic " "Found entity 1: txr_engine_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_classic.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_classic " "Found entity 2: txr_formatter_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_classic.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_ultrascale " "Found entity 1: txc_engine_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_ultrascale " "Found entity 2: txc_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_ultrascale.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""} { "Info" "ISGN_ENTITY_NAME" "3 txc_translation_layer " "Found entity 3: txc_translation_layer" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_ultrascale.v" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_classic " "Found entity 1: txc_engine_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_classic " "Found entity 2: txc_formatter_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "../../../../riffa_hdl/tx_port_monitor_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_128.v(115) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(115)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_128.v" 115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419973 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_64.v(115) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(115)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_64.v" 115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_32.v(115) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(115)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_32.v" 115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_128.v(113)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_64.v(112)" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_32.v(85)" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "../../../../riffa_hdl/tx_port_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076419988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "../../../../riffa_hdl/tx_port_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/tx_multiplexer_all.v " "Can't analyze file -- file ../../../../riffa_hdl/tx_multiplexer_all.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1450076420004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "../../../../riffa_hdl/tx_multiplexer_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_ultrascale " "Found entity 1: tx_engine_ultrascale" {  } { { "../../../../riffa_hdl/tx_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_ultrascale.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_classic " "Found entity 1: tx_engine_classic" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_mux " "Found entity 2: tx_mux" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_arbiter " "Found entity 3: tx_arbiter" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 587 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_phi " "Found entity 4: tx_phi" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "../../../../riffa_hdl/tx_engine.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "../../../../riffa_hdl/translation_xilinx.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "../../../../riffa_hdl/syncff.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../../riffa_hdl/sync_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "../../../../riffa_hdl/sg_list_reader_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "../../../../riffa_hdl/sg_list_reader_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "../../../../riffa_hdl/sg_list_reader_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "../../../../riffa_hdl/scsdpram.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_ultrascale " "Found entity 1: rxr_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_classic " "Found entity 1: rxr_engine_classic" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""} { "Info" "ISGN_ENTITY_NAME" "2 rxr_engine_128 " "Found entity 2: rxr_engine_128" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_ultrascale " "Found entity 1: rxc_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxc_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_classic " "Found entity 1: rxc_engine_classic" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""} { "Info" "ISGN_ENTITY_NAME" "2 rxc_engine_128 " "Found entity 2: rxc_engine_128" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "../../../../riffa_hdl/rx_port_requester_mux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(248)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(262)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(275)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420082 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(248)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420091 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(262)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420091 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(275)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420092 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(248)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420094 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(262)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420094 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(275)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_ultrascale " "Found entity 1: rx_engine_ultrascale" {  } { { "../../../../riffa_hdl/rx_engine_ultrascale.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_ultrascale.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_classic " "Found entity 1: rx_engine_classic" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420109 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(311)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420111 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(328)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420112 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(179)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420113 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(198)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420114 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(214)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450076420114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_1clk_1w_1r.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420130 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420130 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420132 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/ohtb.v " "Can't analyze file -- file ../../../../riffa_hdl/ohtb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1450076420134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "../../../../riffa_hdl/offset_to_mask.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "../../../../riffa_hdl/offset_flag_to_one_hot.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420138 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../../riffa_hdl/mux.v " "Entity \"mux\" obtained from \"../../../../riffa_hdl/mux.v\" instead of from Quartus II megafunction library" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1450076420141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420141 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420141 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../../riffa_hdl/interrupt_controller.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "../../../../riffa_hdl/fifo_packer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "../../../../riffa_hdl/fifo_packer_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../riffa_hdl/fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "../../../../riffa_hdl/ff.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/engine_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/engine_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_layer " "Found entity 1: engine_layer" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/engine_layer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../../../../riffa_hdl/demux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "../../../../riffa_hdl/channel_128.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "../../../../riffa_hdl/channel_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "../../../../riffa_hdl/channel_32.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/channel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420182 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420182 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420182 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/altgxpciegen1x8.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/altgxpciegen1x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTGXPCIeGen1x8_alt_dprio_2vj " "Found entity 1: ALTGXPCIeGen1x8_alt_dprio_2vj" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420215 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTGXPCIeGen1x8_mux_46a " "Found entity 2: ALTGXPCIeGen1x8_mux_46a" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420215 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv " "Found entity 3: ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420215 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALTGXPCIeGen1x8 " "Found entity 4: ALTGXPCIeGen1x8" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/altpll50i50o125o250o.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/altpll50i50o125o250o.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O " "Found entity 1: ALTPLL50I50O125O250O" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/pciegen1x8if64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/pciegen1x8if64.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen1x8If64 " "Found entity 1: PCIeGen1x8If64" {  } { { "../ip/PCIeGen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/pciegen1x8if64_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/yh/riffa_2.2.0/source/fpga/altera/de4/de4gen1x8if64/ip/pciegen1x8if64_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen1x8If64_core " "Found entity 1: PCIeGen1x8If64_core" {  } { { "../ip/PCIeGen1x8If64_core.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420226 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.v C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.v " "File \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.v\" is a duplicate of already analyzed file \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1450076420227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pciegen1x8if64.v 0 0 " "Found 0 design units, including 0 entities, in source file pciegen1x8if64.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420227 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64_core.v C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64_core.v " "File \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64_core.v\" is a duplicate of already analyzed file \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64_core.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1450076420228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pciegen1x8if64_core.v 0 0 " "Found 0 design units, including 0 entities, in source file pciegen1x8if64_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420228 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ALTPLL50I50O125O250O.v C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v " "File \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ALTPLL50I50O125O250O.v\" is a duplicate of already analyzed file \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1450076420229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll50i50o125o250o.v 0 0 " "Found 0 design units, including 0 entities, in source file altpll50i50o125o250o.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420229 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ALTGXPCIeGen1x8.v C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v " "File \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ALTGXPCIeGen1x8.v\" is a duplicate of already analyzed file \"C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1450076420258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altgxpciegen1x8.v 0 0 " "Found 0 design units, including 0 entities, in source file altgxpciegen1x8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file myfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfifo " "Found entity 1: myfifo" {  } { { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE4Gen1x8If64 " "Elaborating entity \"DE4Gen1x8If64\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450076420541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE4Gen1x8If64.v(165) " "Verilog HDL assignment warning at DE4Gen1x8If64.v(165): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076420544 "|DE4Gen1x8If64"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE4Gen1x8If64.v(69) " "Output port \"LED\" at DE4Gen1x8If64.v(69) has no driver" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450076420554 "|DE4Gen1x8If64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst " "Elaborating entity \"ALTPLL50I50O125O250O\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\"" {  } { { "../hdl/DE4Gen1x8If64.v" "ALTPLL50I50O125O250O_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "altpll_component" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076420632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL50I50O125O250O " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL50I50O125O250O\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420636 ""}  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076420636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll50i50o125o250o_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll50i50o125o250o_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O_altpll " "Found entity 1: ALTPLL50I50O125O250O_altpll" {  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O_altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated " "Elaborating entity \"ALTPLL50I50O125O250O_altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen1x8 ALTGXPCIeGen1x8:altgx_inst " "Elaborating entity \"ALTGXPCIeGen1x8\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\"" {  } { { "../hdl/DE4Gen1x8If64.v" "altgx_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component " "Elaborating entity \"ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborating entity \"alt_cal\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "calibration" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 473 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076420808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Instantiated megafunction \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 3 " "Parameter \"channel_address_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 8 " "Parameter \"number_of_channels\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_model_mode FALSE " "Parameter \"sim_model_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal " "Parameter \"lpm_type\" = \"alt_cal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420808 ""}  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 473 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076420808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\"" {  } { { "alt_cal.v" "alt_cal_mux_gen.testbus_mux" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\", which is child of megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } } { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 473 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_foc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_foc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_foc " "Found entity 1: mux_foc" {  } { { "db/mux_foc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/mux_foc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076420873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076420873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_foc ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated " "Elaborating entity \"mux_foc\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal.v" "pd0_det" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } } { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 473 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen1x8_alt_dprio_2vj ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio " "Elaborating entity \"ALTGXPCIeGen1x8_alt_dprio_2vj\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "dprio" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "pre_amble_cmpr" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 229 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076420965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076420965 ""}  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 229 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076420965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b0e " "Found entity 1: cmpr_b0e" {  } { { "db/cmpr_b0e.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_b0e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076421001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076421001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b0e ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_b0e:auto_generated " "Elaborating entity \"cmpr_b0e\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_b0e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "rd_data_output_cmpr" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076421021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421022 ""}  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076421022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n3e " "Found entity 1: cmpr_n3e" {  } { { "db/cmpr_n3e.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_n3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076421058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076421058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n3e ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_n3e:auto_generated " "Elaborating entity \"cmpr_n3e\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_n3e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "state_mc_cmpr" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 277 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076421077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421077 ""}  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 277 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076421077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1md " "Found entity 1: cmpr_1md" {  } { { "db/cmpr_1md.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_1md.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076421112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076421112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1md ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_1md:auto_generated " "Elaborating entity \"cmpr_1md\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_1md:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "state_mc_counter" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 305 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076421156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421157 ""}  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 305 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076421157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_52h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_52h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_52h " "Found entity 1: cntr_52h" {  } { { "db/cntr_52h.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_52h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076421194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076421194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_52h ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\|cntr_52h:auto_generated " "Elaborating entity \"cntr_52h\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\|cntr_52h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "state_mc_decode" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076421229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421229 ""}  } { { "../ip/ALTGXPCIeGen1x8.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076421229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b8f " "Found entity 1: decode_b8f" {  } { { "db/decode_b8f.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/decode_b8f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076421267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076421267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b8f ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\|decode_b8f:auto_generated " "Elaborating entity \"decode_b8f\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\|decode_b8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen1x8_mux_46a ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_mux_46a:dprioout_mux " "Elaborating entity \"ALTGXPCIeGen1x8_mux_46a\" for hierarchy \"ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen1x8_mux_46a:dprioout_mux\"" {  } { { "../ip/ALTGXPCIeGen1x8.v" "dprioout_mux" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTGXPCIeGen1x8.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x8If64 PCIeGen1x8If64:pcie_inst " "Elaborating entity \"PCIeGen1x8If64\" for hierarchy \"PCIeGen1x8If64:pcie_inst\"" {  } { { "../hdl/DE4Gen1x8If64.v" "pcie_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421284 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pciegen1x8if64_serdes.v 2 2 " "Using design file pciegen1x8if64_serdes.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen1x8If64_serdes_alt4gxb_qd9b " "Found entity 1: PCIeGen1x8If64_serdes_alt4gxb_qd9b" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076421380 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCIeGen1x8If64_serdes " "Found entity 2: PCIeGen1x8If64_serdes" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076421380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1450076421380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x8If64_serdes PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes " "Elaborating entity \"PCIeGen1x8If64_serdes\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\"" {  } { { "../ip/PCIeGen1x8If64.v" "serdes" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x8If64_serdes_alt4gxb_qd9b PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component " "Elaborating entity \"PCIeGen1x8If64_serdes_alt4gxb_qd9b\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\"" {  } { { "pciegen1x8if64_serdes.v" "PCIeGen1x8If64_serdes_alt4gxb_qd9b_component" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076421414 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect pciegen1x8if64_serdes.v(117) " "Output port \"rx_patterndetect\" at pciegen1x8if64_serdes.v(117) has no driver" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450076421860 "|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus pciegen1x8if64_serdes.v(120) " "Output port \"rx_syncstatus\" at pciegen1x8if64_serdes.v(120) has no driver" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450076421860 "|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component"}
{ "Warning" "WSGN_SEARCH_FILE" "ip_compiler_for_pci_express-library/altpcie_rs_serdes.v 1 1 " "Using design file ip_compiler_for_pci_express-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "altpcie_rs_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076425691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1450076425691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\"" {  } { { "../ip/PCIeGen1x8If64.v" "rs_serdes" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076425691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen1x8If64_core PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper " "Elaborating entity \"PCIeGen1x8If64_core\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\"" {  } { { "../ip/PCIeGen1x8If64.v" "wrapper" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076425706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v 5 5 " "Found 5 design units, including 5 entities, in source file ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Found entity 1: altpcie_hip_pipen1b" {  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076426063 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076426063 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076426063 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076426063 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_pcie_reconfig_bridge " "Found entity 5: altpcie_pcie_reconfig_bridge" {  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076426063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076426063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "../ip/PCIeGen1x8If64_core.v" "altpcie_hip_pipen1b_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64_core.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "altpcie_hip_pipen1b.v" "txcred_patch0" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_tl_cfg_pipe_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa_wrapper_de4 riffa_wrapper_de4:riffa " "Elaborating entity \"riffa_wrapper_de4\" for hierarchy \"riffa_wrapper_de4:riffa\"" {  } { { "../hdl/DE4Gen1x8If64.v" "riffa" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_altera riffa_wrapper_de4:riffa\|translation_altera:trans " "Elaborating entity \"translation_altera\" for hierarchy \"riffa_wrapper_de4:riffa\|translation_altera:trans\"" {  } { { "../../riffa_wrapper_de4.v" "trans" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/riffa_wrapper_de4.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426297 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RX_TLP_BAR_DECODE translation_altera.v(95) " "Output port \"RX_TLP_BAR_DECODE\" at translation_altera.v(95) has no driver" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/translation_altera.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450076426301 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|translation_altera:trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_layer riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst " "Elaborating entity \"engine_layer\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\"" {  } { { "../../riffa_wrapper_de4.v" "engine_layer_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/riffa_wrapper_de4.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426314 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_START_OFFSET\[3..1\] engine_layer.v(79) " "Output port \"TX_TLP_START_OFFSET\[3..1\]\" at engine_layer.v(79) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/engine_layer.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450076426330 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_END_OFFSET\[3..1\] engine_layer.v(81) " "Output port \"TX_TLP_END_OFFSET\[3..1\]\" at engine_layer.v(81) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/engine_layer.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450076426330 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst " "Elaborating entity \"rx_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "rx_engine_classic_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/engine_layer.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "data_shiftreg_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "sop_shiftreg_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "eoff_shiftreg_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxr_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst " "Elaborating entity \"rxr_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxr_engine_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_wEndFlag rxr_engine_classic.v(146) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(146): object \"_wEndFlag\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076426429 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRxrDataReady rxr_engine_classic.v(163) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(163): object \"wRxrDataReady\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076426429 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 rxr_engine_classic.v(191) " "Verilog HDL assignment warning at rxr_engine_classic.v(191): truncated value with size 10 to match size of target (1)" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426430 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_to_mask riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef " "Elaborating entity \"offset_to_mask\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "o2m_ef" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_enable" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426461 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_pipeline" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_DW0_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_type_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426494 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_length_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426500 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "addr_DW0_bit_2_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426508 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "output_pipeline" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxr_engine_classic.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxc_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst " "Elaborating entity \"rxc_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxc_engine_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_engine_classic.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 rxc_engine_classic.v(166) " "Verilog HDL assignment warning at rxc_engine_classic.v(166): truncated value with size 10 to match size of target (1)" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426547 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_DW0_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_type_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426575 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_length_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426581 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_address_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (7)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426587 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "output_pipeline" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rxc_engine_classic.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst " "Elaborating entity \"tx_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "tx_engine_classic_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/engine_layer.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst " "Elaborating entity \"txc_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txc_engine_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_formatter_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst " "Elaborating entity \"txc_formatter_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_formatter_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txc_engine_classic.v(298) " "Verilog HDL assignment warning at txc_engine_classic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426684 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txc_engine_classic.v(299) " "Verilog HDL assignment warning at txc_engine_classic.v(299): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426685 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "input_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "output_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst " "Elaborating entity \"tx_engine\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_engine_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txc_engine_classic.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst " "Elaborating entity \"tx_data_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_data_pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_shift riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst " "Elaborating entity \"tx_data_shift\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "tx_shift_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_pipeline.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_data_shift.v(152) " "Verilog HDL assignment warning at tx_data_shift.v(152): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426794 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "input_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "output_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "em_rotate_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftL rotate.v(59) " "Verilog HDL or VHDL warning at rotate.v(59): object \"wShiftL\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rotate.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076426845 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_flag_to_one_hot riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst " "Elaborating entity \"offset_flag_to_one_hot\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "ef_onehot_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_ " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_rotates\[0\].select_rotate_inst_" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftR rotate.v(58) " "Verilog HDL or VHDL warning at rotate.v(58): object \"wShiftR\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rotate.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076426861 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_ " "Elaborating entity \"one_hot_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_multiplexers\[0\].mux_inst_" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_shift.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426868 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "one_hot_mux.v(70) " "Verilog HDL Case Statement information at one_hot_mux.v(70): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/one_hot_mux.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076426869 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst " "Elaborating entity \"tx_data_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "txdf_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_pipeline.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdTxDataPacketValid tx_data_fifo.v(119) " "Verilog HDL or VHDL warning at tx_data_fifo.v(119): object \"wRdTxDataPacketValid\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076426879 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_data_fifo.v(154) " "Verilog HDL assignment warning at tx_data_fifo.v(154): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426880 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_data_fifo.v(156) " "Verilog HDL assignment warning at tx_data_fifo.v(156): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426880 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_data_fifo.v(158) " "Verilog HDL assignment warning at tx_data_fifo.v(158): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076426880 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RD_TX_DATA_PACKET_VALID tx_data_fifo.v(92) " "Output port \"RD_TX_DATA_PACKET_VALID\" at tx_data_fifo.v(92) has no driver" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450076426884 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].input_pipeline_inst_" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_ " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].fifo_inst_" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_data_fifo.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076426929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst\"" {  } { { "../../../../riffa_hdl/fifo.v" "shiftreg_wr_delay_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rDataShift shiftreg.v(65) " "Verilog HDL or VHDL warning at shiftreg.v(65): object \"rDataShift\" assigned a value but never read" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/shiftreg.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076427023 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_hdr_fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst " "Elaborating entity \"tx_hdr_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "txhf_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "input_pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_hdr_fifo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "fifo_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_hdr_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_alignment_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst " "Elaborating entity \"tx_alignment_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_alignment_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tx_alignment_pipeline.v(212) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(212): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427140 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tx_alignment_pipeline.v(216) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(216): truncated value with size 4 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427141 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_alignment_pipeline.v(246) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(246): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427143 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[31..24\] 0 tx_alignment_pipeline.v(164) " "Net \"wSchedule\[1\]\[31..24\]\" at tx_alignment_pipeline.v(164) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427153 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[11..0\] 0 tx_alignment_pipeline.v(164) " "Net \"wSchedule\[1\]\[11..0\]\" at tx_alignment_pipeline.v(164) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427153 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[31..24\] 0 tx_alignment_pipeline.v(164) " "Net \"wSchedule\[0\]\[31..24\]\" at tx_alignment_pipeline.v(164) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427153 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[11..0\] 0 tx_alignment_pipeline.v(164) " "Net \"wSchedule\[0\]\[11..0\]\" at tx_alignment_pipeline.v(164) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427153 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wSchedule " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wSchedule\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1450076427163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "compute_reg" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "select_reg" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "satctr_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(67) " "Verilog HDL assignment warning at counter.v(67): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427233 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427233 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(67) " "Verilog HDL assignment warning at counter.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427242 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427242 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_data_input_regs\[0\].data_register_" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_ " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_packet_format_multiplexers\[0\].dw_mux_" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "output_register_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst " "Elaborating entity \"txr_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_engine_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_formatter_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst " "Elaborating entity \"txr_formatter_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst\"" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "txr_formatter_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_classic.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txr_engine_classic.v(303) " "Verilog HDL assignment warning at txr_engine_classic.v(303): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_classic.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427348 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txr_engine_classic.v(304) " "Verilog HDL assignment warning at txr_engine_classic.v(304): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/txr_engine_classic.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427348 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst " "Elaborating entity \"tx_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_mux_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_capture_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_arbiter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst " "Elaborating entity \"tx_arbiter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_arbiter_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(662) " "Verilog HDL assignment warning at tx_engine_classic.v(662): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427498 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(699) " "Verilog HDL assignment warning at tx_engine_classic.v(699): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427499 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_phi riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst " "Elaborating entity \"tx_phi\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_phi_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "mux_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_classic.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa riffa_wrapper_de4:riffa\|riffa:riffa_inst " "Elaborating entity \"riffa\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\"" {  } { { "../../riffa_wrapper_de4.v" "riffa_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/riffa_wrapper_de4.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue " "Elaborating entity \"reorder_queue\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\"" {  } { { "../../../../riffa_hdl/riffa.v" "reorderQueue" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "rams\[0\].ram" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "pktRam" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "mapRam" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_input riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input " "Elaborating entity \"reorder_queue_input\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_input" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 reorder_queue_input.v(146) " "Verilog HDL assignment warning at reorder_queue_input.v(146): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427711 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(205) " "Verilog HDL assignment warning at reorder_queue_input.v(205): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427713 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(235) " "Verilog HDL assignment warning at reorder_queue_input.v(235): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427714 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "countRam" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue_input.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_output riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output " "Elaborating entity \"reorder_queue_output\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_output" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst " "Elaborating entity \"registers\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reg_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdMemory registers.v(164) " "Verilog HDL or VHDL warning at registers.v(164): object \"wRdMemory\" assigned a value but never read" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076427829 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 registers.v(237) " "Verilog HDL assignment warning at registers.v(237): truncated value with size 64 to match size of target (32)" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076427837 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registers.v(239) " "Verilog HDL or VHDL warning at the registers.v(239): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 239 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1450076427837 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[31\] 0 registers.v(162) " "Net \"__wRdMemory\[31\]\" at registers.v(162) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427927 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[28..26\] 0 registers.v(162) " "Net \"__wRdMemory\[28..26\]\" at registers.v(162) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427927 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[23..16\] 0 registers.v(162) " "Net \"__wRdMemory\[23..16\]\" at registers.v(162) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427927 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[7..0\] 0 registers.v(162) " "Net \"__wRdMemory\[7..0\]\" at registers.v(162) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450076427927 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\"" {  } { { "../../../../riffa_hdl/registers.v" "rxr_input_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "field_demux" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076427993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "tx_len_ready_demux" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "chnl_output_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "txc_output_register" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/registers.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_credit_flow_ctrl riffa_wrapper_de4:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc " "Elaborating entity \"recv_credit_flow_ctrl\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc\"" {  } { { "../../../../riffa_hdl/riffa.v" "rc_fc" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 recv_credit_flow_ctrl.v(81) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(81): truncated value with size 13 to match size of target (8)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076428068 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 recv_credit_flow_ctrl.v(82) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(82): truncated value with size 13 to match size of target (12)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076428068 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr " "Elaborating entity \"interrupt\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\"" {  } { { "../../../../riffa_hdl/riffa.v" "intr" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr " "Elaborating entity \"interrupt_controller\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr\"" {  } { { "../../../../riffa_hdl/interrupt.v" "intrCtlr" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/interrupt.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst " "Elaborating entity \"tx_multiplexer\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "tx_mux_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "req_ack_fifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux " "Elaborating entity \"tx_multiplexer_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "tx_mux" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCountChnlShiftDW tx_multiplexer_64.v(136) " "Verilog HDL or VHDL warning at tx_multiplexer_64.v(136): object \"wCountChnlShiftDW\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076428152 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rCapAddr64 tx_multiplexer_64.v(168) " "Verilog HDL or VHDL warning at tx_multiplexer_64.v(168): object \"rCapAddr64\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076428153 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tx_multiplexer_64.v(136) " "Verilog HDL assignment warning at tx_multiplexer_64.v(136): truncated value with size 32 to match size of target (12)" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076428153 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_64.v(257) " "Verilog HDL Case Statement information at tx_multiplexer_64.v(257): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 257 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428169 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_multiplexer_64.v(320) " "Verilog HDL assignment warning at tx_multiplexer_64.v(320): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076428170 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_64.v(336) " "Verilog HDL Case Statement information at tx_multiplexer_64.v(336): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 336 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428171 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_multiplexer_64.v(409) " "Verilog HDL assignment warning at tx_multiplexer_64.v(409): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076428176 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_selector riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd " "Elaborating entity \"tx_engine_selector\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "selRd" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_multiplexer_64.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel " "Elaborating entity \"channel\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\"" {  } { { "../../../../riffa_hdl/riffa.v" "channels\[0\].channel" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel " "Elaborating entity \"channel_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\"" {  } { { "../../../../riffa_hdl/channel.v" "channel" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/channel.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort " "Elaborating entity \"rx_port_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\"" {  } { { "../../../../riffa_hdl/channel_64.v" "rxPort" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_64.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_packer_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker " "Elaborating entity \"fifo_packer_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "mainFifoPacker" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_fwft riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo " "Elaborating entity \"async_fifo_fwft\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "mainFifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "fifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo_fwft.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "sgRxFifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_requester riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_requester:sgRxReq " "Elaborating entity \"sg_list_requester\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_requester:sgRxReq\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "sgRxReq" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428569 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sg_list_requester.v(197) " "Verilog HDL Case Statement information at sg_list_requester.v(197): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sg_list_requester.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428575 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_requester_mux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_requester_mux:requesterMux " "Elaborating entity \"rx_port_requester_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_requester_mux:requesterMux\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "requesterMux" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_reader_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_reader_64:sgListReader " "Elaborating entity \"sg_list_reader_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sg_list_reader_64:sgListReader\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "sgListReader" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_reader riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader " "Elaborating entity \"rx_port_reader\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "reader" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428639 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(238) " "Verilog HDL Case Statement information at rx_port_reader.v(238): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_reader.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428644 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(348) " "Verilog HDL Case Statement information at rx_port_reader.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_reader.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428648 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_channel_gate riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate " "Elaborating entity \"rx_port_channel_gate\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\"" {  } { { "../../../../riffa_hdl/rx_port_64.v" "gate" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_64.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_domain_signal riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig " "Elaborating entity \"cross_domain_signal\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\"" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "rxSig" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/rx_port_channel_gate.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncff riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB " "Elaborating entity \"syncff\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\"" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "sigAtoB" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/cross_domain_signal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF " "Elaborating entity \"ff\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF\"" {  } { { "../../../../riffa_hdl/syncff.v" "syncFF" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/syncff.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort " "Elaborating entity \"tx_port_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\"" {  } { { "../../../../riffa_hdl/channel_64.v" "txPort" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/channel_64.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_channel_gate_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate " "Elaborating entity \"tx_port_channel_gate_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "gate" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_64.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "fifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_channel_gate_64.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_monitor_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_monitor_64:monitor " "Elaborating entity \"tx_port_monitor_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_monitor_64:monitor\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "monitor" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_64.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428831 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_monitor_64.v(138) " "Verilog HDL Case Statement information at tx_port_monitor_64.v(138): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_monitor_64.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428835 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_buffer_64 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer " "Elaborating entity \"tx_port_buffer_64\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "buffer" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_64.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "fifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_buffer_64.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_writer riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_writer:writer " "Elaborating entity \"tx_port_writer\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_writer:writer\"" {  } { { "../../../../riffa_hdl/tx_port_64.v" "writer" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_64.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076428929 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(217) " "Verilog HDL Case Statement information at tx_port_writer.v(217): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_writer.v" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428933 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tx_port_writer.v(279) " "Verilog HDL assignment warning at tx_port_writer.v(279): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_writer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076428937 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(348) " "Verilog HDL Case Statement information at tx_port_writer.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_port_writer.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076428940 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chnl_tester chnl_tester:test_channels\[0\].chnl_tester_i " "Elaborating entity \"chnl_tester\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\"" {  } { { "../hdl/DE4Gen1x8If64.v" "test_channels\[0\].chnl_tester_i" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 64 chnl_tester.v(128) " "Verilog HDL assignment warning at chnl_tester.v(128): truncated value with size 128 to match size of target (64)" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/chnl_tester.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076429072 "|DE4Gen1x8If64|chnl_tester:test_channels[0].chnl_tester_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_pcie_if_v2 m_pcie_if_v2:u_pcie_if " "Elaborating entity \"m_pcie_if_v2\" for hierarchy \"m_pcie_if_v2:u_pcie_if\"" {  } { { "../hdl/DE4Gen1x8If64.v" "u_pcie_if" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_data_reg m_pcie_if_v2.v(243) " "Verilog HDL or VHDL warning at m_pcie_if_v2.v(243): object \"fifo_data_reg\" assigned a value but never read" {  } { { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450076429100 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "m_pcie_if_v2.v(89) " "Verilog HDL Case Statement information at m_pcie_if_v2.v(89): all case item expressions in this case statement are onehot" {  } { { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076429101 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 m_pcie_if_v2.v(159) " "Verilog HDL assignment warning at m_pcie_if_v2.v(159): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076429101 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "m_pcie_if_v2.v(178) " "Verilog HDL Case Statement information at m_pcie_if_v2.v(178): all case item expressions in this case statement are onehot" {  } { { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450076429102 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 m_pcie_if_v2.v(249) " "Verilog HDL assignment warning at m_pcie_if_v2.v(249): truncated value with size 64 to match size of target (16)" {  } { { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450076429103 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfifo m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo " "Elaborating entity \"myfifo\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\"" {  } { { "../hdl/m_pcie_if_v2.v" "u_fifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\"" {  } { { "myfifo.v" "scfifo_component" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\"" {  } { { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076429182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429183 ""}  } { { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076429183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_raa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_raa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_raa1 " "Found entity 1: scfifo_raa1" {  } { { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076429219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076429219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_raa1 m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated " "Elaborating entity \"scfifo_raa1\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2ha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2ha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2ha1 " "Found entity 1: a_dpfifo_2ha1" {  } { { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076429233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076429233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2ha1 m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo " "Elaborating entity \"a_dpfifo_2ha1\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\"" {  } { { "db/scfifo_raa1.tdf" "dpfifo" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdk1 " "Found entity 1: altsyncram_cdk1" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076429291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076429291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdk1 m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram " "Elaborating entity \"altsyncram_cdk1\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\"" {  } { { "db/a_dpfifo_2ha1.tdf" "FIFOram" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ip8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ip8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ip8 " "Found entity 1: cmpr_ip8" {  } { { "db/cmpr_ip8.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_ip8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076429386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076429386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ip8 m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cmpr_ip8:almost_full_comparer " "Elaborating entity \"cmpr_ip8\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cmpr_ip8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2ha1.tdf" "almost_full_comparer" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ip8 m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cmpr_ip8:two_comparison " "Elaborating entity \"cmpr_ip8\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cmpr_ip8:two_comparison\"" {  } { { "db/a_dpfifo_2ha1.tdf" "two_comparison" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vkb " "Found entity 1: cntr_vkb" {  } { { "db/cntr_vkb.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_vkb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076429436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076429436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vkb m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cntr_vkb:rd_ptr_msb " "Elaborating entity \"cntr_vkb\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cntr_vkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2ha1.tdf" "rd_ptr_msb" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cl7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cl7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cl7 " "Found entity 1: cntr_cl7" {  } { { "db/cntr_cl7.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_cl7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076429480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076429480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cl7 m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cntr_cl7:usedw_counter " "Elaborating entity \"cntr_cl7\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cntr_cl7:usedw_counter\"" {  } { { "db/a_dpfifo_2ha1.tdf" "usedw_counter" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0lb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0lb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0lb " "Found entity 1: cntr_0lb" {  } { { "db/cntr_0lb.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_0lb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076429525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076429525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0lb m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cntr_0lb:wr_ptr " "Elaborating entity \"cntr_0lb\" for hierarchy \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|cntr_0lb:wr_ptr\"" {  } { { "db/a_dpfifo_2ha1.tdf" "wr_ptr" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076429526 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "VALUE pktctr_inst 15 16 " "Port \"VALUE\" on the entity instantiation of \"pktctr_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 419 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1450076432043 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR_DATA rot_inst 4 2 " "Port \"WR_DATA\" on the entity instantiation of \"rot_inst\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "rot_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1450076432050 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "MASK len_mask 4 2 " "Port \"MASK\" on the entity instantiation of \"len_mask\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 285 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1450076432051 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET len_mask 32 1 " "Port \"OFFSET\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 285 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1450076432051 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE len_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 285 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1450076432051 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "MASK packet_mask 4 2 " "Port \"MASK\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 272 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1450076432051 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE packet_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 272 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1450076432051 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432053 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432053 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432074 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432086 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432086 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[3\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[3\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\] " "Net \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|__wTxHdrPacketMask\[2\]\" is missing source, defaulting to GND" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "__wTxHdrPacketMask\[2\]" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432109 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1450076432109 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "TxsAddress_i altpcie_hip_pipen1b_inst 17 21 " "Port \"TxsAddress_i\" on the entity instantiation of \"altpcie_hip_pipen1b_inst\" is connected to a signal of width 17. The formal width of the signal in the module is 21.  The extra bits will be driven by GND." {  } { { "../ip/PCIeGen1x8If64_core.v" "altpcie_hip_pipen1b_inst" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64_core.v" 883 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1450076432250 "|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cf84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cf84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cf84 " "Found entity 1: altsyncram_cf84" {  } { { "db/altsyncram_cf84.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cf84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076435298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076435298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mpc " "Found entity 1: mux_mpc" {  } { { "db/mux_mpc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/mux_mpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076435747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076435747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_asf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_asf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_asf " "Found entity 1: decode_asf" {  } { { "db/decode_asf.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/decode_asf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076435806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076435806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9fi " "Found entity 1: cntr_9fi" {  } { { "db/cntr_9fi.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_9fi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076435892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076435892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sdc " "Found entity 1: cmpr_sdc" {  } { { "db/cmpr_sdc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_sdc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076435937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076435937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_56j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_56j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_56j " "Found entity 1: cntr_56j" {  } { { "db/cntr_56j.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_56j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076435999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076435999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9di.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9di " "Found entity 1: cntr_9di" {  } { { "db/cntr_9di.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_9di.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076436107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076436107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_odc " "Found entity 1: cmpr_odc" {  } { { "db/cmpr_odc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_odc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076436150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076436150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vvi " "Found entity 1: cntr_vvi" {  } { { "db/cntr_vvi.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_vvi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076436211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076436211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kdc " "Found entity 1: cmpr_kdc" {  } { { "db/cmpr_kdc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_kdc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076436254 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076436713 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1450076436802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450076442863 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450076442995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450076443338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450076443356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450076443391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450076443396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450076443397 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1450076444095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85fa5087/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85fa5087/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld85fa5087/alt_sld_fab.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/ip/sld85fa5087/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076444238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076444238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85fa5087/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85fa5087/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld85fa5087/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/ip/sld85fa5087/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076444241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076444241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85fa5087/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85fa5087/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld85fa5087/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/ip/sld85fa5087/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076444248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076444248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85fa5087/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld85fa5087/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld85fa5087/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/ip/sld85fa5087/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076444272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld85fa5087/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/ip/sld85fa5087/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076444272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076444272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld85fa5087/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld85fa5087/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld85fa5087/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/ip/sld85fa5087/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076444282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076444282 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[20\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 680 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[21\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 712 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[22\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 744 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[23\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 776 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[24\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 808 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[25\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 840 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[26\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 872 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[27\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 904 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[28\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 936 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[29\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 968 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[30\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1000 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[31\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1032 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[48\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1576 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[49\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1608 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[50\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1640 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[51\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1672 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[52\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1704 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[53\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1736 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[54\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1768 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[55\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1800 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[56\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1832 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[57\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1864 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[58\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1896 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[59\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1928 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[60\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1960 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[61\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 1992 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[62\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 2024 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[63\] " "Synthesized away node \"m_pcie_if_v2:u_pcie_if\|myfifo:u_fifo\|scfifo:scfifo_component\|scfifo_raa1:auto_generated\|a_dpfifo_2ha1:dpfifo\|altsyncram_cdk1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_cdk1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cdk1.tdf" 2056 2 0 } } { "db/a_dpfifo_2ha1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/a_dpfifo_2ha1.tdf" 47 2 0 } } { "db/scfifo_raa1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/scfifo_raa1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "myfifo.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/myfifo.v" 82 0 0 } } { "../hdl/m_pcie_if_v2.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 266 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 448 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076445955 "|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1450076445955 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1450076445955 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1450076448055 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1450076448055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076454902 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "m_pcie_if_v2:u_pcie_if\|reg_bank " "RAM logic \"m_pcie_if_v2:u_pcie_if\|reg_bank\" is uninferred due to asynchronous read logic" {  } { { "../hdl/m_pcie_if_v2.v" "reg_bank" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/m_pcie_if_v2.v" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1450076454948 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1450076454948 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "26 " "Inferred 26 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 65 " "Parameter WIDTH_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 65 " "Parameter WIDTH_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 65 " "Parameter WIDTH_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 65 " "Parameter WIDTH_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 122 " "Parameter WIDTH_A set to 122" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 122 " "Parameter WIDTH_B set to 122" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 62 " "Parameter WIDTH_A set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 62 " "Parameter WIDTH_B set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|rPackedFlushed_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|rPackedFlushed_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 68 " "Parameter WIDTH set to 68" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|rValsProp_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|rValsProp_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465380 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1450076465380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465435 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076465435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sq1 " "Found entity 1: altsyncram_2sq1" {  } { { "db/altsyncram_2sq1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_2sq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076465476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076465476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465515 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076465515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5r1 " "Found entity 1: altsyncram_c5r1" {  } { { "db/altsyncram_c5r1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_c5r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076465566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076465566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 65 " "Parameter \"WIDTH_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 65 " "Parameter \"WIDTH_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465647 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076465647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpq1 " "Found entity 1: altsyncram_kpq1" {  } { { "db/altsyncram_kpq1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_kpq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076465700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076465700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 65 " "Parameter \"WIDTH_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 65 " "Parameter \"WIDTH_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465779 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076465779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465804 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076465804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2u1 " "Found entity 1: altsyncram_s2u1" {  } { { "db/altsyncram_s2u1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_s2u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076465848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076465848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076465904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 122 " "Parameter \"WIDTH_A\" = \"122\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 122 " "Parameter \"WIDTH_B\" = \"122\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076465905 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076465905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qot1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qot1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qot1 " "Found entity 1: altsyncram_qot1" {  } { { "db/altsyncram_qot1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_qot1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076465964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076465964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 62 " "Parameter \"WIDTH_A\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 62 " "Parameter \"WIDTH_B\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466085 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0mt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0mt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0mt1 " "Found entity 1: altsyncram_0mt1" {  } { { "db/altsyncram_0mt1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_0mt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466208 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466245 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pq1 " "Found entity 1: altsyncram_8pq1" {  } { { "db/altsyncram_8pq1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_8pq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466315 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slt1 " "Found entity 1: altsyncram_slt1" {  } { { "db/altsyncram_slt1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_slt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466390 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpq1 " "Found entity 1: altsyncram_cpq1" {  } { { "db/altsyncram_cpq1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_cpq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466467 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5r1 " "Found entity 1: altsyncram_i5r1" {  } { { "db/altsyncram_i5r1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_i5r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_buffer_64:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466623 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvq1 " "Found entity 1: altsyncram_uvq1" {  } { { "db/altsyncram_uvq1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_uvq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076466788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|fifo_packer_64:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 68 " "Parameter \"WIDTH\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076466789 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076466789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h3v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h3v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h3v " "Found entity 1: shift_taps_h3v" {  } { { "db/shift_taps_h3v.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/shift_taps_h3v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0a1 " "Found entity 1: altsyncram_i0a1" {  } { { "db/altsyncram_i0a1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_i0a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mf " "Found entity 1: cntr_6mf" {  } { { "db/cntr_6mf.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_6mf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076466984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076466984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_mdc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076467055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467056 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076467056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b3v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b3v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b3v " "Found entity 1: shift_taps_b3v" {  } { { "db/shift_taps_b3v.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/shift_taps_b3v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40a1 " "Found entity 1: altsyncram_40a1" {  } { { "db/altsyncram_40a1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_40a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3mf " "Found entity 1: cntr_3mf" {  } { { "db/cntr_3mf.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_3mf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cmpr_ldc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Elaborated megafunction instantiation \"PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076467312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Instantiated megafunction \"PCIeGen1x8If64:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467312 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076467312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sfv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sfv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sfv " "Found entity 1: shift_taps_sfv" {  } { { "db/shift_taps_sfv.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/shift_taps_sfv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hc1 " "Found entity 1: altsyncram_0hc1" {  } { { "db/altsyncram_0hc1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_0hc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4mf " "Found entity 1: cntr_4mf" {  } { { "db/cntr_4mf.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_4mf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o5h " "Found entity 1: cntr_o5h" {  } { { "db/cntr_o5h.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/cntr_o5h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076467520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|rx_port_reader:reader\|altshift_taps:rValsProp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076467521 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450076467521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_73v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_73v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_73v " "Found entity 1: shift_taps_73v" {  } { { "db/shift_taps_73v.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/shift_taps_73v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sv91 " "Found entity 1: altsyncram_sv91" {  } { { "db/altsyncram_sv91.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_sv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450076467606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450076467606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450076470547 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1450076471446 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1450076471447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450076497451 "|DE4Gen1x8If64|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450076497451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450076534248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076536342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/output_files/DE4Gen1x8If64.map.smsg " "Generated suppressed messages file C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/output_files/DE4Gen1x8If64.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450076536994 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 657 817 0 0 160 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 657 of its 817 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 160 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1450076539956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "49 0 1 0 0 " "Adding 49 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450076541090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076541090 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 206 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1450076542486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK3 " "No output dependent on input pin \"OSC_50_BANK3\"" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076543715 "|DE4Gen1x8If64|OSC_50_BANK3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK4 " "No output dependent on input pin \"OSC_50_BANK4\"" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076543715 "|DE4Gen1x8If64|OSC_50_BANK4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK5 " "No output dependent on input pin \"OSC_50_BANK5\"" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076543715 "|DE4Gen1x8If64|OSC_50_BANK5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK6 " "No output dependent on input pin \"OSC_50_BANK6\"" {  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450076543715 "|DE4Gen1x8If64|OSC_50_BANK6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450076543715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20751 " "Implemented 20751 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450076543762 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450076543762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19053 " "Implemented 19053 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450076543762 ""} { "Info" "ICUT_CUT_TM_RAMS" "1612 " "Implemented 1612 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450076543762 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1450076543762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450076543762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1183 " "Peak virtual memory: 1183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450076543974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 23:02:23 2015 " "Processing ended: Sun Dec 13 23:02:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450076543974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450076543974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450076543974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450076543974 ""}
