[{"DBLP title": "Centip3De: A 64-Core, 3D Stacked Near-Threshold System.", "DBLP authors": ["Ronald G. Dreslinski", "David Fick", "Bharan Giridhar", "Gyouho Kim", "Sangwon Seo", "Matthew Fojtik", "Sudhir Satpathy", "Yoonmyung Lee", "Daeyeon Kim", "Nurrachman Liu", "Michael Wieckowski", "Gregory K. Chen", "Dennis Sylvester", "David T. Blaauw", "Trevor N. Mudge"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.4", "OA papers": [{"PaperId": "https://openalex.org/W1990416701", "PaperTitle": "Centip3De: A 64-Core, 3D Stacked Near-Threshold System", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Michigan\u2013Ann Arbor": 9.0, "Qualcomm (United States)": 2.0, "Intels Circuits Research Laboratories, USA": 1.0, "Intel (United States)": 2.0, "Veroscience (United States)": 1.0}, "Authors": ["Ronald G. Dreslinski", "David Fick", "Bharan Giridhar", "Gyouho Kim", "Sangwon Seo", "Matthew Fojtik", "Sudhir K. Satpathy", "Yoonmyung Lee", "Dae Yeon Kim", "Nurrachman Liu", "Michael Wieckowski", "Gregory K. Chen", "Dennis Sylvester", "David Blaauw", "Trevor Mudge"]}]}, {"DBLP title": "Reducing Transistor Variability for High Performance Low Power Chips.", "DBLP authors": ["Robert Rogenmoser", "Lawrence T. Clark"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.10", "OA papers": [{"PaperId": "https://openalex.org/W2044955139", "PaperTitle": "Reducing Transistor Variability for High Performance Low Power Chips", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"SuVolta, Inc., Los Gatos, CA, USA": 1.0, "SuVolta, Inc., USA": 1.0}, "Authors": ["Robert Rogenmoser", "Lawrence T. Clark"]}]}, {"DBLP title": "IA-32 Processor with a Wide-Voltage-Operating Range in 32-nm CMOS.", "DBLP authors": ["Gregory Ruhl", "Saurabh Dighe", "Shailendra Jain", "Surhud Khare", "Sriram R. Vangal"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.8", "OA papers": [{"PaperId": "https://openalex.org/W2015845857", "PaperTitle": "IA-32 Processor with a Wide-Voltage-Operating Range in 32-nm CMOS", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["G. Ruhl", "Saurabh Dighe", "Shailendra Jain", "Surhud Khare", "Sriram R. Vangal"]}]}, {"DBLP title": "IBM zEC12: The Third-Generation High-Frequency Mainframe Microprocessor.", "DBLP authors": ["C. Kevin Shum", "Fadi Busaba", "Christian Jacobi"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.9", "OA papers": [{"PaperId": "https://openalex.org/W2022822670", "PaperTitle": "IBM zEC12: The Third-Generation High-Frequency Mainframe Microprocessor", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Poughkeepsie Public Library District": 3.0}, "Authors": ["C. Kevin Shum", "Fadi Y. Busaba", "Christian Jacobi"]}]}, {"DBLP title": "The Oracle Sparc T5 16-Core Processor Scales to Eight Sockets.", "DBLP authors": ["John R. Feehrer", "Sumti Jairath", "Paul Loewenstein", "Ram Sivaramakrishnan", "David Smentek", "Sebastian Turullols", "Ali Vahidsafa"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.49", "OA papers": [{"PaperId": "https://openalex.org/W2052787948", "PaperTitle": "The Oracle Sparc T5 16-Core Processor Scales to Eight Sockets", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Oracle (United States)": 7.0}, "Authors": ["John R. Feehrer", "Sumti Jairath", "Paul M. Loewenstein", "Sivaramakrishnan Ram", "David Smentek", "Sebastian Turullols", "Ali Vahidsafa"]}]}, {"DBLP title": "Top Picks from the 2012 Computer Architecture Conferences.", "DBLP authors": ["Babak Falsafi", "Gabriel H. Loh"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.65", "OA papers": [{"PaperId": "https://openalex.org/W2042917721", "PaperTitle": "Top Picks from the 2012 Computer Architecture Conferences", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Babak Falsafi", "Gabriel H. Loh"]}]}, {"DBLP title": "Designing for Responsiveness with Computational Sprinting.", "DBLP authors": ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.51", "OA papers": [{"PaperId": "https://openalex.org/W1994196464", "PaperTitle": "Designing for Responsiveness with Computational Sprinting", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"California University of Pennsylvania": 2.0, "University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Arun Raghavan", "Yixin Luo", "A. Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "M. Aldaya Martin"]}]}, {"DBLP title": "Neural Acceleration for General-Purpose Approximate Programs.", "DBLP authors": ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.28", "OA papers": [{"PaperId": "https://openalex.org/W4240331638", "PaperTitle": "Neural Acceleration for General-Purpose Approximate Programs", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Washington": 3.0, "Microsoft (United States)": 1.0}, "Authors": ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"]}]}, {"DBLP title": "Scaling the Energy Proportionality Wall with KnightShift.", "DBLP authors": ["Daniel Wong", "Murali Annavaram"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.31", "OA papers": [{"PaperId": "https://openalex.org/W1975585606", "PaperTitle": "Scaling the Energy Proportionality Wall with KnightShift", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Southern California University for Professional Studies": 1.0, "University of Southern California": 1.0}, "Authors": ["Daniel Wong", "Murali Annavaram"]}]}, {"DBLP title": "Hardware-Enforced Comprehensive Memory Safety.", "DBLP authors": ["Santosh Nagarakatte", "Milo M. K. Martin", "Steve Zdancewic"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.26", "OA papers": [{"PaperId": "https://openalex.org/W1984676275", "PaperTitle": "Hardware-Enforced Comprehensive Memory Safety", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Rutgers, The State University of New Jersey": 2.0, "California University of Pennsylvania": 1.0}, "Authors": ["Santosh Nagarakatte", "M. Aldaya Martin", "Steve Zdancewic"]}]}, {"DBLP title": "Inspection-Resistant Memory Architectures.", "DBLP authors": ["Jonathan Kaveh Valamehr", "Melissa Chase", "Seny Kamara", "Andrew Putnam", "Daniel Shumow", "Vinod Vaikuntanathan", "Timothy Sherwood"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.27", "OA papers": [{"PaperId": "https://openalex.org/W1987098661", "PaperTitle": "Inspection-Resistant Memory Architectures", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0, "Microsoft (United States)": 4.0, "University of Toronto": 1.0}, "Authors": ["Jonathan Valamehr", "Mark W. Chase", "Souleymane Kamara", "Aaron E. Putnam", "Daniel Shumow", "Vinod Vaikuntanathan", "Timothy Sherwood"]}]}, {"DBLP title": "Relyzer: Application Resiliency Analyzer for Transient Faults.", "DBLP authors": ["Siva Kumar Sastry Hari", "Sarita V. Adve", "Helia Naeimi", "Pradeep Ramachandran"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.30", "OA papers": [{"PaperId": "https://openalex.org/W2067717709", "PaperTitle": "Relyzer: Application Resiliency Analyzer for Transient Faults", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Intel (United States)": 2.0}, "Authors": ["Siva Kumar Sastry Hari", "Sarita V. Adve", "Helia Naeimi", "Prakash Ramachandran"]}]}, {"DBLP title": "A Quantitative, Experimental Approach to Measuring Processor Side-Channel Security.", "DBLP authors": ["John Demme", "Robert Martin", "Adam Waksman", "Simha Sethumadhavan"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.23", "OA papers": [{"PaperId": "https://openalex.org/W2112853480", "PaperTitle": "A Quantitative, Experimental Approach to Measuring Processor Side-Channel Security", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Columbia University": 4.0}, "Authors": ["John Demme", "R. M. Martin", "Adam Waksman", "Simha Sethumadhavan"]}]}, {"DBLP title": "Cache-Conscious Thread Scheduling for Massively Multithreaded Processors.", "DBLP authors": ["Timothy G. Rogers", "Mike O'Connor", "Tor M. Aamodt"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.24", "OA papers": [{"PaperId": "https://openalex.org/W2054397171", "PaperTitle": "Cache-Conscious Thread Scheduling for Massively Multithreaded Processors", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of British Columbia, Colombia": 1.0, "University of British Columbia": 2.0}, "Authors": ["Timothy G. Rogers", "Matthew J. O'Connor", "Tor M. Aamodt"]}]}, {"DBLP title": "Parallel Block Vectors: Collection, Analysis, and Uses.", "DBLP authors": ["Melanie Kambadur", "Kui Tang", "Martha A. Kim"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.25", "OA papers": [{"PaperId": "https://openalex.org/W2027201519", "PaperTitle": "Parallel Block Vectors: Collection, Analysis, and Uses", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Melanie Kambadur", "Kun Tang", "M. J. Kim"]}]}, {"DBLP title": "A Safety-First Approach to Memory Models.", "DBLP authors": ["Abhayendra Singh", "Satish Narayanasamy", "Daniel Marino", "Todd D. Millstein", "Madanlal Musuvathi"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.50", "OA papers": [{"PaperId": "https://openalex.org/W2098307372", "PaperTitle": "A Safety-First Approach to Memory Models", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "NortonLifeLock (United States)": 1.0, "University of California, USA": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["A. K. Singh", "Satish Narayanasamy", "Daniel Marino", "Todd Millstein", "Madanlal Musuvathi"]}]}, {"DBLP title": "Programmable DDRx Controllers.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.29", "OA papers": [{"PaperId": "https://openalex.org/W2013296819", "PaperTitle": "Programmable DDRx Controllers", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"]}]}, {"DBLP title": "Coping with Parametric Variation at Near-Threshold Voltages.", "DBLP authors": ["Ulya R. Karpuzcu", "Nam Sung Kim", "Josep Torrellas"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.71", "OA papers": [{"PaperId": "https://openalex.org/W2166964417", "PaperTitle": "Coping with Parametric Variation at Near-Threshold Voltages", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Minnesota": 1.0, "University of Wisconsin\u2013Madison": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Ulya R. Karpuzcu", "Nam Kim", "Josep Torrellas"]}]}, {"DBLP title": "Improving Throughput of Power-Constrained Many-Core Processors Based on Unreliable Devices.", "DBLP authors": ["Hao Wang", "Nam Sung Kim"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.69", "OA papers": [{"PaperId": "https://openalex.org/W1971241456", "PaperTitle": "Improving Throughput of Power-Constrained Many-Core Processors Based on Unreliable Devices", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Hao Wang", "Nam Kim"]}]}, {"DBLP title": "Resilient High-Performance Processors with Spare RIBs.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.72", "OA papers": [{"PaperId": "https://openalex.org/W2048775552", "PaperTitle": "Resilient High-Performance Processors with Spare RIBs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["David J. Palframan", "Namjun Kim", "Mikko H. Lipasti"]}]}, {"DBLP title": "Active Guardband Management in Power7+ to Save Energy and Maintain Reliability.", "DBLP authors": ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jos\u00e9 A. Tierno", "John B. Carter", "Robert W. Berry"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.52", "OA papers": [{"PaperId": "https://openalex.org/W2053583969", "PaperTitle": "Active Guardband Management in Power7+ to Save Energy and Maintain Reliability", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"IBM": 7.0, "Apple (Germany)": 1.0}, "Authors": ["Charles R. Lefurgy", "Andrew J. Drake", "Michael Stephen Floyd", "Malcolm S. Allen-Ware", "Birgitte Brock", "Jose A. Tierno", "John B. Carter", "R. Stephen Berry"]}]}, {"DBLP title": "A Cross-Layer Technology-Based Study of How Memory Errors Impact System Resilience.", "DBLP authors": ["Veit Kleeberger", "Christina Gimmler-Dumont", "Christian Weis", "Andreas Herkersdorf", "Daniel Mueller-Gritschneder", "Sani R. Nassif", "Ulf Schlichtmann", "Norbert Wehn"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.67", "OA papers": [{"PaperId": "https://openalex.org/W2016591508", "PaperTitle": "A Cross-Layer Technology-Based Study of How Memory Errors Impact System Resilience", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"TU M\u00fcnchen,": 4.0, "University of Kaiserslautern": 2.0, "TU Munchen, Germany": 1.0, "IBM Research - Austin": 1.0}, "Authors": ["Veit B. Kleeberger", "Christina Gimmler-Dumont", "C. Weis", "Andreas Herkersdorf", "Daniel Mueller-Gritschneder", "Sani R. Nassif", "Ulf Schlichtmann", "Norbert Wehn"]}]}, {"DBLP title": "Evaluating Overheads of Multibit Soft-Error Protection in the Processor Core.", "DBLP authors": ["Lukasz G. Szafaryn", "Brett H. Meyer", "Kevin Skadron"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.68", "OA papers": [{"PaperId": "https://openalex.org/W1967732260", "PaperTitle": "Evaluating Overheads of Multibit Soft-Error Protection in the Processor Core", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Virginia": 2.0, "McGill University": 1.0}, "Authors": ["Lukasz G. Szafaryn", "B. H. Meyer", "Kevin Skadron"]}]}, {"DBLP title": "Automating Stressmark Generation for Testing Processor Voltage Fluctuations.", "DBLP authors": ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.70", "OA papers": [{"PaperId": "https://openalex.org/W1994402203", "PaperTitle": "Automating Stressmark Generation for Testing Processor Voltage Fluctuations", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0, "Advanced Micro Devices (Canada)": 5.0}, "Authors": ["Young-Taek Kim", "Lizy K. John", "Satish C. Pant", "S. Manne", "M. Schulte", "William L. Bircher", "Mahdu S. S. Govindan"]}]}, {"DBLP title": "A Landscape of the New Dark Silicon Design Regime.", "DBLP authors": ["Michael B. Taylor"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.90", "OA papers": [{"PaperId": "https://openalex.org/W2095858451", "PaperTitle": "A Landscape of the New Dark Silicon Design Regime", "Year": 2013, "CitationCount": 133, "EstimatedCitation": 133, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Michael D. Taylor"]}]}, {"DBLP title": "Utilizing Dark Silicon to Save Energy with Computational Sprinting.", "DBLP authors": ["Arun Raghavan", "Laurel Emurian", "Lei Shao", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.76", "OA papers": [{"PaperId": "https://openalex.org/W2030780333", "PaperTitle": "Utilizing Dark Silicon to Save Energy with Computational Sprinting", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"California University of Pennsylvania": 3.0, "University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Arun Raghavan", "Laurel Emurian", "Lei Shao", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"]}]}, {"DBLP title": "Limits of Parallelism and Boosting in Dim Silicon.", "DBLP authors": ["Nathaniel Ross Pinckney", "Ronald G. Dreslinski", "Korey Sewell", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.73", "OA papers": [{"PaperId": "https://openalex.org/W2023859586", "PaperTitle": "Limits of Parallelism and Boosting in Dim Silicon", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0}, "Authors": ["Nathaniel Pinckney", "Ronald G. Dreslinski", "Korey Sewell", "David Fick", "Trevor Mudge", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Implications of the Power Wall: Dim Cores and Reconfigurable Logic.", "DBLP authors": ["Liang Wang", "Kevin Skadron"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.74", "OA papers": [{"PaperId": "https://openalex.org/W1965217823", "PaperTitle": "Implications of the Power Wall: Dim Cores and Reconfigurable Logic", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Virginia": 2.0}, "Authors": ["Liang Wang", "Kevin Skadron"]}]}, {"DBLP title": "Steep-Slope Devices: From Dark to Dim Silicon.", "DBLP authors": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut T. Kandemir", "Suman Datta"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.75", "OA papers": [{"PaperId": "https://openalex.org/W1990987606", "PaperTitle": "Steep-Slope Devices: From Dark to Dim Silicon", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Pennsylvania State University": 6.0}, "Authors": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut Kandemir", "Suman Datta"]}]}, {"DBLP title": "A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface.", "DBLP authors": ["Noriyuki Miura", "Yusuke Koizumi", "Yasuhiro Take", "Hiroki Matsutani", "Tadahiro Kuroda", "Hideharu Amano", "Ryuichi Sakamoto", "Mitaro Namiki", "Kimiyoshi Usami", "Masaaki Kondo", "Hiroshi Nakamura"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.112", "OA papers": [{"PaperId": "https://openalex.org/W1978299837", "PaperTitle": "A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Keio University": 6.0, "Tokyo University of Agriculture and Technology": 2.0, "Shibaura Institute of Technology": 1.0, "University of Electro-Communications": 1.0, "The University of Tokyo": 1.0}, "Authors": ["Noriyuki Miura", "Hiroshige Mikamo", "Yasuhiro Take", "Hiroki Matsutani", "Tadahiro Kuroda", "Hideharu Amano", "Ryuichi Sakamoto", "Mitaro Namiki", "Kimiyoshi Usami", "Masaaki Kondo", "Hiroshi Nakamura"]}]}, {"DBLP title": "Sparc64 X: Fujitsu's New-Generation 16-Core Processor for Unix Servers.", "DBLP authors": ["Toshio Yoshida", "Takumi Maruyama", "Yasunobu Akizuki", "Ryuji Kan", "Naohiro Kiyota", "Kiyoshi Ikenishi", "Shigeki Itou", "Tomoyuki Watahiki", "Hiroshi Okano"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.126", "OA papers": [{"PaperId": "https://openalex.org/W2126872513", "PaperTitle": "Sparc64 X: Fujitsu's New-Generation 16-Core Processor for Unix Servers", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Physics from the University, Tokyo": 2.0, "University of Electro-Communications": 1.0, "Kyoto University": 2.0, "National Institute of Technology, Niihama College": 1.0, "Nagoya University": 1.0, "Nihon University": 1.0, "Hiroshima University": 1.0}, "Authors": ["Toshio Yoshida", "Takumi Maruyama", "Yasunobu Akizuki", "Ryuji Kan", "Naohiro Kiyota", "Kiyoshi Ikenishi", "Shigeki Itou", "Tomoyuki Watahiki", "Hiroshi Okano"]}]}, {"DBLP title": "Power-Management Features of R-Mobile U2, an Integrated Application Processor and Baseband Processor.", "DBLP authors": ["Kazuki Fukuoka", "Noriaki Maeda", "Koji Nii", "Masaki Fujigaya", "Noriaki Sakamoto", "Takao Koike", "Takahiro Irita", "Kohei Wakahara", "Tsugio Matsuyama", "Keiji Hasegawa", "Toshiharu Saito", "Akira Fukuda", "Kaname Teranishi", "Takeshi Kataoka", "Toshihiro Hattori"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.109", "OA papers": [{"PaperId": "https://openalex.org/W2067570668", "PaperTitle": "Power-Management Features of R-Mobile U2, an Integrated Application Processor and Baseband Processor", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Renesas Electronics (United States)": 15.0}, "Authors": ["Kazuki Fukuoka", "Noriaki Maeda", "Koji Nii", "Masaki Fujigaya", "Noriaki Sakamoto", "Takao Koike", "Takahiro Irita", "Kohei Wakahara", "Tsugio Matsuyama", "Keiji Hasegawa", "Toshiharu Saito", "Akira Fukuda", "Kaname Teranishi", "Takeshi Kataoka", "Toshihiro Hattori"]}]}, {"DBLP title": "The Medfield Smartphone: Intel Architecture in a Handheld Form Factor.", "DBLP authors": ["Rumi Zahir", "Mark Ewert", "Hari Seshadri"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.22", "OA papers": [{"PaperId": "https://openalex.org/W2083690875", "PaperTitle": "The Medfield Smartphone: Intel Architecture in a Handheld Form Factor", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Rumi Zahir", "Mark Ewert", "Hari Nadathur Seshadri"]}]}, {"DBLP title": "An Open RF-Digital Interface for Software-Defined Radios.", "DBLP authors": ["Todor Cooklev", "Akinori Nishihara"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.113", "OA papers": [{"PaperId": "https://openalex.org/W1990077129", "PaperTitle": "An Open RF-Digital Interface for Software-Defined Radios", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indiana University \u2013 Purdue University Fort Wayne": 1.0, "Tokyo Institute of Technology": 1.0}, "Authors": ["Todor Cooklev", "Akinori Nishihara"]}]}, {"DBLP title": "An Intelligent RAM with Serial I/Os.", "DBLP authors": ["Bendik Kleveland", "Michael John Miller", "Ronald B. David", "Jay Patel", "Rajesh Chopra", "Dipak K. Sikdar", "Jeff Kumala", "Socrates D. Vamvakos", "Mike Morrison", "Ming Liu", "Jayaprakash Balachandran"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.7", "OA papers": [{"PaperId": "https://openalex.org/W2143101876", "PaperTitle": "An Intelligent RAM with Serial I/Os", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ansys (United States)": 11.0}, "Authors": ["Bendik Kleveland", "Michael I. Miller", "Ronald David", "Jay Patel", "Rajesh Chopra", "Dipak K. Sikdar", "Jeff Kumala", "Socrates D. Vamvakos", "Mike Morrison", "Ming Li", "J. Balachandran"]}]}, {"DBLP title": "Novel Mixed Codes for Multiple-Cell Upsets Mitigation in Static RAMs.", "DBLP authors": ["Jing Guo", "Liyi Xiao", "Zhigang Mao", "Qiang Zhao"], "year": 2013, "doi": "https://doi.org/10.1109/MM.2013.125", "OA papers": [{"PaperId": "https://openalex.org/W2034299682", "PaperTitle": "Novel Mixed Codes for Multiple-Cell Upsets Mitigation in Static RAMs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Harbin Institute of Technology": 4.0}, "Authors": ["Jing Guo", "Liyi Xiao", "Zhigang Mao", "Qiang Zhao"]}]}]