dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\UART:BUART:tx_state_2\" macrocell 3 0 1 2
set_location "\UART:BUART:sRX:RxBitCounter\" count7cell 1 2 7 
set_location "\Encoder_R_Timer:TimerUDB:run_mode\" macrocell 3 3 0 2
set_location "\Encoder_L_Timer:TimerUDB:run_mode\" macrocell 2 2 0 2
set_location "\UART:BUART:rx_state_0\" macrocell 1 2 0 0
set_location "Net_1466" macrocell 0 1 0 3
set_location "\PWM_R:PWMUDB:sP8:pwmdp:u0\" datapathcell 2 0 2 
set_location "\Encoder_R_Timer:TimerUDB:trig_rise_detected\" macrocell 3 3 0 1
set_location "\Encoder_L_Timer:TimerUDB:trig_reg\" macrocell 2 1 1 0
set_location "\Encoder_R_Timer:TimerUDB:trig_reg\" macrocell 3 3 0 3
set_location "Net_976" macrocell 2 0 1 2
set_location "Net_1373" macrocell 0 1 0 2
set_location "\UART:BUART:rx_status_3\" macrocell 1 2 0 2
set_location "\UART:BUART:pollcount_0\" macrocell 1 1 1 1
set_location "\UART:BUART:rx_state_stop1_reg\" macrocell 1 1 0 1
set_location "\Encoder_L_Timer:TimerUDB:rstSts:stsreg\" statusicell 2 1 4 
set_location "\UART:BUART:tx_state_1\" macrocell 3 0 1 3
set_location "\UART:BUART:rx_status_5\" macrocell 1 1 1 3
set_location "\UART:BUART:rx_counter_load\" macrocell 1 2 1 3
set_location "Net_1361" macrocell 0 1 0 0
set_location "Net_975" macrocell 2 0 0 3
set_location "\UART:BUART:rx_load_fifo\" macrocell 0 2 0 3
set_location "\UART:BUART:tx_status_0\" macrocell 3 0 0 0
set_location "\Encoder_L_Timer:TimerUDB:trig_last\" macrocell 2 2 0 3
set_location "\Encoder_L_Timer:TimerUDB:trig_disable\" macrocell 2 1 0 2
set_location "\UART:BUART:tx_status_2\" macrocell 3 2 1 0
set_location "Net_1481" macrocell 2 1 0 1
set_location "Net_1428" macrocell 3 3 1 1
set_location "\UART:BUART:rx_bitclk_enable\" macrocell 1 1 1 0
set_location "\UART:BUART:tx_bitclk\" macrocell 3 0 1 1
set_location "\UART:BUART:rx_state_3\" macrocell 1 2 0 3
set_location "\Encoder_L_Timer:TimerUDB:timer_enable\" macrocell 2 1 1 1
set_location "\UART:BUART:sTX:TxShifter:u0\" datapathcell 3 0 2 
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 3 1 2 
set_location "\PWM_L:PWMUDB:runmode_enable\" macrocell 0 1 0 1
set_location "\UART:BUART:counter_load_not\" macrocell 3 1 1 1
set_location "\UART:BUART:rx_last\" macrocell 0 1 1 2
set_location "\Encoder_L_Timer:TimerUDB:trig_rise_detected\" macrocell 2 2 0 1
set_location "\Encoder_R_Timer:TimerUDB:trig_last\" macrocell 3 2 0 1
set_location "\PWM_L:PWMUDB:sP8:pwmdp:u0\" datapathcell 0 1 2 
set_location "\UART:BUART:sRX:RxSts\" statusicell 1 1 4 
set_location "\Encoder_L_Timer:TimerUDB:status_tc\" macrocell 2 1 0 0
set_location "\Encoder_R_Timer:TimerUDB:status_tc\" macrocell 3 3 1 2
set_location "\UART:BUART:tx_parity_bit\" macrocell 3 0 1 0
set_location "\UART:BUART:txn\" macrocell 3 0 0 2
set_location "\Encoder_R_Timer:TimerUDB:sT16:timerdp:u0\" datapathcell 2 3 2 
set_location "\UART:BUART:rx_state_2\" macrocell 0 1 1 0
set_location "\Encoder_R_Timer:TimerUDB:rstSts:stsreg\" statusicell 3 3 4 
set_location "\UART:BUART:rx_parity_bit\" macrocell 1 2 1 0
set_location "\Encoder_R_Timer:TimerUDB:trig_fall_detected\" macrocell 3 3 0 0
set_location "\Encoder_L_Timer:TimerUDB:sT16:timerdp:u1\" datapathcell 2 2 2 
set_location "\Encoder_R_Timer:TimerUDB:sT16:timerdp:u1\" datapathcell 3 3 2 
set_location "\UART:BUART:rx_postpoll\" macrocell 1 2 0 1
set_location "\PWM_R:PWMUDB:runmode_enable\" macrocell 2 3 0 3
set_location "\UART:BUART:rx_status_4\" macrocell 2 2 1 0
set_location "\UART:BUART:rx_parity_error_pre\" macrocell 1 2 1 1
set_location "\UART:BUART:tx_ctrl_mark_last\" macrocell 2 2 1 3
set_location "\Encoder_L_Timer:TimerUDB:sT16:timerdp:u0\" datapathcell 3 2 2 
set_location "\Encoder_L_Timer:TimerUDB:trig_fall_detected\" macrocell 2 2 0 0
set_location "\UART:BUART:sTX:TxSts\" statusicell 3 2 4 
set_location "\UART:BUART:rx_status_2\" macrocell 1 2 1 2
set_location "\UART:BUART:sRX:RxShifter:u0\" datapathcell 1 2 2 
set_location "\UART:BUART:pollcount_1\" macrocell 1 1 1 2
set_location "\Encoder_R_Timer:TimerUDB:timer_enable\" macrocell 3 3 1 0
set_location "\UART:BUART:tx_state_0\" macrocell 3 1 1 0
set_location "\Encoder_R_Timer:TimerUDB:trig_disable\" macrocell 3 2 0 0
set_io "Rx_1(0)" iocell 1 6
set_location "\ROBOT_ID_REG:sts:sts_reg\" statuscell 3 0 3 
set_location "\Encoder_R_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" controlcell 3 3 6 
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "PWM_L_CCW(0)" iocell 0 3
# Note: port 12 is the logical name for port 7
set_io "PWM_R_CCW(0)" iocell 12 2
set_location "\PWM_R:PWMUDB:genblk1:ctrlreg\" controlcell 2 3 6 
set_location "\PWM_L:PWMUDB:genblk1:ctrlreg\" controlcell 0 1 6 
set_io "DIP_2(0)" iocell 3 2
# Note: port 12 is the logical name for port 7
set_io "PWM_R_CW(0)" iocell 12 3
set_io "PWM_L_CW(0)" iocell 0 2
set_location "\PWM_RESET:Sync:ctrl_reg\" controlcell 2 1 6 
set_location "ENCODER_R_OVF_ISR" interrupt -1 -1 1
set_location "ENCODER_L_OVF_ISR" interrupt -1 -1 0
set_io "DIP_3(0)" iocell 3 3
set_location "\Encoder_L_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" controlcell 2 2 6 
set_location "Encoder_L" logicalport -1 -1 8
set_location "Encoder_R" logicalport -1 -1 7
set_io "Tx_1(0)" iocell 1 7
set_location "\ENCODER_TMR_RESET:Sync:ctrl_reg\" controlcell 3 1 6 
set_io "DIP_0(0)" iocell 3 0
set_location "\UART:RXInternalInterrupt\" interrupt -1 -1 3
set_location "rx_isr" interrupt -1 -1 5
set_location "ENC_L_ISR" interrupt -1 -1 12
set_location "ENC_R_ISR" interrupt -1 -1 2
set_location "\UART:TXInternalInterrupt\" interrupt -1 -1 4
set_location "tx_isr" interrupt -1 -1 6
# Note: port 12 is the logical name for port 7
set_io "Encoder_R(0)" iocell 12 7
set_io "DIP_1(0)" iocell 3 1
# Note: port 15 is the logical name for port 8
set_io "Encoder_L(0)" iocell 15 0
