// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Mon Dec  5 22:40:14 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "//vs-home/tlyons01/es4/smack_buds/my_pll/rtl/my_pll.v"
// file 1 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/collisions.vhd"
// file 2 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/controller.vhd"
// file 3 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/game_logic.vhd"
// file 4 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pattern_gen.vhd"
// file 5 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/physics.vhd"
// file 6 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/platform.vhd"
// file 7 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pllclock_to_60hz.vhd"
// file 8 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_idle_rom.vhd"
// file 9 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom1.vhd"
// file 10 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom2.vhd"
// file 11 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/top.vhd"
// file 12 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/vga.vhd"
// file 13 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 14 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 57 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 58 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 59 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 60 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 61 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 62 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 63 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 64 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input ext12m, output HSYNC, output VSYNC, output up, output [5:0]RGB, 
            output testPLLout, input controller_in, output controller_latch, 
            output controller_clock);   /* synthesis lineinfo="@11(5[8],5[11])"*/
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    
    wire up_c, RGB_c_5, RGB_c_4, RGB_c_3, RGB_c_2, RGB_c_1, RGB_c_0, 
        controller_in_c, controller_latch_c;
    wire [10:0]internalrow;   /* synthesis lineinfo="@11(76[9],76[20])"*/
    wire [10:0]internalcol;   /* synthesis lineinfo="@11(77[9],77[20])"*/
    
    wire internalvalid;
    wire [7:0]controller_buttons_signal;   /* synthesis lineinfo="@11(79[9],79[34])"*/
    wire [10:0]xpos;   /* synthesis lineinfo="@11(81[9],81[13])"*/
    wire [10:0]ypos;   /* synthesis lineinfo="@11(82[9],82[13])"*/
    
    wire GND_net, col_10__N_140, n2965, row_10__N_152, HSYNC_N_153, 
        VSYNC_N_156;
    wire [10:0]drawing_tony_x_N_227;
    wire [10:0]drawing_tony_y_N_240;
    
    wire col_b;
    wire [3:0]xVelocity;   /* synthesis lineinfo="@5(30[14],30[23])"*/
    
    wire n2, x_10__N_385;
    wire [10:0]x_10__N_374;
    
    wire n246, n399, col_l_N_270, n2949, VCC_net, n5201, n3111, 
        n2679, n4440, n2875;
    
    VLO i1 (.Z(GND_net));
    OB \RGB_pad[4]  (.I(RGB_c_4), .O(RGB[4]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    vga internalvga (GND_net, {internalrow}, {internalcol}, n399, internal25clk, 
        row_10__N_152, internalvalid, col_10__N_140, HSYNC_N_153, VSYNC_N_156);   /* synthesis lineinfo="@11(92[18],92[21])"*/
    OB \RGB_pad[5]  (.I(RGB_c_5), .O(RGB[5]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB up_pad (.I(up_c), .O(up));   /* synthesis lineinfo="@11(10[4],10[6])"*/
    OB VSYNC_pad (.I(VSYNC_N_156), .O(VSYNC));   /* synthesis lineinfo="@11(9[4],9[9])"*/
    OB HSYNC_pad (.I(HSYNC_N_153), .O(HSYNC));   /* synthesis lineinfo="@11(8[4],8[9])"*/
    pllclock_to_60_hz sixtyHZclock (internal25clk, internal60hzclk, GND_net);   /* synthesis lineinfo="@11(90[19],90[36])"*/
    OB \RGB_pad[3]  (.I(RGB_c_3), .O(RGB[3]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    (* lut_function="(A+(B))" *) LUT4 i6323_2_lut (.A(col_10__N_140), .B(row_10__N_152), 
            .Z(n399));
    defparam i6323_2_lut.INIT = "0xeeee";
    OB \RGB_pad[2]  (.I(RGB_c_2), .O(RGB[2]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[1]  (.I(RGB_c_1), .O(RGB[1]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[0]  (.I(RGB_c_0), .O(RGB[0]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB testPLLout_pad (.I(testPLLout_c), .O(testPLLout));   /* synthesis lineinfo="@11(12[4],12[14])"*/
    OB controller_latch_pad (.I(controller_latch_c), .O(controller_latch));   /* synthesis lineinfo="@11(15[4],15[20])"*/
    OB controller_clock_pad (.I(controller_clock_c), .O(controller_clock));   /* synthesis lineinfo="@11(16[4],16[20])"*/
    IB ext12m_pad (.I(ext12m), .O(ext12m_c));   /* synthesis lineinfo="@11(7[4],7[10])"*/
    IB controller_in_pad (.I(controller_in), .O(controller_in_c));   /* synthesis lineinfo="@11(14[4],14[17])"*/
    (* lut_function="((B)+!A)" *) LUT4 i2201_2_lut (.A(col_b), .B(n2679), 
            .Z(n2965));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i2201_2_lut.INIT = "0xdddd";
    my_pll pll (GND_net, ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@11(91[10],91[16])"*/
    pattern_gen patternmaker (internalvalid, RGB_c_1, RGB_c_2, GND_net, 
            ypos[9], drawing_tony_y_N_240[10], drawing_tony_y_N_240[9], 
            Open_0, Open_1, Open_2, Open_3, Open_4, Open_5, Open_6, 
            Open_7, Open_8, {internalcol}, {xpos}, controller_buttons_signal[0], 
            controller_buttons_signal[1], {internalrow}, drawing_tony_y_N_240[2], 
            drawing_tony_y_N_240[3], drawing_tony_y_N_240[4], drawing_tony_y_N_240[5], 
            drawing_tony_y_N_240[6], drawing_tony_y_N_240[7], drawing_tony_y_N_240[8], 
            RGB_c_3, ypos[1], ypos[0], ypos[2], ypos[3], ypos[7], 
            ypos[8], ypos[4], ypos[5], ypos[6], internal25clk, drawing_tony_x_N_227[10], 
            RGB_c_4, RGB_c_5, RGB_c_0);   /* synthesis lineinfo="@11(93[19],93[30])"*/
    (* lut_function="(A+(B))" *) LUT4 i2185_2_lut (.A(x_10__N_385), .B(x_10__N_374[7]), 
            .Z(n2949));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i2185_2_lut.INIT = "0xeeee";
    game_logic game (ypos[0], internal60hzclk, x_10__N_385, n3111, {xVelocity}, 
            x_10__N_374[7], GND_net, {xpos}, n2965, n2679, n246, 
            ypos[1], ypos[2], controller_buttons_signal[7], ypos[3], 
            ypos[4], ypos[9], col_b, ypos[5], ypos[6], ypos[7], 
            ypos[8], n2949, n2, n5201, drawing_tony_y_N_240[2], drawing_tony_y_N_240[4], 
            drawing_tony_y_N_240[3], drawing_tony_y_N_240[7], drawing_tony_y_N_240[6], 
            drawing_tony_y_N_240[5], drawing_tony_y_N_240[10], drawing_tony_y_N_240[9], 
            drawing_tony_y_N_240[8], drawing_tony_x_N_227[10], n4440, 
            n2875, col_l_N_270);   /* synthesis lineinfo="@11(105[9],105[19])"*/
    controller controller1 (controller_clock_c, controller_buttons_signal[7], 
            x_10__N_385, controller_buttons_signal[1], controller_in_c, 
            xpos[3], n2, {xVelocity}, n246, controller_buttons_signal[0], 
            n2875, n4440, col_l_N_270, n5201, n3111, GND_net, xpos[0], 
            xpos[4], up_c, controller_latch_c);   /* synthesis lineinfo="@11(84[18],84[28])"*/
    VHI i7273 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (input GND_net, output [10:0]internalrow, output [10:0]internalcol, 
            input n399, input internal25clk, output row_10__N_152, output internalvalid, 
            output col_10__N_140, output HSYNC_N_153, output VSYNC_N_156);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire n5238, n9185, n5240;
    wire [10:0]n62;
    
    wire n5236, n9182, n6734, n6708, valid_N_160, n5242, n9191;
    wire [10:0]n49;
    
    wire n5, n7115, n9, n10, n16, n15, n9200, VCC_net, n5355, 
        n6726, n6, n6722, n5234, n9179, n9176, n9188, n5363, 
        n9281, n5361, n9278, n5359, n9275, n5357, n9272, n9269;
    
    FA2 add_8_add_5_7 (.A0(GND_net), .B0(internalrow[5]), .C0(GND_net), 
        .D0(n5238), .CI0(n5238), .A1(GND_net), .B1(internalrow[6]), 
        .C1(GND_net), .D1(n9185), .CI1(n9185), .CO0(n9185), .CO1(n5240), 
        .S0(n62[5]), .S1(n62[6]));
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    FA2 add_8_add_5_5 (.A0(GND_net), .B0(internalrow[3]), .C0(GND_net), 
        .D0(n5236), .CI0(n5236), .A1(GND_net), .B1(internalrow[4]), 
        .C1(GND_net), .D1(n9182), .CI1(n9182), .CO0(n9182), .CO1(n5238), 
        .S0(n62[3]), .S1(n62[4]));
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(internalcol[10]), .B(internalcol[9]), 
            .Z(n6734));
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(internalrow[7]), .B(internalrow[6]), 
            .C(internalrow[8]), .Z(n6708));   /* synthesis lineinfo="@12(40[41],40[51])"*/
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i455_4_lut (.A(internalrow[5]), 
            .B(internalrow[10]), .C(internalrow[9]), .D(n6708), .Z(valid_N_160));
    defparam i455_4_lut.INIT = "0xcdcf";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i9 (.D(n62[9]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[9]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i9.REGSET = "RESET";
    defparam row__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A (B (C+!(D))))" *) LUT4 valid_I_0_4_lut (.A(internalcol[7]), 
            .B(valid_N_160), .C(n6734), .D(internalcol[8]), .Z(internalvalid));   /* synthesis lineinfo="@12(40[23],40[52])"*/
    defparam valid_I_0_4_lut.INIT = "0xc0c4";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i8 (.D(n62[8]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[8]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i8.REGSET = "RESET";
    defparam row__i8.SRMODE = "CE_OVER_LSR";
    FA2 add_8_add_5_11 (.A0(GND_net), .B0(internalrow[9]), .C0(GND_net), 
        .D0(n5242), .CI0(n5242), .A1(GND_net), .B1(internalrow[10]), 
        .C1(GND_net), .D1(n9191), .CI1(n9191), .CO0(n9191), .S0(n62[9]), 
        .S1(n62[10]));
    defparam add_8_add_5_11.INIT0 = "0xc33c";
    defparam add_8_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i7 (.D(n62[7]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[7]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i7.REGSET = "RESET";
    defparam row__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i6 (.D(n62[6]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[6]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i6.REGSET = "RESET";
    defparam row__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i5 (.D(n62[5]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[5]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i5.REGSET = "RESET";
    defparam row__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i4 (.D(n62[4]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[4]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i4.REGSET = "RESET";
    defparam row__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i3 (.D(n62[3]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[3]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i3.REGSET = "RESET";
    defparam row__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i2 (.D(n62[2]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[2]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i2.REGSET = "RESET";
    defparam row__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i1 (.D(n62[1]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[1]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i1.REGSET = "RESET";
    defparam row__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i0 (.D(n49[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[0]));
    defparam col_170__i0.REGSET = "RESET";
    defparam col_170__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i0 (.D(n62[0]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[0]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i0.REGSET = "RESET";
    defparam row__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_3_lut (.A(internalcol[6]), .B(internalcol[3]), 
            .C(internalcol[5]), .Z(n5));
    defparam i1_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (B))" *) LUT4 i5789_2_lut (.A(internalcol[0]), .B(internalcol[8]), 
            .Z(n7115));
    defparam i5789_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i3_4_lut (.A(n5), .B(n6734), 
            .C(internalcol[1]), .D(internalcol[2]), .Z(n9));
    defparam i3_4_lut.INIT = "0xefff";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i6340_4_lut (.A(n9), .B(internalcol[7]), 
            .C(n7115), .D(internalcol[4]), .Z(col_10__N_140));   /* synthesis lineinfo="@12(22[7],22[21])"*/
    defparam i6340_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_49 (.A(internalrow[10]), 
            .B(internalrow[7]), .Z(n10));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i1_2_lut_adj_49.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(internalrow[1]), 
            .B(internalrow[6]), .C(internalrow[5]), .D(n10), .Z(n16));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i6_4_lut (.A(internalrow[2]), 
            .B(internalrow[4]), .C(internalrow[0]), .D(internalrow[8]), 
            .Z(n15));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i6_4_lut.INIT = "0xfffd";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6343_4_lut (.A(internalrow[9]), 
            .B(internalrow[3]), .C(n15), .D(n16), .Z(row_10__N_152));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i6343_4_lut.INIT = "0x0008";
    FA2 col_170_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(internalcol[0]), .D1(n9200), .CI1(n9200), 
        .CO0(n9200), .CO1(n5355), .S1(n49[0]));
    defparam col_170_add_4_1.INIT0 = "0xc33c";
    defparam col_170_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B (C (D))+!B !(C+(D)))))" *) LUT4 i1_4_lut (.A(internalcol[10]), 
            .B(internalcol[6]), .C(internalcol[5]), .D(internalcol[4]), 
            .Z(n6726));   /* synthesis lineinfo="@12(36[23],36[50])"*/
    defparam i1_4_lut.INIT = "0x1554";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6326_4_lut (.A(internalcol[9]), 
            .B(internalcol[7]), .C(internalcol[8]), .D(n6726), .Z(HSYNC_N_153));   /* synthesis lineinfo="@12(36[13],36[60])"*/
    defparam i6326_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_50 (.A(internalrow[10]), 
            .B(internalrow[5]), .Z(n6));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i1_2_lut_adj_50.INIT = "0x4444";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2_4_lut (.A(internalrow[4]), 
            .B(internalrow[1]), .C(internalrow[3]), .D(internalrow[2]), 
            .Z(n6722));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i2_4_lut.INIT = "0x0040";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6329_4_lut (.A(n6708), .B(n6722), 
            .C(internalrow[9]), .D(n6), .Z(VSYNC_N_156));   /* synthesis lineinfo="@12(39[13],39[61])"*/
    defparam i6329_4_lut.INIT = "0xf7ff";
    FA2 add_8_add_5_3 (.A0(GND_net), .B0(internalrow[1]), .C0(GND_net), 
        .D0(n5234), .CI0(n5234), .A1(GND_net), .B1(internalrow[2]), 
        .C1(GND_net), .D1(n9179), .CI1(n9179), .CO0(n9179), .CO1(n5236), 
        .S0(n62[1]), .S1(n62[2]));
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(internalrow[0]), .C1(VCC_net), .D1(n9176), .CI1(n9176), 
        .CO0(n9176), .CO1(n5234), .S1(n62[0]));
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    FA2 add_8_add_5_9 (.A0(GND_net), .B0(internalrow[7]), .C0(GND_net), 
        .D0(n5240), .CI0(n5240), .A1(GND_net), .B1(internalrow[8]), 
        .C1(GND_net), .D1(n9188), .CI1(n9188), .CO0(n9188), .CO1(n5242), 
        .S0(n62[7]), .S1(n62[8]));
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i1 (.D(n49[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[1]));
    defparam col_170__i1.REGSET = "RESET";
    defparam col_170__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i2 (.D(n49[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[2]));
    defparam col_170__i2.REGSET = "RESET";
    defparam col_170__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i3 (.D(n49[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[3]));
    defparam col_170__i3.REGSET = "RESET";
    defparam col_170__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i4 (.D(n49[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[4]));
    defparam col_170__i4.REGSET = "RESET";
    defparam col_170__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i5 (.D(n49[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[5]));
    defparam col_170__i5.REGSET = "RESET";
    defparam col_170__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i6 (.D(n49[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[6]));
    defparam col_170__i6.REGSET = "RESET";
    defparam col_170__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i7 (.D(n49[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[7]));
    defparam col_170__i7.REGSET = "RESET";
    defparam col_170__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i8 (.D(n49[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[8]));
    defparam col_170__i8.REGSET = "RESET";
    defparam col_170__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i9 (.D(n49[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[9]));
    defparam col_170__i9.REGSET = "RESET";
    defparam col_170__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i10 (.D(n49[10]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[10]));
    defparam col_170__i10.REGSET = "RESET";
    defparam col_170__i10.SRMODE = "CE_OVER_LSR";
    FA2 col_170_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(internalcol[9]), 
        .D0(n5363), .CI0(n5363), .A1(GND_net), .B1(GND_net), .C1(internalcol[10]), 
        .D1(n9281), .CI1(n9281), .CO0(n9281), .S0(n49[9]), .S1(n49[10]));
    defparam col_170_add_4_11.INIT0 = "0xc33c";
    defparam col_170_add_4_11.INIT1 = "0xc33c";
    FA2 col_170_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(internalcol[7]), 
        .D0(n5361), .CI0(n5361), .A1(GND_net), .B1(GND_net), .C1(internalcol[8]), 
        .D1(n9278), .CI1(n9278), .CO0(n9278), .CO1(n5363), .S0(n49[7]), 
        .S1(n49[8]));
    defparam col_170_add_4_9.INIT0 = "0xc33c";
    defparam col_170_add_4_9.INIT1 = "0xc33c";
    FA2 col_170_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(internalcol[5]), 
        .D0(n5359), .CI0(n5359), .A1(GND_net), .B1(GND_net), .C1(internalcol[6]), 
        .D1(n9275), .CI1(n9275), .CO0(n9275), .CO1(n5361), .S0(n49[5]), 
        .S1(n49[6]));
    defparam col_170_add_4_7.INIT0 = "0xc33c";
    defparam col_170_add_4_7.INIT1 = "0xc33c";
    FA2 col_170_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(internalcol[3]), 
        .D0(n5357), .CI0(n5357), .A1(GND_net), .B1(GND_net), .C1(internalcol[4]), 
        .D1(n9272), .CI1(n9272), .CO0(n9272), .CO1(n5359), .S0(n49[3]), 
        .S1(n49[4]));
    defparam col_170_add_4_5.INIT0 = "0xc33c";
    defparam col_170_add_4_5.INIT1 = "0xc33c";
    FA2 col_170_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(internalcol[1]), 
        .D0(n5355), .CI0(n5355), .A1(GND_net), .B1(GND_net), .C1(internalcol[2]), 
        .D1(n9269), .CI1(n9269), .CO0(n9269), .CO1(n5357), .S0(n49[1]), 
        .S1(n49[2]));
    defparam col_170_add_4_3.INIT0 = "0xc33c";
    defparam col_170_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i10 (.D(n62[10]), 
            .SP(n399), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[10]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i10.REGSET = "RESET";
    defparam row__i10.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pllclock_to_60_hz
//

module pllclock_to_60_hz (input internal25clk, output internal60hzclk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    wire [18:0]n81;
    wire [18:0]clock_count;   /* synthesis lineinfo="@7(13[9],13[20])"*/
    
    wire n5383, n9308, n5381, n9305, n7111, n7129, n7125, n7133, 
        n5379, n9302, n12, n7135, n5377, n9299, n5375, n9296, 
        n5373, n9293, n5371, n9290, n5369, n9287, n5367, n9284, 
        n9203, VCC_net;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i1 (.D(n81[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[1]));
    defparam clock_count_169__i1.REGSET = "RESET";
    defparam clock_count_169__i1.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_169_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(clock_count[17]), 
        .D0(n5383), .CI0(n5383), .A1(GND_net), .B1(GND_net), .C1(clock_count[18]), 
        .D1(n9308), .CI1(n9308), .CO0(n9308), .S0(n81[17]), .S1(n81[18]));
    defparam clock_count_169_add_4_19.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_19.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(clock_count[15]), 
        .D0(n5381), .CI0(n5381), .A1(GND_net), .B1(GND_net), .C1(clock_count[16]), 
        .D1(n9305), .CI1(n9305), .CO0(n9305), .CO1(n5383), .S0(n81[15]), 
        .S1(n81[16]));
    defparam clock_count_169_add_4_17.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5785_2_lut (.A(clock_count[3]), .B(clock_count[6]), 
            .Z(n7111));
    defparam i5785_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5803_4_lut (.A(clock_count[10]), 
            .B(clock_count[15]), .C(clock_count[9]), .D(clock_count[16]), 
            .Z(n7129));
    defparam i5803_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i5799_3_lut (.A(clock_count[12]), 
            .B(clock_count[7]), .C(clock_count[11]), .Z(n7125));
    defparam i5799_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5807_4_lut (.A(clock_count[18]), 
            .B(n7129), .C(n7111), .D(clock_count[8]), .Z(n7133));
    defparam i5807_4_lut.INIT = "0x8000";
    FA2 clock_count_169_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(clock_count[13]), 
        .D0(n5379), .CI0(n5379), .A1(GND_net), .B1(GND_net), .C1(clock_count[14]), 
        .D1(n9302), .CI1(n9302), .CO0(n9302), .CO1(n5381), .S0(n81[13]), 
        .S1(n81[14]));
    defparam clock_count_169_add_4_15.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(clock_count[17]), 
            .B(clock_count[4]), .C(clock_count[1]), .D(clock_count[13]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5809_4_lut (.A(clock_count[5]), 
            .B(n7133), .C(n7125), .D(clock_count[14]), .Z(n7135));
    defparam i5809_4_lut.INIT = "0x8000";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6336_4_lut (.A(n7135), 
            .B(n12), .C(clock_count[2]), .D(clock_count[0]), .Z(internal60hzclk));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i6336_4_lut.INIT = "0x0002";
    FA2 clock_count_169_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(clock_count[11]), 
        .D0(n5377), .CI0(n5377), .A1(GND_net), .B1(GND_net), .C1(clock_count[12]), 
        .D1(n9299), .CI1(n9299), .CO0(n9299), .CO1(n5379), .S0(n81[11]), 
        .S1(n81[12]));
    defparam clock_count_169_add_4_13.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_13.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(clock_count[9]), 
        .D0(n5375), .CI0(n5375), .A1(GND_net), .B1(GND_net), .C1(clock_count[10]), 
        .D1(n9296), .CI1(n9296), .CO0(n9296), .CO1(n5377), .S0(n81[9]), 
        .S1(n81[10]));
    defparam clock_count_169_add_4_11.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_11.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(clock_count[7]), 
        .D0(n5373), .CI0(n5373), .A1(GND_net), .B1(GND_net), .C1(clock_count[8]), 
        .D1(n9293), .CI1(n9293), .CO0(n9293), .CO1(n5375), .S0(n81[7]), 
        .S1(n81[8]));
    defparam clock_count_169_add_4_9.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_9.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(clock_count[5]), 
        .D0(n5371), .CI0(n5371), .A1(GND_net), .B1(GND_net), .C1(clock_count[6]), 
        .D1(n9290), .CI1(n9290), .CO0(n9290), .CO1(n5373), .S0(n81[5]), 
        .S1(n81[6]));
    defparam clock_count_169_add_4_7.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_7.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(clock_count[3]), 
        .D0(n5369), .CI0(n5369), .A1(GND_net), .B1(GND_net), .C1(clock_count[4]), 
        .D1(n9287), .CI1(n9287), .CO0(n9287), .CO1(n5371), .S0(n81[3]), 
        .S1(n81[4]));
    defparam clock_count_169_add_4_5.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_5.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(clock_count[1]), 
        .D0(n5367), .CI0(n5367), .A1(GND_net), .B1(GND_net), .C1(clock_count[2]), 
        .D1(n9284), .CI1(n9284), .CO0(n9284), .CO1(n5369), .S0(n81[1]), 
        .S1(n81[2]));
    defparam clock_count_169_add_4_3.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i2 (.D(n81[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[2]));
    defparam clock_count_169__i2.REGSET = "RESET";
    defparam clock_count_169__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i3 (.D(n81[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[3]));
    defparam clock_count_169__i3.REGSET = "RESET";
    defparam clock_count_169__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i4 (.D(n81[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[4]));
    defparam clock_count_169__i4.REGSET = "RESET";
    defparam clock_count_169__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i5 (.D(n81[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[5]));
    defparam clock_count_169__i5.REGSET = "RESET";
    defparam clock_count_169__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i6 (.D(n81[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[6]));
    defparam clock_count_169__i6.REGSET = "RESET";
    defparam clock_count_169__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i7 (.D(n81[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[7]));
    defparam clock_count_169__i7.REGSET = "RESET";
    defparam clock_count_169__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i8 (.D(n81[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[8]));
    defparam clock_count_169__i8.REGSET = "RESET";
    defparam clock_count_169__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i9 (.D(n81[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[9]));
    defparam clock_count_169__i9.REGSET = "RESET";
    defparam clock_count_169__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i10 (.D(n81[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[10]));
    defparam clock_count_169__i10.REGSET = "RESET";
    defparam clock_count_169__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i11 (.D(n81[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[11]));
    defparam clock_count_169__i11.REGSET = "RESET";
    defparam clock_count_169__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i12 (.D(n81[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[12]));
    defparam clock_count_169__i12.REGSET = "RESET";
    defparam clock_count_169__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i13 (.D(n81[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[13]));
    defparam clock_count_169__i13.REGSET = "RESET";
    defparam clock_count_169__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i14 (.D(n81[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[14]));
    defparam clock_count_169__i14.REGSET = "RESET";
    defparam clock_count_169__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i15 (.D(n81[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[15]));
    defparam clock_count_169__i15.REGSET = "RESET";
    defparam clock_count_169__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i16 (.D(n81[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[16]));
    defparam clock_count_169__i16.REGSET = "RESET";
    defparam clock_count_169__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i17 (.D(n81[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[17]));
    defparam clock_count_169__i17.REGSET = "RESET";
    defparam clock_count_169__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i18 (.D(n81[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[18]));
    defparam clock_count_169__i18.REGSET = "RESET";
    defparam clock_count_169__i18.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_169_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(clock_count[0]), .D1(n9203), 
        .CI1(n9203), .CO0(n9203), .CO1(n5367), .S1(n81[0]));
    defparam clock_count_169_add_4_1.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i0 (.D(n81[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[0]));
    defparam clock_count_169__i0.REGSET = "RESET";
    defparam clock_count_169__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module my_pll
//

module my_pll (input GND_net, input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@0(35[41],48[26])"*/
    
endmodule

//
// Verilog Description of module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=56, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48 *) PLL_B u_PLL_B (.REFERENCECLK(ext12m_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(testPLLout_c), 
            .OUTGLOBAL(internal25clk));   /* synthesis lineinfo="@0(35[41],48[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input internalvalid, output RGB_c_1, output RGB_c_2, 
            input GND_net, input \ypos[9] , output \drawing_tony_y_N_240[10] , 
            output \drawing_tony_y_N_240[9] , output \drawing_tony_y_N_240[8]_2 , 
            output \drawing_tony_y_N_240[7]_2 , output \drawing_tony_y_N_240[6]_2 , 
            output \drawing_tony_y_N_240[5]_2 , output \drawing_tony_y_N_240[4]_2 , 
            output \drawing_tony_y_N_240[3]_2 , output \drawing_tony_y_N_240[2]_2 , 
            output \drawing_tony_y_N_240[1] , output \drawing_tony_y_N_240[0] , 
            input [10:0]internalcol, input [10:0]xpos, input \controller_buttons_signal[0] , 
            input \controller_buttons_signal[1] , input [10:0]internalrow, 
            output \drawing_tony_y_N_240[2] , output \drawing_tony_y_N_240[3] , 
            output \drawing_tony_y_N_240[4] , output \drawing_tony_y_N_240[5] , 
            output \drawing_tony_y_N_240[6] , output \drawing_tony_y_N_240[7] , 
            output \drawing_tony_y_N_240[8] , output RGB_c_3, input \ypos[1] , 
            input \ypos[0] , input \ypos[2] , input \ypos[3] , input \ypos[7] , 
            input \ypos[8] , input \ypos[4] , input \ypos[5] , input \ypos[6] , 
            input internal25clk, output \drawing_tony_x_N_227[10] , output RGB_c_4, 
            output RGB_c_5, output RGB_c_0);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    wire [5:0]toout_5__N_161;
    wire [5:0]rgb_5__N_251;
    
    wire toout_5__N_167, n5278, n9074, n4, n6, n4_adj_492, n2812, 
        n2817, n2810, n496;
    wire [10:0]diff_x_vector;   /* synthesis lineinfo="@4(30[8],30[21])"*/
    
    wire toout_5__N_169;
    wire [10:0]drawing_tony_y_N_240;
    
    wire n4_adj_493, n6_adj_494, n8, n10, n12, n14, n16, n18, 
        n4_adj_495, n6_adj_496, n8_adj_497, n10_adj_498, n12_adj_499, 
        n14_adj_500, n16_adj_501, n4_adj_502, n6_adj_503, n8_adj_504, 
        n5276, n9071, n10_adj_505, n12_adj_506, n14_adj_507, n16_adj_508, 
        n18_adj_509, n18_adj_510, n20, n20_adj_511;
    wire [10:0]drawing_tony_x_N_227;
    
    wire n4_adj_512;
    wire [21:0]n93;
    
    wire n22, n6_adj_513, n8_adj_514, n10_adj_515, n12_adj_516, n14_adj_517, 
        n16_adj_518, n18_adj_519, n20_adj_520, n20_adj_521, n6_adj_522, 
        n7, n5352, n9266;
    wire [30:0]counter;   /* synthesis lineinfo="@4(66[8],66[15])"*/
    
    wire n5274, n9068, VCC_net, n5350, n9263, n3, n2, n5348, 
        n9260, n5, n4_adj_523, n5272, n9065, n5270, n9062, n5346, 
        n9257, n7_adj_524, n6_adj_525, n5344, n9254, n9, n8_adj_526, 
        n5342, n9251, n11, n10_adj_527, n5340, n9248, n13, n12_adj_528, 
        n9059, n5338, n9245, n15, n14_adj_529, n5336, n9242, n17, 
        n16_adj_530, n5266, n9056, n5264, n9053, n5334, n9239, 
        n19, n18_adj_531, n5332, n9236, n21, n20_adj_532, n9197, 
        n5262, n9050, n5260, n9047, n5258, n9044, n9041;
    wire [5:0]n1;
    
    wire n5283, n9098;
    wire [10:0]diff_y_vector;   /* synthesis lineinfo="@4(31[8],31[21])"*/
    
    wire n5281, n9095, n9092;
    wire [5:0]rgb_5__N_263;
    wire [5:0]rgb_5__N_257;
    
    wire GND_net_c;
    
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3693_4_lut (.A(toout_5__N_161[1]), 
            .B(internalvalid), .C(rgb_5__N_251[1]), .D(toout_5__N_167), 
            .Z(RGB_c_1));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3693_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3692_4_lut (.A(toout_5__N_161[2]), 
            .B(internalvalid), .C(rgb_5__N_251[2]), .D(toout_5__N_167), 
            .Z(RGB_c_2));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3692_4_lut.INIT = "0xc088";
    FA2 add_167_add_5_11 (.A0(GND_net), .B0(\ypos[9] ), .C0(GND_net), 
        .D0(n5278), .CI0(n5278), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9074), .CI1(n9074), .CO0(n9074), .S0(\drawing_tony_y_N_240[9] ), 
        .S1(\drawing_tony_y_N_240[10] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_167_add_5_11.INIT0 = "0xc33c";
    defparam add_167_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i291_3_lut (.A(internalcol[2]), 
            .B(xpos[2]), .C(n4), .Z(n6));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam i291_3_lut.INIT = "0xb2b2";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(xpos[4]), .B(internalcol[4]), 
            .Z(n4_adj_492));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B ((D)+!C)+!B !((D)+!C))+!A !(B (C+!(D))+!B !(C+!(D)))))" *) LUT4 i2_4_lut (.A(internalcol[3]), 
            .B(n4_adj_492), .C(xpos[3]), .D(n6), .Z(n2812));
    defparam i2_4_lut.INIT = "0x63c6";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(n6), 
            .B(xpos[3]), .C(internalcol[3]), .Z(n2817));
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_44 (.A(n4), 
            .B(xpos[2]), .C(internalcol[2]), .Z(n2810));
    defparam i2_3_lut_adj_44.INIT = "0x9696";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (B (C)+!B !(C (D)+!C !(D)))))" *) LUT4 mux_388_i4_4_lut (.A(n2817), 
            .B(\controller_buttons_signal[0] ), .C(n2812), .D(n496), .Z(diff_x_vector[4]));   /* synthesis lineinfo="@4(109[21],110[63])"*/
    defparam mux_388_i4_4_lut.INIT = "0x3c2d";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (C)))" *) LUT4 mux_388_i3_3_lut (.A(n496), 
            .B(\controller_buttons_signal[0] ), .C(n2817), .Z(diff_x_vector[3]));   /* synthesis lineinfo="@4(109[21],110[63])"*/
    defparam mux_388_i3_3_lut.INIT = "0x2d2d";
    (* lut_function="(!(A (B+!(C))+!A !(B+!(C))))" *) LUT4 mux_388_i2_3_lut (.A(n2810), 
            .B(\controller_buttons_signal[0] ), .C(diff_x_vector[1]), .Z(diff_x_vector[2]));   /* synthesis lineinfo="@4(109[21],110[63])"*/
    defparam mux_388_i2_3_lut.INIT = "0x6565";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i2_3_lut_adj_45 (.A(\controller_buttons_signal[0] ), 
            .B(xpos[0]), .C(internalcol[0]), .Z(diff_x_vector[0]));
    defparam i2_3_lut_adj_45.INIT = "0x6969";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i2_3_lut_adj_46 (.A(\controller_buttons_signal[1] ), 
            .B(\controller_buttons_signal[0] ), .C(toout_5__N_169), .Z(toout_5__N_167));   /* synthesis lineinfo="@4(114[13],117[11])"*/
    defparam i2_3_lut_adj_46.INIT = "0x1010";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_y_I_10_i4_4_lut (.A(drawing_tony_y_N_240[0]), 
            .B(drawing_tony_y_N_240[1]), .C(internalrow[1]), .D(internalrow[0]), 
            .Z(n4_adj_493));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i6_3_lut (.A(n4_adj_493), 
            .B(\drawing_tony_y_N_240[2] ), .C(internalrow[2]), .Z(n6_adj_494));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i8_3_lut (.A(n6_adj_494), 
            .B(\drawing_tony_y_N_240[3] ), .C(internalrow[3]), .Z(n8));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i10_3_lut (.A(n8), 
            .B(\drawing_tony_y_N_240[4] ), .C(internalrow[4]), .Z(n10));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i12_3_lut (.A(n10), 
            .B(\drawing_tony_y_N_240[5] ), .C(internalrow[5]), .Z(n12));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i14_3_lut (.A(n12), 
            .B(\drawing_tony_y_N_240[6] ), .C(internalrow[6]), .Z(n14));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i16_3_lut (.A(n14), 
            .B(\drawing_tony_y_N_240[7] ), .C(internalrow[7]), .Z(n16));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i18_3_lut (.A(n16), 
            .B(\drawing_tony_y_N_240[8] ), .C(internalrow[8]), .Z(n18));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 col_10__I_0_i4_4_lut (.A(internalcol[0]), 
            .B(internalcol[1]), .C(xpos[1]), .D(xpos[0]), .Z(n4_adj_495));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i6_3_lut (.A(n4_adj_495), 
            .B(internalcol[2]), .C(xpos[2]), .Z(n6_adj_496));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i8_3_lut (.A(n6_adj_496), 
            .B(internalcol[3]), .C(xpos[3]), .Z(n8_adj_497));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i10_3_lut (.A(n8_adj_497), 
            .B(internalcol[4]), .C(xpos[4]), .Z(n10_adj_498));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3691_4_lut (.A(toout_5__N_161[3]), 
            .B(internalvalid), .C(rgb_5__N_251[3]), .D(toout_5__N_167), 
            .Z(RGB_c_3));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3691_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i12_3_lut (.A(n10_adj_498), 
            .B(internalcol[5]), .C(xpos[5]), .Z(n12_adj_499));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i14_3_lut (.A(n12_adj_499), 
            .B(internalcol[6]), .C(xpos[6]), .Z(n14_adj_500));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i16_3_lut (.A(n14_adj_500), 
            .B(internalcol[7]), .C(xpos[7]), .Z(n16_adj_501));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 row_10__I_0_i4_4_lut (.A(internalrow[0]), 
            .B(internalrow[1]), .C(\ypos[1] ), .D(\ypos[0] ), .Z(n4_adj_502));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i6_3_lut (.A(n4_adj_502), 
            .B(internalrow[2]), .C(\ypos[2] ), .Z(n6_adj_503));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i8_3_lut (.A(n6_adj_503), 
            .B(internalrow[3]), .C(\ypos[3] ), .Z(n8_adj_504));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i8_3_lut.INIT = "0x8e8e";
    FA2 add_167_add_5_9 (.A0(GND_net), .B0(\ypos[7] ), .C0(GND_net), .D0(n5276), 
        .CI0(n5276), .A1(GND_net), .B1(\ypos[8] ), .C1(GND_net), .D1(n9071), 
        .CI1(n9071), .CO0(n9071), .CO1(n5278), .S0(\drawing_tony_y_N_240[7] ), 
        .S1(\drawing_tony_y_N_240[8] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_167_add_5_9.INIT0 = "0xc33c";
    defparam add_167_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i10_3_lut (.A(n8_adj_504), 
            .B(internalrow[4]), .C(\ypos[4] ), .Z(n10_adj_505));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i12_3_lut (.A(n10_adj_505), 
            .B(internalrow[5]), .C(\ypos[5] ), .Z(n12_adj_506));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i14_3_lut (.A(n12_adj_506), 
            .B(internalrow[6]), .C(\ypos[6] ), .Z(n14_adj_507));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i16_3_lut (.A(n14_adj_507), 
            .B(internalrow[7]), .C(\ypos[7] ), .Z(n16_adj_508));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i18_3_lut (.A(n16_adj_508), 
            .B(internalrow[8]), .C(\ypos[8] ), .Z(n18_adj_509));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i18_3_lut (.A(n16_adj_501), 
            .B(internalcol[8]), .C(xpos[8]), .Z(n18_adj_510));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i20_3_lut (.A(n18_adj_509), 
            .B(internalrow[9]), .C(\ypos[9] ), .Z(n20));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i20_3_lut (.A(n18_adj_510), 
            .B(internalcol[9]), .C(xpos[9]), .Z(n20_adj_511));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_x_I_9_i4_4_lut (.A(drawing_tony_x_N_227[0]), 
            .B(drawing_tony_x_N_227[1]), .C(internalcol[1]), .D(internalcol[0]), 
            .Z(n4_adj_512));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i4_4_lut.INIT = "0x8ecf";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i2 (.D(n93[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n21));
    defparam counter_171_190__i2.REGSET = "RESET";
    defparam counter_171_190__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i6_3_lut (.A(n4_adj_512), 
            .B(drawing_tony_x_N_227[2]), .C(internalcol[2]), .Z(n6_adj_513));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i8_3_lut (.A(n6_adj_513), 
            .B(drawing_tony_x_N_227[3]), .C(internalcol[3]), .Z(n8_adj_514));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i10_3_lut (.A(n8_adj_514), 
            .B(drawing_tony_x_N_227[4]), .C(internalcol[4]), .Z(n10_adj_515));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i12_3_lut (.A(n10_adj_515), 
            .B(drawing_tony_x_N_227[5]), .C(internalcol[5]), .Z(n12_adj_516));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i14_3_lut (.A(n12_adj_516), 
            .B(drawing_tony_x_N_227[6]), .C(internalcol[6]), .Z(n14_adj_517));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i16_3_lut (.A(n14_adj_517), 
            .B(drawing_tony_x_N_227[7]), .C(internalcol[7]), .Z(n16_adj_518));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i18_3_lut (.A(n16_adj_518), 
            .B(drawing_tony_x_N_227[8]), .C(internalcol[8]), .Z(n18_adj_519));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i20_3_lut (.A(n18), 
            .B(\drawing_tony_y_N_240[9] ), .C(internalrow[9]), .Z(n20_adj_520));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i20_3_lut (.A(n18_adj_519), 
            .B(drawing_tony_x_N_227[9]), .C(internalcol[9]), .Z(n20_adj_521));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut (.A(n20_adj_511), 
            .B(n20), .C(xpos[10]), .D(internalcol[10]), .Z(n6_adj_522));   /* synthesis lineinfo="@4(114[35],114[68])"*/
    defparam i1_4_lut.INIT = "0x80c8";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i2_4_lut_adj_47 (.A(n20_adj_521), 
            .B(n20_adj_520), .C(internalcol[10]), .D(\drawing_tony_x_N_227[10] ), 
            .Z(n7));   /* synthesis lineinfo="@4(114[35],114[68])"*/
    defparam i2_4_lut_adj_47.INIT = "0x80c8";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_4_lut_adj_48 (.A(internalrow[10]), 
            .B(n7), .C(\drawing_tony_y_N_240[10] ), .D(n6_adj_522), .Z(toout_5__N_169));   /* synthesis lineinfo="@4(114[35],114[68])"*/
    defparam i1_4_lut_adj_48.INIT = "0x0400";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3685_4_lut (.A(toout_5__N_161[4]), 
            .B(internalvalid), .C(rgb_5__N_251[4]), .D(toout_5__N_167), 
            .Z(RGB_c_4));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3685_4_lut.INIT = "0xc088";
    FA2 counter_171_190_add_4_23 (.A0(GND_net), .B0(GND_net), .C0(counter[21]), 
        .D0(n5352), .CI0(n5352), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9266), .CI1(n9266), .CO0(n9266), .S0(n93[21]));
    defparam counter_171_190_add_4_23.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_23.INIT1 = "0xc33c";
    FA2 add_167_add_5_7 (.A0(GND_net), .B0(\ypos[5] ), .C0(VCC_net), .D0(n5274), 
        .CI0(n5274), .A1(GND_net), .B1(\ypos[6] ), .C1(GND_net), .D1(n9068), 
        .CI1(n9068), .CO0(n9068), .CO1(n5276), .S0(\drawing_tony_y_N_240[5] ), 
        .S1(\drawing_tony_y_N_240[6] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_167_add_5_7.INIT0 = "0xc33c";
    defparam add_167_add_5_7.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(n3), 
        .D0(n5350), .CI0(n5350), .A1(GND_net), .B1(GND_net), .C1(n2), 
        .D1(n9263), .CI1(n9263), .CO0(n9263), .CO1(n5352), .S0(n93[19]), 
        .S1(n93[20]));
    defparam counter_171_190_add_4_21.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_21.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(n5), 
        .D0(n5348), .CI0(n5348), .A1(GND_net), .B1(GND_net), .C1(n4_adj_523), 
        .D1(n9260), .CI1(n9260), .CO0(n9260), .CO1(n5350), .S0(n93[17]), 
        .S1(n93[18]));
    defparam counter_171_190_add_4_19.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3684_4_lut (.A(toout_5__N_161[5]), 
            .B(internalvalid), .C(rgb_5__N_251[5]), .D(toout_5__N_167), 
            .Z(RGB_c_5));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3684_4_lut.INIT = "0xc088";
    FA2 add_167_add_5_5 (.A0(GND_net), .B0(\ypos[3] ), .C0(VCC_net), .D0(n5272), 
        .CI0(n5272), .A1(GND_net), .B1(\ypos[4] ), .C1(VCC_net), .D1(n9065), 
        .CI1(n9065), .CO0(n9065), .CO1(n5274), .S0(\drawing_tony_y_N_240[3] ), 
        .S1(\drawing_tony_y_N_240[4] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_167_add_5_5.INIT0 = "0xc33c";
    defparam add_167_add_5_5.INIT1 = "0xc33c";
    FA2 add_167_add_5_3 (.A0(GND_net), .B0(\ypos[1] ), .C0(VCC_net), .D0(n5270), 
        .CI0(n5270), .A1(GND_net), .B1(\ypos[2] ), .C1(VCC_net), .D1(n9062), 
        .CI1(n9062), .CO0(n9062), .CO1(n5272), .S0(drawing_tony_y_N_240[1]), 
        .S1(\drawing_tony_y_N_240[2] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_167_add_5_3.INIT0 = "0xc33c";
    defparam add_167_add_5_3.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(n7_adj_524), 
        .D0(n5346), .CI0(n5346), .A1(GND_net), .B1(GND_net), .C1(n6_adj_525), 
        .D1(n9257), .CI1(n9257), .CO0(n9257), .CO1(n5348), .S0(n93[15]), 
        .S1(n93[16]));
    defparam counter_171_190_add_4_17.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_17.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(n9), 
        .D0(n5344), .CI0(n5344), .A1(GND_net), .B1(GND_net), .C1(n8_adj_526), 
        .D1(n9254), .CI1(n9254), .CO0(n9254), .CO1(n5346), .S0(n93[13]), 
        .S1(n93[14]));
    defparam counter_171_190_add_4_15.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_15.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(n11), 
        .D0(n5342), .CI0(n5342), .A1(GND_net), .B1(GND_net), .C1(n10_adj_527), 
        .D1(n9251), .CI1(n9251), .CO0(n9251), .CO1(n5344), .S0(n93[11]), 
        .S1(n93[12]));
    defparam counter_171_190_add_4_13.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_13.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(n13), 
        .D0(n5340), .CI0(n5340), .A1(GND_net), .B1(GND_net), .C1(n12_adj_528), 
        .D1(n9248), .CI1(n9248), .CO0(n9248), .CO1(n5342), .S0(n93[9]), 
        .S1(n93[10]));
    defparam counter_171_190_add_4_11.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_11.INIT1 = "0xc33c";
    FA2 add_167_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[0] ), .C1(VCC_net), .D1(n9059), .CI1(n9059), .CO0(n9059), 
        .CO1(n5270), .S1(drawing_tony_y_N_240[0]));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_167_add_5_1.INIT0 = "0xc33c";
    defparam add_167_add_5_1.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(n15), 
        .D0(n5338), .CI0(n5338), .A1(GND_net), .B1(GND_net), .C1(n14_adj_529), 
        .D1(n9245), .CI1(n9245), .CO0(n9245), .CO1(n5340), .S0(n93[7]), 
        .S1(n93[8]));
    defparam counter_171_190_add_4_9.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_9.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(n17), 
        .D0(n5336), .CI0(n5336), .A1(GND_net), .B1(GND_net), .C1(n16_adj_530), 
        .D1(n9242), .CI1(n9242), .CO0(n9242), .CO1(n5338), .S0(n93[5]), 
        .S1(n93[6]));
    defparam counter_171_190_add_4_7.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_7.INIT1 = "0xc33c";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(GND_net), .D0(n5266), 
        .CI0(n5266), .A1(GND_net), .B1(xpos[10]), .C1(GND_net), .D1(n9056), 
        .CI1(n9056), .CO0(n9056), .S0(drawing_tony_x_N_227[9]), .S1(\drawing_tony_x_N_227[10] ));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(GND_net), .D0(n5264), 
        .CI0(n5264), .A1(GND_net), .B1(xpos[8]), .C1(GND_net), .D1(n9053), 
        .CI1(n9053), .CO0(n9053), .CO1(n5266), .S0(drawing_tony_x_N_227[7]), 
        .S1(drawing_tony_x_N_227[8]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(n19), 
        .D0(n5334), .CI0(n5334), .A1(GND_net), .B1(GND_net), .C1(n18_adj_531), 
        .D1(n9239), .CI1(n9239), .CO0(n9239), .CO1(n5336), .S0(n93[3]), 
        .S1(n93[4]));
    defparam counter_171_190_add_4_5.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_5.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n21), 
        .D0(n5332), .CI0(n5332), .A1(GND_net), .B1(GND_net), .C1(n20_adj_532), 
        .D1(n9236), .CI1(n9236), .CO0(n9236), .CO1(n5334), .S0(n93[1]), 
        .S1(n93[2]));
    defparam counter_171_190_add_4_3.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_3.INIT1 = "0xc33c";
    FA2 counter_171_190_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n22), .D1(n9197), .CI1(n9197), 
        .CO0(n9197), .CO1(n5332), .S1(n93[0]));
    defparam counter_171_190_add_4_1.INIT0 = "0xc33c";
    defparam counter_171_190_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i284_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(xpos[1]), .D(internalcol[1]), .Z(n4));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam i284_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(!(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(internalcol[1]), .D(xpos[1]), .Z(diff_x_vector[1]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam i2_3_lut_4_lut.INIT = "0x4bb4";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i3 (.D(n93[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n20_adj_532));
    defparam counter_171_190__i3.REGSET = "RESET";
    defparam counter_171_190__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i4 (.D(n93[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n19));
    defparam counter_171_190__i4.REGSET = "RESET";
    defparam counter_171_190__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i5 (.D(n93[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n18_adj_531));
    defparam counter_171_190__i5.REGSET = "RESET";
    defparam counter_171_190__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i6 (.D(n93[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n17));
    defparam counter_171_190__i6.REGSET = "RESET";
    defparam counter_171_190__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i7 (.D(n93[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n16_adj_530));
    defparam counter_171_190__i7.REGSET = "RESET";
    defparam counter_171_190__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i8 (.D(n93[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n15));
    defparam counter_171_190__i8.REGSET = "RESET";
    defparam counter_171_190__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i9 (.D(n93[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n14_adj_529));
    defparam counter_171_190__i9.REGSET = "RESET";
    defparam counter_171_190__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i10 (.D(n93[9]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n13));
    defparam counter_171_190__i10.REGSET = "RESET";
    defparam counter_171_190__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i11 (.D(n93[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n12_adj_528));
    defparam counter_171_190__i11.REGSET = "RESET";
    defparam counter_171_190__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i12 (.D(n93[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n11));
    defparam counter_171_190__i12.REGSET = "RESET";
    defparam counter_171_190__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i13 (.D(n93[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n10_adj_527));
    defparam counter_171_190__i13.REGSET = "RESET";
    defparam counter_171_190__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i14 (.D(n93[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n9));
    defparam counter_171_190__i14.REGSET = "RESET";
    defparam counter_171_190__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i15 (.D(n93[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n8_adj_526));
    defparam counter_171_190__i15.REGSET = "RESET";
    defparam counter_171_190__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i16 (.D(n93[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n7_adj_524));
    defparam counter_171_190__i16.REGSET = "RESET";
    defparam counter_171_190__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i17 (.D(n93[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n6_adj_525));
    defparam counter_171_190__i17.REGSET = "RESET";
    defparam counter_171_190__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i18 (.D(n93[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n5));
    defparam counter_171_190__i18.REGSET = "RESET";
    defparam counter_171_190__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i19 (.D(n93[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n4_adj_523));
    defparam counter_171_190__i19.REGSET = "RESET";
    defparam counter_171_190__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i20 (.D(n93[19]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n3));
    defparam counter_171_190__i20.REGSET = "RESET";
    defparam counter_171_190__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i21 (.D(n93[20]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n2));
    defparam counter_171_190__i21.REGSET = "RESET";
    defparam counter_171_190__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i22 (.D(n93[21]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(counter[21]));
    defparam counter_171_190__i22.REGSET = "RESET";
    defparam counter_171_190__i22.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(GND_net), .D0(n5262), 
        .CI0(n5262), .A1(GND_net), .B1(xpos[6]), .C1(GND_net), .D1(n9050), 
        .CI1(n9050), .CO0(n9050), .CO1(n5264), .S0(drawing_tony_x_N_227[5]), 
        .S1(drawing_tony_x_N_227[6]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(VCC_net), .D0(n5260), 
        .CI0(n5260), .A1(GND_net), .B1(xpos[4]), .C1(VCC_net), .D1(n9047), 
        .CI1(n9047), .CO0(n9047), .CO1(n5262), .S0(drawing_tony_x_N_227[3]), 
        .S1(drawing_tony_x_N_227[4]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(GND_net), .D0(n5258), 
        .CI0(n5258), .A1(GND_net), .B1(xpos[2]), .C1(GND_net), .D1(n9044), 
        .CI1(n9044), .CO0(n9044), .CO1(n5260), .S0(drawing_tony_x_N_227[1]), 
        .S1(drawing_tony_x_N_227[2]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(VCC_net), .D1(n9041), .CI1(n9041), .CO0(n9041), 
        .CO1(n5258), .S1(drawing_tony_x_N_227[0]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i2_1_lut (.A(\ypos[1] ), 
            .Z(n1[1]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i1_1_lut (.A(\ypos[0] ), 
            .Z(n1[0]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i4_1_lut (.A(\ypos[3] ), 
            .Z(n1[3]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i3_1_lut (.A(\ypos[2] ), 
            .Z(n1[2]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i6_1_lut (.A(\ypos[5] ), 
            .Z(n1[5]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i5_1_lut (.A(\ypos[4] ), 
            .Z(n1[4]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 add_397_6 (.A0(GND_net), .B0(internalrow[4]), .C0(n1[4]), .D0(n5283), 
        .CI0(n5283), .A1(GND_net), .B1(internalrow[5]), .C1(n1[5]), 
        .D1(n9098), .CI1(n9098), .CO0(n9098), .S0(diff_y_vector[4]), 
        .S1(diff_y_vector[5]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam add_397_6.INIT0 = "0xc33c";
    defparam add_397_6.INIT1 = "0xc33c";
    FA2 add_397_4 (.A0(GND_net), .B0(internalrow[2]), .C0(n1[2]), .D0(n5281), 
        .CI0(n5281), .A1(GND_net), .B1(internalrow[3]), .C1(n1[3]), 
        .D1(n9095), .CI1(n9095), .CO0(n9095), .CO1(n5283), .S0(diff_y_vector[2]), 
        .S1(diff_y_vector[3]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam add_397_4.INIT0 = "0xc33c";
    defparam add_397_4.INIT1 = "0xc33c";
    FA2 add_397_2 (.A0(GND_net), .B0(internalrow[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(internalrow[1]), .C1(n1[1]), .D1(n9092), .CI1(n9092), 
        .CO0(n9092), .CO1(n5281), .S0(diff_y_vector[0]), .S1(diff_y_vector[1]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam add_397_2.INIT0 = "0xc33c";
    defparam add_397_2.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i2_4_lut_4_lut (.A(rgb_5__N_263[1]), 
            .B(rgb_5__N_257[1]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[1]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i2_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i1_4_lut_4_lut (.A(rgb_5__N_263[0]), 
            .B(rgb_5__N_257[0]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[0]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i1_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i6_4_lut_4_lut (.A(rgb_5__N_263[5]), 
            .B(rgb_5__N_257[5]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[5]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i6_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3640_4_lut (.A(toout_5__N_161[0]), 
            .B(internalvalid), .C(rgb_5__N_251[0]), .D(toout_5__N_167), 
            .Z(RGB_c_0));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3640_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i5_4_lut_4_lut (.A(rgb_5__N_263[4]), 
            .B(rgb_5__N_257[4]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[4]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i5_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i4_4_lut_4_lut (.A(rgb_5__N_263[3]), 
            .B(rgb_5__N_257[3]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[3]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i4_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A (B (C+(D))+!B ((D)+!C))))" *) LUT4 i251_2_lut_4_lut (.A(n4), 
            .B(xpos[2]), .C(internalcol[2]), .D(diff_x_vector[1]), .Z(n496));   /* synthesis lineinfo="@4(110[23],110[43])"*/
    defparam i251_2_lut_4_lut.INIT = "0x0096";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i3_4_lut_4_lut (.A(rgb_5__N_263[2]), 
            .B(rgb_5__N_257[2]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[2]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i3_4_lut_4_lut.INIT = "0xacff";
    tony_run_rom2 tony_run_map2 (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_263}, internal25clk, GND_net);   /* synthesis lineinfo="@4(85[18],85[31])"*/
    tony_run_rom1 tony_run_map1 (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_257}, internal25clk, GND_net);   /* synthesis lineinfo="@4(78[18],78[31])"*/
    tony_idle_rom tony_map (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_251}, internal25clk, GND_net);   /* synthesis lineinfo="@4(71[15],71[28])"*/
    VLO i2 (.Z(GND_net_c));
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171_190__i1 (.D(n93[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n22));
    defparam counter_171_190__i1.REGSET = "RESET";
    defparam counter_171_190__i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_run_rom2
//

module tony_run_rom2 (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_263, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_25 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_263[1]), .RDATA3(rgb_5__N_263[0]));
    defparam mux_25.INIT_0 = "0xFB81FB81FB81FB81FB85FB85F789F789FB05FB05FF01FF01FF61FF61FFE1FFE1";
    defparam mux_25.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF371F371F7B517B51BF11BF11F759F759EB11EB11";
    defparam mux_25.INIT_2 = "0xFB81FB81FB81FB81FB85FB85F789F789FB05FB05FF01FF01FF61FF61FFE1FFE1";
    defparam mux_25.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF371F371F7B517B51BF11BF11F759F759EB11EB11";
    defparam mux_25.INIT_4 = "0xFF80FF80FF80FF80FF80FF80FF80FF807B047B047F007F007F617F61FFF1FFF1";
    defparam mux_25.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBB9FBB9FA799A799E3D8E3D8EBD0EBD0FF80FF80";
    defparam mux_25.INIT_6 = "0xFF80FF80FF80FF80FF80FF80FF80FF807B047B047F007F007F617F61FFF1FFF1";
    defparam mux_25.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBB9FBB9FA799A799E3D8E3D8EBD0EBD0FF80FF80";
    defparam mux_25.INIT_8 = "0xFF80FF80FF80FF80FF80FF80FD80FD807B047B047F007F007F707F70FFF1FFF1";
    defparam mux_25.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFBFA0BFA0DB84DB84FF80FF80FF80FF80";
    defparam mux_25.INIT_A = "0xFF80FF80FF80FF80FF80FF80FD80FD807B047B047F007F007F707F70FFF1FFF1";
    defparam mux_25.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFBFA0BFA0DB84DB84FF80FF80FF80FF80";
    defparam mux_25.INIT_C = "0xFF80FF80FFC0FFC0F9C4F9C47D027D02790479047F007F00FFB0FFB0FFF0FFF0";
    defparam mux_25.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFB7A8B7A8D18CD18CF5B8F5B8F788F788";
    defparam mux_25.INIT_E = "0xFF80FF80FFC0FFC0F9C4F9C47D027D02790479047F007F00FFB0FFB0FFF0FFF0";
    defparam mux_25.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFB7A8B7A8D18CD18CF5B8F5B8F788F788";
    defparam mux_25.DATA_WIDTH_W = "2";
    defparam mux_25.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_26 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_263[3]), .RDATA3(rgb_5__N_263[2]));
    defparam mux_26.INIT_0 = "0x9BFB9BFB9BFB9BFB9FFB9FFB9FF79FF71FFB1FFB1FFD1FFD7FF17FF1FFE1FFE1";
    defparam mux_26.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F373F377B7B7B7B1FBB1FBB5FF75FF70BFB0BFB";
    defparam mux_26.INIT_2 = "0x9BFB9BFB9BFB9BFB9FFB9FFB9FF79FF71FFB1FFB1FFD1FFD7FF17FF1FFE1FFE1";
    defparam mux_26.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F373F377B7B7B7B1FBB1FBB5FF75FF70BFB0BFB";
    defparam mux_26.INIT_4 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE1F7A1F7A1F7E1F7E7F717F71FFF1FFF1";
    defparam mux_26.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBAFB7AFB7CBF2CBF2CBFACBFA9FFE9FFE";
    defparam mux_26.INIT_6 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE1F7A1F7A1F7E1F7E7F717F71FFF1FFF1";
    defparam mux_26.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBAFB7AFB7CBF2CBF2CBFACBFA9FFE9FFE";
    defparam mux_26.INIT_8 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9DFC9DFC1F7A1F7A1F7E1F7E7F707F70FFF1FFF1";
    defparam mux_26.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBBFBEBFBE9FDA9FDA9FFE9FFE9FFE9FFE";
    defparam mux_26.INIT_A = "0x9FFE9FFE9FFE9FFE9FFE9FFE9DFC9DFC1F7A1F7A1F7E1F7E7F707F70FFF1FFF1";
    defparam mux_26.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBBFBEBFBE9FDA9FDA9FFE9FFE9FFE9FFE";
    defparam mux_26.INIT_C = "0x8FFF8FFFCFFFCFFFCDF9CDF90F7D0F7D0D780D780F7E0F7EBFF8BFF8FFF0FFF0";
    defparam mux_26.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBB7BEB7BE95D895D8B5FCB5FC87FF87FF";
    defparam mux_26.INIT_E = "0x8FFF8FFFCFFFCFFFCDF9CDF90F7D0F7D0D780D780F7E0F7EBFF8BFF8FFF0FFF0";
    defparam mux_26.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBB7BEB7BE95D895D8B5FCB5FC87FF87FF";
    defparam mux_26.DATA_WIDTH_W = "2";
    defparam mux_26.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_27 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_263[5]), .RDATA3(rgb_5__N_263[4]));
    defparam mux_27.INIT_0 = "0x9B9B9B9B9B9B9B9B9F9F9F9F9F9F9F9F1F1F1F1F1F1D1F1D7F717F71FFE1FFE1";
    defparam mux_27.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F3F3F3F7B7B7B7B5F5B5F5B5F5F5F5F1B1B1B1B";
    defparam mux_27.INIT_2 = "0x9B9B9B9B9B9B9B9B9F9F9F9F9F9F9F9F1F1F1F1F1F1D1F1D7F717F71FFE1FFE1";
    defparam mux_27.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F3F3F3F7B7B7B7B5F5B5F5B5F5F5F5F1B1B1B1B";
    defparam mux_27.INIT_4 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9F9E9F9E1F1E1F1E1F1E1F1E7F717F71FFF1FFF1";
    defparam mux_27.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFDBDADBDADBDADBDA9F9E9F9E";
    defparam mux_27.INIT_6 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9F9E9F9E1F1E1F1E1F1E1F1E7F717F71FFF1FFF1";
    defparam mux_27.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFDBDADBDADBDADBDA9F9E9F9E";
    defparam mux_27.INIT_8 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9D9C9D9C1F1E1F1E1F1E1F1E7F707F70FFF1FFF1";
    defparam mux_27.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBFBEBFBE9F9E9F9E9F9E9F9E";
    defparam mux_27.INIT_A = "0x9F9E9F9E9F9E9F9E9F9E9F9E9D9C9D9C1F1E1F1E1F1E1F1E7F707F70FFF1FFF1";
    defparam mux_27.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBFBEBFBE9F9E9F9E9F9E9F9E";
    defparam mux_27.INIT_C = "0x8F8F8F8FCFCFCFCFCDCDCDCD0F0F0F0F0D0C0D0C0F0E0F0EBFB8BFB8FFF0FFF0";
    defparam mux_27.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBDBCBDBCBDBCBDBC8F8F8F8F";
    defparam mux_27.INIT_E = "0x8F8F8F8FCFCFCFCFCDCDCDCD0F0F0F0F0D0C0D0C0F0E0F0EBFB8BFB8FFF0FFF0";
    defparam mux_27.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBDBCBDBCBDBCBDBC8F8F8F8F";
    defparam mux_27.DATA_WIDTH_W = "2";
    defparam mux_27.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_run_rom1
//

module tony_run_rom1 (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_257, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_24 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_257[5]), .RDATA3(rgb_5__N_257[4]));
    defparam mux_24.INIT_0 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1F1E1F1E1F1E1F1E1F1E1F1EFFF1FFF1FFF1FFF1";
    defparam mux_24.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7A7B7A7B7A7B7A1F1E1F1E";
    defparam mux_24.INIT_2 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1F1E1F1E1F1E1F1E1F1E1F1EFFF1FFF1FFF1FFF1";
    defparam mux_24.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7A7B7A7B7A7B7A1F1E1F1E";
    defparam mux_24.INIT_4 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1D1C1D1C1F1E1F1E1F1E1F1EFFF0FFF0FFF1FFF1";
    defparam mux_24.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7F7E7F7E7F7E7F7E1F1E1F1E";
    defparam mux_24.INIT_6 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1D1C1D1C1F1E1F1E1F1E1F1EFFF0FFF0FFF1FFF1";
    defparam mux_24.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7F7E7F7E7F7E7F7E1F1E1F1E";
    defparam mux_24.INIT_8 = "0x8F8F8F8F0F0F0F0F0D0D0D0D0F0F0F0F0D0C0D0C0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7E7F7E3D3C3D3C3D3C3D3C1F1F1F1F";
    defparam mux_24.INIT_A = "0x8F8F8F8F0F0F0F0F0D0D0D0D0F0F0F0F0D0C0D0C0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7E7F7E3D3C3D3C3D3C3D3C1F1F1F1F";
    defparam mux_24.INIT_C = "0xCDCDCDCD4D4D4D4D4F4F4F4F0F0F0F0F0F0F0F0F0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7D7D7D7D3F3D3F3D3F3F3F3F0D0D0D0D";
    defparam mux_24.INIT_E = "0xCDCDCDCD4D4D4D4D4F4F4F4F0F0F0F0F0F0F0F0F0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7D7D7D7D3F3D3F3D3F3F3F3F0D0D0D0D";
    defparam mux_24.DATA_WIDTH_W = "2";
    defparam mux_24.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_23 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_257[3]), .RDATA3(rgb_5__N_257[2]));
    defparam mux_23.INIT_0 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1FFE1FFE1FFA1FFA1FFE1FFEFFF1FFF1FFF1FFF1";
    defparam mux_23.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBEFF7EFF70B920B926BFA6BFA1FFE1FFE";
    defparam mux_23.INIT_2 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1FFE1FFE1FFA1FFA1FFE1FFEFFF1FFF1FFF1FFF1";
    defparam mux_23.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBEFF7EFF70B920B926BFA6BFA1FFE1FFE";
    defparam mux_23.INIT_4 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1DFC1DFC1FFA1FFA1FFE1FFEFFF0FFF0FFF1FFF1";
    defparam mux_23.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFEFFFE5FDA5FDA7FFE7FFE1FFE1FFE";
    defparam mux_23.INIT_6 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1DFC1DFC1FFA1FFA1FFE1FFEFFF0FFF0FFF1FFF1";
    defparam mux_23.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFEFFFE5FDA5FDA7FFE7FFE1FFE1FFE";
    defparam mux_23.INIT_8 = "0x8FFF8FFF0F7F0F7F0D790D790F7D0F7D0D780D780F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B777E777E15581558357C357C177F177F";
    defparam mux_23.INIT_A = "0x8FFF8FFF0F7F0F7F0D790D790F7D0F7D0D780D780F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B777E777E15581558357C357C177F177F";
    defparam mux_23.INIT_C = "0xCDFDCDFD4D7D4D7D4F7D4F7D0F7B0F7B0F7D0F7D0F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B7D7D7D7D0F4D0F4D3F7B3F7B057D057D";
    defparam mux_23.INIT_E = "0xCDFDCDFD4D7D4D7D4F7D4F7D0F7B0F7B0F7D0F7D0F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B7D7D7D7D0F4D0F4D3F7B3F7B057D057D";
    defparam mux_23.DATA_WIDTH_W = "2";
    defparam mux_23.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_22 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_257[1]), .RDATA3(rgb_5__N_257[0]));
    defparam mux_22.INIT_0 = "0xFF80FF80FF80FF80FF80FF80FF00FF00FB04FB04FF00FF00FFE1FFE1FFF1FFF1";
    defparam mux_22.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFE7F9E7F983188318EB70EB70FF00FF00";
    defparam mux_22.INIT_2 = "0xFF80FF80FF80FF80FF80FF80FF00FF00FB04FB04FF00FF00FFE1FFE1FFF1FFF1";
    defparam mux_22.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFE7F9E7F983188318EB70EB70FF00FF00";
    defparam mux_22.INIT_4 = "0xFF80FF80FF80FF80FF80FF80FD00FD00FB04FB04FF00FF00FFF0FFF0FFF1FFF1";
    defparam mux_22.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFE0FFE0DB44DB44FF60FF60FF00FF00";
    defparam mux_22.INIT_6 = "0xFF80FF80FF80FF80FF80FF80FD00FD00FB04FB04FF00FF00FFF0FFF0FFF1FFF1";
    defparam mux_22.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFE0FFE0DB44DB44FF60FF60FF00FF00";
    defparam mux_22.INIT_8 = "0xFF80FF807F007F00790479047D027D02790479047F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F77687768510C510C7538753877187718";
    defparam mux_22.INIT_A = "0xFF80FF807F007F00790479047D027D02790479047F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F77687768510C510C7538753877187718";
    defparam mux_22.INIT_C = "0xFDC0FDC07D407D407D427D427B047B047D027D027F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F7D787D784F084F087B3C7B3C75087508";
    defparam mux_22.INIT_E = "0xFDC0FDC07D407D407D427D427B047B047D027D027F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F7D787D784F084F087B3C7B3C75087508";
    defparam mux_22.DATA_WIDTH_W = "2";
    defparam mux_22.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_idle_rom
//

module tony_idle_rom (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_251, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_20 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_251[3]), .RDATA3(rgb_5__N_251[2]));
    defparam mux_20.INIT_0 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_20.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_20.INIT_2 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_20.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_20.INIT_4 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_20.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_20.INIT_6 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_20.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_20.INIT_8 = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_20.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_20.INIT_A = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_20.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_20.INIT_C = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_20.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_20.INIT_E = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_20.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_20.DATA_WIDTH_W = "2";
    defparam mux_20.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_21 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_251[5]), .RDATA3(rgb_5__N_251[4]));
    defparam mux_21.INIT_0 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_21.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_21.INIT_2 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_21.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_21.INIT_4 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_21.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_21.INIT_6 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_21.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_21.INIT_8 = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_21.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_21.INIT_A = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_21.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_21.INIT_C = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_21.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_21.INIT_E = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_21.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_21.DATA_WIDTH_W = "2";
    defparam mux_21.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_19 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_251[1]), .RDATA3(rgb_5__N_251[0]));
    defparam mux_19.INIT_0 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_19.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_19.INIT_2 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_19.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_19.INIT_4 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_19.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_19.INIT_6 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_19.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_19.INIT_8 = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_19.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_19.INIT_A = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_19.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_19.INIT_C = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_19.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_19.INIT_E = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_19.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_19.DATA_WIDTH_W = "2";
    defparam mux_19.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module game_logic
//

module game_logic (output \ypos[0] , input internal60hzclk, input x_10__N_385, 
            input n3111, output [3:0]xVelocity, output \x_10__N_374[7] , 
            input GND_net, output [10:0]xpos, input n2965, output n2679, 
            input n246, output \ypos[1] , output \ypos[2] , input \controller_buttons_signal[7] , 
            output \ypos[3] , output \ypos[4] , output \ypos[9] , output col_b, 
            output \ypos[5] , output \ypos[6] , output \ypos[7] , output \ypos[8] , 
            input n2949, output n2, output n5201, input \drawing_tony_y_N_240[2] , 
            input \drawing_tony_y_N_240[4] , input \drawing_tony_y_N_240[3] , 
            input \drawing_tony_y_N_240[7] , input \drawing_tony_y_N_240[6] , 
            input \drawing_tony_y_N_240[5] , input \drawing_tony_y_N_240[10] , 
            input \drawing_tony_y_N_240[9] , input \drawing_tony_y_N_240[8] , 
            input \drawing_tony_x_N_227[10] , output n4440, output n2875, 
            output col_l_N_270);
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    
    wire n6171, col_t;
    
    physics phys_map (\ypos[0] , internal60hzclk, x_10__N_385, n3111, 
            {xVelocity}, Open_9, Open_10, Open_11, \x_10__N_374[7] , 
            Open_12, Open_13, Open_14, Open_15, Open_16, Open_17, 
            Open_18, GND_net, {xpos}, n2965, n2679, n246, \ypos[1] , 
            \ypos[2] , n6171, col_t, \controller_buttons_signal[7] , 
            \ypos[3] , \ypos[4] , \ypos[9] , col_b, \ypos[5] , \ypos[6] , 
            \ypos[7] , \ypos[8] , n2949, n2, n5201);   /* synthesis lineinfo="@3(75[13],75[20])"*/
    collisions col_map (\ypos[2] , \ypos[1] , \ypos[0] , \ypos[4] , 
            \ypos[5] , \ypos[3] , \ypos[8] , \ypos[7] , \ypos[6] , 
            col_b, \drawing_tony_y_N_240[2] , \drawing_tony_y_N_240[4] , 
            \drawing_tony_y_N_240[3] , \drawing_tony_y_N_240[7] , \drawing_tony_y_N_240[6] , 
            \drawing_tony_y_N_240[5] , \drawing_tony_y_N_240[10] , \drawing_tony_y_N_240[9] , 
            \drawing_tony_y_N_240[8] , n6171, {xpos}, \drawing_tony_x_N_227[10] , 
            \ypos[9] , col_t, n4440, n2875, col_l_N_270);   /* synthesis lineinfo="@3(62[12],62[22])"*/
    
endmodule

//
// Verilog Description of module physics
//

module physics (output \ypos[0] , input internal60hzclk, input x_10__N_385, 
            input n3111, output [3:0]xVelocity, output \x_10__N_374[10] , 
            output \x_10__N_374[9] , output \x_10__N_374[8] , output \x_10__N_374[7] , 
            output \x_10__N_374[6] , output \x_10__N_374[5] , output \x_10__N_374[4] , 
            output \x_10__N_374[3] , output \x_10__N_374[2] , output \x_10__N_374[1] , 
            output \x_10__N_374[0] , input GND_net, output [10:0]xpos, 
            input n2965, output n2679, input n246, output \ypos[1] , 
            output \ypos[2] , output n6171, input col_t, input \controller_buttons_signal[7] , 
            output \ypos[3] , output \ypos[4] , output \ypos[9] , input col_b, 
            output \ypos[5] , output \ypos[6] , output \ypos[7] , output \ypos[8] , 
            input n2949, output n2, output n5201);
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    wire [10:0]y_10__N_389;
    
    wire n641, n637, n640, n636, n12, n638, n635, n8, n4, 
        n6181, n634, n632, n633, n644;
    wire [10:0]n656;
    
    wire n668, n677, n670, n639, n675, n18, n674, n678, n17, 
        n672, n669, n676, n673, n19;
    wire [10:0]n62;
    
    wire n681, n117, n5248, n9113, n5250;
    wire [10:0]n1;
    wire [10:0]n62_adj_488;
    wire [10:0]n1_adj_489;
    
    wire n173, n171, n172;
    wire [10:0]x_10__N_374;
    
    wire n5246, n9110;
    wire [4:0]n111;
    wire [4:0]yVelocity;   /* synthesis lineinfo="@5(29[14],29[23])"*/
    
    wire n6177, n340, n170, n6178, n227, n285, n165, n166, n9104, 
        n5423, n9134, n5425;
    wire [10:0]n1_adj_490;
    
    wire n5393, n9020;
    wire [10:0]n1248;
    
    wire n5391, n9017, VCC_net, n5421, n9131, n5389, n9014, n5419, 
        n9128, n5387, n9011, n9008, n4_adj_435, n5305, n9155, 
        n109, n174, n5307;
    wire [10:0]n987;
    
    wire n5303, n9152, n111_2, n110, n553, n568, n5301, n9149, 
        n113, n112, n9107, n5299, n9146, n115, n114_adj_437, n676_adj_438, 
        n237, n4542, n107, n9143, n116_adj_439, n12_adj_440, n5416, 
        n9089, n598;
    wire [9:0]n1262;
    
    wire n5295, n9173, n5414, n9086, n600, n599, n95, n5412, 
        n9083, n602, n601, n5410, n9080, n604, n603, n5224, 
        n8978, n5226, n643, n148, n147, n646, n5408, n9077, 
        n606, n605, n5230, n8987, n8969, n5222, n8990, n175, 
        n5405, n9038, n561;
    wire [10:0]n585;
    wire [9:0]n290;
    
    wire n2663, n673_adj_442, n671, n668_adj_443, n12_adj_446, n5403, 
        n9035, n563, n562, n11_adj_447, n5293, n9170;
    wire [4:0]n129;
    
    wire n2920, n5439, n9005;
    wire [10:0]n1_adj_491;
    
    wire n5291, n9167, n5437, n9002, n5401, n9032, n565, n564, 
        n5435, n8999, n5399, n9029, n567, n566, n5433, n8996, 
        n5397, n9026, n569, n568_adj_462, n5431, n8993, n5289, 
        n9164, n8975, n5287, n9161, n8972;
    wire [3:0]n21;
    
    wire n9125, n5254, n9122, n5228, n8984, n5252, n9119, n8981, 
        n5427, n9140, n9023, n174_adj_474, n9116, n9137, n4493, 
        n9158, n634_adj_475, n635_adj_476, n4534, n637_adj_477, n638_adj_478, 
        n4528, n636_adj_479, n640_adj_480, n641_adj_481, n609, n573, 
        n534, n10_adj_482, n8_adj_483, n4658, n8_adj_484, n6_adj_485, 
        n4654, n8_adj_486, n4578, n6145, n639_adj_487, n16, n642, 
        n15, GND_net_c;
    
    FD1P3XZ xVelocity_172__i3 (.D(n6181), .SP(n3111), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(xVelocity[3]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i3.REGSET = "RESET";
    defparam xVelocity_172__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(n641), .B(n637), 
            .C(n640), .D(n636), .Z(n12));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i1_4_lut (.A(n638), .B(n635), 
            .C(n12), .D(n8), .Z(n4));
    defparam i1_4_lut.INIT = "0xeccc";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i0 (.D(x_10__N_374[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i0.REGSET = "RESET";
    defparam x_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3852_4_lut (.A(n634), 
            .B(n632), .C(n633), .D(n4), .Z(n644));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3852_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B))" *) LUT4 i3853_2_lut (.A(n644), .B(n656[10]), 
            .Z(n668));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3853_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i437_3_lut (.A(n641), 
            .B(n656[1]), .C(n644), .Z(n677));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i437_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i430_3_lut (.A(n634), 
            .B(n656[8]), .C(n644), .Z(n670));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i430_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i435_3_lut (.A(n639), 
            .B(n656[3]), .C(n644), .Z(n675));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i435_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n675), .B(n670), 
            .C(n677), .D(n668), .Z(n18));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i6_3_lut (.A(n674), .B(\x_10__N_374[7] ), 
            .C(n678), .Z(n17));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i6_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(n672), .B(n669), 
            .C(n676), .D(n673), .Z(n19));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_34_i441_4_lut (.A(n62[10]), 
            .B(n19), .C(n17), .D(n18), .Z(n681));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i441_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i438_3_lut (.A(n117), 
            .B(n656[0]), .C(n644), .Z(n678));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i438_3_lut.INIT = "0xcaca";
    FA2 add_33_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(xVelocity[3]), 
        .D0(n5248), .CI0(n5248), .A1(GND_net), .B1(xpos[4]), .C1(xVelocity[3]), 
        .D1(n9113), .CI1(n9113), .CO0(n9113), .CO1(n5250), .S0(n62[3]), 
        .S1(n62[4]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_5.INIT0 = "0xc33c";
    defparam add_33_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i1_1_lut (.A(n62[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i3_3_lut (.A(n62_adj_488[2]), 
            .B(n1_adj_489[2]), .C(n62_adj_488[10]), .Z(n173));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i5_3_lut (.A(n62_adj_488[4]), 
            .B(n1_adj_489[4]), .C(n62_adj_488[10]), .Z(n171));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i4_3_lut (.A(n62_adj_488[3]), 
            .B(n1_adj_489[3]), .C(n62_adj_488[10]), .Z(n172));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i3_1_lut (.A(n62[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i0 (.D(n111[0]), 
            .SP(n2965), .CK(internal60hzclk), .SR(n2679), .Q(yVelocity[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i0.REGSET = "RESET";
    defparam yVelocity__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_33_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(xVelocity[1]), 
        .D0(n5246), .CI0(n5246), .A1(GND_net), .B1(xpos[2]), .C1(xVelocity[2]), 
        .D1(n9110), .CI1(n9110), .CO0(n9110), .CO1(n5248), .S0(n62[1]), 
        .S1(n62[2]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_3.INIT0 = "0xc33c";
    defparam add_33_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i2_1_lut (.A(n62[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    FD1P3XZ xVelocity_172__i2 (.D(n6177), .SP(n3111), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(xVelocity[2]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i2.REGSET = "RESET";
    defparam xVelocity_172__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ xVelocity_172__i1 (.D(n6178), .SP(n3111), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(xVelocity[1]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i1.REGSET = "RESET";
    defparam xVelocity_172__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i7_3_lut (.A(n62_adj_488[6]), 
            .B(n1_adj_489[6]), .C(n62_adj_488[10]), .Z(n340));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i6_3_lut (.A(n62_adj_488[5]), 
            .B(n1_adj_489[5]), .C(n62_adj_488[10]), .Z(n170));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i5_1_lut (.A(n62[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i2 (.D(n676_adj_438), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n237), .Q(\ypos[1] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i2.REGSET = "RESET";
    defparam y_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i4_1_lut (.A(n62[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i9_3_lut (.A(n62_adj_488[8]), 
            .B(n1_adj_489[8]), .C(n62_adj_488[10]), .Z(n227));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i8_3_lut (.A(n62_adj_488[7]), 
            .B(n1_adj_489[7]), .C(n62_adj_488[10]), .Z(n285));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i610_2_lut (.A(n1_adj_489[10]), .B(n62_adj_488[10]), 
            .Z(n165));
    defparam i610_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i10_3_lut (.A(n62_adj_488[9]), 
            .B(n1_adj_489[9]), .C(n62_adj_488[10]), .Z(n166));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i7_1_lut (.A(n62[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i6_1_lut (.A(n62[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    FA2 add_33_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(xVelocity[0]), .D1(n9104), .CI1(n9104), .CO0(n9104), 
        .CO1(n5246), .S1(n62[0]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_1.INIT0 = "0xc33c";
    defparam add_33_add_5_1.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n5423), .CI0(n5423), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n9134), .CI1(n9134), .CO0(n9134), .CO1(n5425), .S0(n1_adj_490[5]), 
        .S1(n1_adj_490[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    FA2 add_538_9 (.A0(GND_net), .B0(n166), .C0(GND_net), .D0(n5393), 
        .CI0(n5393), .A1(GND_net), .B1(n165), .C1(GND_net), .D1(n9020), 
        .CI1(n9020), .CO0(n9020), .S0(n1248[9]), .S1(n1248[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_538_9.INIT0 = "0xc33c";
    defparam add_538_9.INIT1 = "0xc33c";
    FA2 add_538_7 (.A0(GND_net), .B0(n285), .C0(VCC_net), .D0(n5391), 
        .CI0(n5391), .A1(GND_net), .B1(n227), .C1(GND_net), .D1(n9017), 
        .CI1(n9017), .CO0(n9017), .CO1(n5393), .S0(n1248[7]), .S1(n1248[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_538_7.INIT0 = "0xc33c";
    defparam add_538_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(xVelocity[1]), 
            .B(n246), .C(xVelocity[0]), .Z(n6178));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_3_lut.INIT = "0x9696";
    FA2 mod_34_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n5421), .CI0(n5421), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n9131), .CI1(n9131), .CO0(n9131), .CO1(n5423), .S0(n1_adj_490[3]), 
        .S1(n1_adj_490[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    FA2 add_538_5 (.A0(GND_net), .B0(n170), .C0(GND_net), .D0(n5389), 
        .CI0(n5389), .A1(GND_net), .B1(n340), .C1(GND_net), .D1(n9014), 
        .CI1(n9014), .CO0(n9014), .CO1(n5391), .S0(n1248[5]), .S1(n1248[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_538_5.INIT0 = "0xc33c";
    defparam add_538_5.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n5419), .CI0(n5419), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n9128), .CI1(n9128), .CO0(n9128), .CO1(n5421), .S0(n1_adj_490[1]), 
        .S1(n1_adj_490[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    FA2 add_538_3 (.A0(GND_net), .B0(n172), .C0(GND_net), .D0(n5387), 
        .CI0(n5387), .A1(GND_net), .B1(n171), .C1(GND_net), .D1(n9011), 
        .CI1(n9011), .CO0(n9011), .CO1(n5389), .S0(n1248[3]), .S1(n1248[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_538_3.INIT0 = "0xc33c";
    defparam add_538_3.INIT1 = "0xc33c";
    FA2 add_538_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n173), .C1(VCC_net), .D1(n9008), .CI1(n9008), .CO0(n9008), 
        .CO1(n5387), .S1(n1248[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_538_1.INIT0 = "0xc33c";
    defparam add_538_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i4442_3_lut (.A(n246), 
            .B(xVelocity[1]), .C(xVelocity[0]), .Z(n4_adj_435));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i4442_3_lut.INIT = "0xe8e8";
    FA2 add_517_10 (.A0(GND_net), .B0(n109), .C0(VCC_net), .D0(n5305), 
        .CI0(n5305), .A1(GND_net), .B1(n174), .C1(VCC_net), .D1(n9155), 
        .CI1(n9155), .CO0(n9155), .CO1(n5307), .S0(n987[8]), .S1(n987[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_517_10.INIT0 = "0xc33c";
    defparam add_517_10.INIT1 = "0xc33c";
    FA2 add_517_8 (.A0(GND_net), .B0(n111_2), .C0(GND_net), .D0(n5303), 
        .CI0(n5303), .A1(GND_net), .B1(n110), .C1(GND_net), .D1(n9152), 
        .CI1(n9152), .CO0(n9152), .CO1(n5305), .S0(n987[6]), .S1(n987[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_517_8.INIT0 = "0xc33c";
    defparam add_517_8.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i323_2_lut_3_lut (.A(yVelocity[1]), 
            .B(n553), .C(yVelocity[2]), .Z(n568));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i323_2_lut_3_lut.INIT = "0x8080";
    FA2 add_517_6 (.A0(GND_net), .B0(n113), .C0(GND_net), .D0(n5301), 
        .CI0(n5301), .A1(GND_net), .B1(n112), .C1(GND_net), .D1(n9149), 
        .CI1(n9149), .CO0(n9149), .CO1(n5303), .S0(n987[4]), .S1(n987[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_517_6.INIT0 = "0xc33c";
    defparam add_517_6.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i321_2_lut_3_lut (.A(yVelocity[1]), 
            .B(n553), .C(yVelocity[2]), .Z(n111[2]));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i321_2_lut_3_lut.INIT = "0x7878";
    FA2 mod_34_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n9107), .CI1(n9107), 
        .CO0(n9107), .CO1(n5419), .S1(n1_adj_490[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    FA2 add_517_4 (.A0(GND_net), .B0(n115), .C0(GND_net), .D0(n5299), 
        .CI0(n5299), .A1(GND_net), .B1(n114_adj_437), .C1(GND_net), 
        .D1(n9146), .CI1(n9146), .CO0(n9146), .CO1(n5301), .S0(n987[2]), 
        .S1(n987[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_517_4.INIT0 = "0xc33c";
    defparam add_517_4.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i3 (.D(y_10__N_389[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[2] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i3.REGSET = "RESET";
    defparam y_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i4 (.D(n290[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2663), .Q(\ypos[3] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i4.REGSET = "SET";
    defparam y_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i404_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[9]), .D(n174), .Z(n633));
    defparam mod_34_i404_3_lut_4_lut.INIT = "0xf780";
    FA2 add_517_2 (.A0(GND_net), .B0(n117), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n116_adj_439), .C1(GND_net), .D1(n9143), .CI1(n9143), 
        .CO0(n9143), .CO1(n5299), .S1(n987[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_517_2.INIT0 = "0xc33c";
    defparam add_517_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i407_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[6]), .D(n111_2), .Z(n636));
    defparam mod_34_i407_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i405_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[8]), .D(n109), .Z(n634));
    defparam mod_34_i405_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i408_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[5]), .D(n112), .Z(n637));
    defparam mod_34_i408_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_34 (.A(xpos[1]), 
            .B(xpos[5]), .C(xpos[2]), .D(xpos[6]), .Z(n12_adj_440));
    defparam i5_4_lut_adj_34.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(xpos[4]), .B(n12_adj_440), 
            .C(xpos[0]), .D(xpos[3]), .Z(n6171));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i411_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[2]), .D(n115), .Z(n640));
    defparam mod_34_i411_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i410_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[3]), .D(n114_adj_437), .Z(n639));
    defparam mod_34_i410_3_lut_4_lut.INIT = "0xf780";
    FA2 add_540_11 (.A0(GND_net), .B0(n598), .C0(VCC_net), .D0(n5416), 
        .CI0(n5416), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9089), 
        .CI1(n9089), .CO0(n9089), .S0(n1262[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_540_11.INIT0 = "0xc33c";
    defparam add_540_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i412_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[1]), .D(n116_adj_439), .Z(n641));
    defparam mod_34_i412_3_lut_4_lut.INIT = "0xf780";
    FA2 mod_34_add_426_11 (.A0(GND_net), .B0(n633), .C0(GND_net), .D0(n5295), 
        .CI0(n5295), .A1(GND_net), .B1(n632), .C1(VCC_net), .D1(n9173), 
        .CI1(n9173), .CO0(n9173), .S0(n656[9]), .S1(n656[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_11.INIT0 = "0xc33c";
    defparam mod_34_add_426_11.INIT1 = "0xc33c";
    FA2 add_540_9 (.A0(GND_net), .B0(n600), .C0(GND_net), .D0(n5414), 
        .CI0(n5414), .A1(GND_net), .B1(n599), .C1(GND_net), .D1(n9086), 
        .CI1(n9086), .CO0(n9086), .CO1(n5416), .S0(n1262[7]), .S1(n1262[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_540_9.INIT0 = "0xc33c";
    defparam add_540_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C (D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 i2_4_lut (.A(xVelocity[3]), 
            .B(n246), .C(xVelocity[2]), .D(n4_adj_435), .Z(n6181));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_4_lut.INIT = "0x9aa6";
    (* lut_function="(A (B))" *) LUT4 i38_2_lut (.A(col_t), .B(\controller_buttons_signal[7] ), 
            .Z(n95));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i38_2_lut.INIT = "0x8888";
    FA2 add_540_7 (.A0(GND_net), .B0(n602), .C0(VCC_net), .D0(n5412), 
        .CI0(n5412), .A1(GND_net), .B1(n601), .C1(GND_net), .D1(n9083), 
        .CI1(n9083), .CO0(n9083), .CO1(n5414), .S0(n1262[5]), .S1(n1262[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_540_7.INIT0 = "0xc33c";
    defparam add_540_7.INIT1 = "0xc33c";
    FA2 add_540_5 (.A0(GND_net), .B0(n604), .C0(GND_net), .D0(n5410), 
        .CI0(n5410), .A1(GND_net), .B1(n603), .C1(GND_net), .D1(n9080), 
        .CI1(n9080), .CO0(n9080), .CO1(n5412), .S0(n1262[3]), .S1(n1262[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_540_5.INIT0 = "0xc33c";
    defparam add_540_5.INIT1 = "0xc33c";
    FA2 add_47_add_5_5 (.A0(GND_net), .B0(\ypos[3] ), .C0(yVelocity[3]), 
        .D0(n5224), .CI0(n5224), .A1(GND_net), .B1(\ypos[4] ), .C1(yVelocity[4]), 
        .D1(n8978), .CI1(n8978), .CO0(n8978), .CO1(n5226), .S0(n62_adj_488[3]), 
        .S1(n62_adj_488[4]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_5.INIT0 = "0xc33c";
    defparam add_47_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))" *) LUT4 i3643_4_lut (.A(n643), 
            .B(n148), .C(n147), .D(n646), .Z(y_10__N_389[0]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3643_4_lut.INIT = "0xcdce";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i409_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[4]), .D(n113), .Z(n638));
    defparam mod_34_i409_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i406_3_lut_4_lut (.A(n4542), 
            .B(n107), .C(n987[7]), .D(n110), .Z(n635));
    defparam mod_34_i406_3_lut_4_lut.INIT = "0xf780";
    FA2 add_540_3 (.A0(GND_net), .B0(n606), .C0(GND_net), .D0(n5408), 
        .CI0(n5408), .A1(GND_net), .B1(n605), .C1(GND_net), .D1(n9077), 
        .CI1(n9077), .CO0(n9077), .CO1(n5410), .S0(n1262[1]), .S1(n1262[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_540_3.INIT0 = "0xc33c";
    defparam add_540_3.INIT1 = "0xc33c";
    FA2 add_47_add_5_11 (.A0(GND_net), .B0(\ypos[9] ), .C0(yVelocity[4]), 
        .D0(n5230), .CI0(n5230), .A1(GND_net), .B1(GND_net), .C1(yVelocity[4]), 
        .D1(n8987), .CI1(n8987), .CO0(n8987), .S0(n62_adj_488[9]), .S1(n62_adj_488[10]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_11.INIT0 = "0xc33c";
    defparam add_47_add_5_11.INIT1 = "0xc33c";
    FA2 add_47_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[0] ), .C1(yVelocity[0]), .D1(n8969), .CI1(n8969), 
        .CO0(n8969), .CO1(n5222), .S1(n62_adj_488[0]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_1.INIT0 = "0xc33c";
    defparam add_47_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i16_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(col_b), .Z(n148));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i16_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i433_3_lut (.A(n637), 
            .B(n656[5]), .C(n644), .Z(n673));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i433_3_lut.INIT = "0xcaca";
    FA2 add_540_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n175), .C1(VCC_net), .D1(n8990), .CI1(n8990), .CO0(n8990), 
        .CO1(n5408), .S1(n1262[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_540_1.INIT0 = "0xc33c";
    defparam add_540_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i436_3_lut (.A(n640), 
            .B(n656[2]), .C(n644), .Z(n676));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i436_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i429_3_lut (.A(n633), 
            .B(n656[9]), .C(n644), .Z(n669));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i429_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i432_3_lut (.A(n636), 
            .B(n656[6]), .C(n644), .Z(n672));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i432_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i431_3_lut (.A(n635), 
            .B(n656[7]), .C(n644), .Z(\x_10__N_374[7] ));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i431_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i434_3_lut (.A(n638), 
            .B(n656[4]), .C(n644), .Z(n674));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i434_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i6_3_lut (.A(n62[5]), 
            .B(n1_adj_490[5]), .C(n62[10]), .Z(n112));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i6_3_lut.INIT = "0xcaca";
    FA2 mod_48_add_379_12 (.A0(GND_net), .B0(n561), .C0(VCC_net), .D0(n5405), 
        .CI0(n5405), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9038), 
        .CI1(n9038), .CO0(n9038), .S0(n585[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_12.INIT0 = "0xc33c";
    defparam mod_48_add_379_12.INIT1 = "0xc33c";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i15_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(col_b), .Z(n147));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i15_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i83_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(x_10__N_385), .Z(n237));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i83_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i4_3_lut (.A(n62[3]), 
            .B(n1_adj_490[3]), .C(n62[10]), .Z(n114_adj_437));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i308_2_lut_3_lut (.A(yVelocity[3]), 
            .B(yVelocity[4]), .C(yVelocity[0]), .Z(n553));
    defparam i308_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (C)))" *) LUT4 i306_2_lut_3_lut (.A(yVelocity[3]), 
            .B(yVelocity[4]), .C(yVelocity[0]), .Z(n111[0]));
    defparam i306_2_lut_3_lut.INIT = "0x2d2d";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i7_3_lut (.A(n62[6]), 
            .B(n1_adj_490[6]), .C(n62[10]), .Z(n111_2));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i3_3_lut (.A(n62[2]), 
            .B(n1_adj_490[2]), .C(n62[10]), .Z(n115));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i3_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i5 (.D(n673_adj_442), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n237), .Q(\ypos[4] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i5.REGSET = "RESET";
    defparam y_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i6 (.D(y_10__N_389[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[5] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i6.REGSET = "RESET";
    defparam y_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i7 (.D(n671), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n237), .Q(\ypos[6] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i7.REGSET = "SET";
    defparam y_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i8 (.D(n290[7]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2663), .Q(\ypos[7] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i8.REGSET = "SET";
    defparam y_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i9 (.D(n290[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2663), .Q(\ypos[8] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i9.REGSET = "RESET";
    defparam y_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i10 (.D(n668_adj_443), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n237), .Q(\ypos[9] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i10.REGSET = "RESET";
    defparam y_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i1 (.D(x_10__N_374[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i1.REGSET = "RESET";
    defparam x_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i2 (.D(x_10__N_374[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i2.REGSET = "RESET";
    defparam x_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i3 (.D(x_10__N_374[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i3.REGSET = "SET";
    defparam x_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i4 (.D(x_10__N_374[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[4]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i4.REGSET = "RESET";
    defparam x_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i5 (.D(x_10__N_374[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[5]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i5.REGSET = "RESET";
    defparam x_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i6 (.D(x_10__N_374[6]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[6]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i6.REGSET = "SET";
    defparam x_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i8 (.D(x_10__N_374[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[8]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i8.REGSET = "RESET";
    defparam x_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i9 (.D(x_10__N_374[9]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[9]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i9.REGSET = "RESET";
    defparam x_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i10 (.D(x_10__N_374[10]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[10]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i10.REGSET = "RESET";
    defparam x_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i2 (.D(n111[2]), 
            .SP(n2965), .CK(internal60hzclk), .SR(n2679), .Q(yVelocity[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i2.REGSET = "RESET";
    defparam yVelocity__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i3 (.D(n111[3]), 
            .SP(n2965), .CK(internal60hzclk), .SR(n2679), .Q(yVelocity[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i3.REGSET = "RESET";
    defparam yVelocity__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i544_2_lut (.A(n1_adj_490[10]), .B(n62[10]), 
            .Z(n107));
    defparam i544_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i7 (.D(n2949), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(GND_net_c), .Q(xpos[7]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i7.REGSET = "RESET";
    defparam x_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut_adj_35 (.A(n115), .B(n111_2), 
            .C(n114_adj_437), .D(n110), .Z(n12_adj_446));
    defparam i5_4_lut_adj_35.INIT = "0x8000";
    FA2 mod_48_add_379_10 (.A0(GND_net), .B0(n563), .C0(GND_net), .D0(n5403), 
        .CI0(n5403), .A1(GND_net), .B1(n562), .C1(GND_net), .D1(n9035), 
        .CI1(n9035), .CO0(n9035), .CO1(n5405), .S0(n585[8]), .S1(n585[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_10.INIT0 = "0xc33c";
    defparam mod_48_add_379_10.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i4 (.D(n129[4]), 
            .SP(n2920), .CK(internal60hzclk), .SR(n237), .Q(yVelocity[4]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i4.REGSET = "RESET";
    defparam yVelocity__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i4_3_lut (.A(n112), .B(n116_adj_439), 
            .C(n113), .Z(n11_adj_447));
    defparam i4_3_lut.INIT = "0x8080";
    FA2 mod_34_add_426_9 (.A0(GND_net), .B0(n635), .C0(VCC_net), .D0(n5293), 
        .CI0(n5293), .A1(GND_net), .B1(n634), .C1(VCC_net), .D1(n9170), 
        .CI1(n9170), .CO0(n9170), .CO1(n5295), .S0(n656[7]), .S1(n656[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_9.INIT0 = "0xc33c";
    defparam mod_34_add_426_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_36 (.A(n174), 
            .B(n11_adj_447), .C(n109), .D(n12_adj_446), .Z(n4542));
    defparam i2_4_lut_adj_36.INIT = "0xfefa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i10_3_lut (.A(n62[9]), 
            .B(n1_adj_490[9]), .C(n62[10]), .Z(n174));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i10_3_lut.INIT = "0xcaca";
    FD1P3XZ xVelocity_172__i0 (.D(n21[0]), .SP(n3111), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(xVelocity[0]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i0.REGSET = "RESET";
    defparam xVelocity_172__i0.SRMODE = "CE_OVER_LSR";
    FA2 mod_48_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_491[9]), 
        .D0(n5439), .CI0(n5439), .A1(GND_net), .B1(GND_net), .C1(n1_adj_491[10]), 
        .D1(n9005), .CI1(n9005), .CO0(n9005), .S0(n1_adj_489[9]), .S1(n1_adj_489[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i9_3_lut (.A(n62[8]), 
            .B(n1_adj_490[8]), .C(n62[10]), .Z(n109));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i5_3_lut (.A(n62[4]), 
            .B(n1_adj_490[4]), .C(n62[10]), .Z(n113));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i8_3_lut (.A(n62[7]), 
            .B(n1_adj_490[7]), .C(n62[10]), .Z(n110));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i8_3_lut.INIT = "0xcaca";
    FA2 mod_34_add_426_7 (.A0(GND_net), .B0(n637), .C0(GND_net), .D0(n5291), 
        .CI0(n5291), .A1(GND_net), .B1(n636), .C1(GND_net), .D1(n9167), 
        .CI1(n9167), .CO0(n9167), .CO1(n5293), .S0(n656[5]), .S1(n656[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_7.INIT0 = "0xc33c";
    defparam mod_34_add_426_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i2_3_lut (.A(n62[1]), 
            .B(n1_adj_490[1]), .C(n62[10]), .Z(n116_adj_439));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i2_3_lut.INIT = "0xcaca";
    FA2 mod_48_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_491[7]), 
        .D0(n5437), .CI0(n5437), .A1(GND_net), .B1(GND_net), .C1(n1_adj_491[8]), 
        .D1(n9002), .CI1(n9002), .CO0(n9002), .CO1(n5439), .S0(n1_adj_489[7]), 
        .S1(n1_adj_489[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i1_3_lut (.A(n62[0]), 
            .B(n1_adj_490[0]), .C(n62[10]), .Z(n117));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n117), .B(n639), .Z(n8));
    defparam i1_2_lut.INIT = "0x8888";
    FA2 mod_48_add_379_8 (.A0(GND_net), .B0(n565), .C0(VCC_net), .D0(n5401), 
        .CI0(n5401), .A1(GND_net), .B1(n564), .C1(GND_net), .D1(n9032), 
        .CI1(n9032), .CO0(n9032), .CO1(n5403), .S0(n585[6]), .S1(n585[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_8.INIT0 = "0xc33c";
    defparam mod_48_add_379_8.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_491[5]), 
        .D0(n5435), .CI0(n5435), .A1(GND_net), .B1(GND_net), .C1(n1_adj_491[6]), 
        .D1(n8999), .CI1(n8999), .CO0(n8999), .CO1(n5437), .S0(n1_adj_489[5]), 
        .S1(n1_adj_489[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    FA2 mod_48_add_379_6 (.A0(GND_net), .B0(n567), .C0(GND_net), .D0(n5399), 
        .CI0(n5399), .A1(GND_net), .B1(n566), .C1(GND_net), .D1(n9029), 
        .CI1(n9029), .CO0(n9029), .CO1(n5401), .S0(n585[4]), .S1(n585[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_6.INIT0 = "0xc33c";
    defparam mod_48_add_379_6.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_491[3]), 
        .D0(n5433), .CI0(n5433), .A1(GND_net), .B1(GND_net), .C1(n1_adj_491[4]), 
        .D1(n8996), .CI1(n8996), .CO0(n8996), .CO1(n5435), .S0(n1_adj_489[3]), 
        .S1(n1_adj_489[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    FA2 mod_48_add_379_4 (.A0(GND_net), .B0(n569), .C0(GND_net), .D0(n5397), 
        .CI0(n5397), .A1(GND_net), .B1(n568_adj_462), .C1(GND_net), 
        .D1(n9026), .CI1(n9026), .CO0(n9026), .CO1(n5399), .S0(n585[2]), 
        .S1(n585[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_4.INIT0 = "0xc33c";
    defparam mod_48_add_379_4.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_491[1]), 
        .D0(n5431), .CI0(n5431), .A1(GND_net), .B1(GND_net), .C1(n1_adj_491[2]), 
        .D1(n8993), .CI1(n8993), .CO0(n8993), .CO1(n5433), .S0(n1_adj_489[1]), 
        .S1(n1_adj_489[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    FA2 mod_34_add_426_5 (.A0(GND_net), .B0(n639), .C0(GND_net), .D0(n5289), 
        .CI0(n5289), .A1(GND_net), .B1(n638), .C1(GND_net), .D1(n9164), 
        .CI1(n9164), .CO0(n9164), .CO1(n5291), .S0(n656[3]), .S1(n656[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_5.INIT0 = "0xc33c";
    defparam mod_34_add_426_5.INIT1 = "0xc33c";
    FA2 add_47_add_5_3 (.A0(GND_net), .B0(\ypos[1] ), .C0(yVelocity[1]), 
        .D0(n5222), .CI0(n5222), .A1(GND_net), .B1(\ypos[2] ), .C1(yVelocity[2]), 
        .D1(n8975), .CI1(n8975), .CO0(n8975), .CO1(n5224), .S0(n62_adj_488[1]), 
        .S1(n62_adj_488[2]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_3.INIT0 = "0xc33c";
    defparam add_47_add_5_3.INIT1 = "0xc33c";
    FA2 mod_34_add_426_3 (.A0(GND_net), .B0(n641), .C0(GND_net), .D0(n5287), 
        .CI0(n5287), .A1(GND_net), .B1(n640), .C1(GND_net), .D1(n9161), 
        .CI1(n9161), .CO0(n9161), .CO1(n5289), .S0(n656[1]), .S1(n656[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_3.INIT0 = "0xc33c";
    defparam mod_34_add_426_3.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1_adj_491[0]), .D1(n8972), 
        .CI1(n8972), .CO0(n8972), .CO1(n5431), .S1(n1_adj_489[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))" *) LUT4 i3718_2_lut (.A(xVelocity[2]), .B(xVelocity[3]), 
            .Z(n2));   /* synthesis lineinfo="@5(45[31],45[51])"*/
    defparam i3718_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+(B))" *) LUT4 i4441_2_lut (.A(xVelocity[1]), .B(xVelocity[0]), 
            .Z(n5201));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i4441_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i9_1_lut (.A(n62[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i8_1_lut (.A(n62[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 i4435_1_lut (.A(xVelocity[0]), .Z(n21[0]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i4435_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i11_1_lut (.A(n62[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i10_1_lut (.A(n62[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    FA2 mod_34_add_426_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n117), .C1(VCC_net), .D1(n9125), .CI1(n9125), .CO0(n9125), 
        .CO1(n5287), .S1(n656[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_1.INIT0 = "0xc33c";
    defparam mod_34_add_426_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i1_1_lut (.A(n62_adj_488[0]), 
            .Z(n1_adj_491[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    FA2 add_33_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(xVelocity[3]), 
        .D0(n5254), .CI0(n5254), .A1(GND_net), .B1(xpos[10]), .C1(xVelocity[3]), 
        .D1(n9122), .CI1(n9122), .CO0(n9122), .S0(n62[9]), .S1(n62[10]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_11.INIT0 = "0xc33c";
    defparam add_33_add_5_11.INIT1 = "0xc33c";
    FA2 add_47_add_5_9 (.A0(GND_net), .B0(\ypos[7] ), .C0(yVelocity[4]), 
        .D0(n5228), .CI0(n5228), .A1(GND_net), .B1(\ypos[8] ), .C1(yVelocity[4]), 
        .D1(n8984), .CI1(n8984), .CO0(n8984), .CO1(n5230), .S0(n62_adj_488[7]), 
        .S1(n62_adj_488[8]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_9.INIT0 = "0xc33c";
    defparam add_47_add_5_9.INIT1 = "0xc33c";
    FA2 add_33_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(xVelocity[3]), 
        .D0(n5252), .CI0(n5252), .A1(GND_net), .B1(xpos[8]), .C1(xVelocity[3]), 
        .D1(n9119), .CI1(n9119), .CO0(n9119), .CO1(n5254), .S0(n62[7]), 
        .S1(n62[8]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_9.INIT0 = "0xc33c";
    defparam add_33_add_5_9.INIT1 = "0xc33c";
    FA2 add_47_add_5_7 (.A0(GND_net), .B0(\ypos[5] ), .C0(yVelocity[4]), 
        .D0(n5226), .CI0(n5226), .A1(GND_net), .B1(\ypos[6] ), .C1(yVelocity[4]), 
        .D1(n8981), .CI1(n8981), .CO0(n8981), .CO1(n5228), .S0(n62_adj_488[5]), 
        .S1(n62_adj_488[6]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_7.INIT0 = "0xc33c";
    defparam add_47_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i3_1_lut (.A(n62_adj_488[2]), 
            .Z(n1_adj_491[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i2_1_lut (.A(n62_adj_488[1]), 
            .Z(n1_adj_491[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i5_1_lut (.A(n62_adj_488[4]), 
            .Z(n1_adj_491[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i4_1_lut (.A(n62_adj_488[3]), 
            .Z(n1_adj_491[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i7_1_lut (.A(n62_adj_488[6]), 
            .Z(n1_adj_491[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    FA2 mod_34_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n5427), .CI0(n5427), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n9140), .CI1(n9140), .CO0(n9140), .S0(n1_adj_490[9]), .S1(n1_adj_490[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    FA2 mod_48_add_379_2 (.A0(GND_net), .B0(n175), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n174_adj_474), .C1(GND_net), .D1(n9023), .CI1(n9023), 
        .CO0(n9023), .CO1(n5397), .S1(n585[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_2.INIT0 = "0xc33c";
    defparam mod_48_add_379_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i6_1_lut (.A(n62_adj_488[5]), 
            .Z(n1_adj_491[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i9_1_lut (.A(n62_adj_488[8]), 
            .Z(n1_adj_491[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i8_1_lut (.A(n62_adj_488[7]), 
            .Z(n1_adj_491[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i11_1_lut (.A(n62_adj_488[10]), 
            .Z(n1_adj_491[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i10_1_lut (.A(n62_adj_488[9]), 
            .Z(n1_adj_491[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C (D)))+!A (B+(C (D))))" *) LUT4 i3732_4_lut (.A(yVelocity[4]), 
            .B(n95), .C(yVelocity[3]), .D(n568), .Z(n129[4]));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i3732_4_lut.INIT = "0xdeee";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i1 (.D(n129[1]), 
            .SP(n2920), .CK(internal60hzclk), .SR(n237), .Q(yVelocity[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i1.REGSET = "RESET";
    defparam yVelocity__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_33_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(xVelocity[3]), 
        .D0(n5250), .CI0(n5250), .A1(GND_net), .B1(xpos[6]), .C1(xVelocity[3]), 
        .D1(n9116), .CI1(n9116), .CO0(n9116), .CO1(n5252), .S0(n62[5]), 
        .S1(n62[6]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_7.INIT0 = "0xc33c";
    defparam add_33_add_5_7.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n5425), .CI0(n5425), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n9137), .CI1(n9137), .CO0(n9137), .CO1(n5427), .S0(n1_adj_490[7]), 
        .S1(n1_adj_490[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_34_i455_4_lut (.A(n668), 
            .B(n669), .C(n681), .D(n4493), .Z(x_10__N_374[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i455_4_lut.INIT = "0x6aaa";
    (* lut_function="(A+(B))" *) LUT4 i3735_2_lut (.A(n670), .B(\x_10__N_374[7] ), 
            .Z(n4493));
    defparam i3735_2_lut.INIT = "0xeeee";
    FA2 add_517_12 (.A0(GND_net), .B0(n107), .C0(GND_net), .D0(n5307), 
        .CI0(n5307), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9158), 
        .CI1(n9158), .CO0(n9158), .S0(n987[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_517_12.INIT0 = "0xc33c";
    defparam add_517_12.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6085_3_lut (.A(n670), 
            .B(\x_10__N_374[7] ), .C(n681), .Z(x_10__N_374[8]));
    defparam i6085_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_48_i432_4_lut (.A(n634_adj_475), 
            .B(n635_adj_476), .C(n646), .D(n4534), .Z(n668_adj_443));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i432_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!(C+!(D))))" *) LUT4 i3747_4_lut (.A(n635_adj_476), 
            .B(n147), .C(n4534), .D(n646), .Z(n290[8]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3747_4_lut.INIT = "0xedee";
    (* lut_function="(A (B))" *) LUT4 i3770_2_lut (.A(n637_adj_477), .B(n638_adj_478), 
            .Z(n4528));
    defparam i3770_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+(C+!(D)))))" *) LUT4 i3746_4_lut (.A(n636_adj_479), 
            .B(n147), .C(n4528), .D(n646), .Z(n290[7]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3746_4_lut.INIT = "0x2122";
    (* lut_function="(A (B+!(C))+!A !(B+!(C)))" *) LUT4 mod_48_i435_3_lut (.A(n637_adj_477), 
            .B(n638_adj_478), .C(n646), .Z(n671));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i435_3_lut.INIT = "0x9a9a";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i3759_3_lut (.A(n638_adj_478), 
            .B(n148), .C(n147), .Z(y_10__N_389[5]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3759_3_lut.INIT = "0xcece";
    (* lut_function="(A+(B))" *) LUT4 i1914_2_lut (.A(n148), .B(x_10__N_385), 
            .Z(n2663));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i1914_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i3744_3_lut (.A(n640_adj_480), 
            .B(n147), .C(n646), .Z(n290[3]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3744_3_lut.INIT = "0x1212";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))" *) LUT4 i3758_4_lut (.A(n641_adj_481), 
            .B(n148), .C(n147), .D(n646), .Z(y_10__N_389[2]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3758_4_lut.INIT = "0xcdce";
    (* lut_function="(A (B))" *) LUT4 i5769_2_lut (.A(n609), .B(n1262[9]), 
            .Z(n634_adj_475));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i5769_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i413_3_lut (.A(n604), 
            .B(n1262[3]), .C(n609), .Z(n640_adj_480));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i413_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i416_3_lut (.A(n175), 
            .B(n1262[0]), .C(n609), .Z(n643));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i416_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i410_3_lut (.A(n601), 
            .B(n1262[6]), .C(n609), .Z(n637_adj_477));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i410_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i382_3_lut (.A(n562), 
            .B(n585[9]), .C(n573), .Z(n598));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i382_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i387_3_lut (.A(n567), 
            .B(n585[4]), .C(n573), .Z(n603));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i387_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i386_3_lut (.A(n566), 
            .B(n585[5]), .C(n573), .Z(n602));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i386_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i388_3_lut (.A(n568_adj_462), 
            .B(n585[3]), .C(n573), .Z(n604));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i388_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i383_3_lut (.A(n563), 
            .B(n585[8]), .C(n573), .Z(n599));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i385_3_lut (.A(n565), 
            .B(n585[6]), .C(n573), .Z(n601));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i385_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i358_3_lut (.A(n227), 
            .B(n1248[8]), .C(n534), .Z(n563));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i358_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1860_2_lut_4_lut (.A(n606), 
            .B(n1262[1]), .C(n609), .D(n646), .Z(n676_adj_438));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1860_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C+(D))+!B (D)))" *) LUT4 i1_2_lut_4_lut (.A(n605), 
            .B(n1262[2]), .C(n609), .D(n638_adj_478), .Z(n10_adj_482));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1_2_lut_4_lut.INIT = "0xffca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i361_3_lut (.A(n170), 
            .B(n1248[5]), .C(n534), .Z(n566));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i361_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D)))+!A (C (D)))" *) LUT4 mod_48_i356_3_lut_4_lut (.A(n1_adj_489[10]), 
            .B(n62_adj_488[10]), .C(n1248[10]), .D(n534), .Z(n561));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i356_3_lut_4_lut.INIT = "0xf088";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i360_3_lut (.A(n340), 
            .B(n1248[6]), .C(n534), .Z(n565));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i360_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i362_3_lut (.A(n171), 
            .B(n1248[4]), .C(n534), .Z(n567));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i362_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i357_3_lut (.A(n166), 
            .B(n1248[9]), .C(n534), .Z(n562));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i357_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1857_2_lut_4_lut (.A(n603), 
            .B(n1262[4]), .C(n609), .D(n646), .Z(n673_adj_442));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1857_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B (C)))" *) LUT4 i3776_2_lut_3_lut (.A(n636_adj_479), 
            .B(n637_adj_477), .C(n638_adj_478), .Z(n4534));
    defparam i3776_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i359_3_lut (.A(n285), 
            .B(n1248[7]), .C(n534), .Z(n564));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i359_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1856_2_lut_4_lut (.A(n641), 
            .B(n656[1]), .C(n644), .D(n681), .Z(x_10__N_374[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1856_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut (.A(n171), .B(n173), 
            .C(n172), .Z(n8_adj_483));
    defparam i3_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3900_4_lut (.A(n170), 
            .B(n285), .C(n8_adj_483), .D(n340), .Z(n4658));
    defparam i3900_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(n4658), .B(n227), 
            .C(n166), .D(n165), .Z(n534));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i364_3_lut (.A(n173), 
            .B(n1248[2]), .C(n534), .Z(n569));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i364_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1855_2_lut_4_lut (.A(n640), 
            .B(n656[2]), .C(n644), .D(n681), .Z(x_10__N_374[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1855_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1854_2_lut_4_lut (.A(n639), 
            .B(n656[3]), .C(n644), .D(n681), .Z(x_10__N_374[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1854_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1853_2_lut_4_lut (.A(n638), 
            .B(n656[4]), .C(n644), .D(n681), .Z(x_10__N_374[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1853_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i363_3_lut (.A(n172), 
            .B(n1248[3]), .C(n534), .Z(n568_adj_462));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i363_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut_adj_37 (.A(n568_adj_462), 
            .B(n174_adj_474), .C(n569), .Z(n8_adj_484));
    defparam i3_3_lut_adj_37.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(n564), .B(n562), .Z(n6_adj_485));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1852_2_lut_4_lut (.A(n637), 
            .B(n656[5]), .C(n644), .D(n681), .Z(x_10__N_374[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1852_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3896_4_lut (.A(n567), 
            .B(n565), .C(n8_adj_484), .D(n566), .Z(n4654));
    defparam i3896_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3922_4_lut (.A(n4654), 
            .B(n561), .C(n6_adj_485), .D(n563), .Z(n573));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i3922_4_lut.INIT = "0xeccc";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1851_2_lut_4_lut (.A(n636), 
            .B(n656[6]), .C(n644), .D(n681), .Z(x_10__N_374[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1851_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i2_3_lut (.A(n62_adj_488[1]), 
            .B(n1_adj_489[1]), .C(n62_adj_488[10]), .Z(n174_adj_474));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i390_3_lut (.A(n174_adj_474), 
            .B(n585[1]), .C(n573), .Z(n606));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i390_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C+!(D)))+!A !(B+(C+!(D))))" *) LUT4 mod_34_i456_3_lut_4_lut (.A(n669), 
            .B(n670), .C(\x_10__N_374[7] ), .D(n681), .Z(x_10__N_374[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i456_3_lut_4_lut.INIT = "0xa9aa";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i328_2_lut_4_lut (.A(yVelocity[3]), 
            .B(yVelocity[1]), .C(n553), .D(yVelocity[2]), .Z(n111[3]));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i328_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A+((C (D))+!B))" *) LUT4 i2_3_lut_4_lut (.A(n237), .B(col_b), 
            .C(col_t), .D(\controller_buttons_signal[7] ), .Z(n2920));
    defparam i2_3_lut_4_lut.INIT = "0xfbbb";
    (* lut_function="(A (B (C+!(D))+!B !(D))+!A (B (C+(D))+!B (D)))" *) LUT4 i3731_3_lut_4_lut (.A(yVelocity[1]), 
            .B(col_t), .C(\controller_buttons_signal[7] ), .D(n553), .Z(n129[1]));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i3731_3_lut_4_lut.INIT = "0xd5ea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i1_3_lut (.A(n62_adj_488[0]), 
            .B(n1_adj_489[0]), .C(n62_adj_488[10]), .Z(n175));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i389_3_lut (.A(n569), 
            .B(n585[2]), .C(n573), .Z(n605));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i389_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut_adj_38 (.A(n605), .B(n175), 
            .C(n606), .Z(n8_adj_486));
    defparam i3_3_lut_adj_38.INIT = "0x8080";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3820_4_lut (.A(n604), 
            .B(n602), .C(n8_adj_486), .D(n603), .Z(n4578));
    defparam i3820_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_39 (.A(n4578), 
            .B(n601), .C(n600), .D(n599), .Z(n6145));
    defparam i3_4_lut_adj_39.INIT = "0x8000";
    (* lut_function="(A (B (C (D)))+!A (B (C)))" *) LUT4 i3845_3_lut_4_lut (.A(n4542), 
            .B(n1_adj_490[10]), .C(n62[10]), .D(n987[10]), .Z(n632));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3845_3_lut_4_lut.INIT = "0xc040";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i1_4_lut_adj_40 (.A(n598), .B(n6145), 
            .C(n573), .D(n585[10]), .Z(n609));
    defparam i1_4_lut_adj_40.INIT = "0xfeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i384_3_lut (.A(n564), 
            .B(n585[7]), .C(n573), .Z(n600));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i412_3_lut (.A(n603), 
            .B(n1262[4]), .C(n609), .Z(n639_adj_487));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i412_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i408_3_lut (.A(n599), 
            .B(n1262[8]), .C(n609), .Z(n635_adj_476));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i408_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i1930_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(n237), .Z(n2679));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i1930_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i409_3_lut (.A(n600), 
            .B(n1262[7]), .C(n609), .Z(n636_adj_479));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i409_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i411_3_lut (.A(n602), 
            .B(n1262[5]), .C(n609), .Z(n638_adj_478));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i411_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i414_3_lut (.A(n605), 
            .B(n1262[2]), .C(n609), .Z(n641_adj_481));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i414_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_41 (.A(n636_adj_479), 
            .B(n635_adj_476), .C(n639_adj_487), .D(n10_adj_482), .Z(n16));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i7_4_lut_adj_41.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_42 (.A(n637_adj_477), 
            .B(n643), .C(n640_adj_480), .D(n642), .Z(n15));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6_4_lut_adj_42.INIT = "0xfffe";
    (* lut_function="(A (B (C+(D))+!B !(C (D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 i2_3_lut_4_lut_adj_43 (.A(xVelocity[2]), 
            .B(n246), .C(xVelocity[1]), .D(xVelocity[0]), .Z(n6177));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_3_lut_4_lut_adj_43.INIT = "0x9aa6";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_48_i419_4_lut (.A(n62_adj_488[10]), 
            .B(n15), .C(n634_adj_475), .D(n16), .Z(n646));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i419_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i415_3_lut (.A(n606), 
            .B(n1262[1]), .C(n609), .Z(n642));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i415_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i529_2_lut_4_lut (.A(n117), 
            .B(n656[0]), .C(n644), .D(n681), .Z(x_10__N_374[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i529_2_lut_4_lut.INIT = "0x35ca";
    VLO i2 (.Z(GND_net_c));
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i1 (.D(y_10__N_389[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[0] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i1.REGSET = "RESET";
    defparam y_i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module collisions
//

module collisions (input \ypos[2] , input \ypos[1] , input \ypos[0] , 
            input \ypos[4] , input \ypos[5] , input \ypos[3] , input \ypos[8] , 
            input \ypos[7] , input \ypos[6] , output col_b, input \drawing_tony_y_N_240[2] , 
            input \drawing_tony_y_N_240[4] , input \drawing_tony_y_N_240[3] , 
            input \drawing_tony_y_N_240[7] , input \drawing_tony_y_N_240[6] , 
            input \drawing_tony_y_N_240[5] , input \drawing_tony_y_N_240[10] , 
            input \drawing_tony_y_N_240[9] , input \drawing_tony_y_N_240[8] , 
            input n6171, input [10:0]xpos, input \drawing_tony_x_N_227[10] , 
            input \ypos[9] , output col_t, output n4440, output n2875, 
            output col_l_N_270);
    
    
    \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00100101100") floor (\ypos[2] , 
            \ypos[1] , \ypos[0] , \ypos[4] , \ypos[5] , \ypos[3] , 
            \ypos[8] , \ypos[7] , \ypos[6] , col_b, \drawing_tony_y_N_240[2] , 
            \drawing_tony_y_N_240[4] , \drawing_tony_y_N_240[3] , \drawing_tony_y_N_240[7] , 
            \drawing_tony_y_N_240[6] , \drawing_tony_y_N_240[5] , \drawing_tony_y_N_240[10] , 
            \drawing_tony_y_N_240[9] , \drawing_tony_y_N_240[8] , n6171, 
            {xpos}, \drawing_tony_x_N_227[10] , \ypos[9] , col_t, n4440, 
            n2875, col_l_N_270);   /* synthesis lineinfo="@1(61[10],61[18])"*/
    
endmodule

//
// Verilog Description of module \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00100101100") 
//

module \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00100101100") (input \ypos[2] , 
            input \ypos[1] , input \ypos[0] , input \ypos[4] , input \ypos[5] , 
            input \ypos[3] , input \ypos[8] , input \ypos[7] , input \ypos[6] , 
            output col_b, input \drawing_tony_y_N_240[2] , input \drawing_tony_y_N_240[4] , 
            input \drawing_tony_y_N_240[3] , input \drawing_tony_y_N_240[7] , 
            input \drawing_tony_y_N_240[6] , input \drawing_tony_y_N_240[5] , 
            input \drawing_tony_y_N_240[10] , input \drawing_tony_y_N_240[9] , 
            input \drawing_tony_y_N_240[8] , input n6171, input [10:0]xpos, 
            input \drawing_tony_x_N_227[10] , input \ypos[9] , output col_t, 
            output n4440, output n2875, output col_l_N_270);
    
    
    wire n10, n6163, n18, n4544, n6728, n10_adj_413, n6159, passing_through_platform_top, 
        n7099, n4546, n4632, n6169, below_platform, n12, n12_adj_414;
    
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(\ypos[2] ), .B(\ypos[1] ), 
            .C(\ypos[0] ), .D(\ypos[4] ), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(\ypos[5] ), .B(n10), 
            .C(\ypos[3] ), .Z(n6163));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i210_4_lut (.A(n6163), 
            .B(\ypos[8] ), .C(\ypos[7] ), .D(\ypos[6] ), .Z(n18));
    defparam i210_4_lut.INIT = "0xc8c0";
    (* lut_function="(A+(B))" *) LUT4 i3786_2_lut (.A(\ypos[6] ), .B(\ypos[7] ), 
            .Z(n4544));
    defparam i3786_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B ((D)+!C)+!B !(C))+!A))" *) LUT4 i2_4_lut (.A(n6728), 
            .B(n4544), .C(n18), .D(\ypos[8] ), .Z(col_b));
    defparam i2_4_lut.INIT = "0x20a0";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i481_3_lut (.A(\drawing_tony_y_N_240[2] ), 
            .B(\drawing_tony_y_N_240[4] ), .C(\drawing_tony_y_N_240[3] ), 
            .Z(n10_adj_413));
    defparam i481_3_lut.INIT = "0xecec";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i2_4_lut_adj_29 (.A(\drawing_tony_y_N_240[7] ), 
            .B(\drawing_tony_y_N_240[6] ), .C(n10_adj_413), .D(\drawing_tony_y_N_240[5] ), 
            .Z(n6159));
    defparam i2_4_lut_adj_29.INIT = "0xfeee";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i3724_4_lut (.A(n6159), 
            .B(\drawing_tony_y_N_240[10] ), .C(\drawing_tony_y_N_240[9] ), 
            .D(\drawing_tony_y_N_240[8] ), .Z(passing_through_platform_top));   /* synthesis lineinfo="@6(54[45],54[93])"*/
    defparam i3724_4_lut.INIT = "0x3230";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i5773_4_lut (.A(n6171), 
            .B(xpos[9]), .C(xpos[8]), .D(xpos[7]), .Z(n7099));
    defparam i5773_4_lut.INIT = "0xc8c0";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i1_4_lut (.A(\drawing_tony_x_N_227[10] ), 
            .B(\ypos[9] ), .C(xpos[10]), .D(n7099), .Z(n6728));
    defparam i1_4_lut.INIT = "0x1011";
    (* lut_function="(A+(B))" *) LUT4 i3788_2_lut (.A(\ypos[0] ), .B(\ypos[1] ), 
            .Z(n4546));
    defparam i3788_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3874_4_lut (.A(\ypos[3] ), 
            .B(\ypos[4] ), .C(n4546), .D(\ypos[2] ), .Z(n4632));
    defparam i3874_4_lut.INIT = "0xeccc";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_30 (.A(\ypos[7] ), 
            .B(n4632), .C(\ypos[6] ), .D(\ypos[5] ), .Z(n6169));
    defparam i2_4_lut_adj_30.INIT = "0xfefa";
    (* lut_function="(!(((C (D))+!B)+!A))" *) LUT4 i2_4_lut_adj_31 (.A(n6728), 
            .B(passing_through_platform_top), .C(n6169), .D(\ypos[8] ), 
            .Z(col_t));
    defparam i2_4_lut_adj_31.INIT = "0x0888";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(xpos[7]), .B(xpos[10]), 
            .C(xpos[8]), .Z(n4440));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i211_2_lut (.A(n18), .B(\ypos[9] ), 
            .Z(below_platform));
    defparam i211_2_lut.INIT = "0xeeee";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i5_4_lut (.A(xpos[9]), 
            .B(xpos[5]), .C(xpos[2]), .D(below_platform), .Z(n12));
    defparam i5_4_lut.INIT = "0x0080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(xpos[1]), .B(n12), 
            .C(xpos[6]), .D(passing_through_platform_top), .Z(n2875));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i5_4_lut_adj_32 (.A(xpos[8]), 
            .B(n2875), .C(xpos[7]), .D(xpos[0]), .Z(n12_adj_414));
    defparam i5_4_lut_adj_32.INIT = "0x0080";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i6_4_lut_adj_33 (.A(xpos[4]), 
            .B(n12_adj_414), .C(xpos[10]), .D(xpos[3]), .Z(col_l_N_270));
    defparam i6_4_lut_adj_33.INIT = "0x0040";
    
endmodule

//
// Verilog Description of module controller
//

module controller (output controller_clock_c, output \controller_buttons_signal[7] , 
            output x_10__N_385, output \controller_buttons_signal[1] , input controller_in_c, 
            input \xpos[3] , input n2, input [3:0]xVelocity, output n246, 
            output \controller_buttons_signal[0] , input n2875, input n4440, 
            input col_l_N_270, input n5201, output n3111, input GND_net, 
            input \xpos[0] , input \xpos[4] , output up_c, output controller_latch_c);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@2(24[8],24[11])"*/
    (* is_clock=1 *) wire [20:0]counter;   /* synthesis lineinfo="@2(25[8],25[15])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    
    wire VCC_net;
    wire [7:0]shift;   /* synthesis lineinfo="@2(27[8],27[13])"*/
    
    wire n15;
    wire [7:0]interimShift;   /* synthesis lineinfo="@2(28[8],28[20])"*/
    
    wire n7142;
    wire [20:0]n89;
    
    wire n21, counter_19__N_59;
    wire [7:0]output_7__N_60;
    
    wire \counter[20]_enable_1 , n2905, n6731, n10, n9, n6733, n28, 
        n36, n12, n10_adj_409, n11, n9_adj_410, n125, n134, n142, 
        n7146, n131, n8603, n75, n85, n7510, n6, n96, n20, 
        n5328, n9233, n5326, n9230, n5324, n9227, n5322, n9224, 
        n5320, n9221, n5318, n9218, n5316, n9215, n5314, n9212, 
        n5312, n9209, n5310, n9206, n9194, n10_adj_412, n14, GND_net_c;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i0 (.D(shift[0]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[0]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i0.REGSET = "RESET";
    defparam interimShift_i0_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i1 (.D(n89[0]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(n21));
    defparam counter_168__i1.REGSET = "RESET";
    defparam counter_168__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(counter[8]), 
            .B(counter[14]), .C(n7142), .D(counter[17]), .Z(controller_clock_c));
    defparam i1_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i5 (.D(output_7__N_60[7]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(\controller_buttons_signal[7] ));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i5.REGSET = "RESET";
    defparam output__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 inv_18_i2_1_lut (.A(shift[1]), .Z(output_7__N_60[1]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i2_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i4 (.D(output_7__N_60[4]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(x_10__N_385));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i4.REGSET = "RESET";
    defparam output__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i2 (.D(output_7__N_60[1]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(\controller_buttons_signal[1] ));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i2.REGSET = "RESET";
    defparam output__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 inv_18_i5_1_lut (.A(shift[4]), .Z(output_7__N_60[4]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 i2160_1_lut (.A(n15), .Z(\counter[20]_enable_1 ));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i2160_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B shift_i0 (.PADDI(controller_in_c), 
            .DO1(GND_net_c), .DO0(GND_net_c), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(controller_clock_c), .OUTCLK(GND_net_c), 
            .DI0(shift[0]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i0.LATCHIN = "NONE_REG";
    defparam shift_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i7 (.D(shift[6]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[7]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i7.REGSET = "RESET";
    defparam shift_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 inv_18_i8_1_lut (.A(shift[7]), .Z(output_7__N_60[7]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i6 (.D(shift[5]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[6]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i6.REGSET = "RESET";
    defparam shift_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i5 (.D(shift[4]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[5]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i5.REGSET = "RESET";
    defparam shift_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(counter[16]), .B(counter[15]), 
            .Z(n2905));   /* synthesis lineinfo="@2(71[23],71[40])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_19 (.A(counter[10]), .B(counter[9]), 
            .Z(n6731));
    defparam i1_2_lut_adj_19.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(counter[4]), .B(counter[3]), 
            .C(counter[2]), .D(counter[6]), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i4 (.D(shift[3]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[4]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i4.REGSET = "RESET";
    defparam shift_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i3 (.D(shift[2]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[3]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i3.REGSET = "RESET";
    defparam shift_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(counter[7]), .B(counter[5]), 
            .Z(n9));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(n6731), 
            .B(n9), .C(counter[8]), .D(n10), .Z(n6733));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i220_4_lut (.A(n6733), 
            .B(counter[13]), .C(counter[12]), .D(counter[11]), .Z(n28));
    defparam i220_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i213_4_lut (.A(n28), 
            .B(counter[17]), .C(n2905), .D(counter[14]), .Z(n36));
    defparam i213_4_lut.INIT = "0xc8c0";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i2 (.D(shift[1]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[2]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i2.REGSET = "RESET";
    defparam shift_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i1 (.D(shift[0]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[1]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i1.REGSET = "RESET";
    defparam shift_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i1 (.D(output_7__N_60[0]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(\controller_buttons_signal[0] ));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i1.REGSET = "RESET";
    defparam output__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i212_4_lut (.A(counter[19]), 
            .B(counter[20]), .C(counter[18]), .D(n36), .Z(counter_19__N_59));
    defparam i212_4_lut.INIT = "0xccc8";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut_adj_20 (.A(shift[1]), 
            .B(shift[7]), .C(interimShift[1]), .D(interimShift[7]), .Z(n12));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i4_4_lut_adj_20.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut_adj_21 (.A(shift[2]), 
            .B(shift[4]), .C(interimShift[2]), .D(interimShift[4]), .Z(n10_adj_409));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i2_4_lut_adj_21.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(shift[3]), 
            .B(shift[5]), .C(interimShift[3]), .D(interimShift[5]), .Z(n11));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_22 (.A(shift[0]), 
            .B(shift[6]), .C(interimShift[0]), .D(interimShift[6]), .Z(n9_adj_410));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i1_4_lut_adj_22.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n9_adj_410), .B(n11), 
            .C(n10_adj_409), .D(n12), .Z(n15));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A ((C+!(D))+!B)+!A !(B (D))))" *) LUT4 i1_4_lut_adj_23 (.A(\xpos[3] ), 
            .B(\controller_buttons_signal[1] ), .C(n125), .D(n2), .Z(n134));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i1_4_lut_adj_23.INIT = "0x4c00";
    (* lut_function="(A (B)+!A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_24 (.A(xVelocity[3]), 
            .B(n134), .C(xVelocity[2]), .D(n142), .Z(n246));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i1_4_lut_adj_24.INIT = "0xdddc";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i1 (.D(shift[1]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[1]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i1.REGSET = "RESET";
    defparam interimShift_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))+!B (C)))" *) LUT4 i5820_4_lut (.A(\controller_buttons_signal[1] ), 
            .B(n2875), .C(n2), .D(n4440), .Z(n7146));
    defparam i5820_4_lut.INIT = "0xa020";
    (* lut_function="((B (C+(D))+!B !(C+!(D)))+!A)" *) LUT4 i35_4_lut (.A(col_l_N_270), 
            .B(n7146), .C(n131), .D(n8603), .Z(n75));
    defparam i35_4_lut.INIT = "0xdfd5";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i2343_4_lut (.A(n125), 
            .B(n75), .C(\controller_buttons_signal[0] ), .D(n8603), .Z(n85));   /* synthesis lineinfo="@11(79[9],79[34])"*/
    defparam i2343_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i6080_4_lut (.A(col_l_N_270), 
            .B(\controller_buttons_signal[1] ), .C(\controller_buttons_signal[0] ), 
            .D(n2), .Z(n7510));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i6080_4_lut.INIT = "0xdc50";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_25 (.A(xVelocity[2]), .B(x_10__N_385), 
            .Z(n6));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam i1_2_lut_adj_25.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2344_3_lut (.A(n7510), 
            .B(n85), .C(\xpos[3] ), .Z(n96));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i2344_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut_adj_26 (.A(n5201), 
            .B(n96), .C(xVelocity[3]), .D(n6), .Z(n3111));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam i4_4_lut_adj_26.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i2 (.D(shift[2]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[2]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i2.REGSET = "RESET";
    defparam interimShift_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i3 (.D(shift[3]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[3]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i3.REGSET = "RESET";
    defparam interimShift_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i4 (.D(shift[4]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[4]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i4.REGSET = "RESET";
    defparam interimShift_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i5 (.D(shift[5]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[5]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i5.REGSET = "RESET";
    defparam interimShift_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i6 (.D(shift[6]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[6]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i6.REGSET = "RESET";
    defparam interimShift_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i7 (.D(shift[7]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[7]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i7.REGSET = "RESET";
    defparam interimShift_i0_i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i2 (.D(n89[1]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(n20));
    defparam counter_168__i2.REGSET = "RESET";
    defparam counter_168__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i3 (.D(n89[2]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[2]));
    defparam counter_168__i3.REGSET = "RESET";
    defparam counter_168__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i4 (.D(n89[3]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[3]));
    defparam counter_168__i4.REGSET = "RESET";
    defparam counter_168__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i5 (.D(n89[4]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[4]));
    defparam counter_168__i5.REGSET = "RESET";
    defparam counter_168__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i6 (.D(n89[5]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[5]));
    defparam counter_168__i6.REGSET = "RESET";
    defparam counter_168__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i7 (.D(n89[6]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[6]));
    defparam counter_168__i7.REGSET = "RESET";
    defparam counter_168__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i8 (.D(n89[7]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[7]));
    defparam counter_168__i8.REGSET = "RESET";
    defparam counter_168__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i9 (.D(n89[8]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[8]));
    defparam counter_168__i9.REGSET = "RESET";
    defparam counter_168__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i10 (.D(n89[9]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[9]));
    defparam counter_168__i10.REGSET = "RESET";
    defparam counter_168__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i11 (.D(n89[10]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[10]));
    defparam counter_168__i11.REGSET = "RESET";
    defparam counter_168__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i12 (.D(n89[11]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[11]));
    defparam counter_168__i12.REGSET = "RESET";
    defparam counter_168__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i13 (.D(n89[12]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[12]));
    defparam counter_168__i13.REGSET = "RESET";
    defparam counter_168__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i14 (.D(n89[13]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[13]));
    defparam counter_168__i14.REGSET = "RESET";
    defparam counter_168__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i15 (.D(n89[14]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[14]));
    defparam counter_168__i15.REGSET = "RESET";
    defparam counter_168__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i16 (.D(n89[15]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[15]));
    defparam counter_168__i16.REGSET = "RESET";
    defparam counter_168__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i17 (.D(n89[16]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[16]));
    defparam counter_168__i17.REGSET = "RESET";
    defparam counter_168__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i18 (.D(n89[17]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[17]));
    defparam counter_168__i18.REGSET = "RESET";
    defparam counter_168__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i19 (.D(n89[18]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[18]));
    defparam counter_168__i19.REGSET = "RESET";
    defparam counter_168__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i20 (.D(n89[19]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[19]));
    defparam counter_168__i20.REGSET = "RESET";
    defparam counter_168__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i21 (.D(n89[20]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[20]));
    defparam counter_168__i21.REGSET = "RESET";
    defparam counter_168__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B output__i3 (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(output_7__N_60[3]), .CE(\counter[20]_enable_1 ), 
            .IOLTO(GND_net_c), .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(counter[20]), 
            .PADDO(up_c));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i3.LATCHIN = "LATCH_REG";
    defparam output__i3.DDROUT = "NO";
    FA2 counter_168_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(counter[19]), 
        .D0(n5328), .CI0(n5328), .A1(GND_net), .B1(GND_net), .C1(counter[20]), 
        .D1(n9233), .CI1(n9233), .CO0(n9233), .S0(n89[19]), .S1(n89[20]));
    defparam counter_168_add_4_21.INIT0 = "0xc33c";
    defparam counter_168_add_4_21.INIT1 = "0xc33c";
    FA2 counter_168_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(counter[17]), 
        .D0(n5326), .CI0(n5326), .A1(GND_net), .B1(GND_net), .C1(counter[18]), 
        .D1(n9230), .CI1(n9230), .CO0(n9230), .CO1(n5328), .S0(n89[17]), 
        .S1(n89[18]));
    defparam counter_168_add_4_19.INIT0 = "0xc33c";
    defparam counter_168_add_4_19.INIT1 = "0xc33c";
    FA2 counter_168_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(counter[15]), 
        .D0(n5324), .CI0(n5324), .A1(GND_net), .B1(GND_net), .C1(counter[16]), 
        .D1(n9227), .CI1(n9227), .CO0(n9227), .CO1(n5326), .S0(n89[15]), 
        .S1(n89[16]));
    defparam counter_168_add_4_17.INIT0 = "0xc33c";
    defparam counter_168_add_4_17.INIT1 = "0xc33c";
    FA2 counter_168_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(counter[13]), 
        .D0(n5322), .CI0(n5322), .A1(GND_net), .B1(GND_net), .C1(counter[14]), 
        .D1(n9224), .CI1(n9224), .CO0(n9224), .CO1(n5324), .S0(n89[13]), 
        .S1(n89[14]));
    defparam counter_168_add_4_15.INIT0 = "0xc33c";
    defparam counter_168_add_4_15.INIT1 = "0xc33c";
    FA2 counter_168_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(counter[11]), 
        .D0(n5320), .CI0(n5320), .A1(GND_net), .B1(GND_net), .C1(counter[12]), 
        .D1(n9221), .CI1(n9221), .CO0(n9221), .CO1(n5322), .S0(n89[11]), 
        .S1(n89[12]));
    defparam counter_168_add_4_13.INIT0 = "0xc33c";
    defparam counter_168_add_4_13.INIT1 = "0xc33c";
    FA2 counter_168_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(counter[9]), 
        .D0(n5318), .CI0(n5318), .A1(GND_net), .B1(GND_net), .C1(counter[10]), 
        .D1(n9218), .CI1(n9218), .CO0(n9218), .CO1(n5320), .S0(n89[9]), 
        .S1(n89[10]));
    defparam counter_168_add_4_11.INIT0 = "0xc33c";
    defparam counter_168_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_27 (.A(\xpos[0] ), .B(\xpos[4] ), 
            .Z(n131));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i1_2_lut_adj_27.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(n4440), .B(n2875), 
            .C(n131), .Z(n125));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(!(A))" *) LUT4 inv_18_i4_1_lut (.A(shift[3]), .Z(output_7__N_60[3]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i4_1_lut.INIT = "0x5555";
    FA2 counter_168_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(counter[7]), 
        .D0(n5316), .CI0(n5316), .A1(GND_net), .B1(GND_net), .C1(counter[8]), 
        .D1(n9215), .CI1(n9215), .CO0(n9215), .CO1(n5318), .S0(n89[7]), 
        .S1(n89[8]));
    defparam counter_168_add_4_9.INIT0 = "0xc33c";
    defparam counter_168_add_4_9.INIT1 = "0xc33c";
    FA2 counter_168_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(counter[5]), 
        .D0(n5314), .CI0(n5314), .A1(GND_net), .B1(GND_net), .C1(counter[6]), 
        .D1(n9212), .CI1(n9212), .CO0(n9212), .CO1(n5316), .S0(n89[5]), 
        .S1(n89[6]));
    defparam counter_168_add_4_7.INIT0 = "0xc33c";
    defparam counter_168_add_4_7.INIT1 = "0xc33c";
    FA2 counter_168_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(counter[3]), 
        .D0(n5312), .CI0(n5312), .A1(GND_net), .B1(GND_net), .C1(counter[4]), 
        .D1(n9209), .CI1(n9209), .CO0(n9209), .CO1(n5314), .S0(n89[3]), 
        .S1(n89[4]));
    defparam counter_168_add_4_5.INIT0 = "0xc33c";
    defparam counter_168_add_4_5.INIT1 = "0xc33c";
    FA2 counter_168_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n20), .D0(n5310), 
        .CI0(n5310), .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n9206), 
        .CI1(n9206), .CO0(n9206), .CO1(n5312), .S0(n89[1]), .S1(n89[2]));
    defparam counter_168_add_4_3.INIT0 = "0xc33c";
    defparam counter_168_add_4_3.INIT1 = "0xc33c";
    FA2 counter_168_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n21), .D1(n9194), .CI1(n9194), 
        .CO0(n9194), .CO1(n5310), .S1(n89[0]));
    defparam counter_168_add_4_1.INIT0 = "0xc33c";
    defparam counter_168_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C)))" *) LUT4 i1_rep_5_2_lut_3_lut (.A(\controller_buttons_signal[1] ), 
            .B(xVelocity[2]), .C(xVelocity[3]), .Z(n8603));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam i1_rep_5_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A))" *) LUT4 inv_18_i1_1_lut (.A(shift[0]), .Z(output_7__N_60[0]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(counter[11]), .B(counter[15]), 
            .Z(n10_adj_412));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[17]), .B(counter[13]), 
            .C(counter[14]), .D(n6731), .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut_adj_28 (.A(counter[12]), 
            .B(n14), .C(n10_adj_412), .D(counter[16]), .Z(controller_latch_c));
    defparam i7_4_lut_adj_28.INIT = "0x8000";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B+(C)))" *) LUT4 i134_3_lut_4_lut (.A(\controller_buttons_signal[0] ), 
            .B(xVelocity[1]), .C(xVelocity[0]), .D(col_l_N_270), .Z(n142));   /* synthesis lineinfo="@11(79[9],79[34])"*/
    defparam i134_3_lut_4_lut.INIT = "0xfc54";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5816_3_lut_4_lut (.A(counter[16]), 
            .B(counter[15]), .C(counter[12]), .D(counter[13]), .Z(n7142));
    defparam i5816_3_lut_4_lut.INIT = "0xfffe";
    VLO i2 (.Z(GND_net_c));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) HSOSC_CORE the_hsosc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net_c), .TRIM8(GND_net_c), .TRIM7(GND_net_c), 
            .TRIM6(GND_net_c), .TRIM5(GND_net_c), .TRIM4(GND_net_c), .TRIM3(GND_net_c), 
            .TRIM2(GND_net_c), .TRIM1(GND_net_c), .TRIM0(GND_net_c), .CLKHF(clk));   /* synthesis lineinfo="@11(84[18],84[28])"*/
    defparam the_hsosc.CLKHF_DIV = "0b00";
    defparam the_hsosc.FABRIC_TRIME = "DISABLE";
    VHI i1 (.Z(VCC_net));
    
endmodule
