###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:59:37 2026
#  Design:            counter_16bit
#  Command:           report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
###############################################################
Path 1: VIOLATED (-0.092 ns) Setup Check with Pin count_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.003 (P)
            Arrival:=    0.987       -0.012

              Setup:-    0.089
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.648
       Launch Clock:=   -0.012
          Data Path:+    0.751
              Slack:=   -0.092
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  clk               -      clk    R     (arrival)      16  0.003   0.003   -0.012  
  clk               -      -      R     (net)          16      -       -        -  
  count_reg[7]/Q    -      CK->Q  R     DFFRX4          5  0.005   0.326    0.315  
  FE_OFN21_count_7  -      -      R     (net)           5      -       -        -  
  g77_dup/Y         -      C->Y   F     NAND3X4         1  0.067   0.069    0.384  
  n_360             -      -      F     (net)           1      -       -        -  
  g2825/Y           -      B->Y   R     NOR2X4          1  0.058   0.074    0.458  
  n_361             -      -      R     (net)           1      -       -        -  
  g173/Y            -      A->Y   F     NAND2X4         1  0.065   0.066    0.524  
  n_520             -      -      F     (net)           1      -       -        -  
  g172/Y            -      A->Y   R     CLKINVX8       12  0.049   0.084    0.608  
  n_521             -      -      R     (net)          12      -       -        -  
  g170/Y            -      A->Y   F     NAND2X4         1  0.075   0.048    0.656  
  n_524             -      -      F     (net)           1      -       -        -  
  cts_FE_RC_2_0/Y   -      A->Y   R     INVX2           1  0.031   0.039    0.695  
  FE_RN_1_1         -      -      R     (net)           1      -       -        -  
  cts_FE_RC_4_0/Y   -      A1->Y  F     OAI21X2         1  0.029   0.044    0.739  
  n_526             -      -      F     (net)           1      -       -        -  
  count_reg[15]/D   -      D      F     DFFRX4          1  0.035   0.000    0.739  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  clk               -      -    R     (net)          16      -       -        -  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------

