// Seed: 1532080962
module module_0 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    output supply1 id_7,
    output wor id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    input wor id_14,
    input supply0 id_15,
    output supply1 id_16,
    output wand id_17,
    input wire id_18,
    input wire id_19,
    input tri1 id_20,
    output supply1 id_21,
    output tri1 id_22,
    input tri id_23,
    output wand id_24,
    input supply0 id_25,
    output wand id_26,
    input wor id_27,
    input wire id_28,
    output wire id_29,
    input tri0 id_30,
    output supply1 id_31,
    output supply0 id_32,
    output supply1 id_33,
    output tri0 id_34,
    output tri0 id_35,
    input tri1 id_36,
    output tri0 id_37,
    input tri id_38,
    input tri id_39,
    input uwire id_40,
    output supply1 id_41,
    output supply0 id_42,
    input supply1 id_43,
    output tri id_44,
    input wor id_45,
    output tri1 id_46,
    input tri id_47,
    input wand id_48,
    output supply1 id_49,
    output wand id_50
);
  wire id_52;
  wire id_53;
  wire id_54;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1
);
  wire id_3;
  logic [7:0] id_4;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign id_4[1] = id_4;
endmodule
