.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000110100
001001010000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000001010000000010
000011011000000000

.io_tile 7 0
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000011000100100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000001100100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000111000000000
000000001000010000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000001100
000000001000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 15 0
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000000110000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000011010000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000001000000000001000001100000000
000000010000000111000011101111000000000000
111000000000000000000000001000001110000000
100000000000000000000000001101000000000000
010000000000000000000000001000001100000000
010000000000000000000000001011000000000000
000000000000000000000000010000001110000000
000000000000000000000011100111000000000000
000000000000100101100000000000001100000000
000000000000000000000000001111000000000000
000000000000000111000000001000001110000000
000000000000000000000010011111000000000000
000000000000000101100011100000001100000000
000000000000000001000000000001000000000000
110000000000000011100010001000001110000000
110000000000000000100010000011000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110001111100001011111100000000001
000000000000000000000000000111101111111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111110101000000000000000
000000000000000000000000001111010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000001001111000100000000
000000000000000011000010000000001001001111000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000111100000000011011110000000
000000000000000000100000001101110000000000
111000000000001000000000000001101010100000
100000000000001111000011001101000000000000
110000000000001001100011101011011110000000
110000000000001101100010001111010000000100
000000000000000111100000000111101010000000
000000000000000000000000000111000000010000
000000000000000111000011000101011110000000
000000000110000011000010011011010000100000
000000000000010011100000001011001010001000
000000000000100111000000000011000000000000
000000000000000000000010011111011110001000
000000000000001001000010110011110000000000
010000000000000101100010000001101010000000
110000000000000000100011110001100000100000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000001110000000
000000010000000000000011101111000000000000
111000100000000111000000001000001100000000
100001000000000000000000000101000000000000
010000000000000000000011100000001110000000
010000000000000000000000000111000000000000
000000000000001011100000001000001100000000
000000000000001111100000000111000000000000
000100000000000000000000000000001110000000
000001000000000101000000001101000000000000
000000000000000000000000000000001100000000
000000000000000000000000001111000000000000
000000000000000001000010001000001110000000
000000000000000101000110010111000000000000
010000000000000011100000001000001100000000
110000000000001001000000000001000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000110
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000001000000000000000
000000010000000000000000001011000000000000
111000000000000000000110100000000000000000
100000000000000000000100001111000000000000
110000000000000000000110101000000000001000
110000000000000000000100000111000000000000
000100000000000011100000000000000000000000
000000000000000000100000000011000000000000
000000000000000001000000011000000000000000
000000000000000000100011110011000000000000
000000000000001000000000011000000000000000
000000000000001111000011111001000000000000
000000000000001000000011110000000000001000
000000000000001011000011001011001011000000
010000000000000011000000001000000000000000
110000000000000000100011111111001110000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000100000000111000011111101101110000000
000000000000000000000011111011000000000000
111000000000010000000000000001001100000001
100000000000000111000000001111100000000000
110000000001000101100000001001001110000001
010000000000001111100000000011000000000000
000000000000001111000010001101001100000000
000000000000001011100000001111000000010000
000100110001001000000000001111101110000100
000001011010100101000010011101000000000000
000000010000000000000111010111001100000000
000000011010001001000011010101100000010000
000000010000001011100111001011101110000001
000000010000000101000011100001100000000000
010000010000000000000000000111001100001000
110000010000001011000010001001000000000000

.logic_tile 7 4
000000000000001000000010000001000001011111100000000000
000000000000000111000100000001101111111111110000000000
000000000000000000000000000001011110101000000000000000
000000000000000000000000001001010000000000000000000100
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000100010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000110000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000100000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000111100000000000000000
000000010000000000000100000000000000000000
010000010000000000000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000001000011100000000
000000011010000000000000000011010000000000
111000000000000000000000000000011110000000
100000000000000000000000000101010000000000
110000000000111000000000000000011100000000
110000000110001111000000000111010000000000
000000000000000111000000001000011110000000
000000000000000000100000000111010000000000
000000010001000000000000001000011100000000
000001010000100000000000001011010000000000
000000010000000000000110110000011110000000
000000010000000001000011011111010000000000
000000010000000001000011101000011100000000
000001010000000111100010000101010000000000
110000010000000111000110100000011110000000
110000010000000001000000000111010000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000011101100000000000000100
000000010000000000000000000111011111010000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000111000111001111111110010111110000000000
000000010000000000000100001011100000111111110000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011111110111000000000000000
000000000000000000000000000111011111100000000000100000
000000000000000000000000011111101010000001010000000000
000000000000000000000010011111011101101111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000010000000000000000000101111111100010010000000000
000000010000000000000010101001111111010111100001000000
000000010000000000000000010000000000000000000000000000
000000010000000001000010100000000000000000000000000000
000000011100000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000111001111111101010100000000000000
000000010000000001000010100111111010010000100000100000

.ramb_tile 19 5
000000000000110000000000000000000000000000
000000010000000000000000000011000000000000
111000000000000111000000000000000000000000
100000000000000000100000001101000000000000
010000000000100001000011100000000000000000
110000000000000000100011111111000000000000
000000000000000011100111101000000000000000
000000000000000000100100001111000000000000
000000010001000000000000000000000000000000
000000010000101001000000000101000000000000
000000010000000000000111101000000000000000
000000010000000111000100001011000000000000
000000010000000000000111101000000001000000
000000010000000000000010000101001011000000
110000010000000000000000010000000001000000
010000010000000000000011101111001000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000100000000001111000111101101111000000000
000000000010000111100000001001110000000000
111000000000001000000110010001111010000000
100000000000001111000111011101010000010000
110000000000000001000011101011111000000001
010001000000000000100111100011010000000000
000000000000001111100110000011111010000000
000000000000000111000111111001110000000100
000000000000000000000000000111011000000001
000000001010000000000010010101010000000000
000000000000010111000000010101011010000100
000000000000000001000011011111110000000000
000000000001010000000000011001011000000100
000000000000001011000011011111010000000000
010000100000000000000111001001011010000001
110001000000000000000100000101010000000000

.logic_tile 7 6
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 6
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001101111111100011010100000001
000000000000000000000000001101001110110011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000110000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000011100000000000000000
110000100000000000000100000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000001111000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000100000000000000000000001000001100000000
000000010000000000000000000011000000000000
111000000001000000000000011000001110000000
100000000000100111000011010101000000000000
110000000000000000000000001000001100000000
110001000000000111000000000001000000000000
000000100000011111000000001000001110000000
000001000000001111000000000111000000000000
000000000000000101100000001000001100000000
000000000100000000000000001001000000000000
000000000000000000000000000000001110000000
000000000000001001000000001111000000000000
000000000000000101100011101000001100000000
000000000000000000000110010111000000000000
010000000000000011100000000000001110000000
110000000000001001000000000101000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000111101000011011011111110000000001
000000000000000000000000001001011111101111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000011011100000000000000000
000000000000100000000010011001011111010000000000100000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 10 7
000010000000000000000000000000000000001111000100000000
000000000000000000000011110000001001001111000000000000
111000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001110001111000000000000

.logic_tile 11 7
000000000000001000000000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
111000000000000101000000001011100000111001110100100000
000000000000000000000000000001001100100000010000000000
000000000001010000000000001001100000001001000100000000
000000000000000000000000001111001000011111100000000010
000000000000000000000110101000001000111000100100000000
000000000000000000000000000001011111110100010000000010
000001000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000000000001000000000000000001111101011101000100000000
000000000000100000000010110000001011011101000010000000
110000000000000101000011100000000000000000000000000000
110000000000000000100100000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001010000000000111100000000000000000000000000000
110000000001000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000001000000
000010100000000000000000000101100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000111011010100000000000000001
000000000000000000000010010000011001100000000000000000
000100000000100000000000000000001001011111110000000000
000000000001000000000000000111011011101111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000001000011000000000
000000010000000000000000000111010000000000
111000000000000000000111100000001010000000
100000000000000111000000000111000000000000
110000000000000101100011100000011000000000
010000000000000000000000001101010000000000
000000000000000011100000001000001010000000
000000000000000000100000000011000000000000
000000000000000000000000010000011000000000
000000000000000000000011101111010000000000
000000000000000011100000000000001010000000
000000000000000000100000001111000000000000
000000000000000000000010011000011000000000
000000000000001111000011110101010000000000
010000000000000111000000001000001010000000
010000000000000000000010001111000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000000000000000010001100001000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011110000101011000000000000000000
000000000000000111000000000011000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000010100001100001000000001000000000
000000000000000000000010000000101110000000000000000000
000000000000000011100010100101100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010100000001000000000000000000000

.logic_tile 4 8
000001000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000111000010110000100000000000000000000000
000000000000000000000010100011000001000000001000000000
000000000000001111000100000000101011000000000000000000
000000000000000000000010110001100000000000001000000000
000000000000001101000111010000100000000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000111000000000000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000111100011000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000111000000010111101100000000
000000000000001111000011111111110000000000
111000000000010111000000010001001010000010
100000000000000000000011011111100000000000
010010100000010001100010010001101100100000
110000001010000000100011100111010000000000
000000000000000111000111000001101010000000
000000000000000000100100000111100000010000
000010000000000011100111110111101100001000
000000000000100000000011010001010000000000
000000000000000000010000000011001010001000
000000000000000000000000001101100000000000
000010000000000001000011101011001100000000
000000001000000001100011101101010000100000
010000000000100011100000000111101010001000
110000001010010011000010000001000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000001111100000100000010000000000
000000000000000000000000001011101010000000000000000100
000000000000100000000000000000000000000000000000000000
000000000101001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 8
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000001100110100010100100000
000000000000000000000000001001011000111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001011111010101000000100000000
000000000000000000000000001001100000111101010000100000
110000000000010101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000100000000
100010100000000000000000000101000000000010000000000000
110000000000000000000000000000001100000100000100000000
110000000000001111000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000001000000000000000000001100000000000000000000
000010100000000011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000111000000010110100000000000
000000000000010000000000000000000000010110100000000000
000000000000000111000010000000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000001110100000000010100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000010010010000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000101101010001001110100000000
000000001010000000000000000000111011001001110000100000
010000000000000000000000001101001100111101010100000000
110000000000000000000000001001100000010100000010000000

.logic_tile 12 8
000000000000000000000000000000011100000100000100000000
000000000001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000010000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000100000001000000111111111001100000000
000001000000000111000111100011000000000000
111000000000001000000011100101101110100000
100000000000000111000100001011000000000000
010000000001010111000000001101001100000010
010000000000100000000011101011100000000000
000000000000000111000011101101101110000001
000000000000000000000011101101100000000000
000010100110000001100111000001001100000010
000000000001010000100000000001100000000000
000000000000000001000000001111001110000010
000000000000001001000011101001100000000000
000010101110000001100111010111001100000000
000001000000000111100111000101100000000100
010000000000000111000000001111101110100000
010000000000000000000000000011000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000001001000000000000101111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000

.logic_tile 3 9
000000000000001000000000000011001001011100000000000000
000000000000000111000000000001001000000100000000010010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000011110000000000111100000000000000
000010000100000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100000000001001111000000000000
000000000000001111000000000000001010001111000000000000
000001000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000000000000000000000000000001111000000000000
000000000000010000000000000000001010001111000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 5 9
000011100000100000000110100001100000000000001000000000
000000000000001111000000000000100000000000000000001000
000000000000000000000010110000000001000000001000000000
000000000000000000000110100000001010000000000000000000
000000000100000000000000000001000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000001000000110100101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011000111100000000000001000000000
000000000000000000000000000000101011000000000000000000
000001000000100000000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000011000001000001000000001000000000
000000000000001011000000000000001101000000000000000000

.ramb_tile 6 9
000000000011000111100000001000001100000000
000000010000000000100011100011000000000000
111000000000000000000000000000001110000000
100000000000000000000000000001000000000000
010000100001000000000000000000001100000000
010010000010100000000000000011000000000000
000010100001010000000011101000001110000000
000000000000000000000100000111000000000000
000000000011011101000000000000001100000000
000000000000000111000011101011000000000000
000000000000000000000000000000001110000000
000000000000000001000000001111000000000000
000000000000000101000000001000001100000000
000000000000000111000010001101000000000000
110000000000000111000000000000001110000000
110000000000000001000000000111000000000000

.logic_tile 7 9
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000001010001101000000000000001100000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000100000000000000000100000110011000000000001
000000000000000000000000001111001000000010101000000000
000000000000001101000000000101100000111110100000000000
000000000000000111100111101001001000000010101000000000
000000000000000000000000000001000000111110100000000000
000010000001010000000010010000001000001100111000000000
000000001010000000000011110000001110110011000000000000
000001000001000000000010001011101000111101011000000000
000000000000000001000000000001100000000001010000000001
000000000000000000000111000111101000111100001000000000
000000000000000000000100000000100000111100000000000000

.logic_tile 8 9
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011100101000000010000000
000000000000001001000000000111000000010100000000000000

.logic_tile 9 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000100000001000000000000111000000010110100000000000
000001000001010111000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000001000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000001000000000000000000001000000000010110100000000000
000010000000010000000011110101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001000000000000000011110000011110000000000
000010100000000011000000000000010000000011110000000000
000001000110000000000000000000000000000000000000000000
000010100001010000000010000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000110000000011100000011010000011110100000000
110000000000000000000000000000010000000011110000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000010000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000001110000100000100000000
000000000000000000000010000000010000000000000000100000
000000000000000000000000000000001000000100000100000000
000000000000000001000000000000010000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 9
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000001000000000000000001011000000110110110000000000
000000000000010000000000001011101100111111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000111000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001011000000001001000000000000
000000100000000000000000001011101100000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000001001111000000001000001010000000
000000010000101111000000001101000000000000
111000000000001011100111101000011010000000
100000000100000111100000001001000000000000
010000000001011000000111101000001010000000
110000001110000101000100001111000000000000
000000000000001111100011101000011010000000
000000000000001111000000000001000000000000
000000000001000000000000000000001010000000
000000001010100000000000000001000000000000
000000000000001000000000000000011010000000
000000000000001011000000000001000000000000
000010000001010000000000001000001010000000
000001000100100000000000000001000000000000
110000000000000000000011101000011010000000
010000000000000000000000000101000000000000

.logic_tile 20 9
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000111100000000000001000000000
000000000000001101000000000000000000000000000000001000
000000000000010000000110000001000000000000001000000000
000000000000100000000010100000001111000000000000000000
000000000000000000000010100001100001000000001000000000
000000000000000000000110110000101111000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000001111000000000000101101000000000000000000
000000000000000000000010110111100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000011101001000110011110000000000
000000000000000000000011001001101011110111110000000010
000000000000001000000111001000000000010110100000000000
000000000000000101000010100101000000101001010000000000

.logic_tile 3 10
000000000100000000000010100000000001000000001000000000
000000000100000000000100000000001011000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001101000010110000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000110001001101000000011100010000001
000000000000000000000000000011001111000011110010000000
000000000000000000000000000111100000010110100000000000
000000000000001111000000000000000000010110100000000000
000000000000000001100110111011111111001000000000000000
000000000000000000000010100111101101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000001000000000010110100000000000
000000000000000101000000001011000000101001010000000000

.logic_tile 4 10
000000000001110000000110000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000101000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000111001000001100111110000000
000000000000010000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000010110000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111110000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000010111101000001100111110000000
000000000100000000000010000000100000110011000000000010
110010100000000111100110010111101000001100111100000000
110001000000000000100010000000100000110011000000000000

.logic_tile 5 10
000000000000000111000000000011000001000000001000000000
000000000000001111000000000000001100000000000000010000
000011000000000000000000000101000000000000001000000000
000011100100000000000000000000100000000000000000000000
000000000000000000000111100000001001111100001010000000
000000000000000000000000000000001100111100000000100100
000010100000000000000011100001001000010000000000000000
000000000000000000000000000001001111000100000010000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000111010011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110010000000

.ramt_tile 6 10
000000000000000111100011100001101100000000
000000000100001001000111111101100000000000
111000000001011000000011100101001110000010
100000000000000111000100001101000000000000
110000100000001111000011101011101100000010
010001001010100111000011101011000000000000
000000100001000111000000010011101110000010
000001000010100000100011100001000000000000
000000000000000101100000000111001100000010
000000000110000000000010001111000000000000
000000000000010011100000000001001110000010
000000000000000111100010000101100000000000
000000000000000101100111000001001100000010
000000001000000011000100000001100000000000
010010000000000000000000001101101110000010
010000000000000000000000001101000000000000

.logic_tile 7 10
000000000000000111100000001101101000000000000000000000
000000001010000000000000000101000000010100000000010000
000000000001010101000010100000011001011111110000000000
000000000000100111000100000101001101101111110000000000
000010100000000000000010100101111000001101000000000000
000001000000000001000000000011001011000100000000000000
000000000001001101000010101000001010000001010000000000
000000000000100001000000001001010000000010100000000000
000010100000001000000000001001000000010110100010000111
000000001010001111000000001111000000000000000010000101
000000000000000000000010001101101101110000000000000000
000000000000000000000100000001101010111111000000000000
000001100100000000000000000101111000100010110000000000
000011000000000000000000001101001100011101000000000000
000000000000000000000011101101000000111111110000000001
000000000000000000000000001001100000000000000000000000

.logic_tile 8 10
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000000001000000001011001100000000000
000000000100000000000000001111001110100110010000000000
000000000000010000000000000111111110000010100000000000
000000000000100000000000000000100000000010100000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000001111100000111111110000000000
000001000000000000000000001011000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001001110000000000010010000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000000000011101001100000000000000
000100000000001001000010110000011110001100000000000000

.logic_tile 9 10
000000000000001000000110000000000001000000001000000000
000000000000001001000100000000001111000000000000001000
000000000111011000000010000101100001000000001000000000
000001000000101001000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000010010000000000000000001000000000
000010100000000000100110010000001001000000000000000000
000010100000000000000000000101100001000000001000000000
000000001000000000000000000000101011000000000000000000
000000000000000000000010000001000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010010000001101000000000000000000

.logic_tile 10 10
000000000001000000000010100111100000000000001000000000
000000000010010001000010100000101111000000000000001000
000000000000100000000000000001000000000000001000000000
000000000001010101000000000000101100000000000000000000
000000100001010000000000000111100001000000001000000000
000000000000000101000000000000001011000000000000000000
000001000000000000000010100111100001000000001000000000
000000100001010000000110100000001100000000000000000000
000000000000000101000000000011100001000000001000000000
000000000110000000000010100000101000000000000000000000
000000000110100101000010100011000000000000001000000000
000000000001010000100000000000101001000000000000000000
000000000000000000000110100101100001000000001000000000
000000000000010000000000000000101111000000000000000000
000001001000000011100010100001000000000000001000000000
000000100000000101000110110000001010000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000010000100000000000
000000000000000000000000001111001101100000010000000000
000000001000000000000000001111101100111011110000000000
000010100000000000000000000011101111011111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001011011110101000010000000000
000000000000010000000000000011011111000000000000000000
000000000000000101100000010000011101001000000000000000
000000001000000101000010100011001111000100000000000100
000000000000001101000000001011011110100001010000000000
000000000000000101000000000011011111000000010000000000
000000100000000000000110101011000001000000000000000000
000001001010000000000010101111001100010000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000011100000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000010100001011011001100111000000000
000000000000001001000100000000111010110011000000000000
000000000000000001100000000101101001001100111000000000
000000000000001101000000000000001010110011000000000000
000000000000000101000110000001101000001100111000000000
000000000000001001100000000000001010110011000000000000
000000000100000000000110010000001001111100001000000000
000000000000000000000010000000001000111100000000000000
000000001100000000000110001101001000010100000000000000
000000000001010000000000001001000000000000000000000000
000000000000000000000000000000001100000010100000000000
000000000000000000000000001011010000000001010000000000
000000000100000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000100010111000000111111001001110000000
000001000000001111000111110011100000000000
111000000000000011100111101111101100000000
100000000000000000100111101101100000000010
010010000000000111000000001011001110100000
010001001110000000100011111001000000000000
000000000001001000000111101011101100100000
000000000000000111000011111001100000000000
000011100001011111000000010101101110000000
000011000000101001000011001011000000010000
000000000000000000000011111101001100100000
000000000000000001000111010001000000000000
000010000001001000000000001101001110000000
000001001010101001000000001101100000000001
110000000000000011100111001001001100000000
110000000000000000000100001011000000001000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000001000000000000011100000010110100000100000
000000000000001111000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111010000000000000000000
000000000000000000000000000111101000000100000000000000
000000000000001000000000001001001111100000000000000000
000000000000000111000000001011001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110001001100001000000000000000000
000000000000001001000100001001001110010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000010110100000100000
000000000000001001000000000000000000010110100000000000
000000000000001000000000000000000000001001000000000000
000000000000000101000000000111001100000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000010110100000000000
000000000000000000000000000011000000101001010000100000
000000000000001000000000001011001111000000000000000000
000000000000000001000000001001001010100000000000000000

.logic_tile 4 11
000000000000001000000000000000001000001100111100000000
000000000000000001000010100000001000110011000000010000
111000000000000001100110100000001000001100110100000000
000000000000000000000010100011000000110011000000000000
000010001110010000000010110101111000100000000000000000
000000001010000000000010001001101011000000000001000000
000000000000000101000000011001111010000000000000000100
000000000000000000000010001001101011000000100000000111
000000000100000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000001101001000110011000010000000
000000000000000000000000000101100000010110100110000000
000000000000000000000000000000100000010110100000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000100001000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000001000
000010000000000101100000000000000000000000001000000000
000011000000000000000000000000001111000000000000000000
000001000000000000000000000011001000001100111000000000
000000001000000000000000000000100000110011000000000000
000000000001010000000000000011101000001100111000000000
000000001110010000000000000000000000110011000000000000
000000000000000000000110000000001001001100111010000000
000000000000000000000100000000001110110011000010000000
000000000000001000000000000000001001001100111000000000
000000000000001001000000000000001111110011000000000000
000000000000000000000000010000001001001100111010000000
000000000100000000000010010000001111110011000000000010
000000000000000001100110010001001000001100111000000000
000000000000000000100110010000000000110011000000000100

.ramb_tile 6 11
000000000000000000000000001000011100000000
000010110000000000000000001011010000000000
111000000000000000000000010000011000000000
100000000110000000000011011101010000000000
010000000000000000000111010000011100000000
110000000010000000000111111011010000000000
000000000001000111000000001000011000000000
000000000000100000000000001111010000000000
000000000000000000000000000000011100000000
000001001000000000000010101111010000000000
000000100000000000000010100000011000000000
000001000000000000000010010111010000000000
000000000001001000000010101000011100000000
000000000000100111000110111111010000000000
010010000000000000000010100000011000000000
110001000000000000000110011111010000000000

.logic_tile 7 11
000000000001000000000010110001100000000000001000000000
000000000000001101000010010000101000000000000000000000
000000000000001101000010100101001000001100111000000000
000000000000001001000000000000001001110011000001000001
000000100000000001100000000101101000001100111010000000
000000000010000101100010100000101001110011000000000001
000100100001000111000110000001101000001100111000000101
000001001000000101000110100000001011110011000000000000
000000000000000111100000010001101001001100111010000000
000000000000000000100011010000001011110011000000000001
000010100000010001000000000111101000001100110000000101
000000000110000000000000000101000000110011000000000000
000000000000000111000011100011101100010110000010000000
000001000000000000100100001011001111010111100000000000
000000100000000001000000000101101111111001000000000001
000001000000000000000000000000001010111001000000000000

.logic_tile 8 11
000000000000000000000011100111100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000111000101101000001100111000000000
000000000000000000000100000000101001110011000000000000
000000000000011111000111100001101001001100111000000000
000000000000000111100000000000101010110011000000000000
000000000000000111000111100111001000001100111000000000
000000000000000000100011110000001110110011000000000000
000000001000010001000000010011001000001100111000000000
000000000000000000100011010000001011110011000000000000
000000000000100000000110100101001001001100111000000000
000000000001000000000000000000001011110011000000000000
000000000000000001000000000011101001001100111000000001
000000001100000001000000000000101111110011000000000000
000000000000000001000011110111101000001100111000000000
000000001100000000000110100000001010110011000000000000

.logic_tile 9 11
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001111000000000000000000
000010100000000111000011100111000000000000001000000000
000010000000000000100100000000101011000000000000000000
000000000000001001000000000111000000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000100000000000010100111101000000100000000000100
000000000000000000000011100000001101000100000000000000
000000001100000000000000000000000000010110100000000000
000000000000100001000000001011000000101001010000000000
000000000001010101000000001000000000010110100000000001
000000000000000000000010000101000000101001010000000100
000000000000000000000000000101000000010110100000000000
000000000000000001000010100000000000010110100000000001

.logic_tile 10 11
000010000001010101000000000000000000000000001000000000
000000000000000000100000000000001111000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000001101000010110000001011000000000000000000
000000100000000000000111100011000000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000000100011110000100000000000000000000000
000001000000011011100110100000000000000000001000000000
000000000001010101000000000000001011000000000000000000
000001001100000000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000100000000111000011001001000011100010000010
000000000000000000000100000011101000000011110000000101
000010000000000000000000000101100000010110100000000000
000001000001010000000000000000000000010110100000000000

.logic_tile 11 11
000000000000000000000000001011011110100010000000000000
000000000000000000000000001111101110001000100000000000
000000000000000000000000010101001011000010100000000000
000000000001000000000010000011101011010010100010000001
000000000000000001100011101000011110001101000010000000
000000000000001101100100000101011011001110000001000100
000000000000000001100000011001101100100001000000000000
000000000000000000100010011011101010000000000000000000
000001100001000101100010100011000000100000010000000100
000001000000100001000100000000001111100000010001000100
000000000000001111100010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000001100110101011111110011011100000000000
000000000000000000000000000101011011011000100000000001
000001001100100000000010110000011100000011110000000001
000000100001010101000110100000000000000011110001000000

.logic_tile 12 11
000000000000000001100010101001000001100000010000000000
000000000000000101100000000001001111000000000000000000
000001000000001001100000010001101110101000000000000000
000000100000001001100010010000110000101000000000000000
000000000000001000000000000011001000000011100000000000
000010100000000001000000000001111111000011110001000001
000000000000010000000000000001111110000000010000000000
000000000000100000000010100000011000000000010000000000
000000000000011000000110000001011000010110100000000000
000000000000000101000000000001101111000110100000000100
000001000000100101100000000001001110100000000000000000
000010100001000000000000000000011010100000000000000000
000000000000000000000110110000011010100000000000000000
000000000000000000000010100001011111010000000000000000
000000101000000000000110101000001100000010000000000000
000000000000000000000000000011001111000001000010000000

.logic_tile 13 11
000000000000000001000000000001100000000000000100000000
000000000000010000100011110000100000000001000000000000
111000000000000101000010000011011111000000000000000000
100000000000000000000110101111011100000001000000000000
010000000000000000000000000000000001000000100100000000
010010100000000000000000000000001101000000000000000000
000000000000000000000000000111101101000011110000000000
000000000000000000000000001111101100001011110000000000
000000000000001001100000001011011000010110100000000100
000000000000000001000000001001001111000110100001000000
000000000000000001100000000000000000000000000100000000
000000000000001001000010000001000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000011100000010110100100000000
000000000000000000000000000000000000010110100000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000010010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000010100000000000000000000000011110000000
000001010000000000000000001011000000000000
111000000000000000000000000000011100000000
100000000000000111000000001011000000000000
110000000001000000000000001000011110000000
110000000000100000000000001101000000000000
000000000000000011100011101000011100000000
000000000000000000100000001111000000000000
000000000001000000000111101000011110000000
000000000000100000000011101011000000000000
000000000000000011100010001000011100000000
000000000000001101100010000011000000000000
000000000001000000000111101000011110000000
000000000000100000000100000001000000000000
010000000000000000000000011000011100000000
110000000000001101000011011011000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010101111011100010000000000000000
000000000000000000000010100011101111000000000000000000
000000000000000000000000001000011001100000000000000000
000000000000000000000000001101011010010000000000100000

.logic_tile 4 12
000000000000000000000000001000000000010110100000100000
000000000000000000000000001001000000101001010000000010
000000000000000000000010100000000000000000000000000000
000000001100000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000100010
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000100010

.logic_tile 5 12
000000000000000000000010110011001000001100110000000001
000000000000000000000011100000000000110011000000010000
000000000000000101000111100001111011110000110000000000
000000000110001001000000001001001001110010010000000000
000000000000000000000000000101011010101000000010000001
000010000000000111000010100000100000101000000000000011
000000000000001111000000000001111011000000100010000001
000000000000000111000000000000001000000000100001000011
000000000000000001100000001101001011111100000000000000
000000000000000000100000000101101000110101000000000000
000000000000000000000000001111000000001100110010000000
000000000100000000000000000111100000110011000000000000
000000000010000000000010100101100000100000010000000000
000000000000000000000100000000001001100000010000000001
000000000000000000000000001000000000100000010010000001
000000000000001101000000000101001001010000100000000011

.ramt_tile 6 12
000000000000000000000000010011111100000000
000000000100000001000011110111010000000000
111000000000010011100011111101011110100000
100000000001000111100111110101110000000000
110000000000000000000011100001111100000000
110001000000010000000000001001010000001000
000000000000000111000111101001111110000001
000001000100001111100000001001010000000000
000011000001010011100000011111111100000010
000010100000000000000011011101010000000000
000000000000000001000110100001011110000100
000000000000000000000000001111010000000000
000000000000000111000011111011011100000000
000001000000100000000111111001010000010000
010000000000001000000110101011011110000001
110000000100001101000010001111110000000000

.logic_tile 7 12
000000000000001000000000011000011110010100000000000000
000000000000100011000011101001000000101000000000000000
000001100000000111000000000011011010001100110000000000
000000000110000000100010100000010000110011000000000001
000000000000100101000111100001101010100000010010100011
000000000000010000100110010001011010111000100010000100
000010000001010000000010000001100001100110010000000000
000001000010100000000000000000101110100110010000000000
000001000001011000000000000000011100110011000000000000
000010100000100001000000000000001000110011000000000000
000010001000000001000010000101000001001100110000000000
000000001100000000000011100000101110110011000000000001
000001000000000000000000000000000000000000000000000000
000010000000100000000010100000000000000000000000000000
000010100001011000000000001011101000111111100000000000
000000001011010001000000001011111111111111110010000000

.logic_tile 8 12
000000000000000000000000000011101000001100111000000000
000000000000100000000000000000000000110011000000010100
000010000101000000000111100000001001001100111000000000
000001000001110000000100000000001001110011000001000000
000000000000000000000010000000001000001100111000000001
000000000001010000000000000000001011110011000000000000
000001100000010000000000000011001000001100111000000000
000010101000000000000000000000000000110011000000000001
000000000000001000000000000111001000001100111000000000
000001000000000111000011100000000000110011000000000001
000000000000000011100000000011001000001100110000000001
000000000000000000100000000000101111110011000000000000
000010000000000000000000000000000000000000000000000000
000001000001001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000100000000000010110000000000000000000000000000
000000000001100101000010000101111111010000000000000000
000000000000110000100100000111111101100001010010000000
000010000000000101000010101001101111000001010010000000
000000000010100000100100000111001111000001100000000000
000100000001010000000010101011001000001101000000000000
000100000000101101000100001001111110001000000000000000
000000000000000000000000010001101110000000010000000000
000000000000100000000010011101101111000010110000000000
000000000110001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000010100000000001100110001111011011010100000000000000
000001000000001001100100001111001100010000100000000000
000000100001010001100010000111001011000100000000000000
000001000001110000100100000111001001101000010000000000

.logic_tile 10 12
000000000000000000000110100111111101000000000000000000
000000000010000000000000001011101010000100000000000000
111001000000101000000110100000000001001111000000000000
100000100000010101000011110000001111001111000000000000
010000000001001000000011100000000000000000000000000000
110000000000010001000000000000000000000000000000000000
000000101110000111000011100001111001101000010110100011
000000001110000000100100000011101101111101110001000111
000000000010001011000110100101001111100000000000000000
000000000010001011100010000111011101000000000000000000
000000001110100111000110110111101100111101010111000000
000000000001010000000010100011001001111000100001100111
000000100000000101100111010000000001001111000000000000
000001000000000000000010100000001011001111000000000001
000000000000000101100111000111011111111001010110000011
000000000000010000000110011011111001110101010011100110

.logic_tile 11 12
000001000000010000000010001000001011001101000000100001
000000000000010000000000000101001011001110000001000000
000000000000100101100000001101001010111110100000000000
000000000001010000000010110001010000000001010000000001
000000000010000001100110010101000000011001100000000000
000000000000000001100110010000101111011001100000000100
000000000000001001100110001011111100100000010000000000
000000000000001001100100000011101100010100000000000000
000000000111000101000010100000000001001100110000000000
000000000000100000000010100111001001110011000000000000
000000000000001011100000011011011100101000010000000000
000001000000000001100010010011111001000000100000000000
000000000000000101100111000111011010010101010000000001
000000100111010000000010110000100000010101010000000000
000000001110001011100000001011111110100000000000000000
000000000000000011100000000111101101110100000000000000

.logic_tile 12 12
000000000000000101000000000000000001001111000000000000
000000000000000101000000000000001100001111000000000000
000001000000011000000010100000011000111101010000000000
000010000000101001000000000011000000111110100000000100
000000000001011000000000010000000000001111000000000000
000000000001101001000010010000001110001111000000000000
000000000000001001100110000000000000001111000000000000
000000000000000001100100000000001111001111000000000000
000000001010000101000000001001011000000001010010000000
000000100000000000000000001011011000000010110001000000
000000000000001000000000011000000000010110100000000000
000000000010001001000010000101000000101001010000000000
000000000010000001100000011101001011101000000000000000
000000000000000000100010011101011010001000000000000000
000000000000000000000000000000011000010101010000000000
000001000000000000000000000011000000101010100000000000

.logic_tile 13 12
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 15 12
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001010000000000001101001101001000000000000000
000000000000100000000000001111101100000000000000000000
000010100000001000000000000001011110111111110000000000
000000000001001111000000000111111100011111110000000000
000000001000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.ramt_tile 19 12
000010100000010111000111101011111010000000
000000001110100000000000001111100000000000
111000000001001011000000010101111000000000
100000000000000101100011010101100000010000
010000000001011000000110101001011010100000
110000000000100111000000000111000000000000
000000100000001111100111010001111000000000
000000000000000101100111101001100000010000
000000000000001000000111010101111010000001
000000000001011011000111101011100000000000
000000000000001000000111001011011000000010
000000000010101111000100000001000000000000
000010000000100000000011101011011010000000
000001001100010000000010000011100000001000
010000000000000111000010000111011000100000
110000000000000000000100001111100000000000

.logic_tile 20 12
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000001101000000000001100000000000001000000000
000000000000001001100000000000100000000000000000001000
000000000000000000000110010001000001000000001000000000
000000000000000000000110010000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000110000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000110110000000001000000001000000000
000000000000000101000010100000001110000000000000000000
000000000000000101100011110101101000000011100010000000
000000000000000000000010001111101000000011110010000000
000000000000000000000000000000000000001111000000000001
000000000000000000000010100000001100001111000000100000
000000000001010101000000000011000001001001000000000000
000000000000100000000000001011101100000000000000000000

.logic_tile 4 13
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
111000000001010000000000010000000001000000001000000000
000000000000101111000010000000001011000000000000000000
110000000010000000000010100000001000001100111100100100
010000000000000000000100000000001001110011000000000000
000010100000001000000000000111001000001100111100100001
000001000000000001000010110000100000110011000010000010
000000000000000000000000010101101000001100111100000001
000000000000000000000010110000000000110011000000100010
000000000000000000000110000111101000001100111100000001
000000000000000000000000000000000000110011000000000010
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000100000
010000000000000001100000000000001001001100111100000000
010000000000000000000000000000001101110011000010000000

.logic_tile 5 13
000001000000000101000000001001001100010010000010000000
000010100000000000000000000001001011000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100101000000000000000000000000000000000000
000000000000000111000010100011011110001000000000000000
000000000010100000100000000101111101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000111100011011110111111110000000000
000000000000100000100011111011111010011111110000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000

.ramb_tile 6 13
000000000000100000000000011000011010000000
000001010001000000000010010111000000000000
111010100000001000000000001000011000000000
100001000110000101000000001101000000000000
010000001110001000000111000000011010000000
110000000000001011000100001001000000000000
000000000000001000000000000000011000000000
000000000110000101000011111011000000000000
000000100000100000000010100000011010000000
000000000001000000000000001111000000000000
000000100000000000000000000000011000000000
000001000000000111000000001111000000000000
000000001111000000000110001000011010000000
000001000000100000000110101111000000000000
110000000000000101000110000000011000000000
010000000000000000000100000101000000000000

.logic_tile 7 13
000000100000000000000000000111100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000111010000000111100101101000001100111000000000
000000000001100101000100000000101110110011000000000000
000000000000000101000010100001101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000100000000010000101001000001100111000000000
000000000110000000000000000000000000110011000000000000
000000000000000000000010010011001000001100111000000001
000000000000000000000010110000100000110011000000000000
000010000000000001000000000000001001001100111010000000
000000000000000000000000000000001100110011000000000000
000010100001000001000000000000001000001100111010000000
000001001100001111000000000000001101110011000000000000
000010100000001000000000000111001000001100111010000000
000000001011010011000000000000000000110011000000000000

.logic_tile 8 13
000010100000010011100000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
111010100000000000000000001101001110101011110100000000
100000000000000000000010010011000000000011110010000000
010000000000000111100011110011000001001001000010000000
100000000000000000100010100000101111001001000001100100
000000000000001011100011101000011010101111000110000000
000000000000100011000000000011001000011111000000000000
000000000000000000000011100101101011100110010000000001
000000000000000000000100001111011011110001100000000000
000000000000000111000000001000001010101111000101000000
000000000000010000000000000011011111011111000000000010
000010000000000011000010001000011100110110100100000000
000000001000000000000010011001001000111001011010000000
110000000000000111100011100111000001101001010010000001
110010000000000000100100001101101010111001110001000000

.logic_tile 9 13
000000000000000000000110000001100001000000001000000000
000000000000000001000110010000101000000000000000000000
000000000000001111100111100101101001001100111000000000
000000000000000011100100000000101011110011000000000000
000000000000000000000000010111001001001100111000000000
000000000000000000000011110000001010110011000000000000
000000000000101001100110010011101000001100111000000000
000000000110011111100111110000101001110011000000000000
000100000000000101000000010101001000001100111000000000
000000000000010000000010100000101101110011000000000000
000000000000100000000000000001001001001100111000000000
000000000001000000000011100000101000110011000000000000
000000000000100000000000000011001001001100111000000000
000001000001011111000000000000001111110011000000000000
000010000000000000000010000001001001001100111000000000
000001000000000000000000000000001010110011000000000000

.logic_tile 10 13
000000000001010000000000011000000000010000100000000000
000010100111001001000011000011001100100000010000000000
111001001100000000000000010000000000000000000000000000
100010000000000000000011110000000000000000000000000000
010000000000001111000000000111101110111001010110000010
010000000000011001100000000101111101110110010010100111
000001000000000101000000010000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000010000010001000000000011101000000111111110000000000
000000100001000111000011001011000000000000000000000000
000000001100000011100000000011100000001001000000000000
000000000000000001000011110000101010001001000000000000
000000001110110000000000011101111100000001010000000000
000001000001010001000010101001101000000001100000000000
000000000000000000000000010101100000000000000000000000
000010100000000000000010010111000000101001010000000000

.logic_tile 11 13
000000000000100000000010100011000001010000100000000000
000010000001000101000100000000101111010000100000000000
000001000000101101000000000111011000101010100000000000
000000001011001001100000000000100000101010100000000000
000000100000000000000000011111001001101000010000000000
000000000000000001000010100011011010001000000000000000
000001000110000111000000000111011000000001010000000000
000010100000000000000000000000100000000001010000000000
000000001010000000000010000000000000001111000000000000
000000000110000000000000000000001000001111000000000000
000000000110001000000000010000000000100000010000000000
000010100000010101000010100101001011010000100000000000
000010000000001000000110001000001100101010100000000000
000011100000000011000100001111010000010101010000000000
000000000100000000000110001101111100100000000000000000
000000001100000000000100000001011110110000100000000000

.logic_tile 12 13
000100000001011001000000000111000000000000001000000000
000000000001000011000000000000001110000000000000001000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000001101000111100101101001001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000011000000000000111101000001100111000000000
000000000000001011000011100000001000110011000000000000
000001000100100001000000000101001000001100111000000000
000010100001000001000000000000101000110011000000000000
000000000000000101100000000011101001001100111000000000
000000000000000001000000000000001100110011000000000000
000000000110100000000000000011001001001100111000000000
000010000000001111000010010000001010110011000000000000

.logic_tile 13 13
000000000000000000000110000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000011011100101100010110000011
100000000001000000000000001001111011111100110011100010
110000000000000000000000001011001111010000000000000000
110000000000000111000010010011011110010010100000000000
000000000000000000000000011001011111100001010000000000
000000000000000000000010001101111101000001000000000000
000000000000000001000000010000011110001100110000000000
000000000000000000100010000111010000110011000000000000
000000000000001111000111100000001111001100110000000000
000000000000000001000110000000001111110011000000000000
000000000000100001100011110011101010001100110000000000
000000000000010000000011110000001110110011000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000

.logic_tile 14 13
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000010001011111100000000000000000
000001000010000000000011110000001011100000000000000000
000010101010000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000001100000000000000001001011110010111110000000000
000000000000000000000000001101000000111111110000000000
000010001010000000000000000000000000000000000000000000
000001000101010000000000000000000000000000000000000000
000000001100000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000010000000000000000011000000000
000000010000000000000011101001000000000000
111000000100000101100011110000011010000000
100000000000000000000011110101000000000000
010010100001001000000011111000011000000000
110000000100101111000011111011000000000000
000000000000000101100111101000011010000000
000000000000000111000100000101000000000000
000000000000000000000000001000011000000000
000100000000000000000000001001000000000000
000000000000000000000000011000011010000000
000000000000000000000011011001000000000000
000010100001010000000000001000011000000000
000001001010100000000000001101000000000000
110000000000000011100000000000011010000000
110000000000000000100000001101000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001111100000000000000000
000000000000000000000000000101011111010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 4 14
000000000000100000000110000111001000001100111100100000
000000000000000000000000000000000000110011000000010000
111000000000000000000010100111001000001100110100100000
000000000000000000000010100000000000110011000000000000
010000000000000011100111001001101110001000000000100000
110000000000000001100000001001101110000000000000000000
000000000000000001000000000000001010000100000100100001
000000000000000000000000000000000000000000000000000000
000000010000000000000000000111001010101000000010000000
000000010000000000000000000000100000101000000000000000
000000010000000000000110100111000000010110100000000000
000000010000000000000000000000000000010110100000100010
000000010000001001100000000001011110001100110100000000
000000010000000001000010110000110000110011000010100000
010000010000000000000110010111100001100000010000000100
110000010000000000000110000000101101100000010001000000

.logic_tile 5 14
000000000000101000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111100111101101101110000110100000000000
000000001100000000000000001001111011001111110000100000
000000001111011101100110100001111000000110100000000010
000000000000100101000010000011101110001111110000000000
000000000000000000000111011011101011000010000000000000
000000001010000000000010100111111011000000000000000000
000011110000000000000110001000000000100000010000000001
000000010000000001000000000011001000010000100000000000
000000010001010000000000011001000000101001010000000000
000000010000001101000010011111000000000000000000000010
000000010000000101000010101000000000100000010000000000
000000010000000000100100000111001000010000100000000001
000000010001011101000110000101011110000001000000000000
000000010000001001100110111011011010000000000000000000

.ramt_tile 6 14
000110000000000111100000000101111110000000
000101000100001111000000001111100000000000
111000000000000111100111101111111100000000
100000000000001001000111101001100000000000
110001000000001000000111101111111110000001
010010100000001101000011111001100000000000
000000000000010111000000000011011100001000
000000001110001111100011110001000000000000
000000010000000000000000011101011110000000
000000010000000111000010010001000000010000
000000010000001000000000000001011100000000
000000010100001001000000001101000000100000
000000010000000000000111100101111110000000
000000010010000000000000001101000000100000
110000010001011011100111001101111100000100
110000010000001001000110010001000000000000

.logic_tile 7 14
000010000000000000000000000001101000001100110000000001
000000000000000111000011100000100000110011000000010100
000000000001010000000111000101111101010111100000000010
000000000000000000000000001111111111000111010000000000
000000100000000101100010100000001110110000000000100011
000000000000000000000010000000001000110000000010000100
000100000000011011100010000011101110111000100000100010
000000001010000111100000000111011011010100000010000100
000000010000001000000010001011111010010111100000000000
000000010000001101000000001111101010001011100000000001
000000010000000000000010000101001100101000010000000100
000000010000001111000011111011101011101000100010100100
000000010001001000000010001000000000100000010000000000
000010110000001101000011110101001001010000100000000000
000000010000000000000010010000000000000000000000000000
000000010110000000000111000000000000000000000000000000

.logic_tile 8 14
000000000000100101100111101111111001111111100100000000
000000000001011111100010000101111011101111010000100000
111000000000001101100011100111101110010111100000000010
100000000000000111000011110111111000001011100000000000
010010000000000101000110000101001111100001000000000000
100000000000000001100000000101011110000010100000000000
000000000001010101000011100011001101100000000000000000
000000000000001101100111101001101000001000000000000000
000000010100000000000111110111001100010111100000000000
000000010000000111000110000001011001001011100000000000
000000010000000000000000010000011000110000000000000100
000000010000000000000011000000011101110000000000000000
000000010000000000000011101101111010000000010000000000
000000011000000001000111111011011011100000000010000011
010010110001010001000111000000000000000000000000000000
010000010001100000000010000000000000000000000000000000

.logic_tile 9 14
000000000000000000000111000011101000001100111000000000
000000000000000000000010010000100000110011000000010000
000000000000000000000000000001001000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000000000000000111100000001001001100111000000000
000000000000001001000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000010000000000000000000101001000001100111000000000
000000011010000000000000000000000000110011000000000000
000000010001000101000011100101001001000100000000000000
000000011100100000000110011001101100010100100000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000010010000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000001001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000101000110000000111001101111000111001110110000000
100011100000100000000110101001111011110100010011100111
110000100000001000000000010000000000000000000000000000
110000000000000101000011100000000000000000000000000000
000000001111000101000110010001000000100000010000000000
000000000001110000100111110000001000100000010000000000
000000010101100000000000001101101010010100000000000000
000000010101010000000011110101101101010000100000000000
000000010001010101000000000000000000000000000000000000
000000110000100000000000000000000000000000000000000000
000000010001010000000011000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000001110000000000000000001000000000010110100000000100
000001010000010000000000000011000000101001010000000000

.logic_tile 11 14
000000000110000000000010100101100000000000001000000000
000000000000010101000000000000101101000000000000000000
000000000000001101000000000001001000001100111000000000
000000000000001011000000000000001101110011000000000010
000000001000000101000110100011101000001100111000100000
000000000000000000000000000000101010110011000000000000
000000000000000001000110100101101000001100111000000000
000000000000000000000010100000001001110011000000000000
000110111100100000000010000001101000001100111000000000
000000010001000001000010000000001100110011000000000000
000000011100000001100110000001101000001100111000000000
000000010000000000100100000000001110110011000000000000
000011010000101000000000000111101000001100111000000000
000011010000001001000000000000001011110011000000000000
000000010000001000000000000101101001001100111000000000
000000010000001001000000000000101100110011000000000000

.logic_tile 12 14
000000000000000000000010000011101000001100111000000000
000000000000000000000100000000001100110011000000010000
000001000000000101000111110111101000001100111000000000
000010000000000000000011110000001001110011000000000000
000000000000000000000000000011001000001100111000000001
000000000000000000000000000000101100110011000000000000
000000000000001111100010110001101000001100111000000000
000000000001000101100010100000101001110011000000100000
000010010000000000000111100001101000001100111000000000
000000011010001001000000000000101100110011000000000000
000000010000000101000000000111101000001100110000000000
000000110000000101100000001001100000110011000000000000
000000010000000000000000001101111001101001000000000000
000000010000000000000000000011001010010000000000000000
000000010000100011100011101101111011100000010000000000
000000011101010101000100001101101110100000100000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000011011010000000000000000000000000000000000000000

.logic_tile 14 14
000001000000000000000000000000000000000000000000000000
000010101001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 15 14
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000111110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000110000100000000000000001000000000100000010000000000
000010100100001001000000000101001000010000100000000010
000100001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010111000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.ramt_tile 19 14
000010001101001111100111110101111100000000
000001000000101111100011100011000000000000
111000000001000111100111101111111110000000
100000001000000000000100001001100000010000
110011100000000000000011101011011100000000
110001000000000000000100000101000000000100
000000000000001111000011110011011110000000
000000000000000111000011100111100000000100
000000110000010111000000001001011100100000
000000011110001111000011101101000000000000
000000110000001001100000001101011110100000
000000011000000011100000000001100000000000
000010011000111000000110000001011100000000
000001011110001011000100001001100000000100
110000010000000001100111001001011110000000
010000011000000000100100001101000000001000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000010111100000000000000100000001
000000000000000000000010000000000000000001000011000000
111000000000000011100000001000000001100000010000000000
100000000000000000100000000001001011010000100000000010
010000000000000000000000001000001101010000000000000000
100000000000000000000000000111001100100000000000000000
000000000000000000000000000001000000000000000110000001
000000000000000000000010110000100000000001000010000001
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000010100101000000000000000100000001
000000000000001101000100000000100000000001000010000000
111010000000010101000110000000011110000100000110000000
100001000000101101100000000000000000000000000010000001
010000000000000101000000000000011000000100000100000001
100000000000000000100010110000010000000000000010000001
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001111000000000000100101
000000010000000000000000000001101001100000000000000000
000000010100000000000000000000011000100000000000000000
000000010000000000000000001001011000000000000000000000
000000010000000000000000000001000000101000000000000000
000000010000000000000000000001100001100000010000000000
000000010000000000000000000101001000000000000000000000
000000010000000001100000000001011001100000000000000000
000000010000000000000010110000001000100000000000000000

.logic_tile 5 15
000000000000001000000111100011101101000110100010000000
000000000000000101000110111011001010101111110000000000
111010000000001000000111010101111001010111100000000000
100000000000000011000110101001001100100111010010000000
010000000000100001000000010111101010010111100000000000
100000000000000000000010100101011100000111010000000001
000000000000001011100110101011101111100000000000000000
000000000000001111000010000101011100000000000010000000
000000110000000001000000010111111010010111100000000000
000000010000001111000011000001111110000111010000000100
000000010000000111000010000001100000000000000110000000
000000010000001101000011110000100000000001000011000001
000001010000100001000010101000011100101000000000000000
000000010000010000000100001101000000010100000001000000
000000010000000000000000001001011101010111100000000000
000000011010000101000011111011111001001011100000000001

.ramb_tile 6 15
000001001110000000000110011000001110000000
000000010000000000000111010101010000000000
111000000001010000000000010000001100000000
100000000110100111000011010111010000000000
010010100000001001000111010000001110000000
110001001100000011000010010101010000000000
000010001011000001100000000000001100000000
000001000010100000100000001001010000000000
000100010000000000000000001000001110000000
000100010000000000000010101001010000000000
000010110001010000000000000000001100000000
000000010000000000000000001101010000000000
000000010110001000000000000000001110000000
000000010000100011000010101001010000000000
010000010001010000000000000000001100000000
010000010110100000000000000101010000000000

.logic_tile 7 15
000010000000001011100111010011001000010111100000000000
000001000000001011100011011111011101001011100000000100
000000100000001111000111100001011111010111100000000000
000000000100000111100111110011101101000111010000000010
000000000000001011100010110101001111001100110000000000
000000000000000111000111000101011001000000000000000000
000000000001000000000111110111111011000110100000000000
000000000000000111000111001101011011001111110001000000
000000010000000111100000001011101101010111100000000001
000000010000000000100010110001001110000111010000000000
000000010000010101000010101101011011000110100000000000
000001010010100000100110001111111010001111110000000001
000000010101000000000111101001011001010111100000000000
000000010000000000000011111011011110000111010000000000
000100010000000111100000001001001011000110100000000010
000100010000100000000010011001011000001111110000000000

.logic_tile 8 15
000000100000011111100111111011001101001000100000000000
000000000000100001100011110011011101100010000000000000
111010000000000101000111010101001000000001010000000000
100001001110000101100111110000110000000001010000000000
010000000000000001000010111111011010010111100000000000
100000000000000000000110101001011111000111010000000000
000000000001000001000111100101101101110110100100000000
000001000000001101100111101111001001111111110010000000
000000010000001001000110010101011000100000000000000000
000000010010001111100110000101101000000000000000000000
000000010000001000000011100011011001100000000000000000
000010010000001111000010001001101101000000000000000000
000000010001010101100010100111111011101111110101000000
000000010000111111000111000011001011001111110000000000
110000110001010111100000010111001111000001000000000000
110010010000000001000010010001011111001001000000000000

.logic_tile 9 15
000000000000001111000111110001011110010111100000000000
000000000001011111000011000111011101000111010000000001
000001001110000000000000010001011010000110100000000000
000000000000000101000011100111011000001111110000000000
000010100001010000000010100011101000000001110000000000
000000000000100000000010101001011011000000100000000000
000010100000001001000011101001111011000000010000000000
000000000000000011000000000011001010000001110000000000
000010011100000000000000011111001111010111100000000000
000000010000000101000011001001011111001011100001000000
000000010000000101100010100011000000010110100000000000
000000010000000000000000000000000000010110100010100010
000000010001010001000000010000011100000011110000000001
000000010000100001000011000000010000000011110010100000
000000010000001101100011101111111010000001110000000000
000000011000000011000010000111001011000000100000000000

.logic_tile 10 15
000000000000110000000000001101111110101000010000000000
000001000000000000000011110101001110000000100000000000
111000000000000001100010110011111011101000000000000000
100000000000000000000111011111001110100100000000000000
010000000000000101000000000000000000000000000000000000
010000000000100000100000000000000000000000000000000000
000001000000001111000000000000001100000011110000100000
000000000000000111100000000000010000000011110000000000
000000010000000001100000001000000000000110000010000000
000000010000000000100010100111001101001001000000100110
000010110000010001100000001000000001111001110110000100
000001010001111111100000001111001100110110110001100110
000000010000000101100000011001101101010100000000000000
000000010000000000000010100101001001100000010000000000
000000010001111101100000010101000001000110000001000101
000000010000011101000010100000001001000110000000000010

.logic_tile 11 15
000000000000001000000000000011101000001100111000000000
000001000000011111000011100000001011110011000000010000
111000000001011001100000000011101000001100111000000000
100000000000000001100000000000001011110011000000000000
010000100000001000000110100101001001001100111000000000
010001000000101011000010110000001111110011000000000000
000000000110001101100111100111001000001100111000000000
000000000001011001000000000000001111110011000000000000
000000010000100001000000011000001000001100110000000000
000010010001011101000010100101001100110011000000000000
000000010000101001100010001101101101101000010100000101
000010110000010111000100001011111110111110110011000100
000000010000000101000110011011011000100000000000000000
000000010010000000100011100001001000110000100000000000
000000010001011000000010101001001110101000010000000000
000000010111101001000100000101011100001000000000000000

.logic_tile 12 15
000000000000001101000000001101101100101100010110100001
000000000001010101000000000001101101111100110001000110
111000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010001000000000011100111101101011110101000000000000000
110010000000000101100100001111001010100100000000000000
000001000010100000000010100000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000010000000111000011101011001110111001010110000100
000000010000000000100011111101111101111001100010100101
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001011110111000000000000000
000000010000000000000010000101001000100000000000000000
000000010000001000000110000000000000000000000000000000
000000010000000101000100000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000111000000000000000110000100
000000010000000000000011110000100000000001000011000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010111010000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 14 15
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000

.logic_tile 16 15
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010001010000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000001101111110010111110000000000
000100000000000000000000001011010000111111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000010000011000011101100000000000000000
000000010000000000000011001111011010010000000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000

.ramb_tile 19 15
000010100001000000000000001000001010000000
000001010000100000000000000011000000000000
111000000100000000000000011000011010000000
100000000010000111000011011111000000000000
110000000001011000000000001000001010000000
110000001110000101000000001001000000000000
000100000000000111100111001000011010000000
000000001000000000000100001011000000000000
000010010000010000000000001000001010000000
000000010000100000000000000111000000000000
000000010000001000000111000000011010000000
000000011000001011000100001111000000000000
000000010000000000000010001000001010000000
000000011110000001000011101101000000000000
010001010000100001000000000000011010000000
010000010010000000000011110111000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000111011100000001010000000000
000000000100000000000010100111100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000001001100000000001000000000000000000000000
000000000000011001100000000001000000101001010010000100
000010000001000000000000010001000000100000010000000000
000001000100101101000011010000001000100000010000000100
000000000000000011100000001000011011100000000000000000
000000000000000000000000000101011100010000000000000010
000000000000001001100111010001000000010110100000000000
000000000000000111000110000001000000000000000000000001
000000000000000000000000000111100000000000000000000000
000000000000000000000000001111100000010110100000000000
000000000000001000000000001101101011010111100000000011
000000001010000001000000000101101110101011100001000000
000000001110000000000110100001000000000000000000000100
000000000000000000000000000001000000010110100000000001
000000000000000000000000010001111000101000000010000000
000000000100000001000010100000100000101000000000000000

.logic_tile 5 16
000100000001100101100011101001000000100000010000000000
000000000001010000000000000101001101000000000011000000
111000000000000001100011110000000001100000010010000000
100000001100000111000011100111001010010000100000000000
010000000000000101100110100101100000000000000110000000
100010100000000000000000000000000000000001000010000001
000000000000001101100000000001111110010111100000000000
000000001010000001000000001001001110100111010010000000
000000000100000000000000000000000000100000010000000000
000000000000001101000010110011001010010000100000000000
000000000000000000000000000011001010101000000000000000
000000000000000000000000000000010000101000000000100000
000000001110001000000000001111011001010111110000000100
000000000000001011000000000001011001000111010000000000
000000000000000011100000001000000000000000000100000100
000000001010000000100000000001000000000010000001000100

.ramt_tile 6 16
000000100000100000000011101111001110000000
000000000000000001000111101111010000000000
111000000000000000000000000001001100000000
100000000000001111000000001001110000000000
110000000000000000000010001101101110000000
110000000000100001000000000111010000000000
000000000000000001000011101101101100000001
000000000000000111000011111101110000000000
000110000000001011100111010011001110000000
000101000000001011000010101101110000000000
000000000000000000000010000001001100000000
000000000000000000000000000101010000000000
000000100010000000000111111011001110000000
000000000001000001000010100101010000100000
010010000000000001000111001011001100000000
010001000100000000100100001011010000000000

.logic_tile 7 16
000000000000000101100011100111011011010111100000000000
000000000000000000000000001011001110001011100000000000
111010000010000000000000001111011000101000000000000000
100000000110000000000010100011010000000000000000000000
010000000000000001000000001011011010111111110000000000
100000000000000000000000000011011010011111110000000000
000010100001000000000111100011000000000000000100000001
000000001100100001000010000000000000000001000000000111
000000001110100101000000011101101100000000000000000000
000000000001011111000011100011101010010000000000000010
000010100000000001100000000111111010010111100000000000
000001001110001001000011100001011111000111010000000000
000000000000101001000000000001000001100000010000000000
000000000000011011000011110000101101100000010000000000
000000000000010001000000000011101011000000000000000000
000000000100000000100000000011001011010000000001000000

.logic_tile 8 16
100000000000001000000110010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
011010000001000000000010111001101100100000000000000100
100001000000000000000010001001111010000000000000000000
110000000000001101100000010000000000000000000000000000
110010100000000101000011110000000000000000000000000000
000000100000010000000000000000000000001111000100000000
000011000000001111000000000000001001001111001000000000
000000100001011000000111111111011010000000010000000000
000000000000101011000111100011101010010000100000000000
000010100001010000000000001001001000000000000000000000
000001001110101001000000001111011101001100110000000000
000000000000000000000010011111001010010111100000000000
000000000000100000000011111111111100001011100000000000
110000000001010101000010010000000000000000000000000000
110000001000100000000111100000000000000000000000000000

.logic_tile 9 16
100000000000000000000000000101000000000000001000000000
000000000000000000000010110000100000000000000000001000
011000000000000001100000010101001000001100111100000000
100000000000000000000010000000010000110011000000000000
000000000000000001100000000111001000001100111100000000
000001001100000000000010110000100000110011000000000000
000000000000000101000000000000001000001100111100000000
000000000000000000100000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000100000000000000000000001100110011000000000000
000000000001001000000110000000001001001100111100000000
000000000000100001000000000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000001000000000000010000000001001110011000000000000
010001100000000000000000001000001000001100110100000000
110010000000000000000000001011000000110011000000000000

.logic_tile 10 16
000000000000001101000000010011111001111001110100100001
000000000000000001000011101111111101111000100011000001
111000000000001101000110011011011000111101010100100000
100000000000001011000110001011101000111000100001100001
010000000001010101000000001111000000101001010000000000
010000000000100101100000000101100000000000000001000110
000000001010000001100110000001101011100000000000100000
000010001011000000100000000000101100100000000000000000
000000000000000000000010011000000000100000010010000001
000000000000000000000010011101001110010000100000000010
000000001010000101100111001001000000000000000000000000
000010000000000001000110000001000000101001010000000001
000000000011000001100110010011011111100000000000000000
000001000000000000000110100000111100100000000000000000
000010000000000001000110011111111110111101010100000000
000011100000000000000110101011101010111000100010100100

.logic_tile 11 16
000001000000101000000000010000000000000000000000000000
000000100001000011000011100000000000000000000000000000
111011000000001101000110100000001011001100000010000001
100000000000000101000000000000001001001100000000000000
010000001010101101100000001101111111101000110110100000
010000000001011001000000001011111010111100110001100011
000000000010001011100010010000000000000000000000000000
000000000000001001100010010000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000001010100000000010000000000000000000000000000000
000000000000000000000000011001101100000001010000000100
000000000110000000000010010001010000000000000000000000
000000001000000000000000001101101010000010000000000000
000000000001000000000000001101001000000000000000000000
000000101110000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 15 16
000000000001000000000000000000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000001000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000010100000000111000011100111101110000000
000001000000000000000111100111100000000000
111000000000001000000111101101101100000000
100000000010100111000100000101100000010000
110000001010000000000000001001001110100000
010000101100000000000000000011000000000000
000010000001000000000111000001001100100000
000000000000001111000100001001100000000000
000000000000001000000111001001101110001000
000000000000001001000111101011100000000000
000000000001001001000111101111001100000000
000000000100001011000111111011100000010000
000010000000011001000111001011001110000000
000001000000101001100000000111100000010000
010000000000000111100111001111101100000010
010000000110000000000111100011100000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000111110000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000001000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000001
000000000000000000000000001011000000000010000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000000000000100000010000000000
000000000000000000000000000111001000010000100000000000
000000000000000000000000000000011100110000000000000001
000000000000000000000000000000011001110000000000000000

.logic_tile 4 17
000000000000000000000110000001011011010000000000000000
000000000000000000000100000000111010010000000010000000
111000000000000000000000001000011010000100000000000000
100000000000000000000010101101001001001000000010000000
010000000000000000000010100101101000101000000000000000
100000000000000000000000000000110000101000000011000000
000000000000000101000000010111100001100000010000000000
000000001100000101000010010000001111100000010010000000
000000000000000000000000000111000001001001000000000000
000000000000000000000000001101101010000000000000000000
000010100000000001100000000001111011000000010000000000
000001000000000000000000000000101010000000010000000000
000000000000000000000000011000001111100000000000000000
000000000000000000000010000101011001010000000000000000
000000000000000001000000010000000001000000100100000000
000000000000000000000010000000001100000000000010000100

.logic_tile 5 17
000000000000000011100111010001001101000000010000000000
000000000000000000000110101011111111010000100010000000
000000000001001111000110110001101010000000000000000000
000001000000101011000011110011111000100000000000100000
000001000000001000000111101000011000101000000000000000
000010000000000101000000000101000000010100000000000000
000000100000000101100111001000000000100000010000000000
000001000000000000000110001111001010010000100000000100
000000000000000111100010010000011100100000000010000000
000000000001011101000011011001001111010000000000000000
000000100000000001110000001111011110010111100000000000
000000000000000000100010101001001001001011100000000000
000000000100000001000110001001011001000110100000000100
000000000000000001000100000001111101001111110000000000
000000000000000101000111010011011011010111100000000000
000000000000000000000010010111011011001011100000000000

.ramb_tile 6 17
000000000001000000000000011000011100000000
000000010000000000000010101101000000000000
111010000000000000000000000000011110000000
100000000100000000000000000101000000000000
010000000000001001000000000000011100000000
010000000000100011100000000101000000000000
000010000000001000000010001000011110000000
000000000000000011000000001011000000000000
000000000000000000000111110000011100000000
000000001010000000000111011011000000000000
000000000000001101100010010000011110000000
000000001010001011000011001011000000000000
000000100000000000000000001000011100000000
000000000010000000000000001011000000000000
110000000000000101100000001000011110000000
010000000000000000000000000101000000000000

.logic_tile 7 17
000000000010001011100111110101111010010111100000000000
000000000000001011100011011001011110001011100000000000
000000000000011000000110001011111101001000000000000000
000001000000100011000010100111101111101000000000000100
000000000000011111100111100001001010010111100000000000
000000000000000011000010110011101101001011100000000000
000000000000000111100011101101011110010111100000000000
000000001010000111000111101101111000000111010000000000
000000000000001101000000001111011000100000000000000000
000000000000000011100010110111111000000000000000000010
000000000000000101100110111101011010111111110000000000
000010000100000001000010001011011110101111110000000000
000000000001000001000000010011001011000100000000000000
000000000001010001000010001101011001001100000000000000
000010100001010111000010111101111001000000000000000000
000001100000000001000111000011001011000110100000000000

.logic_tile 8 17
000000000000000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000010000000001000000111000011000000001001000000100000
000000000000100111000100000000001000001001000011000110
000000000000000011100110101001011100100000000000000000
000000000000000000000000000111101011000000000000000010
000000100000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000001010111100111101001111110010111100000000000
000000000010100000000100001001011110001011100000000000
000000000000001000000000000111111101000001000000000000
000000000000001011000000000101111011000110000000000000
000000000000110101000111100000001100110000000000000001
000000000000110000000110000000001000110000000001100000

.logic_tile 9 17
100000000001010101000000000000001101101111000000100000
000000000000100000000010101111001000011111000000000000
011000000000000000000010100101001000000010000000000000
100000000000001101000010101101111000000000000000000000
000000000000000000000010110101000000010110100100000000
000000000000000000000010000000100000010110101000000000
000000000000000101000000001001111011000010000000000000
000001000000000101000000000101101001000000000000000000
000001000000000001100000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001100000000101000000000111101101100000000000000000
000011100000000000000000000000011000100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011100000000000000010000000000000000000000000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000001101001110010000100010000010
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000

.logic_tile 11 17
000000100000000001100000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
111000000000000000000000000000011100001100111100000000
100000001010010000000000000000001000110011000000000000
010000100000000000000011100111001000001100111100000000
110000000000000000000100000000100000110011000000000000
000000000100000001100000000111001000001100110100000000
000010000000000000000000000000100000110011000000000000
000000000001010000000000000000000001001111000100000000
000000000000000000000010010000001100001111000000000000
000001000010001000000000000011101110000000000010000000
000010100000000001000000001111011000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010011000000000000000000000011000000010110100000000000
110000000100000000000000000000100000010110100000000000

.logic_tile 12 17
000001000000100000000010100011100000000000001000000000
000000100001010000000100000000101010000000000000001000
000000000000000111100000000111100000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000111100110100001100001000000001000000000
000000000000001101100000000000101100000000000000000000
000000000000000011100111000101100001000000001000000000
000000100000000000000000000000001110000000000000000000
000000000000000111000010100101100000000000001000000000
000000000000010000100000000000101111000000000000000000
000000000000000111100111000001100000000000001000000000
000000000000000000000111100000001111000000000000000000
000000000000000011100111000101100000000000001000000000
000000000000010000100000000000001100000000000000000000

.logic_tile 13 17
000000000000000000000010100001100000000000001000000000
000000000100000000000110110000000000000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000000000100010110000000000000000000000000000
000000000000100101000000000001000000000000001000000000
000000000000010000100000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 14 17
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000101010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000001000111100000000000011110000000
000000010000100000100000001101000000000000
111000000000000000000111011000011100000000
100000000000000000000111100101000000000000
110000000000000000000011101000011110000000
110000001010000000000011101011000000000000
000000000000001111100000001000011100000000
000000000000001111100000001001000000000000
000000000000000000000000001000011110000000
000000000100000000000000001001000000000000
000000001100000000000000010000011100000000
000000000000001101000011011101000000000000
000000000000000000000111101000011110000000
000000000000000000000100000101000000000000
110000000000000011100000000000011100000000
110000000000001101100000000001000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000001000000111010000011010000100000110000001
000000000000001011000011000000000000000000000000000000
111000000000000011100000000011111111000010000000000000
100000000000001001100000000101111000000000000000000000
010000001110000101000010000011100000101001010000000000
100000000000000001000010100101100000000000000000000000
000000000000000000000000000000011000101000000000000000
000000000000000101000010101001000000010100000000000000
000000000000000000000010000011000000100000010000000000
000000000000000000000000000000101001100000010000000000
000000000000011111100010000011101111000010100000000000
000000000000000001100011110111011100000010000000000000
000000000000000000000110000101000000100000010000000000
000000000000001111000000001101101000000000000000000000
000000000000000000000111000000000001000000100100000001
000000000000000000000000000000001011000000000010100001

.logic_tile 5 18
000000000000000000000010011111111011010100000000000000
000000000000000000000111001011001111000100000000000000
111010000000010101000000000000001000101000000000000000
100000000000000101000000001011010000010100000000000000
010000000000000001100010100000000000000000000110000000
100000000000000001000000001101000000000010000010000100
000010000000000101100010100011011011100000000000000000
000000000110001101000000000111111000000000000010000000
000000001100001001000010000011100000101001010000000000
000000000000000001100010001111100000000000000000000000
000000000000100011100110000101011100010000100000000000
000000001011001101100110011001001010000000100000000000
000000000000001000000110100011011101000000010000000000
000000000000001011000000000011001010010000100010000000
000000000000001000000111000000011000000100000100000001
000000000000000001000100000000000000000000000010100000

.ramt_tile 6 18
000100000000001111000010010101011000000000
000100001000000111100011110011100000000000
111001000000011001100011111111011010000000
100010100000101111100111011001000000000000
010010100000000111100111111011111000000000
010000000000001111000011100111100000000000
000010100000011001100000000011111010000000
000000000000100111100011110101000000000000
000000000000001000000000001101111000000000
000000000000100111000000001001100000000000
000001000000000000000011100101011010000000
000000000000001001000000001001100000000000
000000000000000111000000000001011000000000
000000000000000000000000000101000000000000
010010100000000001000000001001011010000000
010001000000000000000000000101000000000000

.logic_tile 7 18
000000100000000001100111101001011000000000000000000000
000001000000000111100010000011011010100000000000000001
000000000000001011100010000001111111000000100000000000
000000000000000011000100000111011011000000110000000000
000000000000000111100011110111111000010111100000000000
000000000000000101100111010001101011001011100000000000
000000000000000000000000000001001110000110100000000000
000000000000000000000010001001101111001111110000000000
000000000001000001100000000101011100101000000000000000
000000000000100000000000000000100000101000000010000000
000000000000000011100000001101011100111111100000000000
000000001100000001100000001001001000111111110000000100
000010100001010011100110000000000000000000000000000000
000001000000100001100010000000000000000000000000000000
000000000000000000000010110000001110100000000000000000
000000000000000000000011100101011100010000000010000000

.logic_tile 8 18
100000000001000000000011100000000000000000000000000000
000010000110001111000110000000000000000000000000000000
011000000001000000000000000101100000000000000100000000
100000001110001101000010100000000000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001100111000001001010010111100000000000
000000000000000000100100000011111110000111010000000000
000000000000000011000111100000000000000000000000000000
000000001110100000000100000000000000000000000000000000
000000000000100011100000010000011010110000000000000000
000000000000010000000010100000011001110000000000000000
000000000000000000000000011011101110000001000000000000
000000000100000001000011011011011000000110000000000000
000000100001010000000000011001111000100000000000000001
000000000000000000000010001111011101000000000000000000

.logic_tile 9 18
000000000010001101100111100111011110000001000000000000
000010100000001011000100000001101100000000000000000000
111000000110000000000000001000001010000000010000100000
100000000000000000000000000111001111000000100001000010
000010000000000111000000000000000000000000000000000000
000000000110001111100000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000101000000000000001001111000001110100000000
000000000000000101000011100000001100000001110000000000
000000000000001000000000001111001110000110100000000000
000000000000000001000000000101011010001111110000000000
000000000001001011100111000111101001010111100000000000
000000000000000001100010101011111011000111010000000000
000000100000001000000000010000000000000000000000000000
000000101010000101000011010000000000000000000000000000

.logic_tile 10 18
000000000000001101000110000001001111001000000000000000
000000000000001011000010111111111001000000000000000000
000001001110000111100000010000000000000000000000000000
000000000000010000100011100000000000000000000000000000
000000000000101001000011110111101100100000000000000000
000000000001010101000010000001111011000000000000000000
000000000010011011100010000111101011100000000000000000
000000000000011011000011100000101010100000000000000000
000000000000001011100011000001001000101000000000000000
000000000000000001100000000000010000101000000000000000
000001000010010000000000000000011010001000000000000000
000000100001010000000000000101011100000100000010000000
000000000000000000000010010000011000000000010010000000
000000001010000000000010110011001001000000100000000010
000001000110100000000110000000011011100000000000000000
000000000000010000000010001101001011010000000000000000

.logic_tile 11 18
000000000000000101000000000101100000000000001000000000
000000000000000001100010000000101010000000000000001000
000000000000000101000010100101001000001100111000000000
000000000000000000100000000000101000110011000010000000
000000000000000001000010100011001000001100111000000000
000000000000001101100100000000101110110011000010000000
000000000000000000000000000011101000001100111000000000
000010100000000000000011110000101110110011000000000000
000000000000000000000110110111101000001100111000000000
000000000000000000000011000000001000110011000010000000
000000000100000000000000010001001001001100111000000000
000000000100000000000010100000101001110011000010000000
000001000000101011100111000001101000001100111010000000
000000101100011011000100000000001101110011000000000000
000000000000001000000000000111001000001100110000000000
000000000001010101000000000000101010110011000000000000

.logic_tile 12 18
000000000000000000000110100111000000000000001000000000
000000000000100000000000000000101111000000000000010000
000000000110000000000110100011100000000000001000000000
000000000000001101000010010000001100000000000000000000
000000000000000000000010101101001001011100000000000000
000000001100001001000110111011001001111100000000000000
000000000000100000000000000000000000010110100000000000
000010000000000000000000001101000000101001010000000000
000000000000000111000010110000000001001111000000000000
000001000000000000100010000000001000001111000000000000
000001001010001000000000000000001100010111000000000000
000010000001010011000010111001011101101011000000000000
000000000000000000000111110000000000001111000000000000
000000000000000000000011010000001011001111000000000000
000000000110100000000010100111101101001110100000000000
000010100000010000000000000000111001001110100000000000

.logic_tile 13 18
000000000000000101000000010000001000111100001000000000
000010100000000000100010100000000000111100000000010000
000000000000000000000000000001001100010111110000000000
000000000000000000000000000001110000000001010000000000
000000000000000000000000000111011010010011100000000000
000000000000001111000010110000001001010011100000000000
000001000000000101000000001001000000000110000000000000
000000000100001101100010110111101011101111010000000000
000000000000000000000110100000001111000111010000000000
000000000000010000000011111001011010001011100000000000
000000000000000000000000010011101000010110100000000000
000010100000000000000010101011110000101010100000000000
000000000000001000000000010101011010000010100000000000
000000000000000111000011101001010000010111110000000000
000001000101010000000010100111100000010110100010000000
000010100000001111000000000000100000010110100000000000

.logic_tile 14 18
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000010100000001100000011110000000000
000010000000000000000110110000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000001001001000000000000000000000000000000000000000000
000000000000000000000110101101101100001100110000000000
000000000000000000000000000011100000110011000000000000
000000000000001000000000010000000000000000000000000000
000010101000001011000011010000000000000000000000000000
000000001000100011100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000001000011001001100110000000000
000000000000000000000000001001011110110011000000000000
000000000000100011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000001100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000111010111000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100001110000000000000101001111111111100000000000
000000101010010000000000000000001001111111100000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000001000000000000000000011000001000000000000000
000000100000000000000000000101011110000100000010000000

.ramt_tile 19 18
000000000000000001000111110101111010000000
000000000000000000100011010111100000000000
111001000001001111100111101011111000000001
100000000100000101000100001001100000000000
110000100000001111000011101111111010100000
110001000000011111000000001101000000000000
000010101111001111000011100011011000100000
000000000000100101100011100111100000000000
000000000001010000000000000001111010100000
000000000000000000000011100101000000000000
000010100000000000000000000101111000000000
000000001000001111000011100001000000010000
000000000000111001000011100001011010100000
000000000000001011000100001001100000000000
110000000000001000000000000101011000000000
010000000000001011000000000101100000000100

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000001001100000001100000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
111000000000001001100011110000011101110000000000000000
100000000000001011000011000000011010110000000000000000
010001000000000101000110000001001110100000000000000000
100000100000000101000010101101011010000000000000100010
000000000000000000000111001001101001000000000000000000
000000000000001101000110100001111001000010000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000011111111010000010000000000000
000000000000000000000010101111011010000000000000000000
000001000000000000000000010101000000000000000110000101
000000100000000000000010100000100000000001000010000000
000000000000000001000000000000011000110000000000000001
000000000000000000100010010000001011110000000000000000

.logic_tile 5 19
000000000000000101000011100101011001000000000000000000
000000000000011001100010100001101000000110100000000000
000000000000001111100010111111000000101001010000000001
000000000000001001000011111111000000000000000000000000
000000000000100001000111001011111000000010000000000000
000000000001010001000111110111111111000000000000000000
000000000000000101000110001101111011100000000000000000
000000000000000001000010111101101110000000000010000000
000000000000001000000010000011101111010111100000000000
000000001010000001000000000101001101001011100000000000
000000000000010001000110001001111111000110100000000000
000000001010000000000111101001111010001111110000000000
000001000000001111000011100001001010000010000000000000
000010100000001001000100001101001001000000000000000000
000000000000000111100010010011001000000000010000000000
000000000000001001000010011001011101100000010000000000

.ramb_tile 6 19
000100000000000000000000011000011000000000
000110110000000000000011011101000000000000
111000000001011001100000011000011010000000
100000001100001011100011001101000000000000
010000000000001001000011100000011000000000
110000000000001011000000000101000000000000
000000000000010001100010010000011010000000
000000000110001001100111101011000000000000
000000000100000000000010000000011000000000
000000000000000000000100001001000000000000
000010000001000000000000001000011010000000
000001000000100000000000000101000000000000
000000000000000000000000001000011000000000
000000000000000000000000001001000000000000
010000000000000000000000000000011010000000
010000001110000000000000000101000000000000

.logic_tile 7 19
000000001000000000000000011001100001001001000000000000
000000000000000000000011001001101011010110100000000000
000000000000000000000011111101101110010111100000000000
000000000100000000000010000011011101001011100000000000
000000000000000000000000001101111111010111100010000000
000000000000000000000000000011111011001011100000000000
000011000000000111100111000000000000000000000000000000
000001001100000000000011100000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111100010100000000000000000000000000000
000000001100000001100000000000000000000000000000000000
000000000100000001100010101011111111000110100000000000
000000000000000000000100001111001110001111110000000000
000000000000001001000010101001001110001000000000000000
000000000000000111000111101011101100010100000000000001

.logic_tile 8 19
000000000000001111000111010111001011000000010000000000
000000000000000111000110000011011110100000010000000010
000010000000001101000111101111011010100000000000000100
000000000000000111000111111111001010000000000000000000
000000000000001000000111010111111100000110100000000000
000000000000000101000010111111011000001111110000000000
000000000000000001100000010101011101000001000000100000
000000000000000000000011110001111110000001010000000000
000001000000011111100000011011011000000000010000000000
000010000101101111000011010011001001000000000000000000
000010100000000001000011111111101100010000000000000000
000000000000001001000111010111111001110000000000000000
000000000000000011000010001101111001010111100000000000
000000000000000101000000000001111001001011100000000000
000000000000001011100010011000000001100000010000000000
000001000001001111100010000011001110010000100000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000010101001111111000001010000000101
000000000000000000000100001001011000010001010000100010
000000000010000101000000001000000001001001000000100100
000000000000001101100011100001001111000110000000000010
000000000000000101000000000111100000010000100000000000
000000000000000000100000000000001010010000100000000100
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001001001000000000000
000000000000000000000000000001101001000000000011000000
000000100000010000000000010000000000000000000000000000
000001000000000001000011010000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000010
111000000000000000000000000101000000001100110110000000
100000000000000000000000000011000000110011000010000011
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010001000000000000000000001001111000000000000
000010000000001011000000000000001111001111000000000010
000000001100100111100000010011111111100010000000000000
000000000001010000000010100101011100000100010000000000
000000000010001001000000010000011100000011110000000000
000000000000000101000010100000010000000011110000000010
000010000000000000000111000101111110100100000000000000
000001000000000000000000000000001101100100000000000000
000000000000011000000110100000000000000000000000000000
000000000001000001000010100000000000000000000000000000

.logic_tile 12 19
100000000000000000000110000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001000000000000001100000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
010000000000000000000010010101001000001100111100000000
110000000000000000000110000000100000110011000010000000
000000000000000000000110000000001000001100111100000011
000000000000000000000010110000001001110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000010000100
000000000001011000000000010000001001001100111100000000
000000000000000001000010000000001000110011000010100100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000000000101101000001100111100000100
000000000001000000000000000000100000110011000000000000

.logic_tile 13 19
000000000000000000000111100001000001000000001000000000
000000001100000000000100000000101101000000000000001000
000000000000001101100000010111101001001100111000000000
000000000000000101000010100000101111110011000000000000
000000000000000001100110110101001000001100111000000000
000000100000000000100010100000101111110011000000000000
000000000000000000000110100101001001001100111000000000
000000000000001101000000000000101010110011000000000000
000000000000000101100000000011001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000010110101001001001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000000000110100111101001001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000001000000010101101101000110011000000000000
000000100000000101000110111011100000001100110000000000

.logic_tile 14 19
100000000000000111000000000001000000000000000010000000
000000000000000000000010110011000000101001010010000001
001000000000000000000000000000011000000011110000000000
000000000000001101000000000000000000000011110000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000010110000100000010110100000000000
000000000000001000000000010000011010000011110000000000
000000000000001001000011000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000110000111100000000000000110000000
000000000000000000000110110000100000000001000000100001

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 19
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 18 19
000100000000000000000000001000011100101111110000000000
000000000000000000000000000101011111011111110010000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111000000011101001000000000000000
000000000110000000000000001111011010000100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000001010000000000001000001010000000
000000010000000000000000000011000000000000
111010100000000000000000010000011010000000
100000000000100111000011011011000000000000
110000000000001000000000001000001010000000
010000000000000101000000001001000000000000
000001000000000111100011100000011010000000
000000001010000000000000000111000000000000
000010000000000000000011100000001010000000
000000000000000000000111100111000000000000
000000000000001000000000001000011010000000
000100000000001011000000001111000000000000
000000100001000001000000001000001010000000
000001000000100111000000001101000000000000
010000100000000000000000011000011010000000
010000001000100001000011010111000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000001000000011100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001101111111000010000000000000
000000000000000000000000000111111000000000000000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000001001000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 20
000000000000000011100010010101100001001001000000000000
000000000000000000000111011101101110101001010010000000
111000000000001101000000000000011010000100000110000001
100000000000001011000010110000000000000000000010000000
010000000000001011100010100101101010100000000000000000
100000000000001111100110111111011010000000000000000010
000000000000001101100110011101101100100000000000000000
000000000000000001000011010001111101000000000000000000
000000001101001000000010011111001010010111100000000000
000001000000100011000011010001101001001011100000000000
000000000000001000000000000011111010101000000000000000
000000000000000011000000000000000000101000000001000000
000001000000000001100110010111001001000001000000000000
000010100000000011000011000111011001001001000000000000
000000000000000001000000000101001101010111100000000000
000000000000000001000000000001101110001011100000000000

.ramt_tile 6 20
000000101110000000000000000111001010000000
000001000010000000000010001111010000000000
111000000000001000000011111101111110000000
100000000000000111000011100101110000001000
110000000000000001000000001001101010000010
010000000000000001000010001001110000000000
000000000000000111100111001011111110000000
000000000000000001100110001101010000000000
000000000000001000000000001011101010000000
000010000000000011000011110001110000000100
000000000000000000000111000011011110000100
000000001000000001000000000101010000000000
000000000000000000000011110111001010000010
000010000000100001000011010101110000000000
010000000000000000000111101001011110000000
110000000000000001000000000111110000000000

.logic_tile 7 20
000000000000001000000111111101001100010111100000000000
000000000000000001000110000111111101000111010000000000
000000000000101000000010110101001100010111100000000000
000000000100001111000111101001101100001011100000000000
000000000000000001100010001111111100100000000000000000
000000000000000000000010000101111000000000000000000000
000000000000001001100000000000000000000000000000000000
000000001011000111000000000000000000000000000000000000
000000000000001111100010000011101110100000000000000000
000000000000001011100011110101001001000000000000100000
000010100001000101100010001001111001010111100000000000
000001000000100000100110001001101010001011100000000000
000010000000000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010111000000010011101110101000000000000000
000000001010000000000010110000100000101000000000000001

.logic_tile 8 20
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000001000001010000000100000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011011000100000000000000
000000000000000101000000000011111110001100000000000000

.logic_tile 9 20
000000000000010000000111100011101100001001010000000000
000001000000100000000100001011001111000000000000000000
000000000010000000000000000000000000100000010000000001
000000000000000000000000001011001011010000100000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000011100010100000000000000000000000000000
000000000000000011100110110000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100001001101000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000011011100010111100000000000
000000000000000000000000001011001001001011100001000000

.logic_tile 10 20
000000000000001000000110000111100000000000000000000000
000000000000001111000000001011001000001001000000000000
111010100000000000000010100000000001100000010000000000
100000000000001111000100001001001011010000100000000000
010000000000000001100010001000000001000110000000000000
110000000000000000000000000111001011001001000010000000
000001000000000000000010100101111110000001010000000000
000010000000000000000110110000100000000001010000000000
000000000000001001000000001000000000000110000000000000
000000000000000001000011110011001101001001000000000000
000000000000100000000000001111011111001100110100000000
000000000000011111000000001101001001001100010000000000
000000000000000011100000000000001100001111110000000010
000000000000100000100000000000001010001111110001000000
010000000000000001100000000011011111001100010000000000
010000000000001111000000000000001001001100010010100000

.logic_tile 11 20
000000000001100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000

.logic_tile 12 20
100000000000001000000000000000001000001100111110000000
000001001000100001000000000000001000110011000000010000
001000000000000000000000010111001000001100110110000000
000000000001010000000010000000000000110011000000000000
010000000000000000000011100000000000010110100000100000
110000000000000000000100000111000000101001010000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000100000
000000000000001001100000000111000001001100110100000100
000000000000000111000000000000001001110011000000100000
000000000000000000000000000000000000001111000000000000
000000100001000000000000000000001100001111000000000000

.logic_tile 13 20
000100000000001000000000001011111111110011000000100000
000000000000000101000000001111111101000000000000000000
111000001010000000000110010000000000000000000000000000
100000100000001101000110000000000000000000000000000000
110010001110000101100000001011101100110011000000000000
010001000000001101000000000111011111000000000000000000
000000000000100001100000010001111011100000000000100000
000000000001010000000010011111101001000100000000000000
000000000000010101000110000000000000001111000000000000
000000000000000000000111110000001111001111000000000000
000000000100100101100110010001001010110011000000000000
000000100001000000000110010111001100000000000000000000
000000000000000000000110110000011010000100000100000100
000000000000000101000010000000010000000000000010100010
000000001010000001100110110001100000101001010000000000
000000000000000000100010100101000000000000000010100010

.logic_tile 14 20
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001001000000000000001000
111001000000000001100000010011000000000000001000000000
100010000000000000000010100000100000000000000000000000
010000000001110000000011110101001000001100111100000001
110000001100000000000010000000100000110011000001100001
000000000000101000000110010000001000001100111100000000
000000000001000001000010000000001101110011000001100001
000000000001000000000110000101101000001100111110000001
000000000000100000000011100000000000110011000000000001
000000000000000000000000000000001001001100111110000001
000000000000010000000000000000001000110011000000100001
000000000000000000000000000101101000001100111100000001
000000000000000000000000000000100000110011000001000011
000000000000100000000000000101101000001100111100000000
000000000001000000000000000000100000110011000001000011

.logic_tile 15 20
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramt_tile 19 20
000010000000000011100000011011101110000000
000001000000000000000011111011000000000000
111000000000001111100000000001101100001000
100000001010000111100011100001100000000000
010000000000001000000000001101101110000000
010000000000001011000000001111000000010000
000000000000011001000011100101101100100000
000001001010001011000000000101100000000000
000000000000001000000111001001101110000000
000000000000001001000100000111000000010000
000000100000110111000000001111001100000000
000000000101010000000010001111000000010000
000010000000001011100011101011001110000001
000001000000001001100010000101100000000000
010000000001010011100010000111001100000000
010000001000000000100011101111100000010000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000001000001101000000010000000000
000000000000000000000000000101001000000000100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000101000011110101000001100000010000000000
000000000000000000000010100000101111100000010000000000
111000000000000011100000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000001000011101001000001001001000000000000
100000000000000000000111100011001101010110100000000000
000010100000000011100000010000001000000100000100000000
000000000000001101000011000000010000000000000000100100
000000000001001001000000000011011001010111100000000000
000000000000001011100000000101001111000111010000000000
000000000000001000000000000101011011000110100000000000
000000000000000001000010101001101111001111110000000010
000000000001000001000000000000011010110000000000000000
000000000000000000000000000000001110110000000000000000
000000000000000000000111001011011000000001010000000000
000000000000000000000010001101010000000000000000000000

.ramb_tile 6 21
000000000001000000000000001000001100000000
000000010000000000000000001101000000000000
111000000000000000000111010000001110000000
100000000000000000000011010101000000000000
110000000000001001000000000000001100000000
010000001000000011100000000101000000000000
000000000000000000000010000000001110000000
000000000000000001000000001011000000000000
000001000001011101100010000000001100000000
000000100000001011000011100011000000000000
000000000001010000000000001000001110000000
000000000100000000000000000101000000000000
000010000000000101100000001000001100000000
000000001000000000000000001001000000000000
110000000000000111000000001000001110000000
110000000000000000000000001001000000000000

.logic_tile 7 21
000000000000000000010000010000000000000000000000000000
000000000010000000000011000000000000000000000000000000
111010100000001000000000000011001000111111110000000001
100000000000000001000000001101011101011111110000000000
010000000001000000000111100000000000000000000000000000
100000000000000000000111100000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000010000000000010001111100000101001010000000000
000000000000000001000000001101000000000000000000000000
000010100000000011100000000001001100001000000000000000
000000001110000000000000001011101011000000000000100000
000000000000000101000000000011111110010111100000000000
000000000000000000100000001101011110000111010000000010
000000000000010000000000010001100000000000000110000001
000000001010000001000011000000000000000001000000100000

.logic_tile 8 21
000001000000000000000000010000001010101000000000000000
000000100000000000000011110111010000010100000000000000
111000000000000111000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110010111011101000110100000000000
100000000000000000000011001101111011001111110000000000
000000000000000000000110100011000000000000000100000000
000000000000000000000000000000000000000001000001000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000011101011101011000110100000000000
000000000000000000000010011001111000001111110000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000001000011100000001001011111010111100000000000
000000000000100001100011101111101110000111010000000000

.logic_tile 9 21
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101000101000000000000000
000000000000000000000000000000110000101000000000000000
000000000000000000000000000000011010110000000000000000
000000000000000000000000000000001010110000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100110010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
110000000000000000000000000000011111110000000000000000
110000000000000000000000000000001001110000000000000000
000000000110000101000110000101100001100000010000000000
000000000000000000000000000000001001100000010011000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011011111000001000000000000000000
000000000000000111000010000111001111010000100000000000
000000000110000111000011101101111010101101010100000000
000010100000001101100100000001011111010111110000100000

.logic_tile 11 21
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000001100100000000000000000000001000000001000000000
000000000001000000000000000000001110000000000000001000
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000010000000001000000001000000000
000000000001010000000010000000001001000000000000000000
000001000000001000000010100000000000000000001000000000
000010100000000101000000000000001111000000000000000000
000000001000100101100000000011001000010100000000000000
000000000000010000000000001111000000111100000000000000
000000000000100001000110100111000000010110100000000000
000000000001000000100010100000100000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000

.logic_tile 13 21
000000000000000101000010100001011011000010000000000000
000000000000000000100100000101101001000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000000000001001111000000000000
000000000000001101100000000000001010001111000000000000
000000000000000000000000000001100001001001000010000000
000010100000000000000000000000001010001001000000000000
000000000000000000000000000000000000001111000000000000
000000000001010000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000001000000000000000001000001100111100000000
000000000001010001000011110000001000110011000010110001
111000000110000000000000000000001000001100110100000000
100000000000000000000000000011000000110011000001100001
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000001100000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 18 21
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000100000010000000001
000000101010000000000010011101001101010000100000000000
000000000000000000000000000101001100010111110000000000
000000000000000000000000000000110000010111110000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000001000000000001000011000000000
000000010110001111000000000001000000000000
111000000000001101100111101000011010000000
100000000010101011000100000101000000000000
110000000000000000000111101000011000000000
010000000000000111000100001011000000000000
000000000000001101100000010000011010000000
000001000000001111000011010101000000000000
000000000000000000000000000000011000000000
000000000100000000000011111101000000000000
000000000000000000000000001000011010000000
000000000000000000000011101101000000000000
000000000000010000000000000000011000000000
000000001010000000000000000001000000000000
110000000000000011100000001000011010000000
110000000000000000100000001001000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000010100000011010101000000000000000
000000000000000101000000001011000000010100000000000010
111000000000000001000010100000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000101000010100000001100110000000000000000
100000000000001001100000000000011011110000000000100000
000000000000001000000000001001001010000010100010000000
000000000000000011000000000001001001000010000000000000
000000000000000000000010010000011000000100000100000001
000001000000000000000110010000010000000000000000100000
000000000000000000000000000111011101010111100000000000
000000000000001001000000000101101110000111010000100000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001000000001100000010000000000
000000000000000001000000000101001001010000100000000001

.ramt_tile 6 22
000001100000001111000000011101111110000000
000000000000000111100011000001010000000000
111000000000001011100111111001101010000000
100000000000001111000111011001100000000000
110000000000000001100111100111111110000010
110000000110000000100011110111010000000000
000000000001000111100011111001001010000001
000000001010101111000111110001000000000000
000010000000000000000000001101011110000000
000000000010000000000000001011110000000100
000000000000000000000000000101101010000000
000000000000000000000010001111100000000001
000000000000010001000010000001011110000000
000000000010000000000110001001010000000000
010000000000000000000000001101001010000000
110000000000001001000011111101100000100000

.logic_tile 7 22
000000000000010000000000000000001111110000000000000000
000000000000000000000000000000001000110000000010000000
000000000000000111100010100111100001100000010000000000
000000000000000101000010010000101001100000010000000010
000000000010000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000101100000000000000111000101100001100000010000000000
000001000000000000000100000000101001100000010000000010
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000000111001101011000000110100000000000
000000000000000000000000000001111011001111110000000010

.logic_tile 8 22
000000000000000000000000000011011110010111100000000000
000000000000000000000000000101001011000111010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111100111100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 9 22
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001010000000000000001000
111000000000000000000000000111011010001100111100000000
100000100000000000000000000000000000110011000000000000
110010000000000000000000000111001000001100111100000000
110001000000000000000000000000100000110011000000000000
000000000000000001100000000000001000001100110100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000011001111000100000000000000
000000000010000000000000000111111010000000000000100010
000000000000001000000000000101100000010110100100000000
000000100000000001000000000000000000010110100000000000
000000000000000001100111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
010000100001000000000000000000000000000000000000000000

.logic_tile 10 22
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000111100000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
100000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001001000001000001100000010101011000001100111100000000
000000100001110000000010000000010000110011000000000000
010010001100000001100111110101001000001100111100000000
110000000000000000000110000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000010000000000000000000000110011000000000000
000001000000001001100000000000000001001111000000000000
000010000000001011100000000000001111001111000000000000
000100000000000000000000000001100000000000000100000000
000100000000000000000000000000000000000001000000000000
110000000000100000000011111000011110111101010000000000
010010000110000000000010000011010000111110100010000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.logic_tile 15 22
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 22
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000010000100000000000111001001001010000001010000000000
000000000100010000000100000111110000000000000000000001
000001001100100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000001001001010111110100000000000
000000000110010000000010000111110000111111110000000001
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000011010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.ramt_tile 19 22
000000100000001000000111101101111100000000
000001000000000011000111101111000000000000
111000000000000011000111110011111110100000
100000001000000000000011001001100000000000
010000000000001111000000010001111100000000
010000000000001111000011110101100000010000
000000000000011011100011100011011110000000
000000000000000111100111100111100000010000
000000000100000000000000001101011100000000
000000000000000000000011100101000000010000
000000100001000001100000001001011110000000
000001000000001111100011101101000000000001
000010000001011000000000001101011100000000
000000000000001011000000001001100000001000
110001000000000001100011101101111110100000
010000101000100000100100000001100000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000001101111010000110100000000000
000000000000000000000000001111011111001111110000100000
000000000000000000000000001000000001100000010000000000
000000000000000101000000000101001101010000100000000000
000000000000000000000010001101101100010111100000100000
000000000000000000000100000001111011001011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 6 23
000000000000001111100000011000001110000000
000000010000001011100011000111000000000000
111010100000010000000000000000001100000000
100000000000100000000000000001000000000000
110000100000000001000000000000001110000000
110000000000000000000000000101000000000000
000000000001001111000000000000001100000000
000000001100100011000000001011000000000000
000000000000001000000010000000001110000000
000000000000000101000100000001000000000000
000010100001000001000000001000001100000000
000000000000100000000000000011000000000000
000010100001011000000010000000001110000000
000000000000000101000100001001000000000000
010010100000000001000000001000001100000000
110000000000000000000000000101000000000000

.logic_tile 7 23
000000000001010000010000000101101011011111110000000000
000000000000000000000000000000101101011111110000100000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000001011100000100000010000000000
000000000000000000000000001101101010000000000000100000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000001110000000
000000010000000111000000000001010000000000
111000100000011000000000001000001100000000
100001000000001011000011101011010000000000
110000000000000000000000001000001110000000
110000000000000000000000001001010000000000
000000000000000011100000000000001100000000
000000001000000000100000000111010000000000
000010101111000000000011110000001110000000
000000001000100000000010010111010000000000
000000000000000000000011100000001100000000
000001000010100000000100001011010000000000
000000000000000001000111111000001110000000
000000000000000111000110010001010000000000
010000000000000000000000001000001100000000
110001000000100000000010001111010000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000010100000000000000111101111001010000000
000000000000000000000010001111000000000000
111000000000001111000000001011111010100000
100000001100001111100011111101000000000000
010000000001001001000010010111101010000000
110000000000101001000011100111000000001000
000000000000000001000000001111111010000000
000000000000000000000010000001000000000001
000010100001000000000010001001001010000000
000000000000001001000000001001100000000001
000000000000000000000000000011011010000001
000000000000000001000000001011000000000000
000000100001000001000000000101001010000000
000001000000100001100010000101100000000100
010000000001010001000111000001011010000000
010000000000100001000100001111100000100000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 13 24
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000011000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000011000000100000100100000
000000000000000000000000000000010000000000000000100000
111000001000000000000111000011000000000000000100100000
100000000000000000000100000000100000000001000000100000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001111000000000001100000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000010100000000111100000001111111000000000
000001000000000000000000001011100000000000
111000000000001011100000001111111010000000
100000000000001111100000000101000000001000
010001000000001000000011101111011000100000
110010100000001011000100000011100000000000
000000000000001011100111000111011010100000
000000000000000011100010000101100000000000
000000000000000000000111001001011000000000
000000000000000000000010001101000000010000
000010000000000001000000001111011010100000
000000000000000001000010001101000000000000
000001000000000011100010100011011000100000
000000000000000000100110111011100000000000
010000000001010101000111001111111010000000
010000000100000000100010110011100000010000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000100000000000000000010000001110000000
000001010000000000000011011101010000000000
111000000000000000000111000000001100000000
100000000000000000000000000101010000000000
010010000000001000000010001000001110000000
010000000000001011000000001011010000000000
000000000000000000000000000000001100000000
000000000110000001000000001011010000000000
000000000000001000000010010000001110000000
000000000000001011000010100011010000000000
000000000000000000000000001000001100000000
000000000000001001000010000101010000000000
000010100000000000000000011000001110000000
000000000000000000000010100111010000000000
110000000000000011100000001000001100000000
010000001010000000000000001001010000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000001000000000010011110000000000000000000000000000
000010000001010000000000000001011110000000000000000001
000000000000100000000000001101101111010000000000000000
000000000001000000000000001101001110110111110000000000
000000000000000000000011100111111001111111110000000000
000010000001010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000001010101100000000000000000000000000000000000
000000000100100000100000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000

.logic_tile 12 25
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001000110000010000001
000000000000000000000000001111001011001001000001100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000010111100000101001010000100001
000000000000000000000011011001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000011011000000001010000100001
000000000000000000000000000000010000000001010000000000
111000000001000000000111100000000000000000000000000000
100000000110100000000100000000000000000000000000000000
010000000000100000000111100000000000000000100101100000
110000000001010000000100000000001101000000000001100010
000000000001000000000000000000011100000100000110100100
000000000000000000000000000000010000000000000001100011
000001000000000011100000000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000000000000000000000001000000000000000000100100110
000000000000000000000010101111000000000010000001100110
000000000000100000000000010111000000000000000100000011
000000000001010000000010100000100000000001000001100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.ramb_tile 19 25
100000000000000000000000001000000000000000
000000010000000000000000000011000000000000
111000000000100000000011101000000000000000
100000000001010000000100001011000000000000
010000000000001000000111111011000000000000
110000000000001111000111001011100000000000
000010000000001000000000011000000000000000
000000001010001011000011110101000000000000
000000000100001000000111010000000000000000
000000000000001011000011000011000000000000
000000100000001000000111010000000000000000
000001000000000011000011001101000000000000
000000000000000000000111000001100000000000
000000000000000000000100001011101111000000
110000000000000011100000000000000001000000
110000000000000000100000000101001011000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000010100000000111000111111001101010000000
000000000000000000100110011101110000000000
111000000000000111100011111111001000000000
100000001100000111100111100101010000001000
110000000000001111000011111101101010000000
110000000000001111000110010001110000000001
000010100000000011100111000101001000000000
000001000000001111000111111011110000001000
000000010000000000000111000001101010000000
000000010000000001000100000101010000000100
000000010000000000000000000011001000000000
000000011010000000000000000001010000000100
000000010001000001000111101001001010001000
000000010000100000100000000101110000000000
110000010000000011100000000001101000000000
110000011110000000000000000101110000000100

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000111001101101100000000000000000000
000000000000100000000000001001111111100000000000000100
000000000000000000000000001001101110111111110010000000
000000000000000000000000001101111101101111110000000100
000000000000010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000100000000010110000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011010000000000010000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000010000000000000000000110100100
000000000000000000000011101011000000000010000001000101
111000000100000000000000000001100000000000000110100100
100000000000011001000000000000000000000001000000000110
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010000000000000000011100000000000000111100001
000000000000000000000000000000000000000001000001100010
000000010000000000000000000000011110000100000110000010
000000010000000000000010100000010000000000000001100010
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.ramt_tile 19 26
000001010000000000000000000000000000000000
000000000000000000000000000101000000000000
001000010000001011100000001000000000000000
000000001010001111100000000001000000000000
110000000000000001000000011011100000000000
110000000000001111000011011111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000010000000000000000011000000000000000
000000010000000000000011010011000000000000
000000010000010011100000000000000000000000
000000011010001111100010000111000000000000
000000010000000000000011101101000000000000
000000010000000001000010001011001101000000
010000010000010000000010010000000001000000
010000010000000000000011001101001111000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000001000000000011000001010000000
000000010100001011000010010111010000000000
111000000000000000000010001000001000000000
100000000000000000000100000111010000000000
110000000000001001000000010000001010000000
010000000000000011000010010101010000000000
000000000000010011100000001000001000000000
000000000000000000000000001001010000000000
000000010000000000000000000000001010000000
000000010000000000000011100001010000000000
000010110000000001000000001000001000000000
000001010000000001000000000011010000000000
000000010000000000000000001000001010000000
000000010000000000000000000101010000000000
110000110001001001000000000000001000000000
010001010000100011000000000101010000000000

.logic_tile 7 27
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 11 27
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000111100000000001000000100100000001
110000000000000000000100000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000001010000100000101000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001000000111100000011000000100000100000000
000000000000000011000000000000000000000000000000000010
010000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000001
000000010000000011000000000000001110000000000000000000

.ramb_tile 19 27
100000000000001011100111111000000000000000
000000010000001011100011000001000000000000
111000000000001011000111011000000000000000
100100000000000011000011001001000000000000
110000001000000000000111001001100000000000
010000000000000000000100001001000000000000
000000100000000011100000001000000000000000
000001000110001111100000000101000000000000
000000010000000000000000000000000000000000
000000010000000000000011100001000000000000
000000010001000011100000000000000000000000
000000010000000000000000001001000000000000
000000010000000000000000000011100000000000
000000010001010001000000001001001011000000
010000110000000000000000000000000000000000
110000010000000000000000000111001000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000011101100000000
000000000000000000000010001111110000000000
111000000000000000000011101001111100000000
100000001100001111000100000101000000001000
110000000000000011100000001111101100000000
010000000000100000000010000111110000000100
000010000000010111000010000011111100000000
000001000000100001100011111101100000001000
000000000000000011100111000001101100000000
000000000000001001000010000101110000000100
000000000000000000000010000001011100000000
000000001110000001000010000011100000000100
000000000000000000000011101101101100000000
000000000000000001000000001101110000000100
010000000000000001000000000011011100000000
110000000000000000100010000111000000000100

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000001011100001100000010000000001
000000000000000000000000000101101001000000000000000000
000000000000000000000000001001111010010111110000000100
000000000000000000000000001011100000111111110010000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100011
000000000000000000000000000000000000000000000011100110
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 15 28
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000010010000000000000000010000000000000000
000001000000000000000011010101000000000000
001000010001100000000000001000000000000000
000001000000100000000000001111000000000000
010000001010000001000011101101100000000000
110000000000000000100000000111000000001000
000000000000000000000000010000000000000000
000000000000001111000011000111000000000000
000000000000000011100000000000000000000000
000000000000001111000000000011000000000000
000000000000000001100000001000000000000000
000000000000001111100000000111000000000000
000000000000000001000000000011100000000000
000000000000000001000000000111001001000100
110000100000000001000000010000000001000000
010001000000001001000011010011001011000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000011000000000
000000010000000000000000001011010000000000
111000000000000000000110001000011010000000
100000000000000000000100000101010000000000
010000000000000000000111110000011000000000
110000000000000001000111010111010000000000
000000000000001000000110001000011010000000
000000000000000011000100000111010000000000
000000000000000000000000000000011000000000
000000000000000000000010001111010000000000
000000000000001000000000000000011010000000
000000000000001011000000000101010000000000
000000000000000001000111001000011000000000
000000000000000000000100000111010000000000
110000000000000011100000000000011010000000
010000000000000001000000001101010000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000011110000100000100000000
000000000000000001000100000000010000000000000001000000

.logic_tile 16 29
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
100000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
100000001100100000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111100001000000000000000100000000
110000000000001111000000000000100000000001000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000101000000000000000100000000
000000000001010111000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
100010000000000000000000001000000000000000
000001010000000000000011100001000000000000
111000000000001000000111101000000000000000
100000000000000011000000001101000000000000
010000000000000000000000011000000000000000
010000000000000000000011100101000000000000
000000000000001111000010000000000000000000
000000000000000111000011100011000000000000
000000000001010011100000001000000000000000
000000000000000000100010000011000000000000
000000100000001000000000000000000000000000
000001000000000011000000000111000000000000
000000001000001000000000000101000001100000
000000000000001011000000001011101011000000
110000000000000011100000001000000001000000
110000000000000000100000001001001010000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000011100000000111011110000000
000000000000000001000000001101010000000000
111000000000000111100111100101001110000010
100000000000000111000000001101010000000000
110000000000000101100011110011111110000000
010000000000000000100011010111110000001000
000000000000000001000010011001001110000000
000000000000001001000111110101010000000001
000000000000000000000000011101111110000000
000000000000000001000011100001110000000100
000000000000000000000010000101101110000000
000000000000000000000100000001010000000001
000000000000000001000111001001111110000000
000000000000001001000000001101010000000100
110000000000000011100000001011001110000000
110000000000000000000010001001010000000001

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001110000011110100000000
100000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000001100000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000010000000011100000000000000000000000
000000000000000000000000000101000000000000
001000010000001000000000001000000000000000
000000000000000111000011001101000000000000
110000000000000001000000001011000000000000
110000000000000000000000001111100000000001
000000000000000000000000011000000000000000
000000000000000000000011010011000000000000
000000000000000011100110011000000000000000
000000000000000000100111001001000000000000
000000000000000001000000001000000000000000
000000000000000000000010000111000000000000
000000000000000000000011101111100000100000
000000000000000000000000001011101101000000
010000000000000000000010000000000000000000
010000000000000001000010010001001100000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000001011000000010
000100000000000000
000000000000000000
000001110000000001
000000000000000110
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
010000000000000000
000100000000000000
000000000000100000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000011000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 16 31
010000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000011010000000000

.io_tile 17 31
010000000000000000
000100000001000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
010000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 21
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 6 3
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 6 7
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008

.ram_data 6 23
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 6 25
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 19 9
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008

.ram_data 6 27
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0000002000200020002000200020002000200020002000200020002000200020
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 19 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 5
1111a8c400ccecc42044aac46640640000004440004440445155d1559955dd51
1111dfb117f922ee02ecaae6066046201111d5dd0cc00cc0ccc00cc00ee04eec
1111ddf717f9bfd975d98ce2046244441111ffd537fb15d9aee004622660e644
999955119dd111dd11dd99f7177146201111fffd1df33df3fff93fd10ee0ee44
1111dff1ff11fd11fd11fd917711df71111139dd3bd51bf5dff51bf53bd539dd
11111ddd3fd1bfd17ff33fd13fd11ddd999155d913fd33553333331113315111
011101dd81ddc9ddefff45dd055501551331ffd5bf519d519d519d519d51ddd5
0001cc8304eb02ed22cda8c504414401001122dd22dd00dd40ddccdd04550055
80007232eec063cd22ccbad42264674188886ee48ee22ee26ce284ea04626664
0101fff91076d99167c99dd5107677711010afef1cf20fe1fed085c914726765
0000eee400ee00cc00cc22ee006622660000e440cc00ee22cc22cea0ee04f555
00002ac4aecceecce0cc00cc006622661111ff31ddf311ff22ee00ee02642244
99997771fd91559977f911ff11773375000022ec0ce2cc227fb115fb11773375
1331f751bf519d511dd9bf51bf51d5510000eecc2ec0cc00d119bb9d33555555
00004cc8ea22c800c000ea22c8004cc80000a000a20082205133d731b751b155
55553311111133112000000000222220111113313311311100442440e688caa0

.ram_data 6 9
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008

.ram_data 6 21
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000080008
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0008000800080008000800080008000800080008000800080008000800080008
0020002000080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008002000200020
0008000800080008000800080008000800080008000800080008000800080008

.ram_data 19 15
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800200020002000200020

.ram_data 6 11
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 19 17
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020

.ram_data 19 23
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800200020
0020002000200020002000200020002000200020002000200008000800080008
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200008000800080008
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020000800080008

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 19 3
111108c600cc00ce00ce006e0026000200000004000004441555155d15511155
1111117f15fb022200aa022a04620066111111dd0cc00cc000cc044004620066
1111177d1731119d119f002e062004441111199511df15fb04ca04c800ee008c
111915dd15d915dd119919911551004411111331113311371335111704aa044e
0111011d011101130113011301110115111119d719d519d519d511dd11551157
00010cc104c9004d00af08c5044104410019009d02fd00ff22ff00ff027504dd
00000cc00cc00cc80cee04cc044404400000044c044004000000000000000000
0000000c00cc04c804c8044a00660224000004c804c804cc04cc044804400440
088810fe008c01cd00cc18d4004401051111113313b91bb11bf717fb17711177
0101111f10fe117f010311bb1076111710100563147209c518d605eb14720147
100018c610ee10ee10ee10ce104410660000022e00a20222002200aa00621177
111115d91ddd1ddd0cc20ce20462046200000002002e00ee00ce00cc00440046
1119119d119b11bb00ae00ee0066004600000cc200ee002e008e08e604620442
0000008c00000000111111111111119d111115dd15d11511000c00cc04400444
0000000400260004119d1137111511151111151b1559115d111511191119111b
55551111111111111113113311331113000000000000000215731157119d1991

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 19
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080020002000200020

.ram_data 6 29
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020

.extra_bit 0 691 335
.sym 5 CLK_CPU$SB_IO_IN_$glb_clk
.sym 8 DE_$glb_ce
.sym 9 fast_counter_$glb_clk
.sym 10 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 11 CLK_PIX_$glb_clk
.sym 12 CLK_FAST
.sym 488 command_data[0]
.sym 7896 HSYNC_SB_LUT4_O_I0[5]
.sym 7903 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 7915 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 8043 HSYNC$SB_IO_OUT
.sym 8044 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 8064 $PACKER_VCC_NET
.sym 8067 $PACKER_VCC_NET
.sym 8184 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 8186 HSYNC_SB_LUT4_O_I1[1]
.sym 8187 HSYNC_SB_LUT4_O_I1[2]
.sym 8196 $PACKER_VCC_NET
.sym 8206 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8343 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8344 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8350 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8358 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8641 DE_SB_LUT4_O_I2[0]
.sym 8787 timings.sy_SB_DFFESR_Q_R
.sym 8941 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9087 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 9225 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 9226 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 9382 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 11035 locked
.sym 11052 locked
.sym 11117 locked
.sym 11788 HSYNC$SB_IO_OUT
.sym 12155 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 12254 VSYNC_SB_LUT4_O_I3
.sym 12269 $PACKER_VCC_NET
.sym 12279 HSYNC$SB_IO_OUT
.sym 12285 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12301 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12310 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12311 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12315 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12318 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 12321 $PACKER_VCC_NET
.sym 12323 HSYNC_SB_LUT4_O_I0[0]
.sym 12326 $PACKER_VCC_NET
.sym 12327 $nextpnr_ICESTORM_LC_23$O
.sym 12329 HSYNC_SB_LUT4_O_I0[0]
.sym 12333 HSYNC_SB_LUT4_O_I0[1]
.sym 12335 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12339 HSYNC_SB_LUT4_O_I0[2]
.sym 12342 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12345 HSYNC_SB_LUT4_O_I0[3]
.sym 12347 $PACKER_VCC_NET
.sym 12348 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 12351 HSYNC_SB_LUT4_O_I0[4]
.sym 12354 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12357 $nextpnr_ICESTORM_LC_24$I3
.sym 12359 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12360 $PACKER_VCC_NET
.sym 12367 $nextpnr_ICESTORM_LC_24$I3
.sym 12380 DE_SB_LUT4_O_I2[1]
.sym 12381 HSYNC_SB_LUT4_O_I0[0]
.sym 12382 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12384 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 12401 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12418 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12424 HSYNC_SB_LUT4_O_I0[5]
.sym 12425 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12428 HSYNC_SB_LUT4_O_I1[1]
.sym 12429 HSYNC_SB_LUT4_O_I1[2]
.sym 12430 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12436 $PACKER_VCC_NET
.sym 12437 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12441 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 12444 $PACKER_VCC_NET
.sym 12446 HSYNC_SB_LUT4_O_I0[0]
.sym 12448 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12449 $PACKER_VCC_NET
.sym 12450 $nextpnr_ICESTORM_LC_21$O
.sym 12452 HSYNC_SB_LUT4_O_I0[0]
.sym 12456 HSYNC_SB_LUT4_O_I3[1]
.sym 12458 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12459 $PACKER_VCC_NET
.sym 12462 HSYNC_SB_LUT4_O_I3[2]
.sym 12464 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12465 $PACKER_VCC_NET
.sym 12468 HSYNC_SB_LUT4_O_I3[3]
.sym 12470 $PACKER_VCC_NET
.sym 12471 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 12474 HSYNC_SB_LUT4_O_I3[4]
.sym 12476 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12480 HSYNC_SB_LUT4_O_I1[3]
.sym 12482 $PACKER_VCC_NET
.sym 12483 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12487 HSYNC_SB_LUT4_O_I0[5]
.sym 12488 HSYNC_SB_LUT4_O_I1[1]
.sym 12489 HSYNC_SB_LUT4_O_I1[2]
.sym 12490 HSYNC_SB_LUT4_O_I1[3]
.sym 12493 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12501 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12503 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12504 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12506 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12507 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 12515 DE_SB_LUT4_O_I2[1]
.sym 12516 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12518 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12526 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 12541 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12553 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12564 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12566 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12575 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12586 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12587 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12588 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12589 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12592 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12593 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12594 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12595 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12629 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12630 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 12641 XPOS[0]
.sym 12647 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 12751 DE_SB_LUT4_O_I2[0]
.sym 12752 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 12753 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12762 $PACKER_VCC_NET
.sym 12763 ram_add[3]
.sym 12870 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12894 DE
.sym 12904 $PACKER_VCC_NET
.sym 12992 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 12993 fb0.0.16.0_RCLKE
.sym 12994 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 12995 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 13004 fb0.0.20.0_RCLKE
.sym 13026 DE
.sym 13121 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 13130 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 13133 address_reg[7]
.sym 13136 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13138 fb0.0.6.0_RCLKE
.sym 13242 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 13244 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 13245 fb0.0.14.0_RCLKE
.sym 13253 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13258 fb0.0.19.0_RCLKE
.sym 13396 $PACKER_VCC_NET
.sym 13496 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13504 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13619 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13625 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 13751 fb0.0.10.0_RCLKE
.sym 15379 VSYNC_SB_LUT4_O_I3
.sym 15492 HSYNC$SB_IO_OUT
.sym 15618 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15863 VSYNC_SB_LUT4_O_I3
.sym 15865 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15871 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 15989 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15997 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 16004 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 16009 $PACKER_VCC_NET
.sym 16017 $PACKER_VCC_NET
.sym 16020 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 16025 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16026 ram_add_SB_LUT4_O_4_I1[0]
.sym 16028 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 16030 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16031 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 16033 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 16035 $nextpnr_ICESTORM_LC_6$O
.sym 16038 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16041 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16043 $PACKER_VCC_NET
.sym 16044 ram_add_SB_LUT4_O_4_I1[0]
.sym 16047 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16049 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 16053 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 16055 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16056 $PACKER_VCC_NET
.sym 16059 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 16061 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 16062 $PACKER_VCC_NET
.sym 16065 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 16067 $PACKER_VCC_NET
.sym 16068 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 16071 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 16073 $PACKER_VCC_NET
.sym 16074 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 16077 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 16080 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 16086 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 16088 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16089 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 16091 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 16092 ram_add_SB_LUT4_O_4_I1[0]
.sym 16098 fb0.0.0.0_RDATA[261]
.sym 16111 fb0.0.16.0_RCLKE
.sym 16113 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 16114 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16120 DE_SB_LUT4_O_I2[1]
.sym 16121 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 16126 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 16130 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16143 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 16159 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 16160 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 16161 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16162 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 16210 XPOS[2]
.sym 16211 XPOS[3]
.sym 16212 XPOS[4]
.sym 16213 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16214 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16215 XPOS[7]
.sym 16230 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 16233 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 16252 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16253 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16255 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16264 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 16265 $PACKER_VCC_NET
.sym 16270 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 16271 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16272 XPOS[7]
.sym 16275 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16277 XPOS[4]
.sym 16278 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16281 $nextpnr_ICESTORM_LC_22$O
.sym 16284 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 16287 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 16289 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16293 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 16295 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16296 $PACKER_VCC_NET
.sym 16300 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 16301 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16302 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16303 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 16307 XPOS[4]
.sym 16312 XPOS[4]
.sym 16313 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16314 XPOS[7]
.sym 16315 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16324 XPOS[7]
.sym 16331 XPOS[8]
.sym 16332 XPOS[9]
.sym 16333 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16334 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16336 XPOS[1]
.sym 16337 XPOS[0]
.sym 16344 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 16351 DE_SB_LUT4_O_I2[1]
.sym 16354 XPOS[2]
.sym 16355 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 16357 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16360 YPOS[2]
.sym 16362 YPOS[3]
.sym 16364 YPOS[4]
.sym 16376 XPOS[4]
.sym 16379 XPOS[7]
.sym 16384 XPOS[4]
.sym 16388 XPOS[8]
.sym 16397 XPOS[9]
.sym 16400 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16411 XPOS[7]
.sym 16412 XPOS[4]
.sym 16413 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16424 XPOS[9]
.sym 16429 XPOS[9]
.sym 16431 XPOS[8]
.sym 16441 XPOS[8]
.sym 16447 XPOS[7]
.sym 16448 XPOS[8]
.sym 16449 XPOS[4]
.sym 16450 XPOS[9]
.sym 16454 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 16460 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 16461 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16466 char[2]
.sym 16472 char[4]
.sym 16478 YPOS[6]
.sym 16479 YPOS[8]
.sym 16480 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16481 YPOS[9]
.sym 16483 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16485 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16486 ram_add_SB_LUT4_O_7_I1[0]
.sym 16489 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 16501 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16507 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16509 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16515 YPOS[4]
.sym 16516 YPOS[5]
.sym 16521 YPOS[2]
.sym 16522 YPOS[3]
.sym 16564 YPOS[4]
.sym 16565 YPOS[2]
.sym 16566 YPOS[3]
.sym 16567 YPOS[5]
.sym 16570 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16572 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16573 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16579 YPOS[2]
.sym 16580 YPOS[3]
.sym 16581 YPOS[4]
.sym 16582 YPOS[5]
.sym 16583 YPOS[6]
.sym 16584 YPOS[7]
.sym 16589 DE
.sym 16592 address_reg[3]
.sym 16593 ram_add_SB_LUT4_O_4_I1[1]
.sym 16597 ram_add[1]
.sym 16598 address_reg[2]
.sym 16601 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16603 fb0.0.16.0_RCLKE
.sym 16605 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 16607 fb0.0.14.0_RCLKE
.sym 16618 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 16619 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 16624 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 16625 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16633 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16634 YPOS[8]
.sym 16636 YPOS[2]
.sym 16637 YPOS[3]
.sym 16639 YPOS[5]
.sym 16640 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 16641 $PACKER_VCC_NET
.sym 16644 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16647 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 16650 $nextpnr_ICESTORM_LC_26$O
.sym 16652 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16656 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16658 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 16659 $PACKER_VCC_NET
.sym 16662 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16664 $PACKER_VCC_NET
.sym 16665 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 16668 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 16670 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 16671 $PACKER_VCC_NET
.sym 16674 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16677 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 16681 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16682 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16683 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 16684 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16689 YPOS[8]
.sym 16693 YPOS[3]
.sym 16694 YPOS[2]
.sym 16695 YPOS[5]
.sym 16700 YPOS[8]
.sym 16701 YPOS[9]
.sym 16702 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16703 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16704 fb0.0.20.0_RCLKE
.sym 16705 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 16706 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16707 timings.sy_SB_DFFESR_Q_R
.sym 16713 address_reg[3]
.sym 16714 DE_SB_LUT4_O_I2[0]
.sym 16715 address_reg[9]
.sym 16716 address_reg[8]
.sym 16717 YPOS[7]
.sym 16719 DE
.sym 16724 DE
.sym 16729 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 16734 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 16735 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 16753 YPOS[4]
.sym 16768 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16771 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16780 YPOS[4]
.sym 16782 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16783 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16823 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 16824 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16825 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 16826 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 16827 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16828 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16829 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16830 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16836 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16849 DE
.sym 16850 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 16857 timings.sy_SB_DFFESR_Q_R
.sym 16866 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16869 DE
.sym 16878 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16881 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16884 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 16892 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16893 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 16898 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16903 DE
.sym 16905 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16909 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 16911 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 16912 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16916 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16943 DE_$glb_ce
.sym 16944 CLK_FAST
.sym 16946 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16947 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16948 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 16949 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 16950 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 16951 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 16952 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16953 fb0.0.19.0_RCLKE
.sym 16958 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 16961 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 16962 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 16966 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 16967 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16972 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 16973 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 16979 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16981 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17008 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 17012 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17013 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 17056 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17057 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 17059 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 17069 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17070 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17071 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 17072 fb0.0.1.0_RCLKE
.sym 17073 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17074 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17075 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17076 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 17082 this_line_addr[12]
.sym 17091 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17093 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 17094 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 17095 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 17096 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17099 fb0.0.14.0_RCLKE
.sym 17100 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 17101 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17110 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17113 DE
.sym 17132 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17135 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17167 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17179 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17181 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17187 DE
.sym 17188 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17189 DE_$glb_ce
.sym 17190 CLK_FAST
.sym 17192 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17193 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17194 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17195 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17196 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17197 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 17198 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17199 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 17204 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17209 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 17212 ram_add[2]
.sym 17215 address_reg[9]
.sym 17216 DE
.sym 17217 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17219 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 17221 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 17222 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17224 fb0_char_SB_LUT4_O_1_I3[0]
.sym 17227 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 17316 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17317 fb0_char_SB_LUT4_O_1_I3[0]
.sym 17318 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17319 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17320 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[3]
.sym 17321 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 17322 fb0.0.15.0_RCLKE
.sym 17332 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 17334 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17344 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 17346 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17442 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 17443 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17451 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 17455 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17470 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 17471 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17563 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17577 fb0.0.2.0_MASK
.sym 17580 $PACKER_VCC_NET
.sym 17824 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 18864 $PACKER_VCC_NET
.sym 19035 VSYNC_SB_LUT4_O_I3
.sym 19188 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19192 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 19198 fb0.0.20.0_MASK
.sym 19204 ram_add[6]
.sym 19309 YPOS[2]
.sym 19312 YPOS[2]
.sym 19320 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 19327 fb0.0.0.0_RDATA[320]
.sym 19335 fb0.0.0.0_RDATA[324]
.sym 19440 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 19459 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 19691 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 19695 ram_add[6]
.sym 19810 fb0.0.16.0_RCLKE
.sym 19817 fb0.0.0.0_RDATA[310]
.sym 19823 fb0.0.0.0_RDATA[324]
.sym 19827 fb0.0.0.0_RDATA[320]
.sym 19838 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 19840 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 19842 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 19845 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19846 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 19848 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19849 ram_add_SB_LUT4_O_4_I1[0]
.sym 19850 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 19853 $PACKER_VCC_NET
.sym 19861 $PACKER_VCC_NET
.sym 19866 $nextpnr_ICESTORM_LC_0$O
.sym 19868 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 19872 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 19874 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19878 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 19880 $PACKER_VCC_NET
.sym 19881 ram_add_SB_LUT4_O_4_I1[0]
.sym 19884 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 19886 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 19890 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[4]
.sym 19892 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19893 $PACKER_VCC_NET
.sym 19896 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[5]
.sym 19898 $PACKER_VCC_NET
.sym 19899 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 19902 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[6]
.sym 19904 $PACKER_VCC_NET
.sym 19905 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 19908 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 19910 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 19911 $PACKER_VCC_NET
.sym 19928 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 19931 fb0.0.16.0_MASK
.sym 19941 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 19945 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 19946 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19948 ram_add_SB_LUT4_O_7_I1[9]
.sym 19951 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 19952 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 19963 YPOS[3]
.sym 19966 YPOS[4]
.sym 19969 YPOS[2]
.sym 19972 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 19977 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 19989 $nextpnr_ICESTORM_LC_1$I3
.sym 19992 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 19999 $nextpnr_ICESTORM_LC_1$I3
.sym 20010 YPOS[2]
.sym 20014 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 20028 YPOS[4]
.sym 20035 YPOS[3]
.sym 20041 ram_add_SB_LUT4_O_7_I1[9]
.sym 20042 ram_add_SB_LUT4_O_5_I3[2]
.sym 20046 ram_add_SB_LUT4_O_7_I1[0]
.sym 20049 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20052 YPOS[4]
.sym 20054 YPOS[3]
.sym 20057 YPOS[2]
.sym 20059 YPOS[3]
.sym 20061 ram_add[5]
.sym 20063 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 20067 fb0.0.0.0_RDATA[260]
.sym 20069 fb0.0.0.0_RDATA[257]
.sym 20083 XPOS[3]
.sym 20085 XPOS[1]
.sym 20094 XPOS[0]
.sym 20100 XPOS[4]
.sym 20101 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20106 XPOS[2]
.sym 20109 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20110 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20111 XPOS[7]
.sym 20112 $nextpnr_ICESTORM_LC_13$O
.sym 20114 XPOS[0]
.sym 20118 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20121 XPOS[1]
.sym 20124 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 20126 XPOS[2]
.sym 20128 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20130 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 20133 XPOS[3]
.sym 20134 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 20136 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 20139 XPOS[4]
.sym 20140 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 20142 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 20145 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20146 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 20148 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 20150 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20152 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 20154 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 20156 XPOS[7]
.sym 20158 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 20160 CLK_PIX_$glb_clk
.sym 20161 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20164 char[0]
.sym 20165 char[1]
.sym 20166 char[2]
.sym 20167 char[3]
.sym 20168 char[4]
.sym 20169 char[5]
.sym 20178 YPOS[9]
.sym 20179 ram_add_SB_LUT4_O_7_I1[0]
.sym 20181 YPOS[8]
.sym 20182 YPOS[6]
.sym 20185 ram_add_SB_LUT4_O_7_I1[9]
.sym 20186 ram_add_SB_LUT4_O_7_I1[9]
.sym 20187 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 20189 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20190 address_reg[0]
.sym 20191 ram_add[6]
.sym 20192 YPOS[3]
.sym 20193 char[5]
.sym 20194 YPOS[4]
.sym 20195 DE_SB_LUT4_O_I2[0]
.sym 20196 YPOS[5]
.sym 20198 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 20203 XPOS[8]
.sym 20205 XPOS[2]
.sym 20208 XPOS[1]
.sym 20209 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20210 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 20213 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 20214 XPOS[3]
.sym 20216 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20217 XPOS[0]
.sym 20220 XPOS[9]
.sym 20232 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20235 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20238 XPOS[8]
.sym 20239 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 20242 XPOS[9]
.sym 20245 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20248 XPOS[2]
.sym 20249 XPOS[0]
.sym 20250 XPOS[3]
.sym 20251 XPOS[1]
.sym 20254 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 20255 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20256 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 20257 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20266 XPOS[0]
.sym 20268 XPOS[1]
.sym 20273 XPOS[0]
.sym 20283 CLK_PIX_$glb_clk
.sym 20284 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20285 char[6]
.sym 20286 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 20287 ram_add[0]
.sym 20288 ram_add[3]
.sym 20289 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 20290 ram_add_SB_LUT4_O_4_I1[1]
.sym 20291 fb0.0.5.0_RCLKE
.sym 20292 ram_add[1]
.sym 20299 XPOS[1]
.sym 20303 DE_SB_LUT4_O_I2[1]
.sym 20306 fb0.0.14.0_RCLKE
.sym 20307 ram_add[2]
.sym 20309 fb0.0.0.0_RDATA[310]
.sym 20310 DE
.sym 20311 fb0.0.0.0_RDATA[324]
.sym 20312 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20313 timings.sy_SB_DFFESR_Q_R
.sym 20315 fb0.0.0.0_RDATA[320]
.sym 20316 $PACKER_VCC_NET
.sym 20319 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 20320 YPOS[3]
.sym 20332 YPOS[6]
.sym 20333 YPOS[7]
.sym 20339 YPOS[5]
.sym 20359 YPOS[6]
.sym 20396 YPOS[7]
.sym 20402 YPOS[5]
.sym 20408 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 20410 fb0.0.22.0_WCLKE
.sym 20412 fb0.0.22.0_MASK
.sym 20421 DE
.sym 20422 fb0.0.0.0_RDATA[86]
.sym 20423 ram_add[3]
.sym 20424 address_reg[1]
.sym 20425 fb0.0.5.0_WCLKE
.sym 20426 fb0.0.0.0_RDATA[81]
.sym 20431 ram_add[0]
.sym 20432 YPOS[4]
.sym 20433 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 20434 YPOS[5]
.sym 20436 ram_add_SB_LUT4_O_7_I1[9]
.sym 20437 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 20438 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 20439 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 20443 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20451 YPOS[2]
.sym 20453 timings.sy_SB_DFFESR_Q_R
.sym 20455 YPOS[6]
.sym 20460 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20461 YPOS[4]
.sym 20463 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 20467 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20472 YPOS[7]
.sym 20476 YPOS[3]
.sym 20478 YPOS[5]
.sym 20481 $nextpnr_ICESTORM_LC_9$O
.sym 20484 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20487 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20490 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 20493 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20496 YPOS[2]
.sym 20497 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20499 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20501 YPOS[3]
.sym 20503 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20505 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 20507 YPOS[4]
.sym 20509 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20511 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 20513 YPOS[5]
.sym 20515 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 20517 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 20520 YPOS[6]
.sym 20521 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 20523 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 20526 YPOS[7]
.sym 20527 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 20528 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20529 CLK_PIX_$glb_clk
.sym 20530 timings.sy_SB_DFFESR_Q_R
.sym 20532 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 20533 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20534 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20535 fb0.0.7.0_RCLKE
.sym 20536 fb0.0.4.0_RCLKE
.sym 20537 fb0.0.22.0_RCLKE
.sym 20538 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 20549 timings.sy_SB_DFFESR_Q_R
.sym 20550 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 20551 YPOS[3]
.sym 20553 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 20554 DE
.sym 20555 fb0.0.0.0_RDATA[260]
.sym 20558 fb0.0.0.0_RDATA[130]
.sym 20559 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20560 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 20561 fb0.0.0.0_RDATA[257]
.sym 20564 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 20566 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20567 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 20575 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20578 YPOS[6]
.sym 20579 YPOS[7]
.sym 20580 DE
.sym 20581 ram_add_SB_LUT4_O_7_I1[0]
.sym 20583 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20585 timings.sy_SB_DFFESR_Q_R
.sym 20595 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 20596 YPOS[8]
.sym 20597 YPOS[9]
.sym 20598 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20602 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 20603 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20604 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 20606 YPOS[8]
.sym 20608 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 20612 YPOS[9]
.sym 20614 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 20617 YPOS[6]
.sym 20618 YPOS[7]
.sym 20619 YPOS[9]
.sym 20620 YPOS[8]
.sym 20626 ram_add_SB_LUT4_O_7_I1[0]
.sym 20630 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20632 DE
.sym 20636 YPOS[9]
.sym 20642 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20644 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 20648 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20649 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 20651 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20652 CLK_PIX_$glb_clk
.sym 20653 timings.sy_SB_DFFESR_Q_R
.sym 20654 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20655 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20656 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 20657 fb0.0.23.0_RCLKE
.sym 20658 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 20659 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 20660 fb0.0.6.0_RCLKE
.sym 20661 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 20666 fb0.0.0.0_RDATA[355]
.sym 20669 address_reg[7]
.sym 20670 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 20678 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 20679 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 20681 this_line_addr[9]
.sym 20685 this_line_addr[11]
.sym 20686 ram_add_SB_LUT4_O_7_I1[9]
.sym 20688 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20689 this_line_addr[10]
.sym 20695 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 20698 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 20699 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20700 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20702 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20704 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20705 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20724 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20725 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20729 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20737 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20743 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20748 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20753 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20754 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20755 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 20758 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20759 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 20761 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20764 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20765 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20766 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20771 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 20772 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20773 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20774 DE_$glb_ce
.sym 20775 CLK_FAST
.sym 20777 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20778 fb0.0.8.0_RCLKE
.sym 20779 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 20780 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 20781 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20782 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20783 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20784 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 20789 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 20793 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20794 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 20795 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 20796 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20797 this_line_addr[8]
.sym 20800 this_line_addr[12]
.sym 20801 fb0.0.0.0_RDATA[353]
.sym 20802 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 20803 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20804 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 20806 fb0.0.0.0_RDATA[310]
.sym 20807 fb0.0.21.0_WCLKE
.sym 20808 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 20810 DE
.sym 20811 fb0.0.0.0_RDATA[324]
.sym 20812 $PACKER_VCC_NET
.sym 20818 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20819 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20822 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20824 DE
.sym 20827 DE
.sym 20830 this_line_addr[12]
.sym 20831 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20832 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20833 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 20838 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20845 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 20846 ram_add_SB_LUT4_O_7_I1[9]
.sym 20848 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20851 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20852 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20858 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20859 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20863 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20865 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20866 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20869 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20870 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20875 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 20876 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20881 this_line_addr[12]
.sym 20882 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 20883 ram_add_SB_LUT4_O_7_I1[9]
.sym 20884 DE
.sym 20887 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20888 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20894 DE
.sym 20896 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20900 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20901 fb0.0.21.0_WCLKE
.sym 20902 fb0.0.21.0_RCLKE
.sym 20903 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20904 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20905 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20906 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20907 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20912 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 20914 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 20915 fb0.0.6.0_WCLKE
.sym 20916 fb0_char_SB_LUT4_O_1_I3[0]
.sym 20917 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 20921 fb0.0.8.0_RCLKE
.sym 20923 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 20925 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 20926 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 20927 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 20928 fb0_char_SB_LUT4_O_1_I3[0]
.sym 20929 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 20930 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 20932 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20933 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20934 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 20935 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 20944 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 20947 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20952 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 20953 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 20954 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20955 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20962 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20967 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 20970 DE
.sym 20971 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20975 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 20976 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20977 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20980 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20982 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 20983 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 20987 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 20989 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 20993 DE
.sym 20994 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 20998 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 20999 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21000 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21005 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21006 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 21007 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21010 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21012 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21013 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21018 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21020 DE_$glb_ce
.sym 21021 CLK_FAST
.sym 21023 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 21024 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 21025 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21026 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 21027 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21028 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 21029 fb0_char_SB_LUT4_O_2_I2[2]
.sym 21030 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 21035 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21038 address_reg[8]
.sym 21039 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21041 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21043 fb0.0.1.0_RCLKE
.sym 21047 fb0.0.0.0_RDATA[97]
.sym 21049 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21052 fb0.0.0.0_RDATA[260]
.sym 21053 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 21054 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 21055 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21056 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21058 fb0.0.0.0_RDATA[257]
.sym 21064 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21066 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 21067 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 21068 fb0.0.0.0_RDATA[260]
.sym 21069 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 21072 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 21073 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21074 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21075 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21076 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21078 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21083 fb0.0.0.0_RDATA[324]
.sym 21084 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 21085 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21086 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21087 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 21088 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21091 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21095 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21100 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21103 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 21104 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21105 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 21106 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21109 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21110 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 21115 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 21118 fb0.0.0.0_RDATA[260]
.sym 21122 fb0.0.0.0_RDATA[324]
.sym 21123 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 21127 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21128 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 21129 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21130 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21133 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21134 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21135 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21141 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21143 DE_$glb_ce
.sym 21144 CLK_FAST
.sym 21146 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 21147 fb0.0.2.0_RCLKE
.sym 21148 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 21149 fb0_char_SB_LUT4_O_3_I3[2]
.sym 21150 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21151 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 21152 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 21153 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 21159 fb0_char_SB_LUT4_O_2_I2[2]
.sym 21163 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 21164 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21168 address_reg[7]
.sym 21169 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21170 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21171 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 21172 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 21173 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21174 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 21176 fb0.0.15.0_RCLKE
.sym 21177 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21179 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 21180 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 21181 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 21188 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 21189 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21191 DE
.sym 21192 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[3]
.sym 21193 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 21194 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 21195 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21196 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 21197 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21198 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21199 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 21201 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21202 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 21209 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 21213 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 21216 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21217 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 21228 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 21229 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 21232 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21233 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 21234 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 21235 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 21238 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[3]
.sym 21239 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 21240 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 21241 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21247 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21250 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 21251 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21252 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21253 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 21257 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21264 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21265 DE
.sym 21266 DE_$glb_ce
.sym 21267 CLK_FAST
.sym 21269 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21270 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21271 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 21272 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 21273 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21274 fb0.0.10.0_RCLKE
.sym 21275 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 21276 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 21281 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 21282 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 21284 fb0.0.0.0_RDATA[49]
.sym 21286 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 21291 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21292 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21294 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 21295 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21296 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 21298 DE
.sym 21299 fb0.0.0.0_RDATA[310]
.sym 21300 fb0.0.0.0_RDATA[211]
.sym 21302 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21303 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 21304 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 21310 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21313 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21314 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 21324 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 21339 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 21340 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 21367 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 21368 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 21369 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 21370 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 21373 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21374 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21392 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 21394 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21395 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 21396 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 21397 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 21398 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21399 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21406 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 21408 fb0.0.2.0_WCLKE
.sym 21410 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 21411 fb0.0.0.0_RDATA[145]
.sym 21413 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21421 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 21422 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21424 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21425 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21437 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21446 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21450 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21478 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21480 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 21481 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 21515 fb0.0.18.0_RCLKE
.sym 21517 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21518 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21519 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21520 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 21522 fb0.0.17.0_RCLKE
.sym 21541 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 21543 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21638 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21639 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21640 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 21653 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21655 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 21658 fb0.0.10.0_MASK
.sym 21664 fb0.0.15.0_RCLKE
.sym 21898 fb0.0.0.0_RDATA[198]
.sym 22145 fb0.0.17.0_WCLKE
.sym 22161 fb0.0.15.0_RCLKE
.sym 22533 $PACKER_VCC_NET
.sym 22632 fb0.0.15.0_WCLKE
.sym 22667 $PACKER_VCC_NET
.sym 22691 $PACKER_VCC_NET
.sym 22693 DE
.sym 22756 blue[1]$SB_IO_OUT
.sym 22757 $PACKER_VCC_NET
.sym 22851 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22852 fb0.0.0.0_RDATA[325]
.sym 22853 fb0.0.0.0_RDATA[324]
.sym 22854 fb0.0.0.0_RDATA[323]
.sym 22855 fb0.0.0.0_RDATA[322]
.sym 22856 fb0.0.0.0_RDATA[321]
.sym 22857 fb0.0.0.0_RDATA[320]
.sym 22867 ram_add[6]
.sym 22884 fb0.0.20.0_RCLKE
.sym 22898 address_reg[7]
.sym 22901 fb0.0.0.0_RDATA[325]
.sym 22905 $PACKER_VCC_NET
.sym 22907 fb0.0.0.0_RDATA[322]
.sym 22909 address_reg[2]
.sym 22910 fb0.0.0.0_RDATA[321]
.sym 22911 fb0.0.7.0_RCLKE
.sym 22912 ram_add[3]
.sym 22914 ram_add[0]
.sym 23021 $PACKER_VCC_NET
.sym 23024 fb0.0.0.0_RDATA[324]
.sym 23026 fb0.0.0.0_RDATA[320]
.sym 23027 address_reg[0]
.sym 23032 command_data[6]
.sym 23033 command_data[7]
.sym 23037 ram_add[1]
.sym 23038 command_data[5]
.sym 23040 address_reg[0]
.sym 23041 address_reg[1]
.sym 23042 ram_add[1]
.sym 23133 fb0.0.0.0_RDATA[118]
.sym 23134 fb0.0.0.0_RDATA[117]
.sym 23135 fb0.0.0.0_RDATA[116]
.sym 23136 fb0.0.0.0_RDATA[115]
.sym 23137 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 23138 fb0.0.0.0_RDATA[113]
.sym 23139 fb0.0.0.0_RDATA[112]
.sym 23149 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23155 ram_add[6]
.sym 23156 command_data[0]
.sym 23158 command_data[2]
.sym 23162 command_data[1]
.sym 23163 fb0.0.0.0_RDATA[112]
.sym 23165 fb0.0.0.0_RDATA[323]
.sym 23166 fb0.0.20.0_RCLKE
.sym 23266 $PACKER_VCC_NET
.sym 23270 fb0.0.0.0_RDATA[116]
.sym 23276 command_data[6]
.sym 23280 fb0.0.0.0_RDATA[325]
.sym 23281 address_reg[7]
.sym 23283 fb0.0.0.0_RDATA[115]
.sym 23285 address_reg[6]
.sym 23289 fb0.0.0.0_RDATA[308]
.sym 23379 fb0.0.0.0_RDATA[310]
.sym 23380 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 23381 fb0.0.0.0_RDATA[308]
.sym 23382 fb0.0.0.0_RDATA[307]
.sym 23383 fb0.0.0.0_RDATA[306]
.sym 23384 fb0.0.0.0_RDATA[305]
.sym 23385 fb0.0.0.0_RDATA[304]
.sym 23397 ram_add[6]
.sym 23404 ram_add[3]
.sym 23405 fb0.0.0.0_RDATA[322]
.sym 23406 ram_add[0]
.sym 23407 fb0.0.7.0_RCLKE
.sym 23408 fb0.0.0.0_RDATA[321]
.sym 23409 fb0.0.19.0_RCLKE
.sym 23410 ram_add[5]
.sym 23411 $PACKER_VCC_NET
.sym 23413 address_reg[2]
.sym 23513 $PACKER_VCC_NET
.sym 23514 address_reg[0]
.sym 23522 fb0.0.0.0_RDATA[310]
.sym 23524 command_data[6]
.sym 23527 command_data[4]
.sym 23528 address_reg[1]
.sym 23529 ram_add[1]
.sym 23530 address_reg[0]
.sym 23531 fb0.0.0.0_RDATA[306]
.sym 23533 fb0.0.0.0_RDATA[305]
.sym 23534 command_data[5]
.sym 23536 command_data[7]
.sym 23625 fb0.0.0.0_RDATA[262]
.sym 23626 fb0.0.0.0_RDATA[261]
.sym 23627 fb0.0.0.0_RDATA[260]
.sym 23628 fb0.0.0.0_RDATA[259]
.sym 23629 fb0.0.0.0_RDATA[258]
.sym 23630 fb0.0.0.0_RDATA[257]
.sym 23631 fb0.0.0.0_RDATA[256]
.sym 23647 ram_add[6]
.sym 23648 command_data[1]
.sym 23649 fb0.0.0.0_RDATA[259]
.sym 23650 fb0.0.20.0_RCLKE
.sym 23651 fb0.0.0.0_RDATA[258]
.sym 23652 command_data[0]
.sym 23653 command_data[1]
.sym 23654 fb0.0.4.0_RCLKE
.sym 23655 fb0.0.0.0_RDATA[256]
.sym 23656 fb0.0.0.0_RDATA[112]
.sym 23657 fb0.0.0.0_RDATA[323]
.sym 23659 command_data[2]
.sym 23760 fb0.0.0.0_RDATA[257]
.sym 23762 fb0.0.0.0_RDATA[260]
.sym 23768 command_data[6]
.sym 23773 fb0.0.0.0_RDATA[325]
.sym 23774 fb0.0.0.0_RDATA[308]
.sym 23775 fb0.0.0.0_RDATA[115]
.sym 23776 command_data[6]
.sym 23777 address_reg[6]
.sym 23778 address_reg[7]
.sym 23781 fb0.0.5.0_RCLKE
.sym 23788 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 23791 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23794 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 23795 ram_add_SB_LUT4_O_7_I1[0]
.sym 23798 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23800 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 23803 ram_add_SB_LUT4_O_4_I1[0]
.sym 23811 $PACKER_VCC_NET
.sym 23816 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 23819 $PACKER_VCC_NET
.sym 23820 $nextpnr_ICESTORM_LC_3$O
.sym 23822 ram_add_SB_LUT4_O_7_I1[0]
.sym 23826 ram_add_SB_LUT4_O_7_I1[1]
.sym 23829 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 23832 ram_add_SB_LUT4_O_7_I1[2]
.sym 23834 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23838 ram_add_SB_LUT4_O_7_I1[3]
.sym 23840 ram_add_SB_LUT4_O_4_I1[0]
.sym 23844 ram_add_SB_LUT4_O_7_I1[4]
.sym 23847 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 23850 ram_add_SB_LUT4_O_7_I1[5]
.sym 23852 $PACKER_VCC_NET
.sym 23853 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23856 ram_add_SB_LUT4_O_7_I1[6]
.sym 23858 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 23859 $PACKER_VCC_NET
.sym 23862 ram_add_SB_LUT4_O_7_I1[7]
.sym 23864 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 23865 $PACKER_VCC_NET
.sym 23871 fb0.0.0.0_RDATA[70]
.sym 23872 fb0.0.0.0_RDATA[69]
.sym 23873 fb0.0.0.0_RDATA[68]
.sym 23874 fb0.0.0.0_RDATA[67]
.sym 23875 fb0.0.0.0_RDATA[66]
.sym 23876 fb0.0.0.0_RDATA[65]
.sym 23877 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 23882 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 23885 YPOS[5]
.sym 23886 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23888 ram_add[6]
.sym 23893 YPOS[4]
.sym 23894 fb0.0.7.0_RCLKE
.sym 23895 char[4]
.sym 23896 fb0.0.5.0_MASK
.sym 23897 fb0.0.0.0_RDATA[322]
.sym 23898 ram_add[0]
.sym 23899 fb0.0.0.0_RDATA[85]
.sym 23900 ram_add[3]
.sym 23901 fb0.0.19.0_RCLKE
.sym 23902 ram_add[5]
.sym 23903 $PACKER_VCC_NET
.sym 23904 address_reg[3]
.sym 23905 fb0.0.0.0_RDATA[321]
.sym 23906 ram_add_SB_LUT4_O_7_I1[7]
.sym 23911 DE
.sym 23912 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 23922 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 23926 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23928 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 23931 $PACKER_VCC_NET
.sym 23937 YPOS[3]
.sym 23943 ram_add_SB_LUT4_O_7_I1[8]
.sym 23945 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 23946 $PACKER_VCC_NET
.sym 23949 $nextpnr_ICESTORM_LC_4$I3
.sym 23951 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 23955 $nextpnr_ICESTORM_LC_4$COUT
.sym 23958 $PACKER_VCC_NET
.sym 23959 $nextpnr_ICESTORM_LC_4$I3
.sym 23962 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 23963 DE
.sym 23964 YPOS[3]
.sym 23965 $nextpnr_ICESTORM_LC_4$COUT
.sym 23989 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24005 DE
.sym 24006 $PACKER_VCC_NET
.sym 24008 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 24010 address_reg[0]
.sym 24013 ram_add_SB_LUT4_O_5_I3[2]
.sym 24018 command_data[5]
.sym 24019 fb0.0.0.0_RDATA[306]
.sym 24020 ram_add[1]
.sym 24021 fb0.0.0.0_RDATA[305]
.sym 24022 char[6]
.sym 24024 command_data[6]
.sym 24025 command_data[4]
.sym 24026 ram_add[0]
.sym 24027 fb0.0.22.0_RCLKE
.sym 24028 ram_add[3]
.sym 24034 XPOS[8]
.sym 24039 XPOS[1]
.sym 24053 XPOS[3]
.sym 24054 XPOS[4]
.sym 24060 XPOS[2]
.sym 24063 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24064 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 24065 XPOS[7]
.sym 24066 $nextpnr_ICESTORM_LC_2$O
.sym 24068 XPOS[1]
.sym 24072 char_SB_LUT4_O_I3[2]
.sym 24075 XPOS[2]
.sym 24078 char_SB_LUT4_O_I3[3]
.sym 24080 XPOS[3]
.sym 24082 char_SB_LUT4_O_I3[2]
.sym 24084 char_SB_LUT4_O_I3[4]
.sym 24086 XPOS[4]
.sym 24088 char_SB_LUT4_O_I3[3]
.sym 24090 char_SB_LUT4_O_I3[5]
.sym 24093 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24094 char_SB_LUT4_O_I3[4]
.sym 24096 char_SB_LUT4_O_I3[6]
.sym 24099 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 24100 char_SB_LUT4_O_I3[5]
.sym 24102 char_SB_LUT4_O_I3[7]
.sym 24105 XPOS[7]
.sym 24106 char_SB_LUT4_O_I3[6]
.sym 24108 char_SB_LUT4_O_I3[8]
.sym 24110 XPOS[8]
.sym 24112 char_SB_LUT4_O_I3[7]
.sym 24117 fb0.0.0.0_RDATA[86]
.sym 24118 fb0.0.0.0_RDATA[85]
.sym 24119 fb0.0.0.0_RDATA[84]
.sym 24120 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 24121 fb0.0.0.0_RDATA[82]
.sym 24122 fb0.0.0.0_RDATA[81]
.sym 24123 fb0.0.0.0_RDATA[80]
.sym 24128 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 24129 YPOS[4]
.sym 24130 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 24133 YPOS[5]
.sym 24134 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 24137 ram_add[6]
.sym 24138 char[2]
.sym 24140 command_data[1]
.sym 24141 fb0.0.20.0_RCLKE
.sym 24142 fb0.0.0.0_RDATA[259]
.sym 24143 fb0.0.0.0_RDATA[256]
.sym 24144 fb0.0.0.0_RDATA[258]
.sym 24145 DE_SB_LUT4_O_I2[1]
.sym 24146 ram_add[1]
.sym 24148 fb0.0.0.0_RDATA[112]
.sym 24149 fb0.0.0.0_RDATA[323]
.sym 24150 fb0.0.4.0_RCLKE
.sym 24151 command_data[0]
.sym 24152 char_SB_LUT4_O_I3[8]
.sym 24159 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24160 char[1]
.sym 24161 DE_SB_LUT4_O_I2[1]
.sym 24162 char[3]
.sym 24164 address_reg[1]
.sym 24165 address_reg[0]
.sym 24167 char[0]
.sym 24169 DE
.sym 24170 DE_SB_LUT4_O_I2[0]
.sym 24174 XPOS[9]
.sym 24184 YPOS[3]
.sym 24185 YPOS[4]
.sym 24191 XPOS[9]
.sym 24193 char_SB_LUT4_O_I3[8]
.sym 24196 char[1]
.sym 24197 DE_SB_LUT4_O_I2[1]
.sym 24198 address_reg[1]
.sym 24199 DE_SB_LUT4_O_I2[0]
.sym 24203 char[0]
.sym 24205 DE
.sym 24209 DE_SB_LUT4_O_I2[1]
.sym 24210 char[3]
.sym 24211 DE_SB_LUT4_O_I2[0]
.sym 24214 DE_SB_LUT4_O_I2[0]
.sym 24215 char[0]
.sym 24216 DE_SB_LUT4_O_I2[1]
.sym 24217 address_reg[0]
.sym 24220 YPOS[4]
.sym 24221 YPOS[3]
.sym 24227 DE
.sym 24228 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24232 DE
.sym 24234 char[1]
.sym 24250 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 24253 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24254 address_reg[1]
.sym 24255 address_reg[3]
.sym 24256 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24260 address_reg[5]
.sym 24263 fb0.0.0.0_RDATA[115]
.sym 24264 ram_add[0]
.sym 24265 fb0.0.6.0_RCLKE
.sym 24266 ram_add[3]
.sym 24267 fb0.0.0.0_RDATA[308]
.sym 24268 address_reg[7]
.sym 24269 fb0.0.0.0_RDATA[82]
.sym 24270 fb0.0.0.0_RDATA[325]
.sym 24271 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 24272 fb0.0.5.0_RCLKE
.sym 24273 address_reg[5]
.sym 24274 ram_add[1]
.sym 24281 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 24284 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 24289 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 24291 ram_add[3]
.sym 24297 address_reg[3]
.sym 24298 address_reg[8]
.sym 24299 address_reg[9]
.sym 24310 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 24313 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 24314 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 24315 ram_add[3]
.sym 24316 address_reg[3]
.sym 24325 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 24326 address_reg[9]
.sym 24327 address_reg[8]
.sym 24328 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 24337 address_reg[8]
.sym 24338 address_reg[9]
.sym 24339 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 24340 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 24363 fb0.0.0.0_RDATA[358]
.sym 24364 fb0.0.0.0_RDATA[357]
.sym 24365 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24366 fb0.0.0.0_RDATA[355]
.sym 24367 fb0.0.0.0_RDATA[354]
.sym 24368 fb0.0.0.0_RDATA[353]
.sym 24369 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 24374 char[5]
.sym 24375 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 24377 ram_add[6]
.sym 24378 this_line_addr[9]
.sym 24380 this_line_addr[10]
.sym 24381 address_reg[0]
.sym 24382 this_line_addr[11]
.sym 24384 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24386 fb0.0.7.0_RCLKE
.sym 24387 $PACKER_VCC_NET
.sym 24388 ram_add[3]
.sym 24389 fb0.0.0.0_RDATA[322]
.sym 24390 $PACKER_VCC_NET
.sym 24391 fb0.0.0.0_RDATA[85]
.sym 24393 fb0.0.19.0_RCLKE
.sym 24394 $PACKER_VCC_NET
.sym 24397 fb0.0.0.0_RDATA[321]
.sym 24403 DE
.sym 24408 fb0.0.0.0_RDATA[355]
.sym 24410 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24411 YPOS[8]
.sym 24412 YPOS[9]
.sym 24413 fb0.0.0.0_RDATA[256]
.sym 24414 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24417 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 24418 fb0.0.0.0_RDATA[320]
.sym 24419 fb0.0.0.0_RDATA[323]
.sym 24422 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24423 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24425 YPOS[6]
.sym 24428 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24430 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 24431 YPOS[4]
.sym 24432 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24433 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24434 YPOS[7]
.sym 24442 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24443 fb0.0.0.0_RDATA[320]
.sym 24444 fb0.0.0.0_RDATA[256]
.sym 24445 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 24448 fb0.0.0.0_RDATA[323]
.sym 24449 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24450 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24451 fb0.0.0.0_RDATA[355]
.sym 24454 YPOS[4]
.sym 24455 YPOS[6]
.sym 24456 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 24457 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24460 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24462 DE
.sym 24466 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24467 DE
.sym 24472 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24474 DE
.sym 24478 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24479 YPOS[9]
.sym 24480 YPOS[8]
.sym 24481 YPOS[7]
.sym 24497 address_reg[0]
.sym 24498 fb0.0.0.0_RDATA[353]
.sym 24499 address_reg[6]
.sym 24501 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 24503 YPOS[3]
.sym 24505 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 24509 fb0.0.0.0_RDATA[305]
.sym 24510 ram_add[6]
.sym 24511 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24512 command_data[6]
.sym 24513 command_data[4]
.sym 24514 ram_add[0]
.sym 24515 command_data[6]
.sym 24516 fb0.0.0.0_RDATA[306]
.sym 24517 command_data[5]
.sym 24518 fb0.0.22.0_RCLKE
.sym 24519 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 24520 command_data[4]
.sym 24526 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 24528 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 24529 this_line_addr[8]
.sym 24530 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 24532 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24533 fb0.0.0.0_RDATA[130]
.sym 24535 fb0.0.0.0_RDATA[115]
.sym 24536 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 24538 this_line_addr[12]
.sym 24539 ram_add_SB_LUT4_O_7_I1[9]
.sym 24540 fb0.0.0.0_RDATA[325]
.sym 24541 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24542 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24543 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 24544 this_line_addr[9]
.sym 24546 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 24547 DE
.sym 24548 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24549 fb0.0.0.0_RDATA[322]
.sym 24551 fb0.0.0.0_RDATA[85]
.sym 24553 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 24554 fb0.0.0.0_RDATA[99]
.sym 24556 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24559 this_line_addr[9]
.sym 24560 DE
.sym 24561 ram_add_SB_LUT4_O_7_I1[9]
.sym 24562 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 24565 this_line_addr[8]
.sym 24566 ram_add_SB_LUT4_O_7_I1[9]
.sym 24567 DE
.sym 24568 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 24571 fb0.0.0.0_RDATA[115]
.sym 24572 fb0.0.0.0_RDATA[99]
.sym 24573 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24574 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 24577 this_line_addr[12]
.sym 24578 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 24579 DE
.sym 24580 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 24583 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 24584 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24585 fb0.0.0.0_RDATA[85]
.sym 24586 fb0.0.0.0_RDATA[325]
.sym 24590 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24595 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24598 DE
.sym 24601 fb0.0.0.0_RDATA[322]
.sym 24602 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 24603 fb0.0.0.0_RDATA[130]
.sym 24604 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24605 DE_$glb_ce
.sym 24606 CLK_FAST
.sym 24609 fb0.0.0.0_RDATA[102]
.sym 24610 fb0.0.0.0_RDATA[101]
.sym 24611 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 24612 fb0.0.0.0_RDATA[99]
.sym 24613 fb0.0.0.0_RDATA[98]
.sym 24614 fb0.0.0.0_RDATA[97]
.sym 24615 fb0.0.0.0_RDATA[96]
.sym 24620 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24621 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 24622 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24623 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24624 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 24627 fb0_char_SB_LUT4_O_1_I3[0]
.sym 24628 fb0.0.23.0_RCLKE
.sym 24631 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 24632 command_data[1]
.sym 24633 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 24634 command_data[3]
.sym 24636 fb0.0.0.0_RDATA[258]
.sym 24637 fb0.0.0.0_RDATA[354]
.sym 24638 ram_add[1]
.sym 24639 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24641 command_data[0]
.sym 24642 fb0.0.0.0_RDATA[259]
.sym 24643 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 24650 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24652 this_line_addr[11]
.sym 24653 ram_add_SB_LUT4_O_7_I1[9]
.sym 24654 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24655 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 24656 this_line_addr[10]
.sym 24658 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24660 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 24661 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24662 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 24665 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24667 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 24673 DE
.sym 24678 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 24682 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 24683 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24684 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 24688 DE
.sym 24690 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24695 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24700 this_line_addr[11]
.sym 24701 ram_add_SB_LUT4_O_7_I1[9]
.sym 24702 DE
.sym 24703 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 24706 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24708 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24713 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24715 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 24718 ram_add_SB_LUT4_O_7_I1[9]
.sym 24719 DE
.sym 24720 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 24721 this_line_addr[10]
.sym 24724 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24728 DE_$glb_ce
.sym 24729 CLK_FAST
.sym 24742 $PACKER_VCC_NET
.sym 24743 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24744 fb0.0.0.0_RDATA[97]
.sym 24745 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 24747 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 24748 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 24749 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 24751 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 24752 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 24754 fb0.0.0.0_RDATA[130]
.sym 24755 fb0.0.0.0_RDATA[308]
.sym 24756 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 24757 address_reg[3]
.sym 24758 address_reg[7]
.sym 24759 ram_add[3]
.sym 24760 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 24762 ram_add[1]
.sym 24764 ram_add[0]
.sym 24765 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 24766 ram_add[3]
.sym 24773 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 24774 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 24775 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24776 fb0.0.0.0_RDATA[353]
.sym 24777 DE
.sym 24778 address_reg[8]
.sym 24779 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 24780 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24783 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 24785 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24786 fb0.0.0.0_RDATA[306]
.sym 24787 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 24788 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24789 address_reg[9]
.sym 24790 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 24791 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 24793 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 24794 fb0.0.0.0_RDATA[337]
.sym 24796 fb0.0.0.0_RDATA[258]
.sym 24797 fb0.0.0.0_RDATA[354]
.sym 24799 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 24801 fb0.0.0.0_RDATA[338]
.sym 24802 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24803 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 24805 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 24806 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24807 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 24808 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 24811 address_reg[9]
.sym 24812 address_reg[8]
.sym 24813 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 24814 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 24817 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24820 DE
.sym 24823 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24825 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24829 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 24831 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 24832 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 24835 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 24836 fb0.0.0.0_RDATA[354]
.sym 24837 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24838 fb0.0.0.0_RDATA[338]
.sym 24841 fb0.0.0.0_RDATA[353]
.sym 24842 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24843 fb0.0.0.0_RDATA[337]
.sym 24844 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 24847 fb0.0.0.0_RDATA[258]
.sym 24848 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24849 fb0.0.0.0_RDATA[306]
.sym 24850 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 24855 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24856 fb0.0.0.0_RDATA[341]
.sym 24857 fb0.0.0.0_RDATA[340]
.sym 24858 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 24859 fb0.0.0.0_RDATA[338]
.sym 24860 fb0.0.0.0_RDATA[337]
.sym 24861 fb0.0.0.0_RDATA[336]
.sym 24866 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 24868 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 24869 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 24871 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 24876 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 24878 $PACKER_VCC_NET
.sym 24879 fb0.0.0.0_RDATA[292]
.sym 24881 fb0.0.0.0_RDATA[38]
.sym 24882 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 24884 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 24885 fb0.0.2.0_RCLKE
.sym 24886 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 24887 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 24888 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 24889 fb0.0.0.0_RDATA[321]
.sym 24897 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 24898 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 24899 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24900 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 24903 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 24904 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 24906 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24907 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24908 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 24910 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 24911 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 24912 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 24913 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 24914 fb0.0.0.0_RDATA[259]
.sym 24915 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 24916 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 24917 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24918 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 24919 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 24922 fb0.0.0.0_RDATA[340]
.sym 24923 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24926 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24928 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24929 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24930 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24931 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24934 fb0.0.0.0_RDATA[259]
.sym 24937 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 24940 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24946 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 24947 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 24948 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 24949 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 24952 fb0.0.0.0_RDATA[340]
.sym 24953 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 24958 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 24959 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 24960 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 24961 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 24964 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 24965 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 24966 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 24967 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 24973 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 24974 DE_$glb_ce
.sym 24975 CLK_FAST
.sym 24990 address_reg[0]
.sym 24995 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24997 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 24998 fb0.0.21.0_WCLKE
.sym 25000 $PACKER_VCC_NET
.sym 25001 fb0.0.0.0_RDATA[305]
.sym 25002 ram_add[6]
.sym 25003 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25004 command_data[6]
.sym 25006 command_data[6]
.sym 25007 ram_add[0]
.sym 25008 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25009 fb0.0.0.0_RDATA[289]
.sym 25010 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25011 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 25012 command_data[5]
.sym 25018 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 25019 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25020 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25021 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 25022 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 25023 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 25024 fb0.0.0.0_RDATA[49]
.sym 25025 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25026 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 25027 fb0.0.0.0_RDATA[308]
.sym 25028 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 25029 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 25030 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 25031 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 25032 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 25033 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 25034 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 25037 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 25039 fb0.0.0.0_RDATA[292]
.sym 25040 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25041 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 25042 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25043 DE
.sym 25045 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25046 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 25047 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25048 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25049 fb0.0.0.0_RDATA[321]
.sym 25051 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 25052 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 25053 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 25054 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 25057 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25058 DE
.sym 25063 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25064 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 25065 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25066 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25069 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 25070 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 25071 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 25072 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 25075 fb0.0.0.0_RDATA[308]
.sym 25076 fb0.0.0.0_RDATA[292]
.sym 25077 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25078 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25081 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25082 fb0.0.0.0_RDATA[49]
.sym 25083 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 25084 fb0.0.0.0_RDATA[321]
.sym 25087 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 25088 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25089 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25090 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 25093 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 25094 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 25095 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 25096 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25101 fb0.0.0.0_RDATA[38]
.sym 25102 fb0.0.0.0_RDATA[37]
.sym 25103 fb0.0.0.0_RDATA[36]
.sym 25104 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25105 fb0.0.0.0_RDATA[34]
.sym 25106 fb0.0.0.0_RDATA[33]
.sym 25107 fb0.0.0.0_RDATA[32]
.sym 25116 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 25117 ram_add[6]
.sym 25119 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 25120 fb0_char_SB_LUT4_O_3_I3[2]
.sym 25123 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25124 fb0.0.18.0_RCLKE
.sym 25125 command_data[2]
.sym 25126 ram_add[1]
.sym 25127 address_reg[1]
.sym 25128 address_reg[4]
.sym 25129 fb0.0.0.0_RDATA[275]
.sym 25130 command_data[3]
.sym 25131 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25132 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 25133 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25134 fb0.0.0.0_RDATA[243]
.sym 25135 command_data[1]
.sym 25142 fb0.0.0.0_RDATA[97]
.sym 25143 fb0.0.0.0_RDATA[257]
.sym 25144 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25145 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25146 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 25147 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 25149 fb0.0.0.0_RDATA[145]
.sym 25150 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 25151 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 25152 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25153 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 25154 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25155 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 25156 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 25157 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 25159 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 25160 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 25161 DE
.sym 25165 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 25166 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25167 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 25168 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 25169 fb0.0.0.0_RDATA[289]
.sym 25170 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25174 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25175 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 25176 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25183 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25186 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 25187 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 25188 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 25189 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 25192 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 25193 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 25194 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 25195 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 25198 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25199 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 25200 fb0.0.0.0_RDATA[257]
.sym 25201 fb0.0.0.0_RDATA[145]
.sym 25205 DE
.sym 25207 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25210 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25211 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 25212 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 25213 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25216 fb0.0.0.0_RDATA[97]
.sym 25217 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25218 fb0.0.0.0_RDATA[289]
.sym 25219 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 25220 DE_$glb_ce
.sym 25221 CLK_FAST
.sym 25235 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 25236 address_reg[3]
.sym 25239 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25240 address_reg[5]
.sym 25243 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 25244 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 25245 $PACKER_VCC_NET
.sym 25246 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25247 address_reg[5]
.sym 25249 command_data[6]
.sym 25250 ram_add[1]
.sym 25251 ram_add[3]
.sym 25252 ram_add[0]
.sym 25253 fb0.0.0.0_RDATA[34]
.sym 25254 address_reg[7]
.sym 25255 fb0.0.0.0_RDATA[241]
.sym 25256 ram_add[3]
.sym 25257 fb0.0.0.0_RDATA[272]
.sym 25258 address_reg[3]
.sym 25265 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25266 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25267 fb0.0.0.0_RDATA[211]
.sym 25269 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 25270 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 25273 fb0.0.0.0_RDATA[305]
.sym 25274 fb0.0.0.0_RDATA[310]
.sym 25275 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 25276 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25277 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 25278 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 25280 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25281 fb0.0.0.0_RDATA[241]
.sym 25284 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 25286 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25289 fb0.0.0.0_RDATA[275]
.sym 25294 fb0.0.0.0_RDATA[243]
.sym 25295 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25298 fb0.0.0.0_RDATA[310]
.sym 25299 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25309 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 25310 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25311 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25318 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25321 fb0.0.0.0_RDATA[305]
.sym 25322 fb0.0.0.0_RDATA[241]
.sym 25323 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25324 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 25327 fb0.0.0.0_RDATA[211]
.sym 25328 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 25329 fb0.0.0.0_RDATA[243]
.sym 25330 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 25335 fb0.0.0.0_RDATA[275]
.sym 25336 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25339 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 25340 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25342 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 25343 DE_$glb_ce
.sym 25344 CLK_FAST
.sym 25347 fb0.0.0.0_RDATA[166]
.sym 25348 fb0.0.0.0_RDATA[165]
.sym 25349 fb0.0.0.0_RDATA[164]
.sym 25350 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25351 fb0.0.0.0_RDATA[162]
.sym 25352 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25353 fb0.0.0.0_RDATA[160]
.sym 25363 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 25366 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 25370 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25371 fb0.0.0.0_RDATA[273]
.sym 25374 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25375 fb0.0.0.0_RDATA[197]
.sym 25376 fb0.0.10.0_RCLKE
.sym 25377 fb0.0.0.0_RDATA[290]
.sym 25378 fb0.0.0.0_RDATA[292]
.sym 25379 $PACKER_VCC_NET
.sym 25380 fb0.0.0.0_RDATA[291]
.sym 25387 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 25390 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25392 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25394 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25395 fb0.0.0.0_RDATA[273]
.sym 25396 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25398 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25399 DE
.sym 25405 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25406 fb0.0.0.0_RDATA[291]
.sym 25407 fb0.0.0.0_RDATA[193]
.sym 25414 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 25415 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25420 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25423 DE
.sym 25434 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25435 fb0.0.0.0_RDATA[291]
.sym 25438 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25439 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 25440 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25441 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25447 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25450 fb0.0.0.0_RDATA[273]
.sym 25451 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 25452 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25453 fb0.0.0.0_RDATA[193]
.sym 25462 DE
.sym 25464 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25466 DE_$glb_ce
.sym 25467 CLK_FAST
.sym 25481 $PACKER_VCC_NET
.sym 25483 address_reg[6]
.sym 25484 address_reg[0]
.sym 25486 fb0.0.0.0_RDATA[160]
.sym 25489 fb0.0.0.0_RDATA[211]
.sym 25492 address_reg[7]
.sym 25493 fb0.0.0.0_RDATA[193]
.sym 25494 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25495 fb0.0.0.0_RDATA[288]
.sym 25499 ram_add[0]
.sym 25501 fb0.0.0.0_RDATA[289]
.sym 25502 ram_add[6]
.sym 25504 fb0.0.17.0_RCLKE
.sym 25514 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25521 fb0.0.0.0_RDATA[288]
.sym 25522 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25524 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25529 fb0.0.0.0_RDATA[272]
.sym 25533 fb0.0.0.0_RDATA[278]
.sym 25537 fb0.0.0.0_RDATA[290]
.sym 25541 fb0.0.0.0_RDATA[274]
.sym 25543 fb0.0.0.0_RDATA[274]
.sym 25544 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25545 fb0.0.0.0_RDATA[290]
.sym 25546 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25549 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25551 fb0.0.0.0_RDATA[278]
.sym 25555 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25556 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 25557 fb0.0.0.0_RDATA[288]
.sym 25558 fb0.0.0.0_RDATA[272]
.sym 25593 fb0.0.0.0_RDATA[198]
.sym 25594 fb0.0.0.0_RDATA[197]
.sym 25595 fb0.0.0.0_RDATA[196]
.sym 25596 fb0.0.0.0_RDATA[195]
.sym 25597 fb0.0.0.0_RDATA[194]
.sym 25598 fb0.0.0.0_RDATA[193]
.sym 25599 fb0.0.0.0_RDATA[192]
.sym 25610 ram_add[6]
.sym 25617 fb0.0.0.0_RDATA[245]
.sym 25619 fb0.0.0.0_RDATA[278]
.sym 25620 address_reg[1]
.sym 25621 fb0.0.18.0_RCLKE
.sym 25623 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25625 fb0.0.0.0_RDATA[275]
.sym 25626 fb0.0.0.0_RDATA[243]
.sym 25627 fb0.0.0.0_RDATA[274]
.sym 25732 fb0.0.0.0_RDATA[192]
.sym 25738 $PACKER_VCC_NET
.sym 25739 fb0.0.0.0_RDATA[241]
.sym 25740 ram_add[0]
.sym 25741 fb0.0.0.0_RDATA[272]
.sym 25742 address_reg[7]
.sym 25743 ram_add[1]
.sym 25744 address_reg[3]
.sym 25746 address_reg[3]
.sym 25747 address_reg[5]
.sym 25748 ram_add[3]
.sym 25839 fb0.0.0.0_RDATA[278]
.sym 25840 fb0.0.0.0_RDATA[277]
.sym 25841 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25842 fb0.0.0.0_RDATA[275]
.sym 25843 fb0.0.0.0_RDATA[274]
.sym 25844 fb0.0.0.0_RDATA[273]
.sym 25845 fb0.0.0.0_RDATA[272]
.sym 25862 address_reg[3]
.sym 25865 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25866 $PACKER_VCC_NET
.sym 25867 fb0.0.0.0_RDATA[273]
.sym 25869 fb0.0.0.0_RDATA[292]
.sym 25871 fb0.0.0.0_RDATA[291]
.sym 25872 address_reg[4]
.sym 25873 fb0.0.0.0_RDATA[290]
.sym 25978 command_data[0]
.sym 25980 address_reg[0]
.sym 25981 command_data[1]
.sym 25983 command_data[3]
.sym 25985 fb0.0.0.0_RDATA[289]
.sym 25987 fb0.0.0.0_RDATA[288]
.sym 25990 ram_add[6]
.sym 25993 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 25996 ram_add[0]
.sym 26085 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26086 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 26087 fb0.0.0.0_RDATA[292]
.sym 26088 fb0.0.0.0_RDATA[291]
.sym 26089 fb0.0.0.0_RDATA[290]
.sym 26090 fb0.0.0.0_RDATA[289]
.sym 26091 fb0.0.0.0_RDATA[288]
.sym 26108 address_reg[2]
.sym 26110 fb0.0.18.0_MASK
.sym 26113 fb0.0.0.0_RDATA[245]
.sym 26114 fb0.0.18.0_RCLKE
.sym 26117 fb0.0.0.0_RDATA[243]
.sym 26119 address_reg[6]
.sym 26215 $PACKER_VCC_NET
.sym 26222 $PACKER_VCC_NET
.sym 26231 fb0.0.0.0_RDATA[241]
.sym 26235 ram_add[1]
.sym 26238 address_reg[7]
.sym 26239 address_reg[3]
.sym 26241 ram_add[3]
.sym 26331 fb0.0.0.0_RDATA[246]
.sym 26332 fb0.0.0.0_RDATA[245]
.sym 26333 fb0.0.0.0_RDATA[244]
.sym 26334 fb0.0.0.0_RDATA[243]
.sym 26335 fb0.0.0.0_RDATA[242]
.sym 26336 fb0.0.0.0_RDATA[241]
.sym 26337 fb0.0.0.0_RDATA[240]
.sym 26350 fb0.0.15.0_RCLKE
.sym 26354 $PACKER_VCC_NET
.sym 26356 fb0.0.15.0_MASK
.sym 26358 $PACKER_VCC_NET
.sym 26360 $PACKER_VCC_NET
.sym 26461 command_data[1]
.sym 26464 command_data[3]
.sym 26465 address_reg[0]
.sym 26498 $PACKER_VCC_NET
.sym 26513 $PACKER_VCC_NET
.sym 26527 CLK_PIX
.sym 26528 $PACKER_VCC_NET
.sym 26531 blue[1]$SB_IO_OUT
.sym 26544 CLK_PIX
.sym 26551 blue[1]$SB_IO_OUT
.sym 26552 $PACKER_VCC_NET
.sym 26554 fb0.0.20.0_MASK
.sym 26557 fb0.0.20.0_WCLKE
.sym 26560 CLK_PIX
.sym 26564 command_data[2]
.sym 26565 command_data[7]
.sym 26580 command_data[1]
.sym 26581 command_data[4]
.sym 26593 ram_add[1]
.sym 26595 fb0.0.20.0_RCLKE
.sym 26607 ram_add[6]
.sym 26610 fb0.0.20.0_MASK
.sym 26614 ram_add[0]
.sym 26615 ram_add[5]
.sym 26617 ram_add[4]
.sym 26618 fb0.0.20.0_MASK
.sym 26620 ram_add[3]
.sym 26622 $PACKER_VCC_NET
.sym 26623 ram_add[2]
.sym 26624 ram_add[7]
.sym 26627 RW$SB_IO_IN
.sym 26637 fb0.0.20.0_MASK
.sym 26638 fb0.0.20.0_MASK
.sym 26639 fb0.0.20.0_MASK
.sym 26640 fb0.0.20.0_MASK
.sym 26641 fb0.0.20.0_MASK
.sym 26642 fb0.0.20.0_MASK
.sym 26643 fb0.0.20.0_MASK
.sym 26644 fb0.0.20.0_MASK
.sym 26645 ram_add[0]
.sym 26646 ram_add[1]
.sym 26648 ram_add[2]
.sym 26649 ram_add[3]
.sym 26650 ram_add[4]
.sym 26651 ram_add[5]
.sym 26652 ram_add[6]
.sym 26653 ram_add[7]
.sym 26656 CLK_FAST
.sym 26657 fb0.0.20.0_RCLKE
.sym 26658 $PACKER_VCC_NET
.sym 26681 ram_add[1]
.sym 26690 address_reg[6]
.sym 26691 ram_add[4]
.sym 26698 ram_add[2]
.sym 26699 ram_add[7]
.sym 26700 fb0.0.20.0_WCLKE
.sym 26704 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 26707 fb0.0.20.0_WCLKE
.sym 26709 HSYNC$SB_IO_OUT
.sym 26711 address_reg[5]
.sym 26715 ram_add[5]
.sym 26719 ram_add[5]
.sym 26720 address_reg[3]
.sym 26725 address_reg[3]
.sym 26736 address_reg[0]
.sym 26739 command_data[6]
.sym 26741 command_data[0]
.sym 26743 command_data[3]
.sym 26744 fb0.0.20.0_MASK
.sym 26745 address_reg[6]
.sym 26746 address_reg[7]
.sym 26748 $PACKER_VCC_NET
.sym 26751 command_data[2]
.sym 26752 command_data[5]
.sym 26753 address_reg[3]
.sym 26754 command_data[7]
.sym 26755 address_reg[1]
.sym 26756 address_reg[2]
.sym 26759 address_reg[4]
.sym 26761 command_data[1]
.sym 26762 fb0.0.20.0_WCLKE
.sym 26764 command_data[4]
.sym 26765 fb0.0.20.0_MASK
.sym 26766 address_reg[5]
.sym 26775 fb0.0.20.0_MASK
.sym 26776 fb0.0.20.0_MASK
.sym 26777 fb0.0.20.0_MASK
.sym 26778 fb0.0.20.0_MASK
.sym 26779 fb0.0.20.0_MASK
.sym 26780 fb0.0.20.0_MASK
.sym 26781 fb0.0.20.0_MASK
.sym 26782 fb0.0.20.0_MASK
.sym 26783 address_reg[0]
.sym 26784 address_reg[1]
.sym 26786 address_reg[2]
.sym 26787 address_reg[3]
.sym 26788 address_reg[4]
.sym 26789 address_reg[5]
.sym 26790 address_reg[6]
.sym 26791 address_reg[7]
.sym 26794 CLK_FAST
.sym 26795 fb0.0.20.0_WCLKE
.sym 26796 command_data[0]
.sym 26797 command_data[1]
.sym 26798 command_data[2]
.sym 26799 command_data[3]
.sym 26800 command_data[4]
.sym 26801 command_data[5]
.sym 26802 command_data[6]
.sym 26803 command_data[7]
.sym 26804 $PACKER_VCC_NET
.sym 26805 command_data[3]
.sym 26808 command_data[3]
.sym 26819 fb0.0.0.0_RDATA[323]
.sym 26825 address_reg[4]
.sym 26831 address_reg[4]
.sym 26839 fb0.0.7.0_RCLKE
.sym 26842 ram_add[0]
.sym 26848 ram_add[3]
.sym 26849 ram_add[6]
.sym 26850 $PACKER_VCC_NET
.sym 26853 fb0.0.7.0_MASK
.sym 26861 fb0.0.7.0_MASK
.sym 26862 ram_add[5]
.sym 26863 ram_add[2]
.sym 26864 ram_add[7]
.sym 26865 ram_add[4]
.sym 26866 ram_add[1]
.sym 26869 fb0.0.7.0_MASK
.sym 26870 fb0.0.7.0_WCLKE
.sym 26877 fb0.0.7.0_MASK
.sym 26878 fb0.0.7.0_MASK
.sym 26879 fb0.0.7.0_MASK
.sym 26880 fb0.0.7.0_MASK
.sym 26881 fb0.0.7.0_MASK
.sym 26882 fb0.0.7.0_MASK
.sym 26883 fb0.0.7.0_MASK
.sym 26884 fb0.0.7.0_MASK
.sym 26885 ram_add[0]
.sym 26886 ram_add[1]
.sym 26888 ram_add[2]
.sym 26889 ram_add[3]
.sym 26890 ram_add[4]
.sym 26891 ram_add[5]
.sym 26892 ram_add[6]
.sym 26893 ram_add[7]
.sym 26896 CLK_FAST
.sym 26897 fb0.0.7.0_RCLKE
.sym 26898 $PACKER_VCC_NET
.sym 26909 command_data[1]
.sym 26919 address_reg[7]
.sym 26923 ram_add[7]
.sym 26925 ram_add[2]
.sym 26926 ram_add[7]
.sym 26929 ram_add[2]
.sym 26930 ram_add[7]
.sym 26931 ram_add[4]
.sym 26933 fb0.0.0.0_RDATA[118]
.sym 26934 fb0.0.7.0_WCLKE
.sym 26940 command_data[5]
.sym 26941 command_data[6]
.sym 26942 address_reg[0]
.sym 26943 address_reg[1]
.sym 26947 address_reg[2]
.sym 26948 command_data[4]
.sym 26951 command_data[7]
.sym 26952 $PACKER_VCC_NET
.sym 26954 address_reg[3]
.sym 26955 fb0.0.7.0_MASK
.sym 26957 fb0.0.7.0_WCLKE
.sym 26959 address_reg[5]
.sym 26961 address_reg[7]
.sym 26962 command_data[1]
.sym 26963 fb0.0.7.0_MASK
.sym 26964 command_data[0]
.sym 26965 address_reg[6]
.sym 26966 command_data[2]
.sym 26967 command_data[3]
.sym 26969 address_reg[4]
.sym 26975 fb0.0.19.0_WCLKE
.sym 26978 fb0.0.19.0_MASK
.sym 26979 fb0.0.7.0_MASK
.sym 26980 fb0.0.7.0_MASK
.sym 26981 fb0.0.7.0_MASK
.sym 26982 fb0.0.7.0_MASK
.sym 26983 fb0.0.7.0_MASK
.sym 26984 fb0.0.7.0_MASK
.sym 26985 fb0.0.7.0_MASK
.sym 26986 fb0.0.7.0_MASK
.sym 26987 address_reg[0]
.sym 26988 address_reg[1]
.sym 26990 address_reg[2]
.sym 26991 address_reg[3]
.sym 26992 address_reg[4]
.sym 26993 address_reg[5]
.sym 26994 address_reg[6]
.sym 26995 address_reg[7]
.sym 26998 CLK_FAST
.sym 26999 fb0.0.7.0_WCLKE
.sym 27000 command_data[0]
.sym 27001 command_data[1]
.sym 27002 command_data[2]
.sym 27003 command_data[3]
.sym 27004 command_data[4]
.sym 27005 command_data[5]
.sym 27006 command_data[6]
.sym 27007 command_data[7]
.sym 27008 $PACKER_VCC_NET
.sym 27010 command_data[4]
.sym 27011 command_data[4]
.sym 27013 address_reg[2]
.sym 27020 $PACKER_VCC_NET
.sym 27022 $PACKER_VCC_NET
.sym 27025 address_reg[5]
.sym 27026 fb0.0.0.0_RDATA[117]
.sym 27034 fb0.0.0.0_RDATA[113]
.sym 27049 ram_add[6]
.sym 27054 ram_add[1]
.sym 27061 ram_add[7]
.sym 27063 ram_add[3]
.sym 27064 fb0.0.19.0_MASK
.sym 27065 ram_add[0]
.sym 27066 ram_add[5]
.sym 27067 ram_add[2]
.sym 27068 fb0.0.19.0_RCLKE
.sym 27069 ram_add[4]
.sym 27070 $PACKER_VCC_NET
.sym 27072 fb0.0.19.0_MASK
.sym 27081 fb0.0.19.0_MASK
.sym 27082 fb0.0.19.0_MASK
.sym 27083 fb0.0.19.0_MASK
.sym 27084 fb0.0.19.0_MASK
.sym 27085 fb0.0.19.0_MASK
.sym 27086 fb0.0.19.0_MASK
.sym 27087 fb0.0.19.0_MASK
.sym 27088 fb0.0.19.0_MASK
.sym 27089 ram_add[0]
.sym 27090 ram_add[1]
.sym 27092 ram_add[2]
.sym 27093 ram_add[3]
.sym 27094 ram_add[4]
.sym 27095 ram_add[5]
.sym 27096 ram_add[6]
.sym 27097 ram_add[7]
.sym 27100 CLK_FAST
.sym 27101 fb0.0.19.0_RCLKE
.sym 27102 $PACKER_VCC_NET
.sym 27122 ram_add[1]
.sym 27123 address_reg[0]
.sym 27126 address_reg[1]
.sym 27127 address_reg[3]
.sym 27129 fb0.0.16.0_WCLKE
.sym 27130 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 27131 fb0.0.19.0_WCLKE
.sym 27132 ram_add[5]
.sym 27133 ram_add[5]
.sym 27136 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 27138 fb0.0.19.0_WCLKE
.sym 27143 command_data[0]
.sym 27144 command_data[1]
.sym 27146 address_reg[4]
.sym 27147 command_data[6]
.sym 27149 address_reg[7]
.sym 27150 fb0.0.19.0_MASK
.sym 27152 address_reg[3]
.sym 27153 address_reg[6]
.sym 27154 command_data[2]
.sym 27155 address_reg[0]
.sym 27156 $PACKER_VCC_NET
.sym 27157 command_data[7]
.sym 27158 fb0.0.19.0_MASK
.sym 27161 fb0.0.19.0_WCLKE
.sym 27163 address_reg[5]
.sym 27164 command_data[5]
.sym 27165 command_data[4]
.sym 27167 command_data[3]
.sym 27169 address_reg[2]
.sym 27174 address_reg[1]
.sym 27176 fb0.0.16.0_MASK
.sym 27182 fb0.0.16.0_WCLKE
.sym 27183 fb0.0.19.0_MASK
.sym 27184 fb0.0.19.0_MASK
.sym 27185 fb0.0.19.0_MASK
.sym 27186 fb0.0.19.0_MASK
.sym 27187 fb0.0.19.0_MASK
.sym 27188 fb0.0.19.0_MASK
.sym 27189 fb0.0.19.0_MASK
.sym 27190 fb0.0.19.0_MASK
.sym 27191 address_reg[0]
.sym 27192 address_reg[1]
.sym 27194 address_reg[2]
.sym 27195 address_reg[3]
.sym 27196 address_reg[4]
.sym 27197 address_reg[5]
.sym 27198 address_reg[6]
.sym 27199 address_reg[7]
.sym 27202 CLK_FAST
.sym 27203 fb0.0.19.0_WCLKE
.sym 27204 command_data[0]
.sym 27205 command_data[1]
.sym 27206 command_data[2]
.sym 27207 command_data[3]
.sym 27208 command_data[4]
.sym 27209 command_data[5]
.sym 27210 command_data[6]
.sym 27211 command_data[7]
.sym 27212 $PACKER_VCC_NET
.sym 27216 command_data[2]
.sym 27218 command_data[1]
.sym 27220 address_reg[4]
.sym 27222 command_data[2]
.sym 27225 command_data[7]
.sym 27227 command_data[0]
.sym 27230 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 27233 address_reg[4]
.sym 27234 fb0.0.0.0_RDATA[307]
.sym 27236 fb0.0.0.0_RDATA[262]
.sym 27239 command_data[7]
.sym 27240 fb0.0.0.0_RDATA[304]
.sym 27249 ram_add[5]
.sym 27251 ram_add[3]
.sym 27253 ram_add[0]
.sym 27257 ram_add[6]
.sym 27258 $PACKER_VCC_NET
.sym 27262 fb0.0.16.0_MASK
.sym 27265 ram_add[7]
.sym 27270 fb0.0.16.0_MASK
.sym 27271 ram_add[2]
.sym 27272 fb0.0.16.0_RCLKE
.sym 27273 ram_add[4]
.sym 27274 ram_add[1]
.sym 27278 fb0.0.4.0_WCLKE
.sym 27285 fb0.0.16.0_MASK
.sym 27286 fb0.0.16.0_MASK
.sym 27287 fb0.0.16.0_MASK
.sym 27288 fb0.0.16.0_MASK
.sym 27289 fb0.0.16.0_MASK
.sym 27290 fb0.0.16.0_MASK
.sym 27291 fb0.0.16.0_MASK
.sym 27292 fb0.0.16.0_MASK
.sym 27293 ram_add[0]
.sym 27294 ram_add[1]
.sym 27296 ram_add[2]
.sym 27297 ram_add[3]
.sym 27298 ram_add[4]
.sym 27299 ram_add[5]
.sym 27300 ram_add[6]
.sym 27301 ram_add[7]
.sym 27304 CLK_FAST
.sym 27305 fb0.0.16.0_RCLKE
.sym 27306 $PACKER_VCC_NET
.sym 27315 command_data[7]
.sym 27318 command_data[7]
.sym 27323 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 27324 address_reg[7]
.sym 27331 ram_add[7]
.sym 27333 XPOS[2]
.sym 27334 fb0.0.0.0_RDATA[118]
.sym 27337 ram_add[2]
.sym 27338 ram_add[7]
.sym 27339 ram_add[4]
.sym 27342 fb0.0.4.0_WCLKE
.sym 27347 address_reg[3]
.sym 27348 address_reg[0]
.sym 27349 command_data[6]
.sym 27352 command_data[5]
.sym 27353 command_data[4]
.sym 27356 fb0.0.16.0_MASK
.sym 27357 address_reg[2]
.sym 27358 fb0.0.16.0_WCLKE
.sym 27360 $PACKER_VCC_NET
.sym 27362 address_reg[1]
.sym 27364 command_data[1]
.sym 27365 command_data[2]
.sym 27366 fb0.0.16.0_MASK
.sym 27371 address_reg[4]
.sym 27372 address_reg[5]
.sym 27373 address_reg[6]
.sym 27374 address_reg[7]
.sym 27375 command_data[3]
.sym 27376 command_data[0]
.sym 27377 command_data[7]
.sym 27381 ram_add_SB_LUT4_O_4_I1[2]
.sym 27382 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 27383 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 27384 ram_add_SB_LUT4_O_4_I1[5]
.sym 27385 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 27386 ram_add_SB_LUT4_O_4_I1[7]
.sym 27387 fb0.0.16.0_MASK
.sym 27388 fb0.0.16.0_MASK
.sym 27389 fb0.0.16.0_MASK
.sym 27390 fb0.0.16.0_MASK
.sym 27391 fb0.0.16.0_MASK
.sym 27392 fb0.0.16.0_MASK
.sym 27393 fb0.0.16.0_MASK
.sym 27394 fb0.0.16.0_MASK
.sym 27395 address_reg[0]
.sym 27396 address_reg[1]
.sym 27398 address_reg[2]
.sym 27399 address_reg[3]
.sym 27400 address_reg[4]
.sym 27401 address_reg[5]
.sym 27402 address_reg[6]
.sym 27403 address_reg[7]
.sym 27406 CLK_FAST
.sym 27407 fb0.0.16.0_WCLKE
.sym 27408 command_data[0]
.sym 27409 command_data[1]
.sym 27410 command_data[2]
.sym 27411 command_data[3]
.sym 27412 command_data[4]
.sym 27413 command_data[5]
.sym 27414 command_data[6]
.sym 27415 command_data[7]
.sym 27416 $PACKER_VCC_NET
.sym 27421 address_reg[3]
.sym 27423 address_reg[2]
.sym 27428 $PACKER_VCC_NET
.sym 27431 $PACKER_VCC_NET
.sym 27434 fb0.0.0.0_RDATA[117]
.sym 27435 address_reg[5]
.sym 27436 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 27438 address_reg[5]
.sym 27440 fb0.0.0.0_RDATA[70]
.sym 27441 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 27442 fb0.0.0.0_RDATA[69]
.sym 27443 fb0.0.0.0_RDATA[113]
.sym 27444 fb0.0.0.0_RDATA[68]
.sym 27450 ram_add[6]
.sym 27451 fb0.0.4.0_RCLKE
.sym 27464 ram_add[1]
.sym 27465 ram_add[5]
.sym 27466 fb0.0.4.0_MASK
.sym 27467 ram_add[3]
.sym 27469 ram_add[7]
.sym 27473 ram_add[0]
.sym 27474 fb0.0.4.0_MASK
.sym 27475 ram_add[2]
.sym 27477 ram_add[4]
.sym 27478 $PACKER_VCC_NET
.sym 27481 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[7]
.sym 27482 fb0.0.4.0_MASK
.sym 27483 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[5]
.sym 27484 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 27485 DE
.sym 27486 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[7]
.sym 27487 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[5]
.sym 27488 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 27489 fb0.0.4.0_MASK
.sym 27490 fb0.0.4.0_MASK
.sym 27491 fb0.0.4.0_MASK
.sym 27492 fb0.0.4.0_MASK
.sym 27493 fb0.0.4.0_MASK
.sym 27494 fb0.0.4.0_MASK
.sym 27495 fb0.0.4.0_MASK
.sym 27496 fb0.0.4.0_MASK
.sym 27497 ram_add[0]
.sym 27498 ram_add[1]
.sym 27500 ram_add[2]
.sym 27501 ram_add[3]
.sym 27502 ram_add[4]
.sym 27503 ram_add[5]
.sym 27504 ram_add[6]
.sym 27505 ram_add[7]
.sym 27508 CLK_FAST
.sym 27509 fb0.0.4.0_RCLKE
.sym 27510 $PACKER_VCC_NET
.sym 27524 ram_add[0]
.sym 27525 command_data[4]
.sym 27526 address_reg[0]
.sym 27528 ram_add[3]
.sym 27531 fb0.0.11.0_RCLKE
.sym 27532 ram_add[1]
.sym 27534 address_reg[1]
.sym 27535 fb0.0.0.0_RDATA[67]
.sym 27536 DE
.sym 27537 fb0.0.0.0_RDATA[66]
.sym 27538 $PACKER_VCC_NET
.sym 27539 fb0.0.0.0_RDATA[65]
.sym 27540 ram_add[5]
.sym 27541 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 27542 fb0.0.0.0_RDATA[261]
.sym 27544 ram_add_SB_LUT4_O_4_I1[1]
.sym 27545 address_reg[1]
.sym 27551 address_reg[1]
.sym 27552 address_reg[4]
.sym 27553 command_data[2]
.sym 27554 command_data[1]
.sym 27555 $PACKER_VCC_NET
.sym 27558 command_data[7]
.sym 27559 address_reg[2]
.sym 27560 command_data[6]
.sym 27561 address_reg[6]
.sym 27562 address_reg[7]
.sym 27564 command_data[0]
.sym 27565 address_reg[0]
.sym 27568 fb0.0.4.0_MASK
.sym 27569 fb0.0.4.0_WCLKE
.sym 27571 command_data[4]
.sym 27572 command_data[5]
.sym 27573 address_reg[5]
.sym 27575 command_data[3]
.sym 27576 fb0.0.4.0_MASK
.sym 27578 address_reg[3]
.sym 27584 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 27585 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 27586 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 27587 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 27588 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 27589 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 27590 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 27591 fb0.0.4.0_MASK
.sym 27592 fb0.0.4.0_MASK
.sym 27593 fb0.0.4.0_MASK
.sym 27594 fb0.0.4.0_MASK
.sym 27595 fb0.0.4.0_MASK
.sym 27596 fb0.0.4.0_MASK
.sym 27597 fb0.0.4.0_MASK
.sym 27598 fb0.0.4.0_MASK
.sym 27599 address_reg[0]
.sym 27600 address_reg[1]
.sym 27602 address_reg[2]
.sym 27603 address_reg[3]
.sym 27604 address_reg[4]
.sym 27605 address_reg[5]
.sym 27606 address_reg[6]
.sym 27607 address_reg[7]
.sym 27610 CLK_FAST
.sym 27611 fb0.0.4.0_WCLKE
.sym 27612 command_data[0]
.sym 27613 command_data[1]
.sym 27614 command_data[2]
.sym 27615 command_data[3]
.sym 27616 command_data[4]
.sym 27617 command_data[5]
.sym 27618 command_data[6]
.sym 27619 command_data[7]
.sym 27620 $PACKER_VCC_NET
.sym 27627 command_data[2]
.sym 27629 command_data[2]
.sym 27630 command_data[1]
.sym 27632 command_data[0]
.sym 27634 command_data[7]
.sym 27635 address_reg[2]
.sym 27636 address_reg[4]
.sym 27637 fb0.0.0.0_RDATA[304]
.sym 27638 command_data[7]
.sym 27641 DE
.sym 27643 fb0.0.0.0_RDATA[307]
.sym 27644 fb0.0.0.0_RDATA[262]
.sym 27645 YPOS[7]
.sym 27646 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 27647 address_reg[0]
.sym 27648 DE_SB_LUT4_O_I2[0]
.sym 27659 fb0.0.5.0_MASK
.sym 27663 ram_add[6]
.sym 27664 fb0.0.5.0_RCLKE
.sym 27666 $PACKER_VCC_NET
.sym 27671 ram_add[5]
.sym 27675 ram_add[7]
.sym 27676 fb0.0.5.0_MASK
.sym 27677 ram_add[2]
.sym 27679 ram_add[0]
.sym 27680 ram_add[3]
.sym 27683 ram_add[4]
.sym 27684 ram_add[1]
.sym 27685 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 27686 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 27687 ram_add[5]
.sym 27688 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 27689 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 27690 this_line_addr[4]
.sym 27692 fb0.0.5.0_MASK
.sym 27693 fb0.0.5.0_MASK
.sym 27694 fb0.0.5.0_MASK
.sym 27695 fb0.0.5.0_MASK
.sym 27696 fb0.0.5.0_MASK
.sym 27697 fb0.0.5.0_MASK
.sym 27698 fb0.0.5.0_MASK
.sym 27699 fb0.0.5.0_MASK
.sym 27700 fb0.0.5.0_MASK
.sym 27701 ram_add[0]
.sym 27702 ram_add[1]
.sym 27704 ram_add[2]
.sym 27705 ram_add[3]
.sym 27706 ram_add[4]
.sym 27707 ram_add[5]
.sym 27708 ram_add[6]
.sym 27709 ram_add[7]
.sym 27712 CLK_FAST
.sym 27713 fb0.0.5.0_RCLKE
.sym 27714 $PACKER_VCC_NET
.sym 27727 XPOS[0]
.sym 27730 command_data[6]
.sym 27735 address_reg[7]
.sym 27736 address_reg[6]
.sym 27738 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 27739 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 27740 command_data[2]
.sym 27741 ram_add[7]
.sym 27742 DE
.sym 27743 fb0.0.0.0_RDATA[118]
.sym 27744 ram_add[2]
.sym 27745 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 27746 ram_add[4]
.sym 27749 ram_add[4]
.sym 27750 ram_add[7]
.sym 27755 command_data[2]
.sym 27757 address_reg[5]
.sym 27759 command_data[4]
.sym 27760 command_data[5]
.sym 27761 address_reg[1]
.sym 27762 address_reg[4]
.sym 27766 command_data[6]
.sym 27767 address_reg[6]
.sym 27768 $PACKER_VCC_NET
.sym 27770 address_reg[3]
.sym 27772 command_data[1]
.sym 27773 command_data[0]
.sym 27776 command_data[7]
.sym 27778 fb0.0.5.0_MASK
.sym 27780 address_reg[7]
.sym 27781 address_reg[2]
.sym 27782 fb0.0.5.0_WCLKE
.sym 27783 command_data[3]
.sym 27785 address_reg[0]
.sym 27786 fb0.0.5.0_MASK
.sym 27788 this_line_addr[5]
.sym 27789 ram_add_SB_LUT4_O_5_I3[1]
.sym 27790 this_line_addr[7]
.sym 27791 this_line_addr[8]
.sym 27792 this_line_addr[9]
.sym 27793 this_line_addr[10]
.sym 27794 this_line_addr[11]
.sym 27795 fb0.0.5.0_MASK
.sym 27796 fb0.0.5.0_MASK
.sym 27797 fb0.0.5.0_MASK
.sym 27798 fb0.0.5.0_MASK
.sym 27799 fb0.0.5.0_MASK
.sym 27800 fb0.0.5.0_MASK
.sym 27801 fb0.0.5.0_MASK
.sym 27802 fb0.0.5.0_MASK
.sym 27803 address_reg[0]
.sym 27804 address_reg[1]
.sym 27806 address_reg[2]
.sym 27807 address_reg[3]
.sym 27808 address_reg[4]
.sym 27809 address_reg[5]
.sym 27810 address_reg[6]
.sym 27811 address_reg[7]
.sym 27814 CLK_FAST
.sym 27815 fb0.0.5.0_WCLKE
.sym 27816 command_data[0]
.sym 27817 command_data[1]
.sym 27818 command_data[2]
.sym 27819 command_data[3]
.sym 27820 command_data[4]
.sym 27821 command_data[5]
.sym 27822 command_data[6]
.sym 27823 command_data[7]
.sym 27824 $PACKER_VCC_NET
.sym 27829 address_reg[12]
.sym 27831 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 27832 address_reg[3]
.sym 27833 $PACKER_VCC_NET
.sym 27834 fb0.0.5.0_MASK
.sym 27835 address_reg[6]
.sym 27836 $PACKER_VCC_NET
.sym 27837 char[4]
.sym 27838 address_reg[4]
.sym 27839 address_reg[11]
.sym 27840 ram_add[5]
.sym 27841 ram_add[5]
.sym 27842 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 27843 fb0.0.0.0_RDATA[117]
.sym 27844 fb0.0.0.0_RDATA[84]
.sym 27845 char[2]
.sym 27846 char[4]
.sym 27847 fb0.0.0.0_RDATA[113]
.sym 27848 fb0.0.0.0_RDATA[68]
.sym 27849 fb0.0.0.0_RDATA[70]
.sym 27850 fb0.0.0.0_RDATA[69]
.sym 27851 address_reg[8]
.sym 27852 fb0.0.0.0_RDATA[80]
.sym 27859 ram_add[5]
.sym 27861 fb0.0.22.0_MASK
.sym 27865 ram_add[0]
.sym 27868 fb0.0.22.0_RCLKE
.sym 27869 fb0.0.22.0_MASK
.sym 27871 ram_add[6]
.sym 27876 ram_add[4]
.sym 27877 $PACKER_VCC_NET
.sym 27883 ram_add[2]
.sym 27884 ram_add[3]
.sym 27886 ram_add[7]
.sym 27888 ram_add[1]
.sym 27889 this_line_addr[12]
.sym 27890 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 27891 ram_add[2]
.sym 27892 ram_add[4]
.sym 27893 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 27894 ram_add[7]
.sym 27895 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 27897 fb0.0.22.0_MASK
.sym 27898 fb0.0.22.0_MASK
.sym 27899 fb0.0.22.0_MASK
.sym 27900 fb0.0.22.0_MASK
.sym 27901 fb0.0.22.0_MASK
.sym 27902 fb0.0.22.0_MASK
.sym 27903 fb0.0.22.0_MASK
.sym 27904 fb0.0.22.0_MASK
.sym 27905 ram_add[0]
.sym 27906 ram_add[1]
.sym 27908 ram_add[2]
.sym 27909 ram_add[3]
.sym 27910 ram_add[4]
.sym 27911 ram_add[5]
.sym 27912 ram_add[6]
.sym 27913 ram_add[7]
.sym 27916 CLK_FAST
.sym 27917 fb0.0.22.0_RCLKE
.sym 27918 $PACKER_VCC_NET
.sym 27931 command_data[5]
.sym 27932 command_data[6]
.sym 27933 char[6]
.sym 27935 ram_add[1]
.sym 27936 address_reg[10]
.sym 27937 ram_add[3]
.sym 27939 ram_add[6]
.sym 27940 address_reg[11]
.sym 27941 ram_add[0]
.sym 27942 command_data[4]
.sym 27943 fb0.0.0.0_RDATA[65]
.sym 27944 address_reg[2]
.sym 27945 address_reg[3]
.sym 27946 ram_add[7]
.sym 27947 address_reg[1]
.sym 27948 address_reg[3]
.sym 27949 address_reg[2]
.sym 27950 fb0.0.0.0_RDATA[261]
.sym 27951 fb0.0.0.0_RDATA[67]
.sym 27952 this_line_addr[12]
.sym 27953 fb0.0.0.0_RDATA[66]
.sym 27954 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 27959 command_data[2]
.sym 27960 address_reg[4]
.sym 27963 address_reg[3]
.sym 27964 address_reg[0]
.sym 27965 address_reg[5]
.sym 27966 address_reg[6]
.sym 27967 command_data[3]
.sym 27969 address_reg[2]
.sym 27970 address_reg[1]
.sym 27971 command_data[1]
.sym 27972 command_data[0]
.sym 27973 command_data[7]
.sym 27975 command_data[4]
.sym 27977 fb0.0.22.0_WCLKE
.sym 27979 fb0.0.22.0_MASK
.sym 27986 address_reg[7]
.sym 27987 fb0.0.22.0_MASK
.sym 27988 $PACKER_VCC_NET
.sym 27989 command_data[5]
.sym 27990 command_data[6]
.sym 27991 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 27992 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 27993 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 27994 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 27995 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 27996 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 27997 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 27998 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 27999 fb0.0.22.0_MASK
.sym 28000 fb0.0.22.0_MASK
.sym 28001 fb0.0.22.0_MASK
.sym 28002 fb0.0.22.0_MASK
.sym 28003 fb0.0.22.0_MASK
.sym 28004 fb0.0.22.0_MASK
.sym 28005 fb0.0.22.0_MASK
.sym 28006 fb0.0.22.0_MASK
.sym 28007 address_reg[0]
.sym 28008 address_reg[1]
.sym 28010 address_reg[2]
.sym 28011 address_reg[3]
.sym 28012 address_reg[4]
.sym 28013 address_reg[5]
.sym 28014 address_reg[6]
.sym 28015 address_reg[7]
.sym 28018 CLK_FAST
.sym 28019 fb0.0.22.0_WCLKE
.sym 28020 command_data[0]
.sym 28021 command_data[1]
.sym 28022 command_data[2]
.sym 28023 command_data[3]
.sym 28024 command_data[4]
.sym 28025 command_data[5]
.sym 28026 command_data[6]
.sym 28027 command_data[7]
.sym 28028 $PACKER_VCC_NET
.sym 28029 command_data[3]
.sym 28033 command_data[2]
.sym 28034 fb0.0.0.0_RDATA[6]
.sym 28035 fb0.0.0.0_RDATA[354]
.sym 28036 address_reg[1]
.sym 28037 address_reg[2]
.sym 28038 fb0.0.0.0_RDATA[112]
.sym 28039 command_data[1]
.sym 28040 command_data[0]
.sym 28041 command_data[7]
.sym 28044 address_reg[4]
.sym 28045 ram_add[2]
.sym 28046 fb0.0.0.0_RDATA[357]
.sym 28047 ram_add[4]
.sym 28048 address_reg[0]
.sym 28049 command_data[7]
.sym 28050 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28051 ram_add[7]
.sym 28052 fb0.0.0.0_RDATA[262]
.sym 28053 fb0.0.0.0_RDATA[304]
.sym 28054 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 28055 command_data[5]
.sym 28056 fb0.0.0.0_RDATA[307]
.sym 28063 ram_add[1]
.sym 28064 ram_add[4]
.sym 28065 $PACKER_VCC_NET
.sym 28067 ram_add[3]
.sym 28069 ram_add[0]
.sym 28070 ram_add[5]
.sym 28071 ram_add[2]
.sym 28072 fb0.0.6.0_RCLKE
.sym 28074 ram_add[7]
.sym 28079 fb0.0.6.0_MASK
.sym 28085 ram_add[6]
.sym 28087 fb0.0.6.0_MASK
.sym 28093 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 28094 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 28095 fb0.0.6.0_MASK
.sym 28096 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28097 fb0.0.5.0_WCLKE
.sym 28098 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 28099 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28100 fb0.0.6.0_WCLKE
.sym 28101 fb0.0.6.0_MASK
.sym 28102 fb0.0.6.0_MASK
.sym 28103 fb0.0.6.0_MASK
.sym 28104 fb0.0.6.0_MASK
.sym 28105 fb0.0.6.0_MASK
.sym 28106 fb0.0.6.0_MASK
.sym 28107 fb0.0.6.0_MASK
.sym 28108 fb0.0.6.0_MASK
.sym 28109 ram_add[0]
.sym 28110 ram_add[1]
.sym 28112 ram_add[2]
.sym 28113 ram_add[3]
.sym 28114 ram_add[4]
.sym 28115 ram_add[5]
.sym 28116 ram_add[6]
.sym 28117 ram_add[7]
.sym 28120 CLK_FAST
.sym 28121 fb0.0.6.0_RCLKE
.sym 28122 $PACKER_VCC_NET
.sym 28131 cur_char[6]
.sym 28132 command_data[1]
.sym 28135 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 28136 fb0.0.0.0_RDATA[82]
.sym 28137 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28138 address_reg[5]
.sym 28140 address_reg[3]
.sym 28142 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 28145 address_reg[7]
.sym 28148 command_data[2]
.sym 28150 ram_add[4]
.sym 28151 fb0.0.0.0_RDATA[118]
.sym 28152 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 28155 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 28156 fb0.0.0.0_RDATA[33]
.sym 28157 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28158 DE
.sym 28163 command_data[2]
.sym 28165 command_data[6]
.sym 28166 address_reg[6]
.sym 28167 $PACKER_VCC_NET
.sym 28171 address_reg[2]
.sym 28174 address_reg[3]
.sym 28175 command_data[5]
.sym 28176 address_reg[1]
.sym 28177 address_reg[4]
.sym 28178 command_data[4]
.sym 28179 command_data[0]
.sym 28180 command_data[1]
.sym 28181 fb0.0.6.0_MASK
.sym 28182 command_data[3]
.sym 28186 address_reg[0]
.sym 28187 command_data[7]
.sym 28189 fb0.0.6.0_MASK
.sym 28190 fb0.0.6.0_WCLKE
.sym 28192 address_reg[5]
.sym 28194 address_reg[7]
.sym 28195 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 28196 fb0_char_SB_LUT4_O_I2[2]
.sym 28197 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 28198 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28199 fb0_char_SB_LUT4_O_1_I3[2]
.sym 28200 fb0.0.21.0_MASK
.sym 28201 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28202 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 28203 fb0.0.6.0_MASK
.sym 28204 fb0.0.6.0_MASK
.sym 28205 fb0.0.6.0_MASK
.sym 28206 fb0.0.6.0_MASK
.sym 28207 fb0.0.6.0_MASK
.sym 28208 fb0.0.6.0_MASK
.sym 28209 fb0.0.6.0_MASK
.sym 28210 fb0.0.6.0_MASK
.sym 28211 address_reg[0]
.sym 28212 address_reg[1]
.sym 28214 address_reg[2]
.sym 28215 address_reg[3]
.sym 28216 address_reg[4]
.sym 28217 address_reg[5]
.sym 28218 address_reg[6]
.sym 28219 address_reg[7]
.sym 28222 CLK_FAST
.sym 28223 fb0.0.6.0_WCLKE
.sym 28224 command_data[0]
.sym 28225 command_data[1]
.sym 28226 command_data[2]
.sym 28227 command_data[3]
.sym 28228 command_data[4]
.sym 28229 command_data[5]
.sym 28230 command_data[6]
.sym 28231 command_data[7]
.sym 28232 $PACKER_VCC_NET
.sym 28234 command_data[4]
.sym 28239 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 28240 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28241 fb0.0.0.0_RDATA[38]
.sym 28242 address_reg[6]
.sym 28243 $PACKER_VCC_NET
.sym 28244 $PACKER_VCC_NET
.sym 28245 address_reg[4]
.sym 28246 $PACKER_VCC_NET
.sym 28248 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 28249 ram_add[5]
.sym 28250 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 28251 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28252 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 28253 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28255 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28256 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 28258 address_reg[5]
.sym 28259 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 28260 fb0_char_SB_LUT4_O_I2[2]
.sym 28267 fb0.0.21.0_RCLKE
.sym 28273 ram_add[6]
.sym 28274 ram_add[5]
.sym 28277 ram_add[0]
.sym 28280 ram_add[7]
.sym 28283 ram_add[3]
.sym 28284 ram_add[2]
.sym 28285 $PACKER_VCC_NET
.sym 28286 fb0.0.21.0_MASK
.sym 28287 ram_add[1]
.sym 28288 ram_add[4]
.sym 28294 fb0.0.21.0_MASK
.sym 28297 fb0.0.2.0_WCLKE
.sym 28298 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 28299 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28300 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 28301 fb0.0.3.0_RCLKE
.sym 28302 fb0.0.2.0_MASK
.sym 28304 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 28305 fb0.0.21.0_MASK
.sym 28306 fb0.0.21.0_MASK
.sym 28307 fb0.0.21.0_MASK
.sym 28308 fb0.0.21.0_MASK
.sym 28309 fb0.0.21.0_MASK
.sym 28310 fb0.0.21.0_MASK
.sym 28311 fb0.0.21.0_MASK
.sym 28312 fb0.0.21.0_MASK
.sym 28313 ram_add[0]
.sym 28314 ram_add[1]
.sym 28316 ram_add[2]
.sym 28317 ram_add[3]
.sym 28318 ram_add[4]
.sym 28319 ram_add[5]
.sym 28320 ram_add[6]
.sym 28321 ram_add[7]
.sym 28324 CLK_FAST
.sym 28325 fb0.0.21.0_RCLKE
.sym 28326 $PACKER_VCC_NET
.sym 28339 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 28341 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 28345 command_data[5]
.sym 28346 command_data[4]
.sym 28350 command_data[6]
.sym 28351 address_reg[1]
.sym 28352 address_reg[2]
.sym 28353 address_reg[2]
.sym 28354 fb0.0.2.0_MASK
.sym 28355 ram_add[7]
.sym 28356 address_reg[6]
.sym 28357 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 28358 address_reg[4]
.sym 28359 fb0.0.0.0_RDATA[195]
.sym 28360 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 28361 fb0.0.0.0_RDATA[66]
.sym 28362 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28367 command_data[0]
.sym 28368 command_data[1]
.sym 28369 fb0.0.21.0_WCLKE
.sym 28370 address_reg[2]
.sym 28371 $PACKER_VCC_NET
.sym 28372 fb0.0.21.0_MASK
.sym 28373 address_reg[3]
.sym 28374 address_reg[6]
.sym 28375 address_reg[4]
.sym 28376 address_reg[1]
.sym 28377 command_data[7]
.sym 28378 command_data[2]
.sym 28379 address_reg[0]
.sym 28380 fb0.0.21.0_MASK
.sym 28381 command_data[3]
.sym 28383 address_reg[7]
.sym 28387 command_data[4]
.sym 28390 command_data[5]
.sym 28392 command_data[6]
.sym 28396 address_reg[5]
.sym 28399 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28400 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 28401 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28405 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 28406 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 28407 fb0.0.21.0_MASK
.sym 28408 fb0.0.21.0_MASK
.sym 28409 fb0.0.21.0_MASK
.sym 28410 fb0.0.21.0_MASK
.sym 28411 fb0.0.21.0_MASK
.sym 28412 fb0.0.21.0_MASK
.sym 28413 fb0.0.21.0_MASK
.sym 28414 fb0.0.21.0_MASK
.sym 28415 address_reg[0]
.sym 28416 address_reg[1]
.sym 28418 address_reg[2]
.sym 28419 address_reg[3]
.sym 28420 address_reg[4]
.sym 28421 address_reg[5]
.sym 28422 address_reg[6]
.sym 28423 address_reg[7]
.sym 28426 CLK_FAST
.sym 28427 fb0.0.21.0_WCLKE
.sym 28428 command_data[0]
.sym 28429 command_data[1]
.sym 28430 command_data[2]
.sym 28431 command_data[3]
.sym 28432 command_data[4]
.sym 28433 command_data[5]
.sym 28434 command_data[6]
.sym 28435 command_data[7]
.sym 28436 $PACKER_VCC_NET
.sym 28437 command_data[2]
.sym 28441 address_reg[4]
.sym 28442 command_data[1]
.sym 28443 command_data[7]
.sym 28444 command_data[2]
.sym 28445 address_reg[1]
.sym 28446 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 28447 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 28448 address_reg[4]
.sym 28449 command_data[3]
.sym 28450 address_reg[6]
.sym 28451 command_data[0]
.sym 28452 address_reg[1]
.sym 28453 command_data[4]
.sym 28454 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 28456 address_reg[9]
.sym 28457 command_data[7]
.sym 28458 ram_add[2]
.sym 28459 ram_add[7]
.sym 28461 address_reg[0]
.sym 28462 fb0.0.0.0_RDATA[37]
.sym 28463 ram_add[4]
.sym 28464 fb0.0.10.0_WCLKE
.sym 28471 ram_add[3]
.sym 28473 $PACKER_VCC_NET
.sym 28474 fb0.0.2.0_MASK
.sym 28475 ram_add[1]
.sym 28477 ram_add[0]
.sym 28478 ram_add[5]
.sym 28480 fb0.0.2.0_RCLKE
.sym 28481 ram_add[2]
.sym 28482 fb0.0.2.0_MASK
.sym 28483 ram_add[6]
.sym 28484 ram_add[7]
.sym 28488 ram_add[4]
.sym 28501 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 28502 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 28503 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 28505 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 28506 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 28508 fb0.0.9.0_RCLKE
.sym 28509 fb0.0.2.0_MASK
.sym 28510 fb0.0.2.0_MASK
.sym 28511 fb0.0.2.0_MASK
.sym 28512 fb0.0.2.0_MASK
.sym 28513 fb0.0.2.0_MASK
.sym 28514 fb0.0.2.0_MASK
.sym 28515 fb0.0.2.0_MASK
.sym 28516 fb0.0.2.0_MASK
.sym 28517 ram_add[0]
.sym 28518 ram_add[1]
.sym 28520 ram_add[2]
.sym 28521 ram_add[3]
.sym 28522 ram_add[4]
.sym 28523 ram_add[5]
.sym 28524 ram_add[6]
.sym 28525 ram_add[7]
.sym 28528 CLK_FAST
.sym 28529 fb0.0.2.0_RCLKE
.sym 28530 $PACKER_VCC_NET
.sym 28539 command_data[7]
.sym 28543 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 28544 address_reg[5]
.sym 28549 address_reg[3]
.sym 28551 address_reg[7]
.sym 28552 fb0.0.0.0_RDATA[34]
.sym 28554 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28556 ram_add[5]
.sym 28557 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 28558 command_data[0]
.sym 28559 fb0.0.0.0_RDATA[33]
.sym 28561 address_reg[8]
.sym 28562 fb0.0.0.0_RDATA[244]
.sym 28563 command_data[2]
.sym 28564 fb0.0.0.0_RDATA[277]
.sym 28565 fb0.0.0.0_RDATA[162]
.sym 28573 command_data[0]
.sym 28575 address_reg[3]
.sym 28577 address_reg[5]
.sym 28578 command_data[5]
.sym 28579 address_reg[2]
.sym 28580 address_reg[1]
.sym 28581 fb0.0.2.0_MASK
.sym 28583 address_reg[6]
.sym 28584 $PACKER_VCC_NET
.sym 28585 address_reg[4]
.sym 28586 command_data[6]
.sym 28587 command_data[2]
.sym 28589 fb0.0.2.0_WCLKE
.sym 28591 command_data[4]
.sym 28594 command_data[3]
.sym 28595 command_data[7]
.sym 28597 command_data[1]
.sym 28598 address_reg[7]
.sym 28599 address_reg[0]
.sym 28602 fb0.0.2.0_MASK
.sym 28604 fb0.0.10.0_MASK
.sym 28607 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 28608 fb0.0.10.0_WCLKE
.sym 28609 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 28610 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 28611 fb0.0.2.0_MASK
.sym 28612 fb0.0.2.0_MASK
.sym 28613 fb0.0.2.0_MASK
.sym 28614 fb0.0.2.0_MASK
.sym 28615 fb0.0.2.0_MASK
.sym 28616 fb0.0.2.0_MASK
.sym 28617 fb0.0.2.0_MASK
.sym 28618 fb0.0.2.0_MASK
.sym 28619 address_reg[0]
.sym 28620 address_reg[1]
.sym 28622 address_reg[2]
.sym 28623 address_reg[3]
.sym 28624 address_reg[4]
.sym 28625 address_reg[5]
.sym 28626 address_reg[6]
.sym 28627 address_reg[7]
.sym 28630 CLK_FAST
.sym 28631 fb0.0.2.0_WCLKE
.sym 28632 command_data[0]
.sym 28633 command_data[1]
.sym 28634 command_data[2]
.sym 28635 command_data[3]
.sym 28636 command_data[4]
.sym 28637 command_data[5]
.sym 28638 command_data[6]
.sym 28639 command_data[7]
.sym 28640 $PACKER_VCC_NET
.sym 28646 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 28648 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 28650 fb0.0.0.0_RDATA[53]
.sym 28653 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 28655 $PACKER_VCC_NET
.sym 28656 fb0.0.0.0_RDATA[197]
.sym 28657 ram_add[5]
.sym 28659 address_reg[3]
.sym 28660 fb0.0.0.0_RDATA[194]
.sym 28661 fb0.0.0.0_RDATA[246]
.sym 28662 address_reg[5]
.sym 28663 address_reg[2]
.sym 28664 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 28666 fb0.0.0.0_RDATA[165]
.sym 28668 fb0.0.0.0_RDATA[240]
.sym 28679 ram_add[1]
.sym 28680 ram_add[0]
.sym 28681 ram_add[6]
.sym 28682 ram_add[5]
.sym 28685 ram_add[2]
.sym 28688 ram_add[7]
.sym 28689 ram_add[3]
.sym 28690 fb0.0.10.0_MASK
.sym 28691 fb0.0.10.0_RCLKE
.sym 28692 ram_add[4]
.sym 28698 fb0.0.10.0_MASK
.sym 28702 $PACKER_VCC_NET
.sym 28705 fb0.0.12.0_RCLKE
.sym 28706 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 28708 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 28712 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 28713 fb0.0.10.0_MASK
.sym 28714 fb0.0.10.0_MASK
.sym 28715 fb0.0.10.0_MASK
.sym 28716 fb0.0.10.0_MASK
.sym 28717 fb0.0.10.0_MASK
.sym 28718 fb0.0.10.0_MASK
.sym 28719 fb0.0.10.0_MASK
.sym 28720 fb0.0.10.0_MASK
.sym 28721 ram_add[0]
.sym 28722 ram_add[1]
.sym 28724 ram_add[2]
.sym 28725 ram_add[3]
.sym 28726 ram_add[4]
.sym 28727 ram_add[5]
.sym 28728 ram_add[6]
.sym 28729 ram_add[7]
.sym 28732 CLK_FAST
.sym 28733 fb0.0.10.0_RCLKE
.sym 28734 $PACKER_VCC_NET
.sym 28749 command_data[5]
.sym 28753 command_data[6]
.sym 28755 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28758 command_data[6]
.sym 28759 address_reg[1]
.sym 28760 ram_add[2]
.sym 28761 fb0.0.12.0_WCLKE
.sym 28763 fb0.0.12.0_MASK
.sym 28764 address_reg[1]
.sym 28765 fb0.0.0.0_RDATA[196]
.sym 28766 address_reg[6]
.sym 28767 fb0.0.0.0_RDATA[195]
.sym 28768 ram_add[7]
.sym 28769 address_reg[2]
.sym 28770 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 28775 command_data[4]
.sym 28776 command_data[1]
.sym 28777 address_reg[1]
.sym 28779 address_reg[7]
.sym 28780 address_reg[4]
.sym 28781 command_data[6]
.sym 28782 address_reg[6]
.sym 28784 fb0.0.10.0_MASK
.sym 28785 command_data[3]
.sym 28786 command_data[0]
.sym 28787 command_data[7]
.sym 28788 $PACKER_VCC_NET
.sym 28789 address_reg[0]
.sym 28790 command_data[2]
.sym 28797 address_reg[3]
.sym 28800 address_reg[5]
.sym 28801 address_reg[2]
.sym 28802 fb0.0.10.0_WCLKE
.sym 28803 command_data[5]
.sym 28805 fb0.0.10.0_MASK
.sym 28807 fb0.0.12.0_MASK
.sym 28814 fb0.0.12.0_WCLKE
.sym 28815 fb0.0.10.0_MASK
.sym 28816 fb0.0.10.0_MASK
.sym 28817 fb0.0.10.0_MASK
.sym 28818 fb0.0.10.0_MASK
.sym 28819 fb0.0.10.0_MASK
.sym 28820 fb0.0.10.0_MASK
.sym 28821 fb0.0.10.0_MASK
.sym 28822 fb0.0.10.0_MASK
.sym 28823 address_reg[0]
.sym 28824 address_reg[1]
.sym 28826 address_reg[2]
.sym 28827 address_reg[3]
.sym 28828 address_reg[4]
.sym 28829 address_reg[5]
.sym 28830 address_reg[6]
.sym 28831 address_reg[7]
.sym 28834 CLK_FAST
.sym 28835 fb0.0.10.0_WCLKE
.sym 28836 command_data[0]
.sym 28837 command_data[1]
.sym 28838 command_data[2]
.sym 28839 command_data[3]
.sym 28840 command_data[4]
.sym 28841 command_data[5]
.sym 28842 command_data[6]
.sym 28843 command_data[7]
.sym 28844 $PACKER_VCC_NET
.sym 28849 fb0.0.0.0_RDATA[245]
.sym 28850 command_data[1]
.sym 28852 command_data[0]
.sym 28853 command_data[3]
.sym 28855 command_data[7]
.sym 28856 command_data[1]
.sym 28857 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 28858 command_data[2]
.sym 28859 command_data[4]
.sym 28861 command_data[6]
.sym 28862 ram_add[2]
.sym 28863 ram_add[7]
.sym 28864 fb0.0.0.0_RDATA[164]
.sym 28865 command_data[7]
.sym 28866 ram_add[2]
.sym 28867 address_reg[0]
.sym 28868 fb0.0.10.0_WCLKE
.sym 28869 command_data[5]
.sym 28870 command_data[4]
.sym 28871 ram_add[4]
.sym 28872 ram_add[7]
.sym 28877 ram_add[3]
.sym 28878 ram_add[6]
.sym 28879 ram_add[1]
.sym 28886 ram_add[5]
.sym 28889 ram_add[0]
.sym 28890 $PACKER_VCC_NET
.sym 28893 fb0.0.12.0_MASK
.sym 28896 ram_add[4]
.sym 28898 ram_add[2]
.sym 28901 fb0.0.12.0_MASK
.sym 28904 fb0.0.12.0_RCLKE
.sym 28906 ram_add[7]
.sym 28917 fb0.0.12.0_MASK
.sym 28918 fb0.0.12.0_MASK
.sym 28919 fb0.0.12.0_MASK
.sym 28920 fb0.0.12.0_MASK
.sym 28921 fb0.0.12.0_MASK
.sym 28922 fb0.0.12.0_MASK
.sym 28923 fb0.0.12.0_MASK
.sym 28924 fb0.0.12.0_MASK
.sym 28925 ram_add[0]
.sym 28926 ram_add[1]
.sym 28928 ram_add[2]
.sym 28929 ram_add[3]
.sym 28930 ram_add[4]
.sym 28931 ram_add[5]
.sym 28932 ram_add[6]
.sym 28933 ram_add[7]
.sym 28936 CLK_FAST
.sym 28937 fb0.0.12.0_RCLKE
.sym 28938 $PACKER_VCC_NET
.sym 28953 command_data[6]
.sym 28955 address_reg[7]
.sym 28957 address_reg[3]
.sym 28963 ram_add[4]
.sym 28965 ram_add[5]
.sym 28966 command_data[0]
.sym 28967 fb0.0.0.0_RDATA[277]
.sym 28969 address_reg[8]
.sym 28970 fb0.0.12.0_RCLKE
.sym 28972 command_data[2]
.sym 28973 fb0.0.0.0_RDATA[242]
.sym 28974 fb0.0.0.0_RDATA[244]
.sym 28981 command_data[0]
.sym 28982 command_data[3]
.sym 28983 $PACKER_VCC_NET
.sym 28984 address_reg[4]
.sym 28985 address_reg[3]
.sym 28987 fb0.0.12.0_MASK
.sym 28988 address_reg[1]
.sym 28989 command_data[1]
.sym 28990 fb0.0.12.0_WCLKE
.sym 28992 fb0.0.12.0_MASK
.sym 28993 address_reg[6]
.sym 28995 command_data[2]
.sym 28998 address_reg[2]
.sym 28999 command_data[6]
.sym 29003 command_data[7]
.sym 29004 address_reg[5]
.sym 29005 address_reg[0]
.sym 29007 command_data[5]
.sym 29008 command_data[4]
.sym 29010 address_reg[7]
.sym 29012 fb0.0.17.0_WCLKE
.sym 29013 fb0.0.17.0_MASK
.sym 29019 fb0.0.12.0_MASK
.sym 29020 fb0.0.12.0_MASK
.sym 29021 fb0.0.12.0_MASK
.sym 29022 fb0.0.12.0_MASK
.sym 29023 fb0.0.12.0_MASK
.sym 29024 fb0.0.12.0_MASK
.sym 29025 fb0.0.12.0_MASK
.sym 29026 fb0.0.12.0_MASK
.sym 29027 address_reg[0]
.sym 29028 address_reg[1]
.sym 29030 address_reg[2]
.sym 29031 address_reg[3]
.sym 29032 address_reg[4]
.sym 29033 address_reg[5]
.sym 29034 address_reg[6]
.sym 29035 address_reg[7]
.sym 29038 CLK_FAST
.sym 29039 fb0.0.12.0_WCLKE
.sym 29040 command_data[0]
.sym 29041 command_data[1]
.sym 29042 command_data[2]
.sym 29043 command_data[3]
.sym 29044 command_data[4]
.sym 29045 command_data[5]
.sym 29046 command_data[6]
.sym 29047 command_data[7]
.sym 29048 $PACKER_VCC_NET
.sym 29054 address_reg[3]
.sym 29055 command_data[1]
.sym 29056 command_data[3]
.sym 29058 $PACKER_VCC_NET
.sym 29060 address_reg[4]
.sym 29061 address_reg[3]
.sym 29065 ram_add[5]
.sym 29068 fb0.0.0.0_RDATA[246]
.sym 29069 address_reg[5]
.sym 29070 address_reg[5]
.sym 29072 fb0.0.0.0_RDATA[194]
.sym 29076 fb0.0.0.0_RDATA[240]
.sym 29083 fb0.0.17.0_RCLKE
.sym 29088 ram_add[0]
.sym 29089 ram_add[6]
.sym 29092 ram_add[7]
.sym 29093 ram_add[2]
.sym 29097 ram_add[3]
.sym 29099 fb0.0.17.0_MASK
.sym 29100 ram_add[4]
.sym 29101 $PACKER_VCC_NET
.sym 29103 ram_add[5]
.sym 29107 fb0.0.17.0_MASK
.sym 29110 ram_add[1]
.sym 29114 fb0.0.18.0_WCLKE
.sym 29115 fb0.0.18.0_MASK
.sym 29121 fb0.0.17.0_MASK
.sym 29122 fb0.0.17.0_MASK
.sym 29123 fb0.0.17.0_MASK
.sym 29124 fb0.0.17.0_MASK
.sym 29125 fb0.0.17.0_MASK
.sym 29126 fb0.0.17.0_MASK
.sym 29127 fb0.0.17.0_MASK
.sym 29128 fb0.0.17.0_MASK
.sym 29129 ram_add[0]
.sym 29130 ram_add[1]
.sym 29132 ram_add[2]
.sym 29133 ram_add[3]
.sym 29134 ram_add[4]
.sym 29135 ram_add[5]
.sym 29136 ram_add[6]
.sym 29137 ram_add[7]
.sym 29140 CLK_FAST
.sym 29141 fb0.0.17.0_RCLKE
.sym 29142 $PACKER_VCC_NET
.sym 29167 $PACKER_VCC_NET
.sym 29168 ram_add[2]
.sym 29170 address_reg[4]
.sym 29172 address_reg[6]
.sym 29173 address_reg[1]
.sym 29174 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 29176 ram_add[7]
.sym 29178 fb0.0.18.0_WCLKE
.sym 29184 address_reg[2]
.sym 29185 fb0.0.17.0_MASK
.sym 29186 command_data[1]
.sym 29187 address_reg[5]
.sym 29188 command_data[3]
.sym 29189 command_data[0]
.sym 29190 command_data[7]
.sym 29191 address_reg[0]
.sym 29192 address_reg[3]
.sym 29193 fb0.0.17.0_MASK
.sym 29194 command_data[4]
.sym 29195 address_reg[6]
.sym 29196 address_reg[1]
.sym 29197 command_data[5]
.sym 29198 address_reg[7]
.sym 29199 command_data[2]
.sym 29202 address_reg[4]
.sym 29208 command_data[6]
.sym 29210 fb0.0.17.0_WCLKE
.sym 29212 $PACKER_VCC_NET
.sym 29223 fb0.0.17.0_MASK
.sym 29224 fb0.0.17.0_MASK
.sym 29225 fb0.0.17.0_MASK
.sym 29226 fb0.0.17.0_MASK
.sym 29227 fb0.0.17.0_MASK
.sym 29228 fb0.0.17.0_MASK
.sym 29229 fb0.0.17.0_MASK
.sym 29230 fb0.0.17.0_MASK
.sym 29231 address_reg[0]
.sym 29232 address_reg[1]
.sym 29234 address_reg[2]
.sym 29235 address_reg[3]
.sym 29236 address_reg[4]
.sym 29237 address_reg[5]
.sym 29238 address_reg[6]
.sym 29239 address_reg[7]
.sym 29242 CLK_FAST
.sym 29243 fb0.0.17.0_WCLKE
.sym 29244 command_data[0]
.sym 29245 command_data[1]
.sym 29246 command_data[2]
.sym 29247 command_data[3]
.sym 29248 command_data[4]
.sym 29249 command_data[5]
.sym 29250 command_data[6]
.sym 29251 command_data[7]
.sym 29252 $PACKER_VCC_NET
.sym 29258 address_reg[2]
.sym 29262 command_data[4]
.sym 29263 address_reg[6]
.sym 29265 command_data[5]
.sym 29266 command_data[7]
.sym 29268 fb0.0.18.0_MASK
.sym 29269 fb0.0.18.0_MASK
.sym 29270 ram_add[2]
.sym 29271 command_data[4]
.sym 29272 command_data[7]
.sym 29273 address_reg[0]
.sym 29274 command_data[6]
.sym 29275 ram_add[4]
.sym 29279 command_data[5]
.sym 29280 ram_add[7]
.sym 29285 ram_add[3]
.sym 29287 fb0.0.18.0_MASK
.sym 29292 ram_add[4]
.sym 29293 ram_add[0]
.sym 29294 ram_add[5]
.sym 29295 fb0.0.18.0_MASK
.sym 29298 ram_add[1]
.sym 29303 fb0.0.18.0_RCLKE
.sym 29305 $PACKER_VCC_NET
.sym 29306 ram_add[2]
.sym 29313 ram_add[6]
.sym 29314 ram_add[7]
.sym 29323 fb0.0.15.0_WCLKE
.sym 29324 fb0.0.15.0_MASK
.sym 29325 fb0.0.18.0_MASK
.sym 29326 fb0.0.18.0_MASK
.sym 29327 fb0.0.18.0_MASK
.sym 29328 fb0.0.18.0_MASK
.sym 29329 fb0.0.18.0_MASK
.sym 29330 fb0.0.18.0_MASK
.sym 29331 fb0.0.18.0_MASK
.sym 29332 fb0.0.18.0_MASK
.sym 29333 ram_add[0]
.sym 29334 ram_add[1]
.sym 29336 ram_add[2]
.sym 29337 ram_add[3]
.sym 29338 ram_add[4]
.sym 29339 ram_add[5]
.sym 29340 ram_add[6]
.sym 29341 ram_add[7]
.sym 29344 CLK_FAST
.sym 29345 fb0.0.18.0_RCLKE
.sym 29346 $PACKER_VCC_NET
.sym 29359 address_reg[7]
.sym 29374 command_data[2]
.sym 29375 command_data[2]
.sym 29376 ram_add[5]
.sym 29377 fb0.0.0.0_RDATA[244]
.sym 29379 ram_add[4]
.sym 29380 command_data[0]
.sym 29381 fb0.0.0.0_RDATA[242]
.sym 29389 command_data[2]
.sym 29391 command_data[6]
.sym 29394 command_data[3]
.sym 29396 address_reg[3]
.sym 29397 address_reg[4]
.sym 29399 address_reg[6]
.sym 29400 $PACKER_VCC_NET
.sym 29401 command_data[1]
.sym 29402 address_reg[1]
.sym 29403 command_data[0]
.sym 29404 address_reg[2]
.sym 29405 fb0.0.18.0_WCLKE
.sym 29406 fb0.0.18.0_MASK
.sym 29407 fb0.0.18.0_MASK
.sym 29409 command_data[4]
.sym 29410 command_data[7]
.sym 29411 address_reg[0]
.sym 29414 address_reg[7]
.sym 29416 address_reg[5]
.sym 29417 command_data[5]
.sym 29427 fb0.0.18.0_MASK
.sym 29428 fb0.0.18.0_MASK
.sym 29429 fb0.0.18.0_MASK
.sym 29430 fb0.0.18.0_MASK
.sym 29431 fb0.0.18.0_MASK
.sym 29432 fb0.0.18.0_MASK
.sym 29433 fb0.0.18.0_MASK
.sym 29434 fb0.0.18.0_MASK
.sym 29435 address_reg[0]
.sym 29436 address_reg[1]
.sym 29438 address_reg[2]
.sym 29439 address_reg[3]
.sym 29440 address_reg[4]
.sym 29441 address_reg[5]
.sym 29442 address_reg[6]
.sym 29443 address_reg[7]
.sym 29446 CLK_FAST
.sym 29447 fb0.0.18.0_WCLKE
.sym 29448 command_data[0]
.sym 29449 command_data[1]
.sym 29450 command_data[2]
.sym 29451 command_data[3]
.sym 29452 command_data[4]
.sym 29453 command_data[5]
.sym 29454 command_data[6]
.sym 29455 command_data[7]
.sym 29456 $PACKER_VCC_NET
.sym 29462 $PACKER_VCC_NET
.sym 29466 fb0.0.15.0_MASK
.sym 29467 command_data[6]
.sym 29468 $PACKER_VCC_NET
.sym 29469 command_data[1]
.sym 29470 command_data[3]
.sym 29476 fb0.0.0.0_RDATA[240]
.sym 29478 address_reg[5]
.sym 29480 fb0.0.0.0_RDATA[246]
.sym 29482 address_reg[5]
.sym 29483 fb0.0.15.0_MASK
.sym 29496 fb0.0.15.0_MASK
.sym 29497 ram_add[2]
.sym 29499 ram_add[0]
.sym 29500 fb0.0.15.0_RCLKE
.sym 29501 ram_add[6]
.sym 29504 fb0.0.15.0_MASK
.sym 29507 ram_add[7]
.sym 29509 $PACKER_VCC_NET
.sym 29514 ram_add[5]
.sym 29516 ram_add[3]
.sym 29517 ram_add[4]
.sym 29518 ram_add[1]
.sym 29529 fb0.0.15.0_MASK
.sym 29530 fb0.0.15.0_MASK
.sym 29531 fb0.0.15.0_MASK
.sym 29532 fb0.0.15.0_MASK
.sym 29533 fb0.0.15.0_MASK
.sym 29534 fb0.0.15.0_MASK
.sym 29535 fb0.0.15.0_MASK
.sym 29536 fb0.0.15.0_MASK
.sym 29537 ram_add[0]
.sym 29538 ram_add[1]
.sym 29540 ram_add[2]
.sym 29541 ram_add[3]
.sym 29542 ram_add[4]
.sym 29543 ram_add[5]
.sym 29544 ram_add[6]
.sym 29545 ram_add[7]
.sym 29548 CLK_FAST
.sym 29549 fb0.0.15.0_RCLKE
.sym 29550 $PACKER_VCC_NET
.sym 29576 command_data[4]
.sym 29580 address_reg[4]
.sym 29581 address_reg[1]
.sym 29582 $PACKER_VCC_NET
.sym 29591 command_data[4]
.sym 29592 address_reg[2]
.sym 29595 address_reg[3]
.sym 29596 command_data[1]
.sym 29598 address_reg[0]
.sym 29600 command_data[6]
.sym 29601 address_reg[6]
.sym 29602 address_reg[7]
.sym 29603 address_reg[4]
.sym 29604 command_data[2]
.sym 29605 command_data[3]
.sym 29606 address_reg[1]
.sym 29607 command_data[0]
.sym 29609 fb0.0.15.0_WCLKE
.sym 29614 command_data[5]
.sym 29615 command_data[7]
.sym 29616 address_reg[5]
.sym 29618 fb0.0.15.0_MASK
.sym 29620 $PACKER_VCC_NET
.sym 29621 fb0.0.15.0_MASK
.sym 29627 fb0.0.15.0_MASK
.sym 29628 fb0.0.15.0_MASK
.sym 29629 fb0.0.15.0_MASK
.sym 29630 fb0.0.15.0_MASK
.sym 29631 fb0.0.15.0_MASK
.sym 29632 fb0.0.15.0_MASK
.sym 29633 fb0.0.15.0_MASK
.sym 29634 fb0.0.15.0_MASK
.sym 29635 address_reg[0]
.sym 29636 address_reg[1]
.sym 29638 address_reg[2]
.sym 29639 address_reg[3]
.sym 29640 address_reg[4]
.sym 29641 address_reg[5]
.sym 29642 address_reg[6]
.sym 29643 address_reg[7]
.sym 29646 CLK_FAST
.sym 29647 fb0.0.15.0_WCLKE
.sym 29648 command_data[0]
.sym 29649 command_data[1]
.sym 29650 command_data[2]
.sym 29651 command_data[3]
.sym 29652 command_data[4]
.sym 29653 command_data[5]
.sym 29654 command_data[6]
.sym 29655 command_data[7]
.sym 29656 $PACKER_VCC_NET
.sym 29658 command_data[6]
.sym 29676 command_data[5]
.sym 29677 command_data[7]
.sym 29697 DE
.sym 29698 $PACKER_VCC_NET
.sym 29708 DE
.sym 29709 $PACKER_VCC_NET
.sym 29728 HSYNC$SB_IO_OUT
.sym 29737 HSYNC$SB_IO_OUT
.sym 29774 RW$SB_IO_IN
.sym 29802 CLK_PIX
.sym 29823 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 29825 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 29826 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 29834 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 29835 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 29836 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 29852 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 29853 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 29855 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 29872 CLK_PIX
.sym 29875 fast_counter_$glb_clk
.sym 29916 fb0.0.20.0_MASK
.sym 29920 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 29921 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30050 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 30051 DE
.sym 30056 address_reg[6]
.sym 30075 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30178 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30182 address_reg[5]
.sym 30183 fb0.0.20.0_WCLKE
.sym 30190 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30196 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30198 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30204 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30207 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30235 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30237 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30238 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30239 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30243 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30244 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30246 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30300 address_reg[3]
.sym 30307 address_reg[3]
.sym 30308 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30350 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30356 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30358 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30384 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30386 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30387 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30402 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30403 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30405 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30424 address_reg[4]
.sym 30428 address_reg[4]
.sym 30436 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 30440 fb0.0.16.0_MASK
.sym 30549 XPOS[2]
.sym 30559 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30561 YPOS[2]
.sym 30580 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30588 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30603 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30612 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30614 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30615 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30648 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30650 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30651 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30677 address_reg[5]
.sym 30679 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30680 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30682 YPOS[9]
.sym 30683 YPOS[8]
.sym 30686 YPOS[6]
.sym 30689 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30704 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30719 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30727 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30735 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30736 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30737 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30785 fb0.0.11.0_RCLKE
.sym 30791 address_reg[3]
.sym 30794 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30797 fb0.0.19.0_WCLKE
.sym 30800 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 30806 cur_char[4]
.sym 30811 ram_add[2]
.sym 30813 XPOS[1]
.sym 30820 YPOS[7]
.sym 30823 DE
.sym 30831 DE
.sym 30836 YPOS[4]
.sym 30838 YPOS[5]
.sym 30841 YPOS[3]
.sym 30842 YPOS[9]
.sym 30843 YPOS[8]
.sym 30846 YPOS[6]
.sym 30850 $PACKER_VCC_NET
.sym 30851 $nextpnr_ICESTORM_LC_11$O
.sym 30854 YPOS[3]
.sym 30857 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[2]
.sym 30860 YPOS[4]
.sym 30863 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[3]
.sym 30865 YPOS[5]
.sym 30867 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[2]
.sym 30869 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[4]
.sym 30870 DE
.sym 30871 YPOS[6]
.sym 30873 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[3]
.sym 30875 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[5]
.sym 30876 DE
.sym 30877 YPOS[7]
.sym 30879 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[4]
.sym 30881 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[6]
.sym 30884 YPOS[8]
.sym 30885 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[5]
.sym 30887 $nextpnr_ICESTORM_LC_12$I3
.sym 30888 DE
.sym 30889 YPOS[9]
.sym 30891 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[6]
.sym 30893 $nextpnr_ICESTORM_LC_12$COUT
.sym 30895 $PACKER_VCC_NET
.sym 30897 $nextpnr_ICESTORM_LC_12$I3
.sym 30902 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[4]
.sym 30903 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[4]
.sym 30905 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[6]
.sym 30908 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[6]
.sym 30920 address_reg[4]
.sym 30921 command_data[7]
.sym 30924 YPOS[7]
.sym 30925 DE
.sym 30926 ram_add_SB_LUT4_O_4_I1[2]
.sym 30928 address_reg[2]
.sym 30929 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 30931 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 30932 address_reg[1]
.sym 30933 ram_add[0]
.sym 30934 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 30935 fb0_char_SB_LUT4_O_I1[0]
.sym 30936 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 30937 $nextpnr_ICESTORM_LC_12$COUT
.sym 30943 DE_SB_LUT4_O_I2[1]
.sym 30946 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30947 ram_add_SB_LUT4_O_4_I1[5]
.sym 30949 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30950 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30953 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 30954 DE
.sym 30955 ram_add_SB_LUT4_O_4_I1[5]
.sym 30957 ram_add_SB_LUT4_O_4_I1[7]
.sym 30958 YPOS[8]
.sym 30965 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30973 DE_SB_LUT4_O_I2[0]
.sym 30975 ram_add_SB_LUT4_O_4_I1[5]
.sym 30976 DE
.sym 30978 $nextpnr_ICESTORM_LC_12$COUT
.sym 30981 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 30983 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30984 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 30987 YPOS[8]
.sym 30988 DE
.sym 30989 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 30990 ram_add_SB_LUT4_O_4_I1[5]
.sym 30993 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30996 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 30999 DE_SB_LUT4_O_I2[0]
.sym 31000 DE_SB_LUT4_O_I2[1]
.sym 31005 ram_add_SB_LUT4_O_4_I1[5]
.sym 31006 ram_add_SB_LUT4_O_4_I1[7]
.sym 31007 DE
.sym 31008 YPOS[8]
.sym 31011 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 31012 DE
.sym 31013 YPOS[8]
.sym 31014 ram_add_SB_LUT4_O_4_I1[5]
.sym 31017 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31018 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 31025 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31026 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31027 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31028 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 31029 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 31030 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 31031 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 31034 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 31035 ram_add[5]
.sym 31038 ram_add[7]
.sym 31046 DE
.sym 31047 DE_SB_LUT4_O_I2[1]
.sym 31049 YPOS[3]
.sym 31050 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 31051 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31052 fb0_char_SB_LUT4_O_1_I3[1]
.sym 31053 DE
.sym 31054 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31056 fb0_char_SB_LUT4_O_1_I3[2]
.sym 31057 ram_add[5]
.sym 31058 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 31059 address_reg[0]
.sym 31065 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31067 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[4]
.sym 31068 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31069 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[6]
.sym 31070 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[7]
.sym 31072 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 31073 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[7]
.sym 31074 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[4]
.sym 31075 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[5]
.sym 31077 DE
.sym 31078 ram_add_SB_LUT4_O_4_I1[1]
.sym 31079 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[5]
.sym 31080 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[6]
.sym 31082 DE_SB_LUT4_O_I2[1]
.sym 31083 DE_SB_LUT4_O_I2[0]
.sym 31086 ram_add_SB_LUT4_O_4_I1[2]
.sym 31090 YPOS[4]
.sym 31092 YPOS[5]
.sym 31094 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 31097 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[4]
.sym 31099 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 31100 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31103 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[5]
.sym 31105 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[4]
.sym 31106 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31107 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[4]
.sym 31109 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[6]
.sym 31111 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[5]
.sym 31112 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[4]
.sym 31113 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[5]
.sym 31115 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[7]
.sym 31117 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[6]
.sym 31118 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[5]
.sym 31119 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[6]
.sym 31121 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[8]
.sym 31123 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[7]
.sym 31124 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[6]
.sym 31125 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[7]
.sym 31128 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[7]
.sym 31129 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 31131 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[8]
.sym 31134 DE_SB_LUT4_O_I2[0]
.sym 31135 ram_add_SB_LUT4_O_4_I1[2]
.sym 31136 YPOS[5]
.sym 31137 DE_SB_LUT4_O_I2[1]
.sym 31141 ram_add_SB_LUT4_O_4_I1[1]
.sym 31142 DE
.sym 31143 YPOS[4]
.sym 31147 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 31148 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 31149 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 31150 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 31151 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 31152 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 31157 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 31158 RW$SB_IO_IN
.sym 31161 address_reg[5]
.sym 31162 address_reg[5]
.sym 31163 increment[1]
.sym 31170 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 31171 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31172 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 31173 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31174 ram_add_SB_LUT4_O_7_I1[9]
.sym 31175 fb0_char_SB_LUT4_O_3_I3[1]
.sym 31176 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 31177 fb0.0.0.0_RDATA[181]
.sym 31178 fb0_char_SB_LUT4_O_4_I3[1]
.sym 31179 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31180 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 31181 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 31182 address_reg[6]
.sym 31188 DE
.sym 31190 address_reg[9]
.sym 31193 ram_add_SB_LUT4_O_4_I1[1]
.sym 31194 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 31197 this_line_addr[5]
.sym 31198 ram_add_SB_LUT4_O_7_I1[9]
.sym 31199 char[4]
.sym 31203 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 31204 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31209 YPOS[3]
.sym 31210 address_reg[8]
.sym 31211 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31214 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31216 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31221 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 31224 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31228 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31230 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 31233 DE
.sym 31234 ram_add_SB_LUT4_O_4_I1[1]
.sym 31235 this_line_addr[5]
.sym 31236 ram_add_SB_LUT4_O_7_I1[9]
.sym 31240 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 31241 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31247 DE
.sym 31248 YPOS[3]
.sym 31252 char[4]
.sym 31253 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31263 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31264 address_reg[8]
.sym 31265 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31266 address_reg[9]
.sym 31271 cur_char[1]
.sym 31272 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31273 cur_char[5]
.sym 31274 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[1]
.sym 31275 cur_char[2]
.sym 31276 cur_char[3]
.sym 31277 ram_add[6]
.sym 31281 ram_add[2]
.sym 31284 address_reg[9]
.sym 31285 address_reg[1]
.sym 31286 $PACKER_VCC_NET
.sym 31287 address_reg[3]
.sym 31288 ram_add[5]
.sym 31289 ram_add_SB_LUT4_O_4_I1[1]
.sym 31290 DE
.sym 31291 address_reg[2]
.sym 31293 ram_add[1]
.sym 31294 this_line_addr[8]
.sym 31295 address_reg[8]
.sym 31296 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31297 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31298 cur_char[4]
.sym 31299 this_line_addr[12]
.sym 31300 address_reg[13]
.sym 31301 this_line_addr[4]
.sym 31303 ram_add[2]
.sym 31304 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31305 fb0_char_SB_LUT4_O_2_I2[0]
.sym 31315 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31318 char[6]
.sym 31320 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 31322 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 31326 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31329 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 31330 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 31332 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 31335 char[5]
.sym 31336 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 31339 char[4]
.sym 31343 this_line_addr_SB_LUT4_O_I3[1]
.sym 31345 char[4]
.sym 31346 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 31349 this_line_addr_SB_LUT4_O_I3[2]
.sym 31351 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 31352 char[5]
.sym 31353 this_line_addr_SB_LUT4_O_I3[1]
.sym 31355 this_line_addr_SB_LUT4_O_I3[3]
.sym 31357 char[6]
.sym 31358 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 31359 this_line_addr_SB_LUT4_O_I3[2]
.sym 31361 this_line_addr_SB_LUT4_O_I3[4]
.sym 31363 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 31365 this_line_addr_SB_LUT4_O_I3[3]
.sym 31367 this_line_addr_SB_LUT4_O_I3[5]
.sym 31369 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 31371 this_line_addr_SB_LUT4_O_I3[4]
.sym 31373 this_line_addr_SB_LUT4_O_I3[6]
.sym 31376 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 31377 this_line_addr_SB_LUT4_O_I3[5]
.sym 31379 this_line_addr_SB_LUT4_O_I3[7]
.sym 31382 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 31383 this_line_addr_SB_LUT4_O_I3[6]
.sym 31385 this_line_addr_SB_LUT4_O_I3[8]
.sym 31387 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 31389 this_line_addr_SB_LUT4_O_I3[7]
.sym 31393 cur_char[4]
.sym 31394 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31395 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 31396 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 31397 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31398 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31399 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31402 cur_char[2]
.sym 31403 ram_add[4]
.sym 31405 increment[2]
.sym 31406 cur_char[3]
.sym 31407 address_reg[3]
.sym 31408 cur_char[5]
.sym 31409 address_reg[8]
.sym 31410 address_reg[9]
.sym 31411 fb0_char_SB_LUT4_O_5_I3[1]
.sym 31413 address_reg[0]
.sym 31414 command_data[7]
.sym 31415 address_reg[0]
.sym 31416 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31417 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31418 fb0.0.0.0_RDATA[229]
.sym 31419 fb0.0.0.0_RDATA[86]
.sym 31420 fb0_char_SB_LUT4_O_I1[0]
.sym 31421 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 31422 fb0.0.0.0_RDATA[81]
.sym 31423 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31424 address_reg[9]
.sym 31425 fb0.0.5.0_WCLKE
.sym 31426 fb0_char_SB_LUT4_O_1_I3[0]
.sym 31427 fb0.0.0.0_RDATA[132]
.sym 31428 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 31429 this_line_addr_SB_LUT4_O_I3[8]
.sym 31434 char[2]
.sym 31436 fb0.0.0.0_RDATA[113]
.sym 31441 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 31443 fb0.0.0.0_RDATA[358]
.sym 31444 ram_add_SB_LUT4_O_7_I1[9]
.sym 31445 this_line_addr[7]
.sym 31446 fb0.0.0.0_RDATA[6]
.sym 31447 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31449 fb0.0.0.0_RDATA[181]
.sym 31450 DE
.sym 31453 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 31454 YPOS[3]
.sym 31456 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 31457 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31458 DE
.sym 31460 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 31461 this_line_addr[4]
.sym 31464 fb0.0.0.0_RDATA[261]
.sym 31465 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31468 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 31470 this_line_addr_SB_LUT4_O_I3[8]
.sym 31473 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 31474 fb0.0.0.0_RDATA[181]
.sym 31475 fb0.0.0.0_RDATA[261]
.sym 31476 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 31481 char[2]
.sym 31482 DE
.sym 31485 DE
.sym 31486 YPOS[3]
.sym 31487 ram_add_SB_LUT4_O_7_I1[9]
.sym 31488 this_line_addr[4]
.sym 31491 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31492 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31493 fb0.0.0.0_RDATA[358]
.sym 31494 fb0.0.0.0_RDATA[6]
.sym 31497 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 31498 this_line_addr[7]
.sym 31499 ram_add_SB_LUT4_O_7_I1[9]
.sym 31500 DE
.sym 31503 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31505 fb0.0.0.0_RDATA[113]
.sym 31516 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[0]
.sym 31517 show_cursor_SB_LUT4_I3_O[3]
.sym 31518 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 31519 cur_char[0]
.sym 31520 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 31521 fb0_char_SB_LUT4_O_2_I2[3]
.sym 31522 cur_char[6]
.sym 31523 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 31527 DE
.sym 31529 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31530 ram_add[7]
.sym 31534 ram_add[2]
.sym 31536 ram_add[4]
.sym 31537 address_reg[8]
.sym 31539 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 31540 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 31541 DE
.sym 31543 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31544 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 31545 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 31546 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31548 fb0_char_SB_LUT4_O_1_I3[2]
.sym 31551 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31557 fb0.0.0.0_RDATA[69]
.sym 31558 fb0.0.0.0_RDATA[70]
.sym 31559 fb0.0.0.0_RDATA[80]
.sym 31560 fb0.0.0.0_RDATA[117]
.sym 31561 fb0.0.0.0_RDATA[82]
.sym 31562 fb0.0.0.0_RDATA[5]
.sym 31563 address_reg[8]
.sym 31564 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31565 address_reg[5]
.sym 31566 ram_add[5]
.sym 31567 fb0.0.0.0_RDATA[84]
.sym 31568 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31569 fb0.0.0.0_RDATA[67]
.sym 31571 fb0.0.0.0_RDATA[68]
.sym 31572 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31574 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 31575 fb0.0.0.0_RDATA[101]
.sym 31578 fb0.0.0.0_RDATA[98]
.sym 31579 fb0.0.0.0_RDATA[86]
.sym 31580 fb0.0.0.0_RDATA[96]
.sym 31583 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 31584 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31586 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31587 fb0.0.0.0_RDATA[3]
.sym 31590 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31591 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 31592 fb0.0.0.0_RDATA[101]
.sym 31593 fb0.0.0.0_RDATA[117]
.sym 31596 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 31597 fb0.0.0.0_RDATA[80]
.sym 31598 fb0.0.0.0_RDATA[96]
.sym 31599 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31602 ram_add[5]
.sym 31603 address_reg[5]
.sym 31604 address_reg[8]
.sym 31605 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 31608 fb0.0.0.0_RDATA[84]
.sym 31609 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31610 fb0.0.0.0_RDATA[68]
.sym 31611 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31614 fb0.0.0.0_RDATA[82]
.sym 31615 fb0.0.0.0_RDATA[98]
.sym 31616 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31617 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 31620 fb0.0.0.0_RDATA[3]
.sym 31621 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31622 fb0.0.0.0_RDATA[67]
.sym 31623 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31626 fb0.0.0.0_RDATA[86]
.sym 31627 fb0.0.0.0_RDATA[70]
.sym 31628 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31629 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31632 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31633 fb0.0.0.0_RDATA[69]
.sym 31634 fb0.0.0.0_RDATA[5]
.sym 31635 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31640 fb0_char_SB_LUT4_O_5_I3[2]
.sym 31642 show_cursor
.sym 31643 fb0_char_SB_LUT4_O_I2[3]
.sym 31644 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 31645 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 31648 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31649 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31653 fb0_char_SB_LUT4_O_I2[2]
.sym 31654 fb0.0.0.0_RDATA[4]
.sym 31657 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 31658 fb0.0.0.0_RDATA[5]
.sym 31659 address_reg[8]
.sym 31660 address_reg[13]
.sym 31661 address_reg[5]
.sym 31663 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31665 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31666 fb0.0.0.0_RDATA[21]
.sym 31667 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31668 fb0.0.0.0_RDATA[19]
.sym 31669 fb0_char_SB_LUT4_O_2_I2[2]
.sym 31670 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 31671 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31672 fb0.0.0.0_RDATA[17]
.sym 31673 fb0.0.0.0_RDATA[3]
.sym 31674 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 31681 fb0.0.0.0_RDATA[102]
.sym 31683 fb0.0.0.0_RDATA[262]
.sym 31686 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 31689 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31692 fb0.0.0.0_RDATA[81]
.sym 31694 address_reg[9]
.sym 31695 fb0.0.0.0_RDATA[38]
.sym 31696 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31697 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31698 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31700 address_reg[8]
.sym 31701 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 31702 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 31704 fb0.0.0.0_RDATA[33]
.sym 31705 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 31706 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 31709 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31713 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31714 fb0.0.0.0_RDATA[33]
.sym 31715 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31716 fb0.0.0.0_RDATA[81]
.sym 31719 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 31720 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 31722 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 31725 address_reg[8]
.sym 31726 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31727 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31728 address_reg[9]
.sym 31732 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31737 address_reg[8]
.sym 31738 address_reg[9]
.sym 31739 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31740 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31743 fb0.0.0.0_RDATA[102]
.sym 31744 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31745 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 31746 fb0.0.0.0_RDATA[38]
.sym 31750 fb0.0.0.0_RDATA[262]
.sym 31751 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 31755 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31756 address_reg[8]
.sym 31757 address_reg[9]
.sym 31758 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31759 DE_$glb_ce
.sym 31760 CLK_FAST
.sym 31763 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31764 fb0_char_SB_LUT4_O_I1[3]
.sym 31767 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31768 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 31769 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31774 address_reg[4]
.sym 31775 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31776 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 31777 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31780 address_reg[6]
.sym 31783 fb0.0.0.0_RDATA[65]
.sym 31784 ram_add[7]
.sym 31786 address_reg[8]
.sym 31787 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 31788 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 31789 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31790 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31792 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31793 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 31794 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 31795 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31796 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31797 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31803 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 31804 fb0.0.0.0_RDATA[304]
.sym 31805 fb0.0.0.0_RDATA[307]
.sym 31806 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 31807 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 31809 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31810 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 31811 fb0.0.0.0_RDATA[357]
.sym 31812 address_reg[9]
.sym 31813 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31814 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 31815 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 31816 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 31817 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31818 address_reg[8]
.sym 31819 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31820 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31821 fb0.0.0.0_RDATA[341]
.sym 31823 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31824 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31825 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31826 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31827 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31828 fb0.0.0.0_RDATA[19]
.sym 31829 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 31831 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31832 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 31833 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 31834 fb0.0.0.0_RDATA[336]
.sym 31836 fb0.0.0.0_RDATA[307]
.sym 31837 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 31838 fb0.0.0.0_RDATA[19]
.sym 31839 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31842 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31843 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31844 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 31845 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31848 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31849 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 31850 fb0.0.0.0_RDATA[341]
.sym 31851 fb0.0.0.0_RDATA[357]
.sym 31854 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31855 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 31856 fb0.0.0.0_RDATA[304]
.sym 31857 fb0.0.0.0_RDATA[336]
.sym 31860 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 31861 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 31862 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 31863 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 31866 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31867 address_reg[9]
.sym 31868 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31869 address_reg[8]
.sym 31872 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 31873 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31874 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31875 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31878 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31879 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 31880 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31881 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 31886 cursor_stopped
.sym 31888 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31890 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31891 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 31892 fb0_char_SB_LUT4_O_4_I3[2]
.sym 31898 fb0.0.0.0_RDATA[37]
.sym 31900 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 31901 address_reg[9]
.sym 31902 address_reg[0]
.sym 31903 address_reg[12]
.sym 31905 command_data[5]
.sym 31906 address_reg[8]
.sym 31908 address_reg[9]
.sym 31909 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 31910 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31911 fb0.0.0.0_RDATA[229]
.sym 31912 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31913 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 31914 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 31915 address_reg[9]
.sym 31916 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31917 fb0.0.2.0_WCLKE
.sym 31918 fb0.0.0.0_RDATA[224]
.sym 31919 fb0.0.0.0_RDATA[133]
.sym 31920 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31926 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31927 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31928 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31929 fb0.0.0.0_RDATA[131]
.sym 31930 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 31931 fb0.0.0.0_RDATA[118]
.sym 31933 address_reg[9]
.sym 31934 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 31935 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31936 DE
.sym 31937 fb0.0.0.0_RDATA[54]
.sym 31940 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 31943 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 31946 address_reg[8]
.sym 31947 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31950 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31951 fb0.0.0.0_RDATA[195]
.sym 31952 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31953 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 31956 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31957 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 31959 address_reg[8]
.sym 31960 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31961 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31962 address_reg[9]
.sym 31965 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 31966 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 31967 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 31968 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 31971 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31972 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31973 fb0.0.0.0_RDATA[54]
.sym 31974 fb0.0.0.0_RDATA[118]
.sym 31977 fb0.0.0.0_RDATA[131]
.sym 31978 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31979 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31980 fb0.0.0.0_RDATA[195]
.sym 31984 DE
.sym 31986 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31989 address_reg[9]
.sym 31990 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31991 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31992 address_reg[8]
.sym 32001 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 32003 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 32004 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 32008 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32009 fb0_char_SB_LUT4_O_I1[2]
.sym 32010 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 32011 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 32012 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 32013 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32014 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32015 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 32022 fgcolor_SB_DFFE_Q_E
.sym 32023 fb0.0.0.0_RDATA[131]
.sym 32025 fb0.0.0.0_RDATA[54]
.sym 32029 address_reg[8]
.sym 32030 fb0.0.3.0_RCLKE
.sym 32033 DE
.sym 32034 DE
.sym 32035 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32038 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32041 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32042 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 32043 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 32051 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 32055 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 32056 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 32062 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 32063 fb0.0.0.0_RDATA[66]
.sym 32064 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32066 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 32068 fb0.0.0.0_RDATA[244]
.sym 32069 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32070 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 32072 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 32074 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 32076 fb0.0.0.0_RDATA[36]
.sym 32077 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 32078 fb0.0.0.0_RDATA[224]
.sym 32079 fb0.0.0.0_RDATA[162]
.sym 32080 fb0.0.0.0_RDATA[32]
.sym 32082 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 32083 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 32084 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32088 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 32089 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 32090 fb0.0.0.0_RDATA[244]
.sym 32091 fb0.0.0.0_RDATA[36]
.sym 32094 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32095 fb0.0.0.0_RDATA[66]
.sym 32096 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32097 fb0.0.0.0_RDATA[162]
.sym 32118 fb0.0.0.0_RDATA[32]
.sym 32119 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 32120 fb0.0.0.0_RDATA[224]
.sym 32121 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 32124 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 32125 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 32126 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 32127 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 32138 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 32140 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 32144 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 32145 fb0.0.0.0_RDATA[240]
.sym 32146 fb0.0.0.0_RDATA[16]
.sym 32148 address_reg[3]
.sym 32149 address_reg[5]
.sym 32152 address_reg[2]
.sym 32154 increment_reg_SB_DFFE_Q_E
.sym 32155 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 32156 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 32157 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 32158 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32159 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32161 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 32162 fb0.0.10.0_MASK
.sym 32163 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32164 fb0.0.0.0_RDATA[208]
.sym 32165 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32166 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 32172 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 32174 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32175 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32176 fb0.0.0.0_RDATA[197]
.sym 32178 fb0.0.0.0_RDATA[53]
.sym 32179 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 32181 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 32182 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 32183 fb0.0.0.0_RDATA[229]
.sym 32184 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 32185 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 32188 fb0.0.0.0_RDATA[277]
.sym 32189 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 32190 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32191 fb0.0.0.0_RDATA[133]
.sym 32193 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32194 DE
.sym 32195 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 32196 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 32197 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32201 fb0.0.0.0_RDATA[165]
.sym 32202 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 32205 fb0.0.0.0_RDATA[165]
.sym 32206 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 32207 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32208 fb0.0.0.0_RDATA[133]
.sym 32211 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32212 fb0.0.0.0_RDATA[229]
.sym 32213 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 32214 fb0.0.0.0_RDATA[277]
.sym 32217 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 32218 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 32219 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 32220 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 32229 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 32230 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32231 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32232 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 32235 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 32236 fb0.0.0.0_RDATA[53]
.sym 32237 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 32238 fb0.0.0.0_RDATA[197]
.sym 32248 DE
.sym 32250 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32254 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32256 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 32257 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 32259 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 32261 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 32266 address_reg[6]
.sym 32269 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 32273 $PACKER_VCC_NET
.sym 32277 save_state_SB_DFFE_Q_E
.sym 32279 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 32281 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 32284 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 32285 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32286 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32289 fb0.0.9.0_RCLKE
.sym 32297 address_reg[9]
.sym 32299 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32305 address_reg[8]
.sym 32306 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32310 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32311 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32314 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 32316 fb0.0.0.0_RDATA[246]
.sym 32320 fb0.0.0.0_RDATA[166]
.sym 32323 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32325 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 32334 address_reg[8]
.sym 32335 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32336 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 32337 address_reg[9]
.sym 32352 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32353 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32358 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 32359 address_reg[9]
.sym 32360 address_reg[8]
.sym 32361 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32364 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32365 fb0.0.0.0_RDATA[246]
.sym 32366 fb0.0.0.0_RDATA[166]
.sym 32367 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 32371 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32374 DE_$glb_ce
.sym 32375 CLK_FAST
.sym 32377 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 32389 command_data[7]
.sym 32390 address_reg[0]
.sym 32394 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 32398 fb0.0.0.0_RDATA[164]
.sym 32399 command_data[4]
.sym 32402 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32403 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32404 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32406 fb0.0.0.0_RDATA[146]
.sym 32408 fb0.0.0.0_RDATA[149]
.sym 32411 fb0.0.0.0_RDATA[148]
.sym 32412 fb0.0.0.0_RDATA[198]
.sym 32422 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32423 fb0.0.0.0_RDATA[245]
.sym 32424 fb0.0.0.0_RDATA[149]
.sym 32425 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 32428 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32429 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 32433 fb0.0.0.0_RDATA[194]
.sym 32442 DE
.sym 32449 fb0.0.0.0_RDATA[196]
.sym 32453 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32454 DE
.sym 32458 fb0.0.0.0_RDATA[196]
.sym 32459 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 32470 fb0.0.0.0_RDATA[194]
.sym 32471 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 32493 fb0.0.0.0_RDATA[245]
.sym 32494 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 32495 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32496 fb0.0.0.0_RDATA[149]
.sym 32511 ram_add[5]
.sym 32512 fb0.0.12.0_RCLKE
.sym 32518 fb0.0.0.0_RDATA[242]
.sym 32521 address_reg[8]
.sym 32523 command_data[2]
.sym 32533 DE
.sym 32534 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32549 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 32555 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32563 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32575 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32576 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32577 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 32616 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 32617 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32618 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 32631 RW$SB_IO_IN
.sym 32638 address_reg[5]
.sym 32641 address_reg[5]
.sym 32653 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32654 fb0.0.17.0_WCLKE
.sym 32760 address_reg[6]
.sym 32768 address_reg[4]
.sym 32776 address_reg[9]
.sym 32789 address_reg[9]
.sym 32797 address_reg[8]
.sym 32813 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32816 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 32826 address_reg[8]
.sym 32827 address_reg[9]
.sym 32828 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32829 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 32832 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 32833 address_reg[8]
.sym 32834 address_reg[9]
.sym 32835 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32881 command_data[7]
.sym 32882 command_data[6]
.sym 32883 command_data[6]
.sym 32884 address_reg[0]
.sym 32885 address_reg[9]
.sym 32886 command_data[4]
.sym 32888 command_data[5]
.sym 32891 command_data[7]
.sym 32892 command_data[5]
.sym 32897 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32917 address_reg[8]
.sym 32925 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32928 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 32936 address_reg[9]
.sym 32949 address_reg[8]
.sym 32950 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32951 address_reg[9]
.sym 32952 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 32955 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 32956 address_reg[8]
.sym 32957 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 32958 address_reg[9]
.sym 33008 command_data[0]
.sym 33011 command_data[2]
.sym 33014 command_data[2]
.sym 33019 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 33026 DE
.sym 33123 CLK_12M$SB_IO_IN
.sym 33143 fb0.0.15.0_WCLKE
.sym 33162 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 33169 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 33179 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 33225 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 33226 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 33227 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 33231 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 33232 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 33234 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 33250 $PACKER_VCC_NET
.sym 33256 address_reg[4]
.sym 33258 command_data[4]
.sym 33260 $PACKER_VCC_NET
.sym 33484 REG[1]$SB_IO_IN
.sym 33486 REG[2]$SB_IO_IN
.sym 33505 REG[1]$SB_IO_IN
.sym 33510 DE
.sym 33591 VSYNC$SB_IO_OUT
.sym 33731 VSYNC_SB_LUT4_O_I3
.sym 33736 blue[0]$SB_IO_OUT
.sym 33747 $PACKER_VCC_NET
.sym 33767 blue[1]$SB_IO_OUT
.sym 33900 blue[0]$SB_IO_OUT
.sym 34016 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 34026 command_data[6]
.sym 34029 address_reg[0]
.sym 34143 ram_add[6]
.sym 34250 fb0_char_SB_LUT4_O_5_I3[2]
.sym 34258 YPOS[2]
.sym 34269 blue[1]$SB_IO_OUT
.sym 34270 command_data[6]
.sym 34274 fb0.0.0.0_RDATA[116]
.sym 34380 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34387 blue[0]$SB_IO_OUT
.sym 34397 cur_char[2]
.sym 34488 blue[1]$SB_IO_OUT
.sym 34492 blue[0]$SB_IO_OUT
.sym 34503 XPOS[1]
.sym 34505 cur_char[4]
.sym 34508 ram_add[2]
.sym 34516 address_reg[0]
.sym 34517 fgcolor_SB_DFFE_Q_E
.sym 34609 fgcolor[1]
.sym 34613 fgcolor[0]
.sym 34619 fb0_char_SB_LUT4_O_I1[2]
.sym 34622 DE
.sym 34624 fb0_char_SB_LUT4_O_I1[0]
.sym 34625 ram_add[0]
.sym 34626 cur_px
.sym 34635 ram_add[6]
.sym 34643 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 34670 DE
.sym 34678 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34725 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34728 DE
.sym 34747 fb0_char_SB_LUT4_O_1_I3[1]
.sym 34748 address_reg[5]
.sym 34756 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 34758 address_reg[10]
.sym 34760 increment[3]
.sym 34761 address_reg[3]
.sym 34763 fb0_char_SB_LUT4_O_I2[0]
.sym 34764 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34765 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 34766 fb0.0.0.0_RDATA[116]
.sym 34795 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 34801 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 34803 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 34812 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 34814 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 34819 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 34821 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 34830 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 34831 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 34850 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 34851 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 34859 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 34860 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 34861 increment[0]
.sym 34862 increment[6]
.sym 34864 fb0.0.0.0_RDATA[176]
.sym 34865 fb0.0.0.0_RDATA[176]
.sym 34867 fb0_char_SB_LUT4_O_4_I3[1]
.sym 34868 fb0.0.0.0_RDATA[181]
.sym 34874 fb0_char_SB_LUT4_O_3_I3[1]
.sym 34883 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 34884 increment[0]
.sym 34887 address_reg[4]
.sym 34888 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 34889 cur_char[2]
.sym 34899 address_reg[1]
.sym 34903 address_reg[2]
.sym 34904 address_reg[7]
.sym 34905 increment[5]
.sym 34907 increment[4]
.sym 34909 increment[2]
.sym 34910 address_reg[5]
.sym 34911 increment[1]
.sym 34913 address_reg[4]
.sym 34914 address_reg[0]
.sym 34919 increment[6]
.sym 34920 increment[3]
.sym 34921 address_reg[3]
.sym 34925 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 34926 increment[0]
.sym 34927 address_reg[6]
.sym 34928 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 34930 increment[0]
.sym 34931 address_reg[0]
.sym 34934 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 34936 increment[1]
.sym 34937 address_reg[1]
.sym 34938 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 34940 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 34942 address_reg[2]
.sym 34943 increment[2]
.sym 34944 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 34946 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 34948 address_reg[3]
.sym 34949 increment[3]
.sym 34950 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 34952 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 34954 address_reg[4]
.sym 34955 increment[4]
.sym 34956 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 34958 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 34960 increment[5]
.sym 34961 address_reg[5]
.sym 34962 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 34964 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 34966 increment[6]
.sym 34967 address_reg[6]
.sym 34968 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 34970 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 34972 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 34973 address_reg[7]
.sym 34974 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 34979 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 34980 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 34981 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 34982 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 34984 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 34985 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 34988 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 34990 address_reg[5]
.sym 34991 increment[5]
.sym 34992 fb0_char_SB_LUT4_O_2_I2[0]
.sym 34993 increment[4]
.sym 34996 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 34997 increment[2]
.sym 34998 address_reg[5]
.sym 34999 fb0.0.14.0_RCLKE
.sym 35000 address_reg[7]
.sym 35003 DE
.sym 35004 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 35005 fb0.0.0.0_RDATA[179]
.sym 35006 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 35008 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 35009 ram_add_SB_LUT4_O_5_I3[2]
.sym 35013 fgcolor_SB_DFFE_Q_E
.sym 35014 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 35026 address_reg[9]
.sym 35030 address_reg[10]
.sym 35035 address_reg[11]
.sym 35037 address_reg[13]
.sym 35040 address_reg[8]
.sym 35043 address_reg[12]
.sym 35045 $PACKER_VCC_NET
.sym 35051 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 35053 address_reg[8]
.sym 35055 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 35057 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 35060 address_reg[9]
.sym 35061 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 35063 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 35066 address_reg[10]
.sym 35067 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 35069 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 35071 address_reg[11]
.sym 35073 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 35075 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 35077 address_reg[12]
.sym 35079 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 35083 address_reg[13]
.sym 35084 $PACKER_VCC_NET
.sym 35085 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 35102 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 35103 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 35104 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 35105 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 35106 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 35107 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 35108 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 35113 fb0.0.0.0_RDATA[229]
.sym 35116 ram_add[3]
.sym 35117 address_reg[2]
.sym 35120 ram_add[0]
.sym 35121 address_reg[1]
.sym 35124 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 35125 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[1]
.sym 35126 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35127 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 35128 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 35129 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35130 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 35131 ram_add[6]
.sym 35132 fb0_char_SB_LUT4_O_3_I3[2]
.sym 35134 char[2]
.sym 35135 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35136 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 35142 fb0_char_SB_LUT4_O_3_I3[1]
.sym 35143 fb0_char_SB_LUT4_O_1_I3[2]
.sym 35148 fb0_char_SB_LUT4_O_3_I3[2]
.sym 35151 fb0_char_SB_LUT4_O_5_I3[1]
.sym 35152 ram_add_SB_LUT4_O_5_I3[1]
.sym 35153 fb0_char_SB_LUT4_O_4_I3[1]
.sym 35154 DE
.sym 35155 fb0_char_SB_LUT4_O_1_I3[1]
.sym 35157 address_reg[6]
.sym 35161 address_reg[10]
.sym 35163 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35167 fb0_char_SB_LUT4_O_5_I3[2]
.sym 35168 fb0_char_SB_LUT4_O_4_I3[2]
.sym 35169 ram_add_SB_LUT4_O_5_I3[2]
.sym 35171 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35173 address_reg[11]
.sym 35181 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35182 fb0_char_SB_LUT4_O_5_I3[1]
.sym 35184 fb0_char_SB_LUT4_O_5_I3[2]
.sym 35188 address_reg[10]
.sym 35189 address_reg[11]
.sym 35193 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35195 fb0_char_SB_LUT4_O_1_I3[2]
.sym 35196 fb0_char_SB_LUT4_O_1_I3[1]
.sym 35199 ram_add_SB_LUT4_O_5_I3[2]
.sym 35200 DE
.sym 35201 address_reg[6]
.sym 35202 ram_add_SB_LUT4_O_5_I3[1]
.sym 35205 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35207 fb0_char_SB_LUT4_O_4_I3[2]
.sym 35208 fb0_char_SB_LUT4_O_4_I3[1]
.sym 35211 fb0_char_SB_LUT4_O_3_I3[2]
.sym 35213 fb0_char_SB_LUT4_O_3_I3[1]
.sym 35214 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35217 ram_add_SB_LUT4_O_5_I3[1]
.sym 35218 ram_add_SB_LUT4_O_5_I3[2]
.sym 35219 DE
.sym 35221 DE_$glb_ce
.sym 35222 CLK_FAST
.sym 35223 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35224 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 35225 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 35226 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 35227 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[11]
.sym 35228 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[12]
.sym 35229 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 35238 address_reg[0]
.sym 35239 increment[1]
.sym 35240 cur_char[1]
.sym 35244 address_reg[7]
.sym 35245 increment[4]
.sym 35246 address_reg[5]
.sym 35247 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 35248 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 35250 address_reg[10]
.sym 35251 fb0.0.0.0_RDATA[116]
.sym 35252 address_reg[3]
.sym 35253 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 35254 fb0_char_SB_LUT4_O_4_I3[2]
.sym 35256 fb0_char_SB_LUT4_O_I2[0]
.sym 35258 increment[3]
.sym 35259 fb0.0.0.0_RDATA[129]
.sym 35265 fb0.0.0.0_RDATA[180]
.sym 35266 fb0.0.0.0_RDATA[0]
.sym 35267 fb0.0.0.0_RDATA[116]
.sym 35268 address_reg[7]
.sym 35269 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35270 ram_add[7]
.sym 35271 fb0.0.0.0_RDATA[178]
.sym 35272 fb0_char_SB_LUT4_O_2_I2[0]
.sym 35273 DE
.sym 35274 show_cursor_SB_LUT4_I3_O[3]
.sym 35276 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 35277 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 35278 fb0_char_SB_LUT4_O_2_I2[3]
.sym 35279 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35280 fb0_char_SB_LUT4_O_2_I2[2]
.sym 35281 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 35283 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 35284 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35287 address_reg[9]
.sym 35289 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35291 address_reg[2]
.sym 35292 fb0.0.0.0_RDATA[112]
.sym 35294 char[2]
.sym 35295 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35296 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35298 fb0_char_SB_LUT4_O_2_I2[3]
.sym 35299 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35300 fb0_char_SB_LUT4_O_2_I2[2]
.sym 35301 fb0_char_SB_LUT4_O_2_I2[0]
.sym 35304 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35305 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35306 fb0.0.0.0_RDATA[0]
.sym 35307 fb0.0.0.0_RDATA[112]
.sym 35310 show_cursor_SB_LUT4_I3_O[3]
.sym 35311 DE
.sym 35312 char[2]
.sym 35313 address_reg[2]
.sym 35316 address_reg[7]
.sym 35317 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 35318 ram_add[7]
.sym 35319 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 35322 fb0.0.0.0_RDATA[180]
.sym 35323 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35324 fb0.0.0.0_RDATA[116]
.sym 35325 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35330 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35331 fb0.0.0.0_RDATA[178]
.sym 35334 address_reg[9]
.sym 35335 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 35336 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 35337 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35344 DE_$glb_ce
.sym 35345 CLK_FAST
.sym 35346 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35347 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35348 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35349 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 35350 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 35351 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35352 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 35353 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 35354 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 35356 fb0.0.0.0_RDATA[0]
.sym 35359 fb0.0.0.0_RDATA[180]
.sym 35361 address_reg[6]
.sym 35362 address_reg[7]
.sym 35363 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 35366 fb0.0.0.0_RDATA[3]
.sym 35367 fb0.0.0.0_RDATA[178]
.sym 35368 fb0_char_SB_LUT4_O_2_I2[2]
.sym 35372 show_cursor_SB_DFFNESS_Q_E
.sym 35373 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 35374 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 35375 fb0_char_SB_LUT4_O_I1[3]
.sym 35376 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 35378 show_cursor_SB_DFFNESS_Q_E
.sym 35379 address_reg[4]
.sym 35380 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35388 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[0]
.sym 35389 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 35390 address_reg[13]
.sym 35391 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 35392 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 35393 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 35394 fb0.0.0.0_RDATA[4]
.sym 35395 fb0_char_SB_LUT4_O_I1[0]
.sym 35397 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[1]
.sym 35398 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 35399 show_cursor
.sym 35400 fb0_char_SB_LUT4_O_I2[3]
.sym 35401 fb0_char_SB_LUT4_O_I1[3]
.sym 35402 fb0.0.0.0_RDATA[132]
.sym 35403 fb0_char_SB_LUT4_O_I2[2]
.sym 35404 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35405 address_reg[4]
.sym 35406 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 35407 ram_add[4]
.sym 35408 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 35410 address_reg[10]
.sym 35411 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 35412 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 35413 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35414 fb0_char_SB_LUT4_O_I1[2]
.sym 35415 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35416 fb0_char_SB_LUT4_O_I2[0]
.sym 35417 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35418 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35421 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 35422 address_reg[4]
.sym 35423 address_reg[10]
.sym 35424 ram_add[4]
.sym 35428 show_cursor
.sym 35430 address_reg[13]
.sym 35433 fb0.0.0.0_RDATA[4]
.sym 35434 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 35435 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35436 fb0.0.0.0_RDATA[132]
.sym 35439 fb0_char_SB_LUT4_O_I1[2]
.sym 35440 fb0_char_SB_LUT4_O_I1[3]
.sym 35441 fb0_char_SB_LUT4_O_I1[0]
.sym 35442 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35445 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[1]
.sym 35446 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 35447 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[0]
.sym 35448 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 35451 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 35452 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 35453 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 35454 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 35457 fb0_char_SB_LUT4_O_1_I3[0]
.sym 35458 fb0_char_SB_LUT4_O_I2[0]
.sym 35459 fb0_char_SB_LUT4_O_I2[2]
.sym 35460 fb0_char_SB_LUT4_O_I2[3]
.sym 35463 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 35464 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35465 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35466 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35467 DE_$glb_ce
.sym 35468 CLK_FAST
.sym 35469 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35471 cursor_counter[1]
.sym 35472 cursor_counter[2]
.sym 35473 cursor_counter[3]
.sym 35474 cursor_counter[4]
.sym 35475 cursor_counter[5]
.sym 35476 cursor_counter[6]
.sym 35477 cursor_counter[7]
.sym 35482 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 35483 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 35485 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 35486 address_reg[13]
.sym 35487 fb0.0.0.0_RDATA[227]
.sym 35488 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 35489 fb0.0.0.0_RDATA[177]
.sym 35490 cur_char[0]
.sym 35491 address_reg[8]
.sym 35496 fb0.0.0.0_RDATA[160]
.sym 35497 fgcolor_SB_DFFE_Q_E
.sym 35499 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 35500 address_reg[6]
.sym 35503 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 35504 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35505 fb0.0.0.0_RDATA[179]
.sym 35511 address_reg[12]
.sym 35513 address_reg[11]
.sym 35514 show_cursor
.sym 35517 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 35518 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 35519 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 35520 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 35521 fb0.0.0.0_RDATA[65]
.sym 35523 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35527 fb0.0.0.0_RDATA[17]
.sym 35529 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 35530 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 35531 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35537 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35538 show_cursor_SB_DFFNESS_Q_E
.sym 35540 char_write
.sym 35541 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 35542 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35550 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 35551 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 35552 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 35553 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 35564 show_cursor
.sym 35568 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35569 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35570 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 35571 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35574 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 35575 address_reg[12]
.sym 35576 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 35577 address_reg[11]
.sym 35580 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35581 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35582 fb0.0.0.0_RDATA[17]
.sym 35583 fb0.0.0.0_RDATA[65]
.sym 35590 show_cursor_SB_DFFNESS_Q_E
.sym 35591 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 35592 char_write
.sym 35593 show_cursor_SB_DFFNESS_Q_E
.sym 35594 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[0]
.sym 35595 cursor_counter[0]
.sym 35596 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[1]
.sym 35598 char_write
.sym 35605 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 35606 address_reg[9]
.sym 35607 address_reg[11]
.sym 35608 fb0.0.0.0_RDATA[132]
.sym 35609 fb0.0.0.0_RDATA[224]
.sym 35610 fb0.0.8.0_RCLKE
.sym 35611 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35612 fb0.0.0.0_RDATA[133]
.sym 35615 address_reg[12]
.sym 35617 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35619 ram_add[6]
.sym 35621 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35623 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 35624 fb0_char_SB_LUT4_O_3_I3[2]
.sym 35628 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35635 address_reg[12]
.sym 35637 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35638 fb0.0.0.0_RDATA[37]
.sym 35641 fb0.0.0.0_RDATA[21]
.sym 35643 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 35645 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 35649 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35650 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 35655 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35657 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35658 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35663 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35664 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35665 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35674 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 35675 address_reg[12]
.sym 35679 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35680 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35681 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 35682 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35697 fb0.0.0.0_RDATA[21]
.sym 35698 fb0.0.0.0_RDATA[37]
.sym 35699 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35700 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35703 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 35704 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35705 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35706 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35711 address_reg[12]
.sym 35712 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 35716 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 35717 fgcolor_SB_DFFE_Q_E
.sym 35720 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 35721 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35722 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35731 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 35732 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 35736 fb0.0.1.0_RCLKE
.sym 35738 address_reg[8]
.sym 35741 fb0.0.0.0_RDATA[51]
.sym 35742 fb0.0.0.0_RDATA[144]
.sym 35743 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 35746 fb0_char_SB_LUT4_O_4_I3[2]
.sym 35747 fb0.0.0.0_RDATA[50]
.sym 35748 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 35749 address_reg[3]
.sym 35751 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 35757 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35759 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 35760 fb0.0.0.0_RDATA[2]
.sym 35761 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 35763 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 35768 fb0.0.0.0_RDATA[160]
.sym 35770 char_write
.sym 35772 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35774 fb0.0.0.0_RDATA[176]
.sym 35776 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 35778 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 35779 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35781 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35783 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35787 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 35797 char_write
.sym 35808 fb0.0.0.0_RDATA[176]
.sym 35809 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 35810 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35811 fb0.0.0.0_RDATA[160]
.sym 35822 fb0.0.0.0_RDATA[2]
.sym 35823 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35826 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35827 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 35828 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35829 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35832 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 35833 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 35834 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 35835 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 35837 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 35851 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35852 fb0.0.0.0_RDATA[128]
.sym 35853 fb0.0.0.0_RDATA[210]
.sym 35854 fb0.0.0.0_RDATA[19]
.sym 35856 fb0.0.0.0_RDATA[2]
.sym 35857 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35858 address_reg[7]
.sym 35859 fb0.0.0.0_RDATA[226]
.sym 35860 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 35861 fb0.0.0.0_RDATA[17]
.sym 35862 fb0.0.0.0_RDATA[21]
.sym 35865 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 35869 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 35880 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35881 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 35882 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35883 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35884 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 35885 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35886 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35887 fb0.0.0.0_RDATA[240]
.sym 35888 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35890 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 35891 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 35893 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35894 fb0.0.0.0_RDATA[16]
.sym 35896 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35897 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 35898 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35900 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35901 fb0.0.0.0_RDATA[51]
.sym 35902 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 35903 fb0.0.0.0_RDATA[34]
.sym 35904 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35905 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 35907 fb0.0.0.0_RDATA[50]
.sym 35908 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35909 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 35910 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 35911 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 35913 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 35914 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35915 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 35916 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 35919 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 35920 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 35921 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35922 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35925 fb0.0.0.0_RDATA[50]
.sym 35926 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35927 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35928 fb0.0.0.0_RDATA[34]
.sym 35931 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 35932 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 35933 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35934 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 35937 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35938 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 35939 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35940 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35943 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35944 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 35945 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35946 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35949 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 35950 fb0.0.0.0_RDATA[16]
.sym 35951 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35952 fb0.0.0.0_RDATA[240]
.sym 35955 fb0.0.0.0_RDATA[51]
.sym 35957 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35962 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35963 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35969 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 35977 fb0.0.0.0_RDATA[49]
.sym 35982 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 35984 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35986 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35988 fb0.0.0.0_RDATA[160]
.sym 35992 fb0.0.0.0_RDATA[214]
.sym 35994 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35995 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 35997 address_reg[6]
.sym 36018 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 36020 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 36021 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36031 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 36078 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 36079 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36080 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 36081 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 36089 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 36090 fb0.0.13.0_RCLKE
.sym 36100 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 36101 command_reg[2]
.sym 36103 command_reg[0]
.sym 36105 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 36108 fb0.0.0.0_RDATA[145]
.sym 36119 ram_add[6]
.sym 36128 fb0.0.0.0_RDATA[164]
.sym 36131 fb0.0.0.0_RDATA[208]
.sym 36133 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36136 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36137 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 36141 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36142 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36148 fb0.0.0.0_RDATA[192]
.sym 36149 fb0.0.0.0_RDATA[198]
.sym 36151 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36152 fb0.0.0.0_RDATA[214]
.sym 36154 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36155 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36156 fb0.0.0.0_RDATA[148]
.sym 36159 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36162 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36171 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 36172 fb0.0.0.0_RDATA[214]
.sym 36173 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36174 fb0.0.0.0_RDATA[198]
.sym 36178 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36189 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36190 fb0.0.0.0_RDATA[192]
.sym 36191 fb0.0.0.0_RDATA[208]
.sym 36192 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 36201 fb0.0.0.0_RDATA[148]
.sym 36202 fb0.0.0.0_RDATA[164]
.sym 36203 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36204 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36205 DE_$glb_ce
.sym 36206 CLK_FAST
.sym 36209 save_data[1]
.sym 36210 save_data[2]
.sym 36211 save_data[3]
.sym 36212 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 36213 save_data[0]
.sym 36220 DE
.sym 36227 command_reg[1]
.sym 36229 command_reg[0]
.sym 36230 command_reg[2]
.sym 36233 fb0.0.0.0_RDATA[144]
.sym 36234 fb0.0.0.0_RDATA[192]
.sym 36258 fb0.0.0.0_RDATA[242]
.sym 36260 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 36266 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36277 fb0.0.0.0_RDATA[146]
.sym 36282 fb0.0.0.0_RDATA[242]
.sym 36283 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36284 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 36285 fb0.0.0.0_RDATA[146]
.sym 36346 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 36348 fb0.0.0.0_RDATA[208]
.sym 36467 address_reg[9]
.sym 36468 fb0.0.9.0_RCLKE
.sym 36590 fb0.0.0.0_RDATA[149]
.sym 36592 fb0.0.0.0_RDATA[146]
.sym 36597 fb0.0.0.0_RDATA[148]
.sym 36973 address_reg[0]
.sym 36980 command_data[3]
.sym 37102 DATA[0]$SB_IO_IN
.sym 37211 REG[1]$SB_IO_IN
.sym 37315 DATA[0]$SB_IO_IN
.sym 37317 REG[0]$SB_IO_IN
.sym 37331 REG[2]$SB_IO_IN
.sym 37340 REG[0]$SB_IO_IN
.sym 37347 REG[2]$SB_IO_IN
.sym 37390 blue[0]$SB_IO_OUT
.sym 37393 VSYNC$SB_IO_OUT
.sym 37399 blue[0]$SB_IO_OUT
.sym 37406 VSYNC$SB_IO_OUT
.sym 37465 VSYNC_SB_LUT4_O_I3
.sym 37534 VSYNC_SB_LUT4_O_I3
.sym 37553 command_data[6]
.sym 37715 $PACKER_VCC_NET
.sym 37720 $PACKER_VCC_NET
.sym 37845 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37973 address_reg[7]
.sym 38086 cur_char[2]
.sym 38102 address_reg[2]
.sym 38194 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 38201 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 38212 $PACKER_VCC_NET
.sym 38219 command_data[5]
.sym 38220 address_reg[1]
.sym 38318 bgcolor[3]
.sym 38319 bgcolor[2]
.sym 38320 bgcolor[1]
.sym 38322 red_SB_DFFSR_Q_R
.sym 38324 bgcolor[0]
.sym 38335 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 38338 bgcolor[6]
.sym 38339 ram_add[6]
.sym 38341 command_data[1]
.sym 38343 command_data[2]
.sym 38344 command_data[0]
.sym 38345 address_reg[4]
.sym 38347 fgcolor_SB_DFFE_Q_E
.sym 38358 fgcolor[1]
.sym 38364 cur_px
.sym 38370 fgcolor[0]
.sym 38377 bgcolor[1]
.sym 38381 bgcolor[0]
.sym 38387 red_SB_DFFSR_Q_R
.sym 38403 cur_px
.sym 38405 fgcolor[1]
.sym 38406 bgcolor[1]
.sym 38427 cur_px
.sym 38428 bgcolor[0]
.sym 38430 fgcolor[0]
.sym 38438 CLK_PIX_$glb_clk
.sym 38439 red_SB_DFFSR_Q_R
.sym 38440 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 38442 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 38443 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 38444 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 38446 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 38460 fb0_char_SB_LUT4_O_I2[0]
.sym 38465 address_reg[7]
.sym 38466 address_reg[7]
.sym 38467 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 38468 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 38473 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 38492 fgcolor_SB_DFFE_Q_E
.sym 38501 command_data[1]
.sym 38504 command_data[0]
.sym 38514 command_data[1]
.sym 38541 command_data[0]
.sym 38560 fgcolor_SB_DFFE_Q_E
.sym 38561 CLK_FAST
.sym 38587 $PACKER_VCC_NET
.sym 38591 increment[3]
.sym 38593 $PACKER_VCC_NET
.sym 38594 address_reg[3]
.sym 38595 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 38598 address_reg[2]
.sym 38604 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 38607 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 38608 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 38611 $PACKER_VCC_NET
.sym 38617 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 38618 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 38619 $PACKER_VCC_NET
.sym 38627 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 38634 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 38635 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 38636 $nextpnr_ICESTORM_LC_5$O
.sym 38639 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 38642 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 38644 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 38645 $PACKER_VCC_NET
.sym 38648 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38651 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 38654 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 38657 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 38660 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 38662 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 38663 $PACKER_VCC_NET
.sym 38666 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 38668 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 38672 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 38674 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 38675 $PACKER_VCC_NET
.sym 38678 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 38681 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 38692 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 38693 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 38697 fb0.0.0.0_RDATA[209]
.sym 38700 $PACKER_VCC_NET
.sym 38707 address_reg[0]
.sym 38708 fb0.0.0.0_RDATA[179]
.sym 38710 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 38712 address_reg[1]
.sym 38713 address_reg_SB_DFFE_Q_9_E
.sym 38714 increment[0]
.sym 38715 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 38717 address_reg_SB_DFFE_Q_9_E
.sym 38718 command_data[5]
.sym 38720 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 38722 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 38736 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 38738 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 38739 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 38740 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 38745 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 38746 address_reg[3]
.sym 38747 $PACKER_VCC_NET
.sym 38752 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 38753 $PACKER_VCC_NET
.sym 38755 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 38757 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 38759 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 38761 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 38762 $PACKER_VCC_NET
.sym 38765 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 38767 $PACKER_VCC_NET
.sym 38768 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 38771 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 38773 $PACKER_VCC_NET
.sym 38774 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 38777 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 38779 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 38785 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 38786 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 38787 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 38790 address_reg[3]
.sym 38796 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 38803 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 38809 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[3]
.sym 38810 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 38812 address_reg[3]
.sym 38813 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[1]
.sym 38814 address_reg[2]
.sym 38815 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 38816 address_reg[1]
.sym 38822 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 38826 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 38830 ram_add[6]
.sym 38835 command_data[1]
.sym 38836 address_reg[2]
.sym 38839 address_reg[13]
.sym 38840 address_reg[1]
.sym 38841 address_reg[4]
.sym 38842 command_data[2]
.sym 38843 fgcolor_SB_DFFE_Q_E
.sym 38844 increment[6]
.sym 38852 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38855 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 38857 address_reg[13]
.sym 38859 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 38861 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 38862 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 38865 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 38868 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 38870 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 38873 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 38874 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38875 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38877 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38879 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 38881 address_reg[13]
.sym 38889 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38890 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 38891 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 38892 address_reg[13]
.sym 38895 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 38896 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 38897 address_reg[13]
.sym 38898 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38901 address_reg[13]
.sym 38902 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 38903 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38904 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38907 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 38908 address_reg[13]
.sym 38909 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38910 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38919 address_reg[13]
.sym 38920 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38921 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 38922 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 38925 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38926 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38927 address_reg[13]
.sym 38928 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 38932 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[5]
.sym 38934 address_reg[4]
.sym 38936 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[7]
.sym 38937 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 38938 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 38939 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 38940 fb0.0.0.0_RDATA[225]
.sym 38941 address_reg[2]
.sym 38943 fb0.0.0.0_RDATA[225]
.sym 38947 address_reg[3]
.sym 38948 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 38949 address_reg[1]
.sym 38950 address_reg[5]
.sym 38951 increment[3]
.sym 38954 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 38957 address_reg[7]
.sym 38958 address_reg[3]
.sym 38959 address_reg_SB_DFFE_Q_E[2]
.sym 38960 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 38962 address_reg[6]
.sym 38963 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 38964 increment[5]
.sym 38965 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 38966 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 38967 address_reg[13]
.sym 38973 address_reg[7]
.sym 38975 increment[5]
.sym 38976 address_reg[3]
.sym 38977 increment[0]
.sym 38978 address_reg[5]
.sym 38980 address_reg[0]
.sym 38983 increment[4]
.sym 38985 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 38986 address_reg[2]
.sym 38987 increment[1]
.sym 38988 address_reg[1]
.sym 38990 address_reg[6]
.sym 38991 address_reg[4]
.sym 38995 increment[3]
.sym 38997 increment[2]
.sym 39004 increment[6]
.sym 39005 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39007 address_reg[0]
.sym 39008 increment[0]
.sym 39011 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39013 address_reg[1]
.sym 39014 increment[1]
.sym 39015 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39017 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 39019 increment[2]
.sym 39020 address_reg[2]
.sym 39021 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39023 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39025 increment[3]
.sym 39026 address_reg[3]
.sym 39027 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 39029 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 39031 increment[4]
.sym 39032 address_reg[4]
.sym 39033 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39035 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39037 increment[5]
.sym 39038 address_reg[5]
.sym 39039 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 39041 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39043 address_reg[6]
.sym 39044 increment[6]
.sym 39045 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39047 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39049 address_reg[7]
.sym 39050 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 39051 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39056 address_reg[6]
.sym 39058 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[6]
.sym 39059 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 39062 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 39065 command_data[6]
.sym 39070 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 39071 address_reg[0]
.sym 39077 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 39078 address_reg[4]
.sym 39079 address_reg[4]
.sym 39080 address_reg[12]
.sym 39081 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 39082 address_reg[11]
.sym 39083 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 39084 fb0.0.0.0_RDATA[230]
.sym 39086 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 39087 address_reg[9]
.sym 39089 fb0.0.0.0_RDATA[134]
.sym 39090 address_reg[6]
.sym 39091 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39098 address_reg[9]
.sym 39099 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 39104 address_reg[12]
.sym 39107 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39117 address_reg[13]
.sym 39118 address_reg[10]
.sym 39119 address_reg[8]
.sym 39122 address_reg[11]
.sym 39128 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 39130 address_reg[8]
.sym 39132 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39134 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 39136 address_reg[9]
.sym 39138 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 39140 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 39143 address_reg[10]
.sym 39144 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 39146 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 39149 address_reg[11]
.sym 39150 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 39152 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 39154 address_reg[12]
.sym 39156 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 39159 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 39160 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39161 address_reg[13]
.sym 39162 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 39178 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 39179 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 39181 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 39182 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 39183 address_reg[13]
.sym 39184 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 39185 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 39190 address_reg[0]
.sym 39193 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39197 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 39199 address_reg[6]
.sym 39202 command_data[6]
.sym 39203 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 39204 address_reg[10]
.sym 39205 address_reg[13]
.sym 39206 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 39208 address_reg[11]
.sym 39209 address_reg_SB_DFFE_Q_9_E
.sym 39210 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39212 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 39219 fb0.0.0.0_RDATA[177]
.sym 39220 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 39221 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 39222 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39223 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[12]
.sym 39225 fb0.0.0.0_RDATA[227]
.sym 39229 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 39230 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[11]
.sym 39231 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 39232 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39234 fb0.0.0.0_RDATA[129]
.sym 39235 address_reg[12]
.sym 39237 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39240 address_reg[13]
.sym 39242 address_reg[10]
.sym 39243 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 39244 fb0.0.0.0_RDATA[230]
.sym 39245 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39247 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 39248 address_reg[13]
.sym 39249 fb0.0.0.0_RDATA[134]
.sym 39250 fb0.0.0.0_RDATA[179]
.sym 39252 fb0.0.0.0_RDATA[230]
.sym 39253 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 39254 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39255 fb0.0.0.0_RDATA[134]
.sym 39258 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 39259 fb0.0.0.0_RDATA[177]
.sym 39260 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 39261 fb0.0.0.0_RDATA[129]
.sym 39264 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 39265 address_reg[13]
.sym 39266 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[11]
.sym 39267 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39270 address_reg[13]
.sym 39271 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[12]
.sym 39272 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 39273 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39276 fb0.0.0.0_RDATA[227]
.sym 39277 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 39278 fb0.0.0.0_RDATA[179]
.sym 39279 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39283 address_reg[12]
.sym 39291 address_reg[10]
.sym 39294 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 39295 address_reg[13]
.sym 39296 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 39297 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39301 address_reg[12]
.sym 39302 address_reg[11]
.sym 39303 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 39304 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 39305 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 39306 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 39307 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 39308 address_reg[10]
.sym 39314 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 39315 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 39316 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 39317 fb0.0.23.0_RCLKE
.sym 39322 ram_add[6]
.sym 39326 address_reg[4]
.sym 39327 fgcolor_SB_DFFE_Q_E
.sym 39328 address_reg[6]
.sym 39329 address_reg[2]
.sym 39331 address_reg[13]
.sym 39332 address_reg[10]
.sym 39333 address_reg[1]
.sym 39334 address_reg[6]
.sym 39335 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 39336 command_data[1]
.sym 39344 cursor_counter[0]
.sym 39347 cursor_counter[5]
.sym 39348 cursor_counter[6]
.sym 39351 cursor_counter[1]
.sym 39352 cursor_counter[0]
.sym 39355 char_write
.sym 39361 cursor_counter[3]
.sym 39362 cursor_counter[4]
.sym 39365 cursor_counter[7]
.sym 39368 cursor_counter[2]
.sym 39374 $nextpnr_ICESTORM_LC_15$O
.sym 39376 cursor_counter[0]
.sym 39380 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 39382 cursor_counter[1]
.sym 39384 cursor_counter[0]
.sym 39386 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 39388 cursor_counter[2]
.sym 39390 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 39392 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 39395 cursor_counter[3]
.sym 39396 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 39398 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 39401 cursor_counter[4]
.sym 39402 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 39404 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 39407 cursor_counter[5]
.sym 39408 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 39410 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[7]
.sym 39413 cursor_counter[6]
.sym 39414 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 39417 cursor_counter[7]
.sym 39420 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[7]
.sym 39422 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 39423 char_write
.sym 39425 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 39429 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 39438 fb0.0.0.0_RDATA[129]
.sym 39441 address_reg[10]
.sym 39444 fb0.0.0.0_RDATA[130]
.sym 39448 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 39451 address_reg_SB_DFFE_Q_E[2]
.sym 39455 address_reg[7]
.sym 39457 address_reg[5]
.sym 39458 address_reg[3]
.sym 39466 cursor_counter[1]
.sym 39467 cursor_counter[2]
.sym 39469 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 39471 cursor_counter[6]
.sym 39472 cursor_counter[7]
.sym 39475 cursor_counter[0]
.sym 39476 cursor_counter[3]
.sym 39477 cursor_counter[4]
.sym 39478 cursor_counter[5]
.sym 39482 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[0]
.sym 39492 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[1]
.sym 39494 char_write
.sym 39498 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[1]
.sym 39500 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 39501 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[0]
.sym 39504 cursor_counter[0]
.sym 39505 cursor_counter[3]
.sym 39506 cursor_counter[1]
.sym 39507 cursor_counter[2]
.sym 39511 cursor_counter[0]
.sym 39516 cursor_counter[4]
.sym 39517 cursor_counter[6]
.sym 39518 cursor_counter[7]
.sym 39519 cursor_counter[5]
.sym 39529 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 39545 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 39546 char_write
.sym 39547 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 39549 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 39550 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 39551 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 39552 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 39553 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39554 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 39563 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 39567 show_cursor_SB_DFFNESS_Q_E
.sym 39575 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 39576 address_reg[4]
.sym 39579 address_reg[9]
.sym 39581 command_reg[1]
.sym 39588 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 39589 cursor_stopped
.sym 39591 fb0.0.0.0_RDATA[226]
.sym 39596 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39597 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 39600 fb0.0.0.0_RDATA[128]
.sym 39603 fb0.0.0.0_RDATA[210]
.sym 39604 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 39606 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39608 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 39612 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 39613 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 39614 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 39615 fb0.0.0.0_RDATA[144]
.sym 39616 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 39618 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39621 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 39622 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 39623 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 39624 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 39627 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 39629 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 39630 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 39646 cursor_stopped
.sym 39647 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 39648 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 39651 fb0.0.0.0_RDATA[128]
.sym 39652 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 39653 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39654 fb0.0.0.0_RDATA[144]
.sym 39657 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39658 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39659 fb0.0.0.0_RDATA[210]
.sym 39660 fb0.0.0.0_RDATA[226]
.sym 39668 CLK_FAST
.sym 39670 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 39671 address_reg_SB_DFFE_Q_E[2]
.sym 39672 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 39676 increment_reg_SB_DFFE_Q_E
.sym 39682 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39683 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 39684 address_reg[0]
.sym 39687 address_reg[0]
.sym 39688 cnt2[6]
.sym 39690 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39692 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 39693 $PACKER_VCC_NET
.sym 39695 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39696 address_reg_SB_DFFE_Q_9_E
.sym 39701 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 39793 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 39794 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 39795 save_state_SB_DFFESR_Q_R[1]
.sym 39796 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 39797 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3[1]
.sym 39798 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 39799 save_state_SB_DFFE_Q_E
.sym 39800 address_reg_SB_DFFE_Q_9_E
.sym 39806 increment_reg_SB_DFFE_Q_E
.sym 39810 ram_add[6]
.sym 39816 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39817 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 39819 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 39820 fb0.0.0.0_RDATA[213]
.sym 39821 address_reg[2]
.sym 39823 command_data[1]
.sym 39824 command_data[3]
.sym 39825 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 39826 address_reg[6]
.sym 39827 fb0.0.0.0_RDATA[212]
.sym 39837 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39844 fb0.0.0.0_RDATA[213]
.sym 39850 fb0.0.0.0_RDATA[225]
.sym 39851 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39852 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 39853 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39854 fb0.0.0.0_RDATA[209]
.sym 39855 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39861 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 39867 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 39868 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39869 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 39870 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39873 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39875 fb0.0.0.0_RDATA[213]
.sym 39909 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39910 fb0.0.0.0_RDATA[225]
.sym 39911 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 39912 fb0.0.0.0_RDATA[209]
.sym 39918 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 39919 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 39922 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 39923 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 39928 fb0.0.0.0_RDATA[51]
.sym 39929 fb0.0.0.0_RDATA[50]
.sym 39930 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 39933 address_reg_SB_DFFE_Q_9_E
.sym 39935 command_reg[1]
.sym 39936 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 39937 address_reg[5]
.sym 39938 $PACKER_VCC_NET
.sym 39948 address_reg[7]
.sym 39950 address_reg[3]
.sym 39960 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39965 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 39970 DE
.sym 39987 fb0.0.0.0_RDATA[212]
.sym 40015 fb0.0.0.0_RDATA[212]
.sym 40017 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 40022 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40023 DE
.sym 40053 fb0.0.13.0_RCLKE
.sym 40061 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40063 address_reg[3]
.sym 40064 address_reg[4]
.sym 40093 save_data[0]
.sym 40099 save_data[3]
.sym 40100 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 40105 save_data[1]
.sym 40106 save_data[2]
.sym 40107 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 40112 $nextpnr_ICESTORM_LC_18$O
.sym 40115 save_data[0]
.sym 40118 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40120 save_data[1]
.sym 40122 save_data[0]
.sym 40124 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40126 save_data[2]
.sym 40128 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40133 save_data[3]
.sym 40134 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40137 save_data[1]
.sym 40138 save_data[3]
.sym 40139 save_data[0]
.sym 40140 save_data[2]
.sym 40144 save_data[0]
.sym 40159 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 40160 CLK_FAST
.sym 40161 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 40170 fb0.0.0.0_RDATA[209]
.sym 40174 $PACKER_VCC_NET
.sym 40177 address_reg[0]
.sym 40178 fb0.0.0.0_RDATA[214]
.sym 40182 fb0.0.0.0_RDATA[211]
.sym 40185 address_reg[7]
.sym 40300 ram_add[6]
.sym 40318 address_reg[2]
.sym 40319 address_reg[6]
.sym 40420 fb0.0.0.0_RDATA[144]
.sym 40431 $PACKER_VCC_NET
.sym 40433 address_reg[7]
.sym 40540 command_data[6]
.sym 40544 EN_SB_LUT4_I2_O[1]
.sym 40670 address_reg[0]
.sym 40671 command_data[0]
.sym 40673 command_data[3]
.sym 40674 command_data[1]
.sym 40799 DATA[0]$SB_IO_IN
.sym 40922 $PACKER_VCC_NET
.sym 40934 CLK_12M$SB_IO_IN
.sym 41041 REG[0]$SB_IO_IN
.sym 41165 command_data[1]
.sym 41557 red[2]$SB_IO_OUT
.sym 41683 address_reg[6]
.sym 41794 $PACKER_VCC_NET
.sym 41798 $PACKER_VCC_NET
.sym 41806 green[1]$SB_IO_OUT
.sym 41807 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 41813 address_reg[5]
.sym 41907 cur_px
.sym 41913 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 41919 address_reg[0]
.sym 41932 address_reg[3]
.sym 41937 address_reg[3]
.sym 42026 green[1]$SB_IO_OUT
.sym 42027 red[1]$SB_IO_OUT
.sym 42028 green[0]$SB_IO_OUT
.sym 42031 red[0]$SB_IO_OUT
.sym 42037 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 42039 command_data[7]
.sym 42042 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 42049 red[2]$SB_IO_OUT
.sym 42053 address_reg[4]
.sym 42055 command_data[0]
.sym 42058 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 42068 command_data[6]
.sym 42084 fgcolor_SB_DFFE_Q_E
.sym 42090 command_data[5]
.sym 42101 command_data[6]
.sym 42143 command_data[5]
.sym 42145 fgcolor_SB_DFFE_Q_E
.sym 42146 CLK_FAST
.sym 42154 red[2]$SB_IO_OUT
.sym 42155 green[2]$SB_IO_OUT
.sym 42158 address_reg[1]
.sym 42159 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 42161 red[0]$SB_IO_OUT
.sym 42164 command_data[6]
.sym 42172 fgcolor[3]
.sym 42179 fgcolor_SB_DFFE_Q_E
.sym 42182 address_reg[6]
.sym 42197 command_data[3]
.sym 42206 command_data[1]
.sym 42208 command_data[2]
.sym 42214 DE
.sym 42215 command_data[0]
.sym 42216 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42228 command_data[3]
.sym 42237 command_data[2]
.sym 42242 command_data[1]
.sym 42253 DE
.sym 42264 command_data[0]
.sym 42268 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42269 CLK_FAST
.sym 42273 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 42275 fgcolor[2]
.sym 42277 fgcolor[3]
.sym 42278 fgcolor[4]
.sym 42281 address_reg_SB_DFFE_Q_E[2]
.sym 42283 command_data[3]
.sym 42288 green[2]$SB_IO_OUT
.sym 42290 $PACKER_VCC_NET
.sym 42302 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42303 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 42304 address_reg[5]
.sym 42312 address_reg[1]
.sym 42325 address_reg[4]
.sym 42330 address_reg[5]
.sym 42336 address_reg[7]
.sym 42342 address_reg[6]
.sym 42346 address_reg[7]
.sym 42359 address_reg[1]
.sym 42366 address_reg[5]
.sym 42369 address_reg[4]
.sym 42384 address_reg[6]
.sym 42397 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 42408 ram_add[1]
.sym 42410 fb0.0.11.0_RCLKE
.sym 42411 address_reg[0]
.sym 42414 ram_add[3]
.sym 42415 command_data[4]
.sym 42416 address_reg[1]
.sym 42417 ram_add[0]
.sym 42419 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 42421 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 42424 address_reg[3]
.sym 42427 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 42428 address_reg[2]
.sym 42429 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 42435 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 42437 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 42438 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 42439 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 42443 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 42449 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 42450 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 42452 increment[1]
.sym 42453 increment[5]
.sym 42456 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 42458 increment[4]
.sym 42462 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 42463 increment[2]
.sym 42464 increment[3]
.sym 42465 increment[0]
.sym 42466 increment[6]
.sym 42467 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[1]
.sym 42469 increment[0]
.sym 42470 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 42473 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[2]
.sym 42475 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 42476 increment[1]
.sym 42479 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[3]
.sym 42481 increment[2]
.sym 42482 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 42485 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[4]
.sym 42487 increment[3]
.sym 42488 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 42491 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[5]
.sym 42493 increment[4]
.sym 42494 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 42497 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[6]
.sym 42499 increment[5]
.sym 42500 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 42503 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[7]
.sym 42505 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 42506 increment[6]
.sym 42509 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 42511 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 42512 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 42517 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[2]
.sym 42518 increment[1]
.sym 42519 increment[5]
.sym 42520 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[0]
.sym 42521 increment[2]
.sym 42523 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 42524 increment[4]
.sym 42531 command_data[2]
.sym 42532 address_reg[1]
.sym 42533 address_reg[4]
.sym 42535 command_data[7]
.sym 42539 command_data[1]
.sym 42540 command_data[0]
.sym 42542 increment[2]
.sym 42543 address_reg[0]
.sym 42544 address_reg[1]
.sym 42545 address_reg[4]
.sym 42547 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 42549 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 42552 address_reg[3]
.sym 42553 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 42559 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 42562 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[1]
.sym 42564 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 42569 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 42571 address_reg[2]
.sym 42572 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 42574 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[2]
.sym 42575 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 42577 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[0]
.sym 42585 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 42590 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[9]
.sym 42593 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 42596 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[10]
.sym 42599 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 42602 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[11]
.sym 42604 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 42608 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[12]
.sym 42610 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 42614 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[13]
.sym 42617 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 42620 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 42623 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 42627 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[2]
.sym 42628 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[0]
.sym 42629 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[1]
.sym 42630 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 42634 address_reg[2]
.sym 42640 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 42641 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 42642 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 42643 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 42644 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 42645 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 42646 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 42647 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 42650 address_reg[3]
.sym 42651 address_reg[4]
.sym 42655 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 42657 command_data[6]
.sym 42659 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 42660 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 42662 XPOS[0]
.sym 42663 increment[5]
.sym 42664 increment[5]
.sym 42666 address_reg[6]
.sym 42668 increment[2]
.sym 42669 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 42670 address_reg[1]
.sym 42671 fgcolor_SB_DFFE_Q_E
.sym 42672 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 42673 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 42684 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 42685 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 42687 command_data[3]
.sym 42688 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 42689 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[3]
.sym 42692 address_reg_SB_DFFE_Q_9_E
.sym 42694 address_reg[12]
.sym 42696 address_reg[11]
.sym 42697 command_data[2]
.sym 42698 address_reg_SB_DFFE_Q_E[2]
.sym 42699 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 42700 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 42702 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 42703 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 42704 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 42706 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 42707 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 42708 command_data[1]
.sym 42710 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 42711 address_reg[13]
.sym 42712 address_reg_SB_DFFE_Q_E[2]
.sym 42714 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 42715 address_reg[13]
.sym 42716 address_reg[12]
.sym 42717 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 42722 address_reg[13]
.sym 42732 address_reg_SB_DFFE_Q_E[2]
.sym 42733 command_data[3]
.sym 42734 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 42735 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 42738 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 42739 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[3]
.sym 42740 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 42741 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 42744 address_reg_SB_DFFE_Q_E[2]
.sym 42745 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 42746 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 42747 command_data[2]
.sym 42752 address_reg[11]
.sym 42756 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 42757 command_data[1]
.sym 42758 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 42759 address_reg_SB_DFFE_Q_E[2]
.sym 42760 address_reg_SB_DFFE_Q_9_E
.sym 42761 CLK_FAST
.sym 42763 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 42764 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 42765 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 42766 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 42767 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[7]
.sym 42768 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 42769 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 42770 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 42775 increment[3]
.sym 42777 fb0.0.0.0_RDATA[230]
.sym 42778 $PACKER_VCC_NET
.sym 42779 $PACKER_VCC_NET
.sym 42782 address_reg[12]
.sym 42783 command_data[3]
.sym 42784 address_reg[11]
.sym 42785 $PACKER_VCC_NET
.sym 42787 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 42788 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 42789 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42790 address_reg[3]
.sym 42791 address_reg[5]
.sym 42794 address_reg[2]
.sym 42795 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 42796 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 42797 address_reg[13]
.sym 42798 address_reg[5]
.sym 42804 address_reg[13]
.sym 42806 address_reg_SB_DFFE_Q_9_E
.sym 42810 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 42812 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 42813 command_data[4]
.sym 42817 address_reg[2]
.sym 42818 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 42820 address_reg[5]
.sym 42822 address_reg_SB_DFFE_Q_E[2]
.sym 42824 increment[5]
.sym 42825 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 42826 address_reg[7]
.sym 42828 increment[2]
.sym 42830 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 42834 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 42837 increment[5]
.sym 42839 address_reg[5]
.sym 42849 command_data[4]
.sym 42850 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 42851 address_reg_SB_DFFE_Q_E[2]
.sym 42852 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 42861 address_reg[7]
.sym 42862 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 42868 address_reg[7]
.sym 42869 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 42873 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 42874 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 42875 address_reg[13]
.sym 42876 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 42879 increment[2]
.sym 42880 address_reg[2]
.sym 42883 address_reg_SB_DFFE_Q_9_E
.sym 42884 CLK_FAST
.sym 42887 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 42888 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 42889 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 42890 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 42891 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 42892 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 42893 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 42898 ram_add[3]
.sym 42899 command_data[4]
.sym 42900 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 42901 increment[0]
.sym 42902 ram_add[1]
.sym 42904 address_reg[4]
.sym 42905 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 42906 ram_add[6]
.sym 42907 address_reg[13]
.sym 42908 ram_add[0]
.sym 42909 command_data[5]
.sym 42911 address_reg[4]
.sym 42913 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 42914 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 42915 address_reg[9]
.sym 42916 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 42917 DE
.sym 42918 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 42919 $PACKER_VCC_NET
.sym 42920 address_reg[6]
.sym 42927 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 42928 address_reg[6]
.sym 42933 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 42934 address_reg_SB_DFFE_Q_E[2]
.sym 42935 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 42937 command_data[1]
.sym 42940 address_reg[13]
.sym 42941 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 42942 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 42945 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 42948 address_reg[8]
.sym 42954 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 42966 address_reg_SB_DFFE_Q_E[2]
.sym 42967 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 42968 command_data[1]
.sym 42969 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 42979 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 42980 address_reg[6]
.sym 42984 address_reg[13]
.sym 42985 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 42986 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 42987 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 43002 address_reg[8]
.sym 43006 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 43007 CLK_FAST
.sym 43009 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 43010 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 43011 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 43012 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 43013 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 43014 address_reg[8]
.sym 43015 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43016 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 43020 save_state_SB_DFFE_Q_E
.sym 43022 fb0.0.0.0_RDATA[6]
.sym 43023 command_data[1]
.sym 43024 address_reg[10]
.sym 43025 address_reg[6]
.sym 43026 command_data[2]
.sym 43027 command_data[2]
.sym 43029 command_data[7]
.sym 43030 address_reg[13]
.sym 43031 address_reg[2]
.sym 43032 command_data[0]
.sym 43033 address_reg[3]
.sym 43034 command_data[4]
.sym 43035 command_data[7]
.sym 43036 address_reg[8]
.sym 43038 address_reg[12]
.sym 43039 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 43041 address_reg[9]
.sym 43042 command_data[5]
.sym 43043 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 43044 address_reg[0]
.sym 43052 address_reg_SB_DFFE_Q_E[2]
.sym 43055 address_reg[13]
.sym 43056 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 43057 address_reg[10]
.sym 43059 address_reg[11]
.sym 43062 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 43063 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 43067 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 43068 address_reg[9]
.sym 43070 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 43071 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 43075 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 43076 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 43078 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 43079 address_reg[8]
.sym 43080 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43083 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 43084 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 43085 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 43086 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 43089 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 43090 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 43091 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 43092 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 43104 address_reg[9]
.sym 43107 address_reg[8]
.sym 43109 address_reg[9]
.sym 43113 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43115 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 43119 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 43120 address_reg[13]
.sym 43121 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 43122 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 43126 address_reg[11]
.sym 43127 address_reg[10]
.sym 43129 address_reg_SB_DFFE_Q_E[2]
.sym 43130 CLK_FAST
.sym 43133 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 43134 address_reg[9]
.sym 43137 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 43138 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 43144 address_reg[7]
.sym 43145 command_data[0]
.sym 43148 address_reg_SB_DFFE_Q_E[2]
.sym 43151 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 43154 address_reg[5]
.sym 43156 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43162 address_reg[8]
.sym 43164 address_reg[12]
.sym 43166 address_reg[11]
.sym 43167 fgcolor_SB_DFFE_Q_E
.sym 43173 address_reg[12]
.sym 43174 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 43175 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 43177 command_data[6]
.sym 43178 address_reg[13]
.sym 43179 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 43180 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 43181 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 43182 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 43186 address_reg[8]
.sym 43188 address_reg[10]
.sym 43191 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 43192 address_reg[6]
.sym 43193 address_reg[3]
.sym 43194 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 43195 command_data[7]
.sym 43196 address_reg_SB_DFFE_Q_E[2]
.sym 43198 address_reg[11]
.sym 43199 address_reg[9]
.sym 43200 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 43202 command_data[5]
.sym 43203 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 43204 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 43206 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 43207 address_reg_SB_DFFE_Q_E[2]
.sym 43208 command_data[7]
.sym 43209 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 43212 address_reg_SB_DFFE_Q_E[2]
.sym 43213 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 43214 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 43215 command_data[6]
.sym 43218 address_reg[8]
.sym 43219 address_reg[9]
.sym 43225 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 43226 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 43227 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 43230 address_reg[10]
.sym 43232 address_reg[11]
.sym 43236 address_reg[13]
.sym 43237 address_reg[12]
.sym 43243 address_reg[6]
.sym 43244 address_reg[3]
.sym 43245 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 43248 address_reg_SB_DFFE_Q_E[2]
.sym 43249 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 43250 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 43251 command_data[5]
.sym 43252 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 43253 CLK_FAST
.sym 43256 get_command[1]
.sym 43257 get_command[2]
.sym 43258 get_command[3]
.sym 43259 get_command[0]
.sym 43260 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 43262 cnt2_SB_LUT4_O_I2[5]
.sym 43267 address_reg[12]
.sym 43268 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 43269 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 43270 $PACKER_VCC_NET
.sym 43274 $PACKER_VCC_NET
.sym 43275 fb0.0.0.0_RDATA[134]
.sym 43276 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 43277 $PACKER_VCC_NET
.sym 43278 address_reg[9]
.sym 43279 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 43280 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43281 address_reg_SB_DFFE_Q_E[2]
.sym 43282 address_reg[2]
.sym 43285 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 43286 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43287 increment_reg_SB_DFFE_Q_E
.sym 43289 address_reg[5]
.sym 43290 address_reg[3]
.sym 43301 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43306 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43314 address_reg[0]
.sym 43320 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 43325 address_reg[1]
.sym 43336 address_reg[1]
.sym 43337 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43338 address_reg[0]
.sym 43359 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43361 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 43379 cnt2[1]
.sym 43380 cnt2[2]
.sym 43381 cnt2[3]
.sym 43382 cnt2[4]
.sym 43383 cnt2[5]
.sym 43384 cnt2[6]
.sym 43385 cnt2[7]
.sym 43391 command_data[6]
.sym 43392 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 43394 command_data[4]
.sym 43396 command_data[5]
.sym 43397 cnt1_SB_LUT4_O_7_I2[3]
.sym 43398 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 43401 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43402 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43403 address_reg[4]
.sym 43404 save_state_SB_DFFE_Q_E
.sym 43405 cnt1_SB_LUT4_O_7_I2[6]
.sym 43406 $PACKER_VCC_NET
.sym 43407 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 43408 address_reg[6]
.sym 43410 DE
.sym 43411 cnt1_SB_LUT4_O_7_I2[3]
.sym 43412 cnt1_SB_LUT4_O_7_I2[7]
.sym 43419 address_reg[6]
.sym 43420 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 43421 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 43422 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 43424 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 43425 address_reg[0]
.sym 43427 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 43428 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43429 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 43430 address_reg[7]
.sym 43431 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43432 address_reg[2]
.sym 43433 address_reg[3]
.sym 43434 address_reg[8]
.sym 43435 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 43436 address_reg[9]
.sym 43438 address_reg[4]
.sym 43445 address_reg[1]
.sym 43446 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43449 address_reg[5]
.sym 43450 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 43452 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43453 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 43454 address_reg[0]
.sym 43455 address_reg[1]
.sym 43464 address_reg[6]
.sym 43465 address_reg[5]
.sym 43466 address_reg[7]
.sym 43467 address_reg[4]
.sym 43471 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 43472 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43473 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43477 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 43479 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 43482 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 43484 address_reg[9]
.sym 43485 address_reg[8]
.sym 43488 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 43490 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 43491 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 43494 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 43496 address_reg[3]
.sym 43497 address_reg[2]
.sym 43501 cnt2_SB_LUT4_O_I2[7]
.sym 43502 cnt1_SB_LUT4_O_7_I2[1]
.sym 43504 cnt2_SB_LUT4_O_I2[1]
.sym 43505 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 43506 cnt2_SB_LUT4_O_I2[6]
.sym 43507 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 43513 command_data[0]
.sym 43514 cnt1_SB_LUT4_O_7_I2[9]
.sym 43515 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 43516 cnt1_SB_LUT4_O_7_I2[8]
.sym 43520 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 43522 command_data[7]
.sym 43523 command_data[2]
.sym 43525 address_reg[0]
.sym 43526 command_data[5]
.sym 43527 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 43533 address_reg[9]
.sym 43536 address_reg[0]
.sym 43545 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 43546 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3[1]
.sym 43547 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43548 command_reg[1]
.sym 43551 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 43570 DE
.sym 43572 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43575 command_reg[1]
.sym 43576 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43577 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3[1]
.sym 43578 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43581 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43583 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43588 DE
.sym 43589 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 43611 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3[1]
.sym 43612 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 43613 command_reg[1]
.sym 43645 cnt1_SB_LUT4_O_7_I2[1]
.sym 43654 address_reg[8]
.sym 43665 command_reg[1]
.sym 43668 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 43669 save_state_SB_DFFESR_Q_R[1]
.sym 43672 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43674 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 43676 save_state_SB_DFFE_Q_E
.sym 43679 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 43680 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43681 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 43682 DE
.sym 43683 command_reg[2]
.sym 43685 command_reg[0]
.sym 43690 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 43693 command_reg[0]
.sym 43694 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43698 command_reg[2]
.sym 43699 command_reg[0]
.sym 43700 command_reg[1]
.sym 43704 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 43706 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 43710 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43712 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43717 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43719 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43722 command_reg[0]
.sym 43724 command_reg[2]
.sym 43728 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 43729 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 43730 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43731 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43736 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 43737 DE
.sym 43741 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 43742 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43743 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43744 save_state_SB_DFFE_Q_E
.sym 43745 CLK_FAST
.sym 43746 save_state_SB_DFFESR_Q_R[1]
.sym 43759 fb0.0.0.0_RDATA[53]
.sym 43762 command_reg[1]
.sym 43765 save_state_SB_DFFESR_Q_R[1]
.sym 43766 $PACKER_VCC_NET
.sym 43769 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 43781 address_reg[5]
.sym 43793 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 43794 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 43795 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43801 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43803 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43812 command_reg[2]
.sym 43814 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 43815 save_state_SB_DFFE_Q_E
.sym 43816 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 43817 command_reg[1]
.sym 43819 command_reg[0]
.sym 43835 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 43836 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 43840 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43841 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43857 command_reg[1]
.sym 43858 command_reg[2]
.sym 43859 command_reg[0]
.sym 43863 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 43864 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 43865 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 43866 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 43867 save_state_SB_DFFE_Q_E
.sym 43868 CLK_FAST
.sym 43883 command_data[6]
.sym 43890 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 43891 command_data[5]
.sym 43897 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 43898 $PACKER_VCC_NET
.sym 43903 address_reg[4]
.sym 43905 address_reg[6]
.sym 44006 command_data[7]
.sym 44007 command_data[1]
.sym 44008 fb0.0.0.0_RDATA[212]
.sym 44009 command_data[1]
.sym 44010 command_data[0]
.sym 44011 command_data[2]
.sym 44012 command_data[4]
.sym 44013 command_data[3]
.sym 44016 fb0.0.0.0_RDATA[213]
.sym 44024 address_reg[0]
.sym 44025 address_reg[9]
.sym 44026 command_data[4]
.sym 44132 command_data[6]
.sym 44253 command_data[1]
.sym 44256 $PACKER_VCC_NET
.sym 44261 command_data[3]
.sym 44390 $PACKER_VCC_NET
.sym 44391 address_reg[4]
.sym 44497 command_data[4]
.sym 44499 command_data[5]
.sym 44503 command_data[7]
.sym 44627 CLK_12M$SB_IO_IN
.sym 44746 command_data[3]
.sym 44750 $PACKER_VCC_NET
.sym 44751 command_data[1]
.sym 44753 command_data[6]
.sym 45021 CLK_12M$SB_IO_IN
.sym 45034 CLK_12M$SB_IO_IN
.sym 45225 red[2]$SB_IO_OUT
.sym 45232 VSYNC_SB_LUT4_O_I3
.sym 45254 green[0]$SB_IO_OUT
.sym 45374 command_data[0]
.sym 45503 green[1]$SB_IO_OUT
.sym 45638 red[1]$SB_IO_OUT
.sym 45640 green[0]$SB_IO_OUT
.sym 45642 XPOS[1]
.sym 45755 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 45759 cur_px
.sym 45787 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 45788 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 45802 XPOS[1]
.sym 45803 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 45837 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 45838 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 45839 XPOS[1]
.sym 45840 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 45853 DE_$glb_ce
.sym 45854 CLK_FAST
.sym 45861 bgcolor[6]
.sym 45862 bgcolor[7]
.sym 45876 XPOS[2]
.sym 45888 fgcolor[2]
.sym 45897 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 45899 fgcolor[2]
.sym 45902 cur_px
.sym 45912 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 45914 bgcolor[3]
.sym 45917 fgcolor[3]
.sym 45918 bgcolor[5]
.sym 45923 bgcolor[2]
.sym 45926 red_SB_DFFSR_Q_R
.sym 45928 bgcolor[6]
.sym 45936 cur_px
.sym 45937 fgcolor[3]
.sym 45938 bgcolor[3]
.sym 45942 bgcolor[6]
.sym 45943 cur_px
.sym 45944 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 45948 cur_px
.sym 45950 bgcolor[2]
.sym 45951 fgcolor[2]
.sym 45967 cur_px
.sym 45968 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 45969 bgcolor[5]
.sym 45977 CLK_PIX_$glb_clk
.sym 45978 red_SB_DFFSR_Q_R
.sym 45979 bgcolor[4]
.sym 45984 bgcolor[5]
.sym 45999 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46009 command_data[3]
.sym 46011 command_data[2]
.sym 46014 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46027 fgcolor[4]
.sym 46030 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 46031 cur_px
.sym 46033 red_SB_DFFSR_Q_R
.sym 46034 bgcolor[7]
.sym 46036 bgcolor[4]
.sym 46090 bgcolor[7]
.sym 46091 cur_px
.sym 46092 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 46095 fgcolor[4]
.sym 46096 cur_px
.sym 46098 bgcolor[4]
.sym 46100 CLK_PIX_$glb_clk
.sym 46101 red_SB_DFFSR_Q_R
.sym 46114 address_reg[3]
.sym 46120 address_reg[2]
.sym 46124 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 46135 address_reg[7]
.sym 46145 command_data[4]
.sym 46154 fgcolor_SB_DFFE_Q_E
.sym 46157 command_data[7]
.sym 46169 command_data[3]
.sym 46171 command_data[2]
.sym 46191 command_data[7]
.sym 46201 command_data[2]
.sym 46215 command_data[3]
.sym 46221 command_data[4]
.sym 46222 fgcolor_SB_DFFE_Q_E
.sym 46223 CLK_FAST
.sym 46225 increment_SB_LUT4_O_4_I3[1]
.sym 46226 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]
.sym 46228 increment_SB_LUT4_O_4_I3[3]
.sym 46229 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[0]
.sym 46230 increment_SB_LUT4_O_3_I1[1]
.sym 46231 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]
.sym 46237 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 46244 address_reg[4]
.sym 46245 command_data[7]
.sym 46246 address_reg[1]
.sym 46248 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 46250 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[0]
.sym 46253 ram_add[3]
.sym 46297 address_reg[0]
.sym 46320 address_reg[0]
.sym 46348 increment_SB_LUT4_O_6_I0[2]
.sym 46349 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 46350 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 46351 increment_SB_LUT4_O_4_I3[0]
.sym 46352 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46353 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[1]
.sym 46354 increment_SB_LUT4_O_3_I1[0]
.sym 46355 increment_SB_LUT4_O_3_I1[2]
.sym 46365 address_reg[6]
.sym 46366 DE
.sym 46368 ram_add[7]
.sym 46371 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46373 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46375 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 46377 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 46378 increment[4]
.sym 46381 address_reg[5]
.sym 46382 increment[1]
.sym 46395 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 46397 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 46398 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]
.sym 46400 increment_SB_LUT4_O_3_I1[2]
.sym 46402 increment_SB_LUT4_O_3_I1[1]
.sym 46403 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]
.sym 46405 address_reg[7]
.sym 46406 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 46408 address_reg[3]
.sym 46409 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46410 address_reg[5]
.sym 46412 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[3]
.sym 46414 increment[1]
.sym 46416 increment_SB_LUT4_O_4_I3[0]
.sym 46417 increment[3]
.sym 46419 increment_SB_LUT4_O_3_I1[0]
.sym 46420 address_reg[1]
.sym 46422 address_reg[1]
.sym 46423 address_reg[3]
.sym 46424 increment[1]
.sym 46425 increment[3]
.sym 46428 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 46429 increment_SB_LUT4_O_3_I1[2]
.sym 46430 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]
.sym 46431 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]
.sym 46434 increment_SB_LUT4_O_3_I1[1]
.sym 46436 increment_SB_LUT4_O_3_I1[2]
.sym 46437 increment_SB_LUT4_O_3_I1[0]
.sym 46440 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[3]
.sym 46441 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 46442 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 46443 address_reg[7]
.sym 46447 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 46448 increment_SB_LUT4_O_4_I3[0]
.sym 46458 increment_SB_LUT4_O_3_I1[1]
.sym 46459 address_reg[5]
.sym 46460 increment_SB_LUT4_O_3_I1[2]
.sym 46461 increment_SB_LUT4_O_3_I1[0]
.sym 46467 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46471 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 46472 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 46473 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 46474 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[5]
.sym 46475 increment[3]
.sym 46476 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 46477 increment_SB_LUT4_O_6_I2[2]
.sym 46478 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[3]
.sym 46487 increment[1]
.sym 46488 increment_SB_LUT4_O_3_I1[2]
.sym 46491 address_reg[2]
.sym 46497 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 46499 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 46501 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46502 command_data[2]
.sym 46504 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 46505 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 46506 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 46515 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 46517 address_reg[2]
.sym 46518 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 46520 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[0]
.sym 46521 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 46522 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 46523 increment_SB_LUT4_O_4_I3[0]
.sym 46524 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46525 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[1]
.sym 46527 increment_SB_LUT4_O_3_I1[2]
.sym 46529 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 46530 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46531 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 46532 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 46533 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46534 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46537 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 46538 address_reg[4]
.sym 46539 address_reg[6]
.sym 46540 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 46541 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46545 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[1]
.sym 46547 increment_SB_LUT4_O_3_I1[2]
.sym 46548 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[0]
.sym 46551 address_reg[2]
.sym 46552 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 46554 increment_SB_LUT4_O_4_I3[0]
.sym 46558 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 46559 address_reg[6]
.sym 46563 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46564 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46565 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 46566 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 46569 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 46571 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 46575 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46576 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46577 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 46578 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46582 address_reg[4]
.sym 46584 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46587 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 46588 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46589 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 46590 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46595 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 46596 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46597 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 46598 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 46599 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 46600 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 46601 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 46606 address_reg[4]
.sym 46609 address_reg[3]
.sym 46610 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 46612 address_reg[6]
.sym 46615 ram_add[5]
.sym 46617 ram_add[1]
.sym 46619 address_reg[5]
.sym 46622 fb0.0.0.0_RDATA[177]
.sym 46626 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46627 address_reg[7]
.sym 46628 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 46635 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 46638 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 46639 increment[3]
.sym 46640 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 46643 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46645 address_reg[4]
.sym 46648 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46654 increment[1]
.sym 46655 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 46657 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 46659 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46662 address_reg[3]
.sym 46666 address_reg[1]
.sym 46669 increment[1]
.sym 46670 address_reg[1]
.sym 46675 address_reg[3]
.sym 46677 increment[3]
.sym 46680 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 46681 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46682 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46683 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 46687 address_reg[3]
.sym 46689 increment[3]
.sym 46694 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 46698 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 46700 address_reg[4]
.sym 46704 address_reg[1]
.sym 46707 increment[1]
.sym 46710 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 46711 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46712 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46713 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 46717 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 46718 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 46719 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 46720 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 46721 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 46722 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 46723 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 46724 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 46729 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 46730 fb0_char_SB_LUT4_O_5_I3[1]
.sym 46731 address_reg[0]
.sym 46733 address_reg[1]
.sym 46735 command_data[7]
.sym 46738 cur_char[5]
.sym 46740 cur_char[3]
.sym 46744 fb0.0.0.0_RDATA[224]
.sym 46745 address_reg[9]
.sym 46747 address_reg[2]
.sym 46749 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 46758 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 46761 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 46762 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 46763 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 46767 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 46769 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[6]
.sym 46771 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 46772 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 46773 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 46774 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 46776 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 46777 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 46779 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 46781 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 46782 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[5]
.sym 46786 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[7]
.sym 46790 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[2]
.sym 46792 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 46793 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 46796 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[3]
.sym 46798 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 46799 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 46800 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[2]
.sym 46802 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[4]
.sym 46804 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 46805 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 46806 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[3]
.sym 46808 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[5]
.sym 46810 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 46811 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 46812 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[4]
.sym 46814 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[6]
.sym 46816 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 46817 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 46818 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[5]
.sym 46820 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[7]
.sym 46822 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 46823 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[5]
.sym 46824 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[6]
.sym 46826 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[8]
.sym 46828 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[7]
.sym 46829 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[6]
.sym 46830 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[7]
.sym 46832 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[9]
.sym 46834 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 46835 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 46836 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[8]
.sym 46840 address_reg[5]
.sym 46842 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 46844 address_reg[7]
.sym 46846 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 46850 command_data[0]
.sym 46853 ram_add[7]
.sym 46855 address_reg[11]
.sym 46856 address_reg[12]
.sym 46858 ram_add[2]
.sym 46861 address_reg[1]
.sym 46862 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46863 ram_add[4]
.sym 46865 address_reg[7]
.sym 46866 address_reg[8]
.sym 46871 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 46873 address_reg[5]
.sym 46876 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[9]
.sym 46881 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46883 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 46885 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 46886 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 46889 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 46891 address_reg[9]
.sym 46892 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 46893 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 46894 address_reg[13]
.sym 46896 address_reg_SB_DFFE_Q_E[2]
.sym 46897 address_reg[12]
.sym 46898 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46899 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 46901 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 46902 address_reg[8]
.sym 46904 command_data[3]
.sym 46906 address_reg[11]
.sym 46907 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 46908 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 46909 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 46912 address_reg[10]
.sym 46913 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[10]
.sym 46915 address_reg[8]
.sym 46916 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 46917 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[9]
.sym 46919 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[11]
.sym 46921 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 46922 address_reg[9]
.sym 46923 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[10]
.sym 46925 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[12]
.sym 46927 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 46928 address_reg[10]
.sym 46929 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[11]
.sym 46931 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[13]
.sym 46933 address_reg[11]
.sym 46934 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 46935 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[12]
.sym 46938 address_reg[13]
.sym 46940 address_reg[12]
.sym 46941 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[13]
.sym 46944 command_data[3]
.sym 46945 address_reg_SB_DFFE_Q_E[2]
.sym 46946 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 46947 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 46950 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 46951 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46952 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46953 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 46956 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 46957 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46958 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 46959 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 46960 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 46961 CLK_FAST
.sym 46975 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 46976 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 46977 address_reg[8]
.sym 46978 fb0.0.0.0_RDATA[4]
.sym 46979 increment_reg_SB_DFFE_Q_E
.sym 46982 address_reg[5]
.sym 46983 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 46985 address_reg[3]
.sym 46986 fb0.0.0.0_RDATA[5]
.sym 46990 command_data[3]
.sym 46991 address_reg[7]
.sym 46992 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46994 command_data[2]
.sym 46998 fb0.0.0.0_RDATA[2]
.sym 47004 address_reg[4]
.sym 47006 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 47008 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47009 address_reg[8]
.sym 47011 address_reg[10]
.sym 47012 address_reg[5]
.sym 47013 address_reg[11]
.sym 47016 address_reg[7]
.sym 47017 command_data[4]
.sym 47018 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 47019 address_reg[2]
.sym 47022 address_reg[9]
.sym 47026 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 47034 address_reg_SB_DFFE_Q_E[2]
.sym 47045 address_reg[10]
.sym 47046 address_reg[11]
.sym 47049 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 47050 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 47051 command_data[4]
.sym 47052 address_reg_SB_DFFE_Q_E[2]
.sym 47067 address_reg[8]
.sym 47068 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47070 address_reg[9]
.sym 47073 address_reg[2]
.sym 47074 address_reg[7]
.sym 47075 address_reg[4]
.sym 47076 address_reg[5]
.sym 47083 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 47084 CLK_FAST
.sym 47098 address_reg[4]
.sym 47100 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 47101 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 47102 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 47104 ram_add[7]
.sym 47105 address_reg[6]
.sym 47110 cnt2_SB_LUT4_O_I2[7]
.sym 47111 address_reg[9]
.sym 47112 cnt1_SB_LUT4_O_7_I2[1]
.sym 47116 cnt2_SB_LUT4_O_I2[1]
.sym 47120 cnt2_SB_LUT4_O_I2[6]
.sym 47121 command_buf_w_ptr[5]
.sym 47128 get_command[1]
.sym 47138 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 47140 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 47145 command_buf_w_ptr[5]
.sym 47147 get_command[0]
.sym 47153 get_command[2]
.sym 47154 get_command[3]
.sym 47159 $nextpnr_ICESTORM_LC_17$O
.sym 47162 get_command[0]
.sym 47165 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 47168 get_command[1]
.sym 47169 get_command[0]
.sym 47171 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 47173 get_command[2]
.sym 47175 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 47179 get_command[3]
.sym 47181 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 47186 get_command[0]
.sym 47190 get_command[2]
.sym 47191 get_command[0]
.sym 47192 get_command[1]
.sym 47193 get_command[3]
.sym 47203 command_buf_w_ptr[5]
.sym 47206 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 47207 CLK_FAST
.sym 47208 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 47211 cnt1_SB_LUT4_I1_I3[2]
.sym 47212 cnt2_SB_LUT4_O_I2[2]
.sym 47213 cnt2_SB_LUT4_O_I2[4]
.sym 47214 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 47215 cnt2_SB_LUT4_O_I2[3]
.sym 47216 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 47221 cnt1_SB_LUT4_O_7_I2[6]
.sym 47223 command_data[7]
.sym 47226 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 47230 command_data[4]
.sym 47231 cnt1_SB_LUT4_O_7_I2[7]
.sym 47233 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47234 cnt1_SB_LUT4_O_7_I2[4]
.sym 47236 cnt1_SB_LUT4_O_7_I2[5]
.sym 47238 cnt2_SB_LUT4_O_I2[9]
.sym 47239 cnt1_SB_LUT4_O_7_I2[5]
.sym 47244 cnt2_SB_LUT4_O_I2[8]
.sym 47250 cnt1_SB_LUT4_O_7_I2[4]
.sym 47251 cnt1_SB_LUT4_O_7_I2[1]
.sym 47252 cnt1_SB_LUT4_O_7_I2[5]
.sym 47255 cnt2_SB_LUT4_O_I2[6]
.sym 47257 cnt2_SB_LUT4_O_I2[5]
.sym 47258 cnt2_SB_LUT4_O_I2[7]
.sym 47259 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47261 cnt2_SB_LUT4_O_I2[1]
.sym 47264 cnt2_SB_LUT4_O_I2[0]
.sym 47268 cnt1_SB_LUT4_O_7_I2[6]
.sym 47269 cnt2_SB_LUT4_O_I2[2]
.sym 47272 cnt2_SB_LUT4_O_I2[3]
.sym 47274 cnt1_SB_LUT4_O_7_I2[3]
.sym 47275 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47277 cnt1_SB_LUT4_O_7_I2[7]
.sym 47278 cnt2_SB_LUT4_O_I2[4]
.sym 47282 cnt2_SB_LUT4_O_I3[1]
.sym 47284 cnt2_SB_LUT4_O_I2[0]
.sym 47285 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47288 cnt2_SB_LUT4_O_I3[2]
.sym 47290 cnt2_SB_LUT4_O_I2[1]
.sym 47291 cnt1_SB_LUT4_O_7_I2[1]
.sym 47292 cnt2_SB_LUT4_O_I3[1]
.sym 47294 cnt2_SB_LUT4_O_I3[3]
.sym 47296 cnt2_SB_LUT4_O_I2[2]
.sym 47297 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47298 cnt2_SB_LUT4_O_I3[2]
.sym 47300 cnt2_SB_LUT4_O_I3[4]
.sym 47302 cnt2_SB_LUT4_O_I2[3]
.sym 47303 cnt1_SB_LUT4_O_7_I2[3]
.sym 47304 cnt2_SB_LUT4_O_I3[3]
.sym 47306 cnt2_SB_LUT4_O_I3[5]
.sym 47308 cnt2_SB_LUT4_O_I2[4]
.sym 47309 cnt1_SB_LUT4_O_7_I2[4]
.sym 47310 cnt2_SB_LUT4_O_I3[4]
.sym 47312 cnt2_SB_LUT4_O_I3[6]
.sym 47314 cnt1_SB_LUT4_O_7_I2[5]
.sym 47315 cnt2_SB_LUT4_O_I2[5]
.sym 47316 cnt2_SB_LUT4_O_I3[5]
.sym 47318 cnt2_SB_LUT4_O_I3[7]
.sym 47320 cnt2_SB_LUT4_O_I2[6]
.sym 47321 cnt1_SB_LUT4_O_7_I2[6]
.sym 47322 cnt2_SB_LUT4_O_I3[6]
.sym 47326 cnt1_SB_LUT4_O_7_I2[7]
.sym 47327 cnt2_SB_LUT4_O_I2[7]
.sym 47328 cnt2_SB_LUT4_O_I3[7]
.sym 47334 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 47335 command_buf_w_ptr[3]
.sym 47336 command_buf_w_ptr[4]
.sym 47337 command_buf_w_ptr[5]
.sym 47338 command_buf_w_ptr[6]
.sym 47339 command_buf_w_ptr[7]
.sym 47346 cnt2[5]
.sym 47347 fb0.0.3.0_RCLKE
.sym 47348 cnt2[1]
.sym 47349 fb0.0.0.0_RDATA[131]
.sym 47350 cnt2[2]
.sym 47352 cnt2_SB_LUT4_O_I2[0]
.sym 47353 fb0.0.0.0_RDATA[54]
.sym 47354 cnt2[4]
.sym 47355 address_reg[12]
.sym 47356 command_buf_w_ptr[1]
.sym 47357 command_buf_w_ptr[4]
.sym 47359 command_buf_w_ptr[5]
.sym 47366 cnt1_SB_LUT4_O_7_I2[1]
.sym 47382 cnt1_SB_LUT4_O_7_I2[1]
.sym 47385 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47390 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47391 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 47393 command_buf_w_ptr[4]
.sym 47394 cnt1_SB_LUT4_O_7_I2[4]
.sym 47395 command_buf_w_ptr[6]
.sym 47400 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 47401 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47403 command_buf_w_ptr[1]
.sym 47404 command_buf_w_ptr[7]
.sym 47408 command_buf_w_ptr[7]
.sym 47412 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47413 cnt1_SB_LUT4_O_7_I2[1]
.sym 47426 command_buf_w_ptr[1]
.sym 47430 cnt1_SB_LUT4_O_7_I2[1]
.sym 47431 cnt1_SB_LUT4_O_7_I2[4]
.sym 47432 command_buf_w_ptr[4]
.sym 47433 command_buf_w_ptr[1]
.sym 47439 command_buf_w_ptr[6]
.sym 47443 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47444 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 47445 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47452 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 47453 CLK_FAST
.sym 47455 command_buf_w_ptr[8]
.sym 47456 command_buf_w_ptr[9]
.sym 47457 cnt2_SB_LUT4_O_I2[9]
.sym 47460 cnt2_SB_LUT4_O_I2[8]
.sym 47461 command_buf_w_ptr[1]
.sym 47462 cnt1_SB_LUT4_O_6_I2[1]
.sym 47468 command_buf_w_ptr[6]
.sym 47470 fb0.0.0.0_RDATA[16]
.sym 47471 cnt1_SB_LUT4_O_7_I2[1]
.sym 47476 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 47477 address_reg[2]
.sym 47489 command_buf_w_ptr[7]
.sym 47583 EN_SB_LUT4_I2_O[0]
.sym 47584 did_write_SB_LUT4_I3_1_O[2]
.sym 47585 did_write_SB_LUT4_I3_1_O[3]
.sym 47591 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47593 cnt1_SB_LUT4_O_7_I2[7]
.sym 47594 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 47595 cnt1_SB_LUT4_O_7_I2[3]
.sym 47597 command_buf_w_ptr[8]
.sym 47599 command_buf_w_ptr[9]
.sym 47600 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 47601 cnt1_SB_LUT4_O_7_I2[6]
.sym 47610 command_buf_w_ptr[1]
.sym 47611 address_reg[9]
.sym 47713 command_buffer.0.0.0_WCLKE[0]
.sym 47722 command_data[5]
.sym 47724 command_data[7]
.sym 47847 command_data[2]
.sym 48205 command_data[7]
.sym 48207 command_data[6]
.sym 48210 command_data[4]
.sym 48212 command_data[7]
.sym 48216 command_data[5]
.sym 48325 command_data[0]
.sym 48335 command_data[2]
.sym 48336 command_data[0]
.sym 48574 $PACKER_VCC_NET
.sym 48576 command_data[4]
.sym 48686 fast_counter
.sym 48882 VSYNC_SB_LUT4_O_I3
.sym 48895 VSYNC_SB_LUT4_O_I3
.sym 48941 green[0]$SB_IO_OUT
.sym 48942 CLK_CPU$SB_IO_IN
.sym 49047 command_data[5]
.sym 49333 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 49337 red[1]$SB_IO_OUT
.sym 49342 $PACKER_VCC_NET
.sym 49353 $PACKER_VCC_NET
.sym 49585 YPOS[2]
.sym 49702 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 49712 command_data[4]
.sym 49739 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 49740 command_data[7]
.sym 49746 command_data[6]
.sym 49792 command_data[6]
.sym 49798 command_data[7]
.sym 49807 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 49808 CLK_FAST
.sym 49828 ram_add[2]
.sym 49829 cur_char[4]
.sym 49845 $PACKER_VCC_NET
.sym 49869 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 49872 command_data[4]
.sym 49878 command_data[5]
.sym 49887 command_data[4]
.sym 49915 command_data[5]
.sym 49930 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 49931 CLK_FAST
.sym 49947 ram_add[3]
.sym 49948 fb0_char_SB_LUT4_O_I1[0]
.sym 49949 ram_add[0]
.sym 50057 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 50058 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 50059 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 50060 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 50061 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[0]
.sym 50062 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1]
.sym 50063 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 50071 fb0_char_SB_LUT4_O_1_I3[1]
.sym 50077 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 50113 increment_reg[3]
.sym 50114 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 50115 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 50117 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 50118 increment_reg[2]
.sym 50123 increment_reg[1]
.sym 50124 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 50128 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50130 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 50132 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 50136 increment_reg[2]
.sym 50137 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50138 increment_reg[1]
.sym 50139 increment_reg[3]
.sym 50148 increment_reg[2]
.sym 50149 increment_reg[3]
.sym 50150 increment_reg[1]
.sym 50151 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50154 increment_reg[3]
.sym 50156 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50157 increment_reg[2]
.sym 50160 increment_reg[2]
.sym 50161 increment_reg[3]
.sym 50162 increment_reg[1]
.sym 50163 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50166 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50167 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 50168 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 50179 increment_reg[3]
.sym 50180 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 50181 increment_reg[1]
.sym 50182 increment_SB_LUT4_O_4_I3[2]
.sym 50183 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 50184 increment_reg[2]
.sym 50186 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50192 fb0.0.0.0_RDATA[181]
.sym 50195 fb0_char_SB_LUT4_O_3_I3[1]
.sym 50197 fb0_char_SB_LUT4_O_4_I3[1]
.sym 50200 command_data[3]
.sym 50220 increment_SB_LUT4_O_4_I3[1]
.sym 50221 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 50223 increment_SB_LUT4_O_4_I3[3]
.sym 50224 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 50225 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[0]
.sym 50226 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1]
.sym 50228 increment_SB_LUT4_O_6_I0[2]
.sym 50234 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]
.sym 50236 increment_reg[3]
.sym 50239 increment_SB_LUT4_O_4_I3[0]
.sym 50241 increment_reg[2]
.sym 50246 increment_reg[1]
.sym 50247 increment_SB_LUT4_O_4_I3[2]
.sym 50251 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50253 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 50254 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 50255 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50260 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1]
.sym 50262 increment_SB_LUT4_O_4_I3[2]
.sym 50265 increment_SB_LUT4_O_4_I3[1]
.sym 50266 increment_SB_LUT4_O_4_I3[0]
.sym 50267 increment_SB_LUT4_O_4_I3[2]
.sym 50268 increment_SB_LUT4_O_4_I3[3]
.sym 50272 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 50273 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 50274 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50277 increment_SB_LUT4_O_4_I3[1]
.sym 50278 increment_SB_LUT4_O_4_I3[3]
.sym 50279 increment_SB_LUT4_O_4_I3[2]
.sym 50280 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[0]
.sym 50284 increment_SB_LUT4_O_4_I3[1]
.sym 50285 increment_SB_LUT4_O_6_I0[2]
.sym 50286 increment_SB_LUT4_O_4_I3[2]
.sym 50289 increment_SB_LUT4_O_4_I3[1]
.sym 50291 increment_SB_LUT4_O_4_I3[2]
.sym 50292 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]
.sym 50295 increment_reg[2]
.sym 50297 increment_reg[1]
.sym 50298 increment_reg[3]
.sym 50316 fb0_char_SB_LUT4_O_2_I2[0]
.sym 50319 fb0.0.14.0_RCLKE
.sym 50321 fb0.0.0.0_RDATA[177]
.sym 50326 address_reg[6]
.sym 50327 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 50330 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 50332 address_reg[0]
.sym 50343 increment_SB_LUT4_O_6_I0[2]
.sym 50344 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 50347 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 50350 increment_SB_LUT4_O_3_I1[2]
.sym 50351 increment_reg[3]
.sym 50353 increment_reg[1]
.sym 50355 increment[3]
.sym 50356 increment_reg[2]
.sym 50358 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50360 address_reg[0]
.sym 50363 increment[2]
.sym 50365 increment_SB_LUT4_O_6_I2[2]
.sym 50368 increment[1]
.sym 50369 increment[5]
.sym 50378 increment[2]
.sym 50382 address_reg[0]
.sym 50385 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 50390 increment[1]
.sym 50396 increment[5]
.sym 50400 increment_SB_LUT4_O_6_I2[2]
.sym 50401 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 50402 increment_SB_LUT4_O_6_I0[2]
.sym 50403 increment_SB_LUT4_O_3_I1[2]
.sym 50406 increment[3]
.sym 50412 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 50413 increment_reg[3]
.sym 50414 increment_reg[2]
.sym 50415 increment_reg[1]
.sym 50418 address_reg[0]
.sym 50421 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 50426 address_reg[0]
.sym 50427 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 50428 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 50429 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 50430 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50431 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 50439 address_reg[9]
.sym 50441 fb0.0.0.0_RDATA[224]
.sym 50444 ram_add[0]
.sym 50445 address_reg[1]
.sym 50446 ram_add[3]
.sym 50448 fb0.0.0.0_RDATA[229]
.sym 50449 address_reg[5]
.sym 50457 increment_reg_SB_DFFE_Q_E
.sym 50458 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 50466 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 50467 address_reg[5]
.sym 50474 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 50476 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 50477 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[5]
.sym 50478 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[7]
.sym 50479 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 50481 address_reg[1]
.sym 50482 address_reg[7]
.sym 50484 address_reg[2]
.sym 50486 address_reg[6]
.sym 50487 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 50490 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 50491 address_reg[0]
.sym 50494 address_reg[4]
.sym 50496 address_reg[3]
.sym 50498 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50500 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 50501 address_reg[0]
.sym 50504 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 50506 address_reg[1]
.sym 50507 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 50508 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50510 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 50512 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 50513 address_reg[2]
.sym 50514 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 50516 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 50518 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 50519 address_reg[3]
.sym 50520 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 50522 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 50524 address_reg[4]
.sym 50525 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 50526 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 50528 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 50530 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[5]
.sym 50531 address_reg[5]
.sym 50532 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 50534 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 50536 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 50537 address_reg[6]
.sym 50538 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 50540 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 50542 address_reg[7]
.sym 50543 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[7]
.sym 50544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 50559 command_data[5]
.sym 50564 cur_char[1]
.sym 50569 address_reg[0]
.sym 50577 address_reg[5]
.sym 50578 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 50579 address_reg_SB_DFFE_Q_9_E
.sym 50581 $PACKER_VCC_NET
.sym 50582 address_reg[3]
.sym 50584 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 50592 $PACKER_VCC_NET
.sym 50594 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 50595 address_reg[11]
.sym 50596 address_reg[12]
.sym 50601 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 50602 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 50603 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 50604 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 50605 $PACKER_VCC_NET
.sym 50608 address_reg[10]
.sym 50609 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50610 address_reg[8]
.sym 50617 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50618 address_reg[9]
.sym 50620 address_reg[13]
.sym 50621 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 50623 address_reg[8]
.sym 50624 $PACKER_VCC_NET
.sym 50625 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 50627 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50629 address_reg[9]
.sym 50630 $PACKER_VCC_NET
.sym 50631 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 50633 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 50635 address_reg[10]
.sym 50636 $PACKER_VCC_NET
.sym 50637 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 50639 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 50641 address_reg[11]
.sym 50642 $PACKER_VCC_NET
.sym 50643 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 50645 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 50647 address_reg[12]
.sym 50648 $PACKER_VCC_NET
.sym 50649 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 50652 $PACKER_VCC_NET
.sym 50653 address_reg[13]
.sym 50655 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 50658 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50659 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 50660 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 50661 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 50664 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 50665 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 50666 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50667 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 50675 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50685 fb0.0.0.0_RDATA[2]
.sym 50690 fb0.0.0.0_RDATA[3]
.sym 50691 fb0.0.0.0_RDATA[178]
.sym 50694 fb0.0.0.0_RDATA[180]
.sym 50695 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 50712 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 50713 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 50716 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 50720 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 50721 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 50723 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 50726 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 50727 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 50729 command_data[0]
.sym 50730 address_reg_SB_DFFE_Q_E[2]
.sym 50731 command_data[2]
.sym 50738 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 50740 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50743 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 50745 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 50746 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 50747 address_reg_SB_DFFE_Q_E[2]
.sym 50748 command_data[0]
.sym 50757 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 50758 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 50759 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 50760 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50769 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 50770 command_data[2]
.sym 50771 address_reg_SB_DFFE_Q_E[2]
.sym 50772 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 50781 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 50782 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 50783 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 50784 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50791 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3_SB_LUT4_I0_O
.sym 50792 CLK_FAST
.sym 50806 fb0.0.0.0_RDATA[227]
.sym 50810 cur_char[0]
.sym 50811 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 50816 address_reg[7]
.sym 50820 address_reg[0]
.sym 50822 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 50823 address_reg[7]
.sym 50829 address_reg[0]
.sym 50934 fb0.0.0.0_RDATA[132]
.sym 50937 fb0.0.8.0_RCLKE
.sym 50938 address_reg[2]
.sym 50939 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 50940 fb0.0.0.0_RDATA[133]
.sym 50941 increment_reg_SB_DFFE_Q_E
.sym 50961 cnt2_SB_LUT4_O_I2[2]
.sym 50963 cnt1_SB_LUT4_O_7_I2[6]
.sym 50964 cnt2_SB_LUT4_O_I2[3]
.sym 50967 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 50970 cnt2_SB_LUT4_O_I2[4]
.sym 50971 cnt1_SB_LUT4_O_7_I2[7]
.sym 50973 cnt2_SB_LUT4_O_I2[5]
.sym 50975 cnt2_SB_LUT4_O_I2[7]
.sym 50977 cnt1_SB_LUT4_O_7_I2[1]
.sym 50979 cnt1_SB_LUT4_O_7_I2[3]
.sym 50981 cnt2_SB_LUT4_O_I2[0]
.sym 50983 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 50984 cnt1_SB_LUT4_O_7_I2[5]
.sym 50985 cnt2_SB_LUT4_O_I2[6]
.sym 50987 cnt1_SB_LUT4_O_7_I2[4]
.sym 50989 cnt2_SB_LUT4_O_I2[1]
.sym 50990 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 50992 cnt2_SB_LUT4_O_I2[0]
.sym 50993 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 50996 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
.sym 50998 cnt2_SB_LUT4_O_I2[1]
.sym 50999 cnt1_SB_LUT4_O_7_I2[1]
.sym 51002 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 51004 cnt2_SB_LUT4_O_I2[2]
.sym 51005 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 51008 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 51010 cnt2_SB_LUT4_O_I2[3]
.sym 51011 cnt1_SB_LUT4_O_7_I2[3]
.sym 51014 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[4]
.sym 51016 cnt2_SB_LUT4_O_I2[4]
.sym 51017 cnt1_SB_LUT4_O_7_I2[4]
.sym 51020 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[5]
.sym 51022 cnt2_SB_LUT4_O_I2[5]
.sym 51023 cnt1_SB_LUT4_O_7_I2[5]
.sym 51026 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[6]
.sym 51028 cnt1_SB_LUT4_O_7_I2[6]
.sym 51029 cnt2_SB_LUT4_O_I2[6]
.sym 51032 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[7]
.sym 51034 cnt1_SB_LUT4_O_7_I2[7]
.sym 51035 cnt2_SB_LUT4_O_I2[7]
.sym 51040 save_state_SB_DFFESR_Q_R[0]
.sym 51041 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 51042 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 51043 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 51044 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 51045 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 51046 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 51047 cnt2_SB_LUT4_O_I2[0]
.sym 51052 address_reg[7]
.sym 51056 address_reg[5]
.sym 51060 fb0.0.1.0_RCLKE
.sym 51065 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 51066 address_reg_SB_DFFE_Q_9_E
.sym 51070 address_reg[5]
.sym 51071 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 51073 $PACKER_VCC_NET
.sym 51075 command_buf_w_ptr[3]
.sym 51076 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[7]
.sym 51084 cnt2[3]
.sym 51085 command_buf_w_ptr[4]
.sym 51087 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 51088 cnt2[7]
.sym 51089 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 51091 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 51092 command_buf_w_ptr[3]
.sym 51098 cnt1_SB_LUT4_O_7_I2[9]
.sym 51099 cnt1_SB_LUT4_I1_I3[2]
.sym 51100 cnt1[3]
.sym 51101 cnt2_SB_LUT4_O_I2[9]
.sym 51103 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 51107 cnt2_SB_LUT4_O_I2[8]
.sym 51108 cnt1_SB_LUT4_O_7_I2[8]
.sym 51112 cnt1[7]
.sym 51113 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[8]
.sym 51115 cnt2_SB_LUT4_O_I2[8]
.sym 51116 cnt1_SB_LUT4_O_7_I2[8]
.sym 51119 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 51121 cnt2_SB_LUT4_O_I2[9]
.sym 51122 cnt1_SB_LUT4_O_7_I2[9]
.sym 51126 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 51127 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 51128 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 51129 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 51132 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 51140 command_buf_w_ptr[4]
.sym 51144 cnt2[3]
.sym 51146 cnt1[3]
.sym 51147 cnt1_SB_LUT4_I1_I3[2]
.sym 51152 command_buf_w_ptr[3]
.sym 51157 cnt1[7]
.sym 51158 cnt2[7]
.sym 51159 cnt1_SB_LUT4_I1_I3[2]
.sym 51164 cnt1[1]
.sym 51165 cnt1[2]
.sym 51166 cnt1[3]
.sym 51167 cnt1[4]
.sym 51168 cnt1[5]
.sym 51169 cnt1[6]
.sym 51170 cnt1[7]
.sym 51173 command_buf_w_ptr[3]
.sym 51175 fb0.0.0.0_RDATA[17]
.sym 51176 fb0.0.0.0_RDATA[21]
.sym 51177 fb0.0.0.0_RDATA[128]
.sym 51178 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 51179 command_data[3]
.sym 51180 fb0.0.0.0_RDATA[226]
.sym 51183 command_data[2]
.sym 51184 fb0.0.0.0_RDATA[210]
.sym 51185 fb0.0.0.0_RDATA[19]
.sym 51187 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 51189 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51207 command_buf_w_ptr[3]
.sym 51209 command_buf_w_ptr[5]
.sym 51210 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 51214 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 51215 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51218 command_buf_w_ptr[1]
.sym 51219 command_buf_w_ptr[7]
.sym 51224 command_buf_w_ptr[4]
.sym 51226 command_buf_w_ptr[6]
.sym 51236 $nextpnr_ICESTORM_LC_14$O
.sym 51239 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 51242 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 51245 command_buf_w_ptr[1]
.sym 51248 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 51250 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 51252 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 51254 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 51257 command_buf_w_ptr[3]
.sym 51258 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 51260 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 51263 command_buf_w_ptr[4]
.sym 51264 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 51266 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 51269 command_buf_w_ptr[5]
.sym 51270 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 51272 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 51275 command_buf_w_ptr[6]
.sym 51276 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 51278 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 51280 command_buf_w_ptr[7]
.sym 51282 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 51283 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51284 CLK_CPU$SB_IO_IN_$glb_clk
.sym 51286 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 51288 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 51289 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 51290 cnt1_SB_LUT4_O_6_I2[3]
.sym 51291 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 51292 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 51293 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51300 command_buf_w_ptr[5]
.sym 51301 fb0.0.0.0_RDATA[49]
.sym 51304 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 51306 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 51308 command_buf_w_ptr[4]
.sym 51312 $PACKER_VCC_NET
.sym 51313 command_buf_w_ptr[3]
.sym 51315 address_reg[7]
.sym 51320 address_reg[0]
.sym 51322 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 51327 command_buf_w_ptr[8]
.sym 51333 command_buf_w_ptr[1]
.sym 51338 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51344 cnt1_SB_LUT4_O_7_I2[1]
.sym 51351 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 51352 command_buf_w_ptr[9]
.sym 51359 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 51362 command_buf_w_ptr[8]
.sym 51363 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 51367 command_buf_w_ptr[9]
.sym 51369 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 51372 command_buf_w_ptr[9]
.sym 51391 command_buf_w_ptr[8]
.sym 51397 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 51398 command_buf_w_ptr[1]
.sym 51404 cnt1_SB_LUT4_O_7_I2[1]
.sym 51406 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51407 CLK_CPU$SB_IO_IN_$glb_clk
.sym 51409 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 51412 did_write_SB_LUT4_I3_1_O[4]
.sym 51413 command_buffer.0.0.0_WCLKE[0]
.sym 51414 did_write_SB_LUT4_I3_1_O[1]
.sym 51421 cnt1_SB_LUT4_O_7_I2[4]
.sym 51422 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 51424 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 51425 cnt1_SB_LUT4_O_7_I2[5]
.sym 51426 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51429 command_reg[2]
.sym 51431 command_reg[0]
.sym 51432 fb0.0.0.0_RDATA[145]
.sym 51441 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 51457 did_write_SB_LUT4_I3_1_O[3]
.sym 51464 did_write_SB_LUT4_I3_1_O[2]
.sym 51466 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 51469 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 51471 did_write_SB_LUT4_I3_1_O[1]
.sym 51475 $PACKER_VCC_NET
.sym 51476 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51477 did_write_SB_LUT4_I3_1_O[4]
.sym 51479 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51482 $nextpnr_ICESTORM_LC_25$O
.sym 51485 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51488 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 51491 did_write_SB_LUT4_I3_1_O[1]
.sym 51494 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 51496 did_write_SB_LUT4_I3_1_O[2]
.sym 51497 $PACKER_VCC_NET
.sym 51500 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 51503 did_write_SB_LUT4_I3_1_O[3]
.sym 51506 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51509 did_write_SB_LUT4_I3_1_O[4]
.sym 51513 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51514 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 51516 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51520 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51525 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 51533 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 51534 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51535 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 51536 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 51537 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51538 did_write
.sym 51539 did_write_SB_DFFNESR_Q_E
.sym 51545 command_buf_w_ptr[1]
.sym 51546 cnt1_SB_LUT4_O_7_I2[9]
.sym 51547 cnt1_SB_LUT4_O_7_I2[1]
.sym 51548 command_buf_w_ptr[5]
.sym 51551 command_reg[2]
.sym 51552 command_buf_w_ptr[4]
.sym 51553 command_reg[0]
.sym 51554 EN_SB_LUT4_I2_O[1]
.sym 51555 command_reg[1]
.sym 51561 $PACKER_VCC_NET
.sym 51565 $PACKER_VCC_NET
.sym 51566 command_reg[1]
.sym 51672 did_write_SB_DFFNESR_Q_E
.sym 51674 command_buf_w_ptr[7]
.sym 51675 did_write_SB_DFFNESR_Q_E
.sym 51676 fb0.0.0.0_RDATA[208]
.sym 51679 EN_SB_LUT4_I2_O[1]
.sym 51690 EN_SB_LUT4_I2_O[1]
.sym 51795 command_buf_w_ptr[1]
.sym 51798 fb0.0.9.0_RCLKE
.sym 51799 RW$SB_IO_IN
.sym 51803 $PACKER_VCC_NET
.sym 51804 $PACKER_VCC_NET
.sym 51805 address_reg[0]
.sym 51813 command_buf_w_ptr[3]
.sym 51914 fb0.0.0.0_RDATA[149]
.sym 51918 fb0.0.0.0_RDATA[146]
.sym 51921 fb0.0.0.0_RDATA[148]
.sym 52032 command_data[5]
.sym 52057 $PACKER_VCC_NET
.sym 52274 $PACKER_VCC_NET
.sym 52295 $PACKER_VCC_NET
.sym 52302 command_data[1]
.sym 52422 DATA[1]$SB_IO_IN
.sym 52531 data_tmp[8]
.sym 52535 REG[1]$SB_IO_IN
.sym 52582 fast_counter
.sym 52599 fast_counter
.sym 52637 CLK_FAST
.sym 52639 DATA[2]$SB_IO_IN
.sym 52641 DATA[1]$SB_IO_IN
.sym 52644 command_buf_w_ptr[3]
.sym 52658 REG[2]$SB_IO_IN
.sym 52683 fast_counter
.sym 52694 fast_counter
.sym 52713 CLK_CPU$SB_IO_IN
.sym 52717 green[0]$SB_IO_OUT
.sym 52728 green[0]$SB_IO_OUT
.sym 52737 CLK_CPU$SB_IO_IN
.sym 52929 green[2]$SB_IO_OUT
.sym 53169 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 53410 cur_char[2]
.sym 53421 green[2]$SB_IO_OUT
.sym 53423 $PACKER_VCC_NET
.sym 53536 $PACKER_VCC_NET
.sym 53544 address_reg[0]
.sym 53653 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 53659 ram_add[6]
.sym 53775 $PACKER_VCC_NET
.sym 53778 fb0_char_SB_LUT4_O_I2[0]
.sym 53908 command_data[4]
.sym 53913 command_data[3]
.sym 53915 $PACKER_VCC_NET
.sym 53916 $PACKER_VCC_NET
.sym 53930 increment_reg[1]
.sym 53932 $PACKER_VCC_NET
.sym 53935 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 53936 increment_reg[3]
.sym 53937 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 53940 $PACKER_VCC_NET
.sym 53941 increment_reg[2]
.sym 53943 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 53946 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 53947 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 53951 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 53960 $nextpnr_ICESTORM_LC_19$O
.sym 53962 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 53966 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]
.sym 53968 increment_reg[1]
.sym 53969 $PACKER_VCC_NET
.sym 53970 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 53972 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]
.sym 53974 $PACKER_VCC_NET
.sym 53975 increment_reg[2]
.sym 53976 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]
.sym 53978 $nextpnr_ICESTORM_LC_20$I3
.sym 53980 $PACKER_VCC_NET
.sym 53981 increment_reg[3]
.sym 53982 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]
.sym 53984 $nextpnr_ICESTORM_LC_20$COUT
.sym 53987 $PACKER_VCC_NET
.sym 53988 $nextpnr_ICESTORM_LC_20$I3
.sym 53991 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 53992 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 53994 $nextpnr_ICESTORM_LC_20$COUT
.sym 53997 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 54000 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 54005 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 54020 address_reg[0]
.sym 54022 fb0.0.0.0_RDATA[179]
.sym 54031 address_reg[0]
.sym 54036 address_reg[0]
.sym 54040 command_data[5]
.sym 54045 command_data[4]
.sym 54052 command_data[4]
.sym 54053 increment_reg_SB_DFFE_Q_E
.sym 54056 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[0]
.sym 54057 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1]
.sym 54058 command_data[5]
.sym 54067 increment_reg[3]
.sym 54068 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 54071 command_data[2]
.sym 54072 increment_reg[2]
.sym 54073 command_data[3]
.sym 54077 increment_reg[1]
.sym 54078 increment_SB_LUT4_O_4_I3[2]
.sym 54082 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 54085 command_data[5]
.sym 54090 increment_reg[1]
.sym 54091 increment_reg[3]
.sym 54092 increment_reg[2]
.sym 54093 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 54098 command_data[3]
.sym 54102 increment_reg[1]
.sym 54103 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 54104 increment_reg[2]
.sym 54105 increment_reg[3]
.sym 54108 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1]
.sym 54109 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 54110 increment_SB_LUT4_O_4_I3[2]
.sym 54111 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[0]
.sym 54114 command_data[4]
.sym 54127 command_data[2]
.sym 54130 increment_reg_SB_DFFE_Q_E
.sym 54131 CLK_FAST
.sym 54149 increment_reg_SB_DFFE_Q_E
.sym 54150 ram_add[6]
.sym 54157 command_data[2]
.sym 54159 command_data[0]
.sym 54164 address_reg[0]
.sym 54272 address_reg[3]
.sym 54277 address_reg[3]
.sym 54283 address_reg_SB_DFFE_Q_E[2]
.sym 54288 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 54299 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 54300 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 54305 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 54307 address_reg_SB_DFFE_Q_E[2]
.sym 54311 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 54314 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 54315 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 54317 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 54318 $PACKER_VCC_NET
.sym 54319 command_data[0]
.sym 54320 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 54322 address_reg[0]
.sym 54323 address_reg[13]
.sym 54324 address_reg_SB_DFFE_Q_9_E
.sym 54326 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54327 increment[0]
.sym 54328 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[3]
.sym 54336 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 54337 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 54338 address_reg_SB_DFFE_Q_E[2]
.sym 54339 command_data[0]
.sym 54342 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 54343 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 54344 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54345 address_reg[13]
.sym 54348 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 54349 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 54350 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 54351 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[3]
.sym 54354 address_reg[0]
.sym 54357 increment[0]
.sym 54362 increment[0]
.sym 54363 address_reg[0]
.sym 54367 $PACKER_VCC_NET
.sym 54368 address_reg[0]
.sym 54369 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 54376 address_reg_SB_DFFE_Q_9_E
.sym 54377 CLK_FAST
.sym 54394 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 54395 address_reg[0]
.sym 54407 $PACKER_VCC_NET
.sym 54412 $PACKER_VCC_NET
.sym 54525 address_reg[7]
.sym 54527 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 54561 increment_reg_SB_DFFE_Q_E
.sym 54569 command_data[7]
.sym 54601 command_data[7]
.sym 54622 increment_reg_SB_DFFE_Q_E
.sym 54623 CLK_FAST
.sym 54639 fb0.0.23.0_RCLKE
.sym 54642 ram_add[6]
.sym 54647 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 54650 command_data[7]
.sym 54651 command_data[0]
.sym 54654 command_data[1]
.sym 54655 command_data[7]
.sym 54762 fb0.0.0.0_RDATA[130]
.sym 54769 fb0.0.0.0_RDATA[129]
.sym 54791 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 54792 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 54794 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 54795 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 54798 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 54801 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 54810 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 54812 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 54821 $nextpnr_ICESTORM_LC_7$O
.sym 54823 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 54827 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[1]
.sym 54829 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 54833 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[2]
.sym 54835 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 54839 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[3]
.sym 54842 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 54845 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[4]
.sym 54848 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 54851 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[5]
.sym 54854 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 54857 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[6]
.sym 54860 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 54863 $nextpnr_ICESTORM_LC_8$I3
.sym 54866 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 54872 cnt1_SB_LUT4_O_6_I2[5]
.sym 54874 cnt1_SB_LUT4_I1_I3[1]
.sym 54877 cnt1[0]
.sym 54890 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 54896 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 54897 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54899 $PACKER_VCC_NET
.sym 54900 save_state_SB_DFFESR_Q_R[1]
.sym 54904 $PACKER_VCC_NET
.sym 54906 cnt1_SB_LUT4_O_7_I2[5]
.sym 54907 $nextpnr_ICESTORM_LC_8$I3
.sym 54913 cnt1[1]
.sym 54914 cnt1_SB_LUT4_I1_I3[2]
.sym 54920 cnt2[6]
.sym 54922 cnt1[2]
.sym 54924 cnt1[4]
.sym 54925 cnt1[5]
.sym 54926 cnt1[6]
.sym 54930 cnt2[1]
.sym 54931 cnt1_SB_LUT4_I1_I3[1]
.sym 54934 cnt1[0]
.sym 54936 cnt2[4]
.sym 54938 cnt2[5]
.sym 54940 cnt2[2]
.sym 54943 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54948 $nextpnr_ICESTORM_LC_8$I3
.sym 54951 cnt1[1]
.sym 54952 cnt1_SB_LUT4_I1_I3[2]
.sym 54954 cnt2[1]
.sym 54958 cnt2[4]
.sym 54959 cnt1_SB_LUT4_I1_I3[2]
.sym 54960 cnt1[4]
.sym 54963 cnt2[2]
.sym 54964 cnt1_SB_LUT4_I1_I3[2]
.sym 54965 cnt1[2]
.sym 54969 cnt1_SB_LUT4_I1_I3[2]
.sym 54971 cnt1[5]
.sym 54972 cnt2[5]
.sym 54975 cnt1_SB_LUT4_I1_I3[1]
.sym 54976 cnt1[0]
.sym 54978 cnt1_SB_LUT4_I1_I3[2]
.sym 54981 cnt1_SB_LUT4_I1_I3[2]
.sym 54982 cnt2[6]
.sym 54984 cnt1[6]
.sym 54988 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54994 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 54995 cnt1_SB_LUT4_O_6_I2[4]
.sym 54997 cnt1_SB_LUT4_O_6_I2[2]
.sym 54998 cnt1_SB_LUT4_O_6_I2[6]
.sym 55000 cnt1_SB_LUT4_O_6_I2[0]
.sym 55001 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55006 cnt2[6]
.sym 55008 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55016 $PACKER_VCC_NET
.sym 55019 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 55021 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55023 command_data[5]
.sym 55025 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 55026 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 55028 cnt1_SB_LUT4_O_7_I2[3]
.sym 55038 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55039 command_buf_w_ptr[4]
.sym 55040 command_buf_w_ptr[5]
.sym 55041 command_buf_w_ptr[6]
.sym 55044 cnt1_SB_LUT4_O_6_I2[5]
.sym 55045 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 55046 command_buf_w_ptr[3]
.sym 55047 cnt1_SB_LUT4_O_6_I2[3]
.sym 55050 command_buf_w_ptr[7]
.sym 55052 cnt1_SB_LUT4_O_6_I2[4]
.sym 55057 cnt1_SB_LUT4_O_6_I2[0]
.sym 55058 cnt1_SB_LUT4_O_7_I2[7]
.sym 55062 cnt1_SB_LUT4_O_6_I2[2]
.sym 55063 cnt1_SB_LUT4_O_6_I2[6]
.sym 55065 command_buf_w_ptr[1]
.sym 55066 cnt1_SB_LUT4_O_6_I2[1]
.sym 55067 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 55069 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55070 cnt1_SB_LUT4_O_6_I2[0]
.sym 55073 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 55075 cnt1_SB_LUT4_O_6_I2[1]
.sym 55076 command_buf_w_ptr[1]
.sym 55077 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 55079 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 55081 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 55082 cnt1_SB_LUT4_O_6_I2[2]
.sym 55083 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 55085 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 55087 command_buf_w_ptr[3]
.sym 55088 cnt1_SB_LUT4_O_6_I2[3]
.sym 55089 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 55091 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 55093 cnt1_SB_LUT4_O_6_I2[4]
.sym 55094 command_buf_w_ptr[4]
.sym 55095 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 55097 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 55099 cnt1_SB_LUT4_O_6_I2[5]
.sym 55100 command_buf_w_ptr[5]
.sym 55101 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 55103 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 55105 cnt1_SB_LUT4_O_6_I2[6]
.sym 55106 command_buf_w_ptr[6]
.sym 55107 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 55110 cnt1_SB_LUT4_O_7_I2[7]
.sym 55111 command_buf_w_ptr[7]
.sym 55113 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 55119 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 55120 cnt1_SB_LUT4_O_7_I2[3]
.sym 55121 cnt1_SB_LUT4_O_7_I2[4]
.sym 55122 cnt1_SB_LUT4_O_7_I2[5]
.sym 55123 cnt1_SB_LUT4_O_7_I2[6]
.sym 55124 cnt1_SB_LUT4_O_7_I2[7]
.sym 55134 ram_add[6]
.sym 55136 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 55145 cnt1_SB_LUT4_O_7_I2[8]
.sym 55147 cnt1_SB_LUT4_O_7_I2[9]
.sym 55150 command_data[2]
.sym 55158 command_buf_w_ptr[8]
.sym 55162 command_buffer.0.0.0_WCLKE[0]
.sym 55164 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 55165 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55166 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55167 command_buf_w_ptr[9]
.sym 55171 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 55172 cnt1_SB_LUT4_O_6_I2[0]
.sym 55175 cnt1_SB_LUT4_O_7_I2[9]
.sym 55176 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 55177 command_buf_w_ptr[3]
.sym 55179 cnt1_SB_LUT4_O_7_I2[5]
.sym 55180 command_buf_w_ptr[6]
.sym 55181 command_buf_w_ptr[7]
.sym 55182 cnt1_SB_LUT4_O_7_I2[8]
.sym 55184 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 55185 cnt1_SB_LUT4_O_7_I2[3]
.sym 55187 command_buf_w_ptr[5]
.sym 55188 cnt1_SB_LUT4_O_7_I2[6]
.sym 55189 cnt1_SB_LUT4_O_7_I2[7]
.sym 55191 cnt1_SB_LUT4_O_7_I2[7]
.sym 55192 command_buf_w_ptr[7]
.sym 55193 command_buf_w_ptr[6]
.sym 55194 cnt1_SB_LUT4_O_7_I2[6]
.sym 55203 command_buf_w_ptr[5]
.sym 55204 cnt1_SB_LUT4_O_7_I2[5]
.sym 55205 cnt1_SB_LUT4_O_7_I2[3]
.sym 55206 command_buf_w_ptr[3]
.sym 55209 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 55210 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 55211 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 55212 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 55217 cnt1_SB_LUT4_O_7_I2[3]
.sym 55221 cnt1_SB_LUT4_O_7_I2[8]
.sym 55222 command_buf_w_ptr[8]
.sym 55223 cnt1_SB_LUT4_O_7_I2[9]
.sym 55224 command_buf_w_ptr[9]
.sym 55230 cnt1_SB_LUT4_O_6_I2[0]
.sym 55233 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55234 command_buffer.0.0.0_WCLKE[0]
.sym 55237 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 55238 CLK_FAST
.sym 55240 cnt1_SB_LUT4_O_7_I2[8]
.sym 55241 cnt1_SB_LUT4_O_7_I2[9]
.sym 55251 $PACKER_VCC_NET
.sym 55252 fb0.0.0.0_RDATA[51]
.sym 55256 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 55258 command_buf_w_ptr[3]
.sym 55259 fb0.0.0.0_RDATA[50]
.sym 55260 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 55270 cnt1_SB_LUT4_O_7_I2[1]
.sym 55282 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 55284 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 55286 EN_SB_LUT4_I2_O[0]
.sym 55287 did_write
.sym 55290 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 55293 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 55294 EN_SB_LUT4_I2_O[1]
.sym 55314 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 55315 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 55316 did_write
.sym 55317 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 55334 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 55339 EN_SB_LUT4_I2_O[0]
.sym 55340 EN_SB_LUT4_I2_O[1]
.sym 55346 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 55375 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55383 fb0.0.13.0_RCLKE
.sym 55391 $PACKER_VCC_NET
.sym 55395 $PACKER_VCC_NET
.sym 55397 command_reg[1]
.sym 55407 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 55409 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55410 did_write
.sym 55413 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 55414 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55415 did_write_SB_DFFNESR_Q_E
.sym 55416 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 55424 EN_SB_LUT4_I2_O[1]
.sym 55425 EN_SB_LUT4_I2_O[0]
.sym 55434 did_write
.sym 55435 EN_SB_LUT4_I2_O[1]
.sym 55436 $nextpnr_ICESTORM_LC_16$O
.sym 55438 did_write
.sym 55442 did_write_SB_CARRY_CI_CO[2]
.sym 55444 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 55446 did_write
.sym 55448 did_write_SB_CARRY_CI_CO[3]
.sym 55450 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55452 did_write_SB_CARRY_CI_CO[2]
.sym 55454 did_write_SB_CARRY_CI_CO[4]
.sym 55457 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 55458 did_write_SB_CARRY_CI_CO[3]
.sym 55462 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 55464 did_write_SB_CARRY_CI_CO[4]
.sym 55469 did_write
.sym 55474 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55479 EN_SB_LUT4_I2_O[0]
.sym 55482 EN_SB_LUT4_I2_O[1]
.sym 55483 did_write_SB_DFFNESR_Q_E
.sym 55484 CLK_CPU$SB_IO_IN_$glb_clk
.sym 55485 EN_SB_LUT4_I2_O[1]
.sym 55495 address_reg[0]
.sym 55503 fb0.0.0.0_RDATA[211]
.sym 55504 address_reg[7]
.sym 55506 fb0.0.0.0_RDATA[214]
.sym 55508 $PACKER_VCC_NET
.sym 55624 ram_add[6]
.sym 55745 $PACKER_VCC_NET
.sym 55747 command_reg[1]
.sym 55755 fb0.0.0.0_RDATA[144]
.sym 55874 EN_SB_LUT4_I2_O[1]
.sym 55887 $PACKER_VCC_NET
.sym 55980 data_tmp[1]
.sym 55995 command_data[1]
.sym 55996 command_buf_w_ptr[3]
.sym 55997 command_data[3]
.sym 55999 command_data[0]
.sym 56110 data_tmp[3]
.sym 56116 DATA[0]$SB_IO_IN
.sym 56121 EN_SB_LUT4_I2_O[1]
.sym 56124 DATA[1]$SB_IO_IN
.sym 56125 $PACKER_VCC_NET
.sym 56246 $PACKER_VCC_NET
.sym 56368 REG[0]$SB_IO_IN
.sym 56540 DATA[2]$SB_IO_IN
.sym 56604 green[2]$SB_IO_OUT
.sym 56747 green[1]$SB_IO_OUT
.sym 56862 $PACKER_GND_NET
.sym 57011 $PACKER_GND_NET
.sym 57121 $PACKER_VCC_NET
.sym 57360 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 57362 command_data[7]
.sym 57365 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 57487 command_data[6]
.sym 57489 red[0]$SB_IO_OUT
.sym 57612 command_data[3]
.sym 57613 $PACKER_VCC_NET
.sym 57730 ram_add[1]
.sym 57731 fb0.0.11.0_RCLKE
.sym 57733 ram_add[3]
.sym 57735 command_data[4]
.sym 57740 ram_add[0]
.sym 57752 $PACKER_VCC_NET
.sym 57852 command_data[1]
.sym 57853 command_data[7]
.sym 57854 address_reg[4]
.sym 57855 address_reg[1]
.sym 57860 command_data[0]
.sym 57861 command_data[2]
.sym 57871 command_data[7]
.sym 57975 command_data[6]
.sym 57981 XPOS[0]
.sym 57998 ram_add[2]
.sym 58100 command_data[3]
.sym 58105 address_reg[12]
.sym 58107 fb0.0.0.0_RDATA[230]
.sym 58108 $PACKER_VCC_NET
.sym 58221 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 58222 command_data[5]
.sym 58223 command_data[4]
.sym 58224 ram_add[0]
.sym 58225 ram_add[1]
.sym 58226 ram_add[3]
.sym 58230 command_data[5]
.sym 58231 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 58232 ram_add[6]
.sym 58236 $PACKER_VCC_NET
.sym 58243 $PACKER_VCC_NET
.sym 58344 address_reg[0]
.sym 58345 command_data[2]
.sym 58346 fb0.0.0.0_RDATA[6]
.sym 58348 address_reg[6]
.sym 58350 address_reg[2]
.sym 58351 address_reg[6]
.sym 58352 address_reg[0]
.sym 58353 command_data[2]
.sym 58367 command_data[7]
.sym 58474 command_data[0]
.sym 58591 $PACKER_VCC_NET
.sym 58592 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 58595 fb0.0.0.0_RDATA[134]
.sym 58599 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 58600 address_reg[12]
.sym 58714 command_data[6]
.sym 58715 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 58717 command_data[4]
.sym 58721 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 58730 $PACKER_VCC_NET
.sym 58732 $PACKER_VCC_NET
.sym 58735 $PACKER_VCC_NET
.sym 58748 cnt1_SB_LUT4_O_6_I2[0]
.sym 58749 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58757 cnt2_SB_LUT4_O_I2[0]
.sym 58758 $PACKER_VCC_NET
.sym 58760 cnt1_SB_LUT4_O_7_I2[5]
.sym 58763 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 58771 $PACKER_VCC_NET
.sym 58784 cnt1_SB_LUT4_O_7_I2[5]
.sym 58793 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 58794 cnt2_SB_LUT4_O_I2[0]
.sym 58796 $PACKER_VCC_NET
.sym 58811 cnt1_SB_LUT4_O_6_I2[0]
.sym 58813 $PACKER_VCC_NET
.sym 58814 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58841 command_data[0]
.sym 58842 command_data[1]
.sym 58843 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 58844 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 58845 command_data[7]
.sym 58847 command_data[0]
.sym 58849 cnt1_SB_LUT4_O_7_I2[6]
.sym 58851 cnt1_SB_LUT4_O_7_I2[7]
.sym 58856 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 58857 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 58859 command_data[7]
.sym 58866 save_state_SB_DFFESR_Q_R[1]
.sym 58867 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 58869 cnt1_SB_LUT4_O_7_I2[4]
.sym 58879 cnt1_SB_LUT4_O_7_I2[6]
.sym 58881 save_state_SB_DFFESR_Q_R[0]
.sym 58883 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58895 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 58896 cnt2_SB_LUT4_O_I2[0]
.sym 58898 save_state_SB_DFFESR_Q_R[0]
.sym 58899 save_state_SB_DFFESR_Q_R[1]
.sym 58907 cnt1_SB_LUT4_O_7_I2[4]
.sym 58917 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 58925 cnt1_SB_LUT4_O_7_I2[6]
.sym 58935 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 58941 cnt2_SB_LUT4_O_I2[0]
.sym 58944 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58945 CLK_CPU$SB_IO_IN_$glb_clk
.sym 58959 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 58971 cnt1_SB_LUT4_O_7_I2[4]
.sym 58973 cnt1_SB_LUT4_O_7_I2[5]
.sym 58975 cnt1_SB_LUT4_O_7_I2[6]
.sym 58982 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 58993 cnt1_SB_LUT4_O_7_I2[5]
.sym 58994 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 58998 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 58999 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 59000 cnt1_SB_LUT4_O_7_I2[4]
.sym 59002 cnt1_SB_LUT4_O_7_I2[6]
.sym 59003 cnt1_SB_LUT4_O_7_I2[7]
.sym 59006 cnt1_SB_LUT4_O_7_I2[1]
.sym 59007 cnt1_SB_LUT4_O_7_I2[3]
.sym 59020 $nextpnr_ICESTORM_LC_10$O
.sym 59023 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 59026 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59028 cnt1_SB_LUT4_O_7_I2[1]
.sym 59032 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59034 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 59036 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59038 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 59041 cnt1_SB_LUT4_O_7_I2[3]
.sym 59042 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59044 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 59046 cnt1_SB_LUT4_O_7_I2[4]
.sym 59048 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 59050 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 59053 cnt1_SB_LUT4_O_7_I2[5]
.sym 59054 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 59056 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 59058 cnt1_SB_LUT4_O_7_I2[6]
.sym 59060 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 59062 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 59064 cnt1_SB_LUT4_O_7_I2[7]
.sym 59066 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 59067 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 59068 CLK_FAST
.sym 59082 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 59089 $PACKER_VCC_NET
.sym 59093 fb0.0.0.0_RDATA[53]
.sym 59095 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 59097 cnt1_SB_LUT4_O_7_I2[3]
.sym 59099 cnt1_SB_LUT4_O_7_I2[4]
.sym 59101 cnt1_SB_LUT4_O_7_I2[5]
.sym 59102 cnt1_SB_LUT4_O_7_I2[8]
.sym 59103 cnt1_SB_LUT4_O_7_I2[6]
.sym 59104 cnt1_SB_LUT4_O_7_I2[9]
.sym 59105 cnt1_SB_LUT4_O_7_I2[7]
.sym 59106 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 59111 cnt1_SB_LUT4_O_7_I2[8]
.sym 59113 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 59128 cnt1_SB_LUT4_O_7_I2[9]
.sym 59143 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 59146 cnt1_SB_LUT4_O_7_I2[8]
.sym 59147 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 59150 cnt1_SB_LUT4_O_7_I2[9]
.sym 59153 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 59190 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 59191 CLK_FAST
.sym 59205 cnt1_SB_LUT4_O_7_I2[8]
.sym 59207 command_data[6]
.sym 59209 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 59211 command_data[5]
.sym 59213 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 59218 $PACKER_VCC_NET
.sym 59219 $PACKER_VCC_NET
.sym 59225 $PACKER_VCC_NET
.sym 59226 $PACKER_VCC_NET
.sym 59328 command_data[0]
.sym 59329 command_data[7]
.sym 59331 fb0.0.0.0_RDATA[212]
.sym 59332 command_data[1]
.sym 59335 command_data[4]
.sym 59336 command_data[3]
.sym 59338 command_data[2]
.sym 59339 fb0.0.0.0_RDATA[213]
.sym 59340 command_data[5]
.sym 59343 command_data[7]
.sym 59348 command_data[7]
.sym 59455 command_data[6]
.sym 59576 command_data[1]
.sym 59582 command_reg[1]
.sym 59584 command_data[3]
.sym 59585 $PACKER_VCC_NET
.sym 59588 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 59591 cnt1_SB_LUT4_O_7_I2[4]
.sym 59697 EN_SB_LUT4_I2_O[1]
.sym 59710 $PACKER_VCC_NET
.sym 59716 $PACKER_VCC_NET
.sym 59718 data_tmp[1]
.sym 59821 command_data[7]
.sym 59824 command_data[5]
.sym 59826 command_data[4]
.sym 59828 $PACKER_VCC_NET
.sym 59853 DATA[1]$SB_IO_IN
.sym 59860 EN_SB_LUT4_I2_O[1]
.sym 59896 DATA[1]$SB_IO_IN
.sym 59928 EN_SB_LUT4_I2_O[1]
.sym 59929 CLK_CPU$SB_IO_IN_$glb_clk
.sym 60059 data_tmp[10]
.sym 60061 data_tmp[8]
.sym 60066 command_data[6]
.sym 60068 command_data[1]
.sym 60076 command_data[3]
.sym 60202 $PACKER_VCC_NET
.sym 60309 $PACKER_VCC_NET
.sym 60374 green[1]$SB_IO_OUT
.sym 60383 green[1]$SB_IO_OUT
.sym 60415 $PACKER_GND_NET
.sym 60547 red[2]$SB_IO_OUT
.sym 60582 $PACKER_GND_NET
.sym 60961 cur_char[0]
.sym 60966 cur_char[4]
.sym 61074 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 61195 $PACKER_GND_NET
.sym 61201 XPOS[2]
.sym 61213 cur_char[1]
.sym 61436 address_reg[3]
.sym 61439 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 61441 $PACKER_VCC_NET
.sym 61442 address_reg[2]
.sym 61457 cur_char[0]
.sym 61558 $PACKER_GND_NET
.sym 61561 address_reg[1]
.sym 61564 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 61566 address_reg[4]
.sym 61570 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 61682 DE
.sym 61684 ram_add[2]
.sym 61686 ram_add[7]
.sym 61687 address_reg[6]
.sym 61693 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 61694 address_reg[0]
.sym 61697 cur_char[1]
.sym 61813 address_reg[2]
.sym 61817 fb0.0.0.0_RDATA[178]
.sym 61823 command_data[3]
.sym 61825 fb0.0.0.0_RDATA[180]
.sym 61928 address_reg[6]
.sym 61930 ram_add[5]
.sym 61931 $PACKER_VCC_NET
.sym 61932 address_reg[3]
.sym 61935 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 61937 $PACKER_VCC_NET
.sym 61938 address_reg[4]
.sym 61939 ram_add[1]
.sym 61943 address_reg[7]
.sym 61949 cur_char[0]
.sym 62051 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 62052 fb0_char_SB_LUT4_O_5_I3[1]
.sym 62056 cur_char[5]
.sym 62058 cur_char[3]
.sym 62070 address_reg[1]
.sym 62174 ram_add[2]
.sym 62175 ram_add[7]
.sym 62176 address_reg[1]
.sym 62180 ram_add[2]
.sym 62183 ram_add[2]
.sym 62185 ram_add[4]
.sym 62298 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 62299 address_reg[8]
.sym 62300 fb0.0.0.0_RDATA[4]
.sym 62303 address_reg[3]
.sym 62304 address_reg[5]
.sym 62305 address_reg[8]
.sym 62306 fb0.0.8.0_WCLKE
.sym 62307 address_reg[5]
.sym 62308 fb0.0.0.0_RDATA[5]
.sym 62311 fb0.0.0.0_RDATA[226]
.sym 62315 command_data[3]
.sym 62420 ram_add[7]
.sym 62423 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 62424 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 62425 address_reg[4]
.sym 62426 $PACKER_VCC_NET
.sym 62428 $PACKER_VCC_NET
.sym 62430 address_reg[6]
.sym 62431 $PACKER_VCC_NET
.sym 62552 command_data[4]
.sym 62666 fb0.0.0.0_RDATA[131]
.sym 62672 fb0.0.0.0_RDATA[54]
.sym 62675 fb0.0.3.0_RCLKE
.sym 62677 address_reg[12]
.sym 62791 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 62792 address_reg[2]
.sym 62793 cnt1_SB_LUT4_O_7_I2[1]
.sym 62794 fb0.0.0.0_RDATA[16]
.sym 62795 command_buf_w_ptr[6]
.sym 62802 command_data[2]
.sym 62806 command_data[3]
.sym 62810 command_data[3]
.sym 62912 $PACKER_VCC_NET
.sym 62913 command_buf_w_ptr[8]
.sym 62914 command_buf_w_ptr[9]
.sym 62917 command_buf_w_ptr[9]
.sym 62922 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 62923 $PACKER_VCC_NET
.sym 63034 $PACKER_GND_NET
.sym 63039 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 63040 command_buffer.0.0.0_WCLKE[0]
.sym 63045 cnt1_SB_LUT4_O_7_I2[7]
.sym 63048 command_reg[2]
.sym 63050 command_reg[0]
.sym 63055 fb0.0.0.0_RDATA[145]
.sym 63159 cnt1_SB_LUT4_O_7_I2[4]
.sym 63160 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 63161 cnt1_SB_LUT4_O_7_I2[6]
.sym 63163 cnt1_SB_LUT4_O_7_I2[5]
.sym 63169 command_data[2]
.sym 63172 command_reg[1]
.sym 63173 command[10]
.sym 63174 command_reg[2]
.sym 63176 command_reg[0]
.sym 63179 EN_SB_LUT4_I2_O[1]
.sym 63269 command_reg[2]
.sym 63270 command_reg[0]
.sym 63276 command_reg[1]
.sym 63284 cnt1_SB_LUT4_O_7_I2[9]
.sym 63285 cnt1_SB_LUT4_O_7_I2[6]
.sym 63287 cnt1_SB_LUT4_O_7_I2[7]
.sym 63289 cnt1_SB_LUT4_O_7_I2[5]
.sym 63291 cnt1_SB_LUT4_O_7_I2[3]
.sym 63292 cnt1_SB_LUT4_O_7_I2[8]
.sym 63294 command_data[2]
.sym 63296 command[8]
.sym 63302 command_data[3]
.sym 63304 command[9]
.sym 63396 EN_SB_LUT4_I2_O[1]
.sym 63412 $PACKER_VCC_NET
.sym 63417 EN_SB_LUT4_I2_O[1]
.sym 63422 RW$SB_IO_IN
.sym 63528 command_data[5]
.sym 63531 EN$SB_IO_IN
.sym 63532 command_data[4]
.sym 63536 command_data[6]
.sym 63538 command_data[7]
.sym 63645 data_tmp[3]
.sym 63655 command_data[0]
.sym 63657 command_data[2]
.sym 63665 command[10]
.sym 63778 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 63779 cnt1_SB_LUT4_O_7_I2[4]
.sym 63788 command[8]
.sym 63793 REG[2]$SB_IO_IN
.sym 63896 $PACKER_VCC_NET
.sym 63900 command_data[4]
.sym 63906 data_tmp[1]
.sym 63910 EN_SB_LUT4_I2_O[1]
.sym 63913 DATA[3]$SB_IO_IN
.sym 63936 EN_SB_LUT4_I2_O[1]
.sym 63953 REG[2]$SB_IO_IN
.sym 63956 REG[0]$SB_IO_IN
.sym 63988 REG[2]$SB_IO_IN
.sym 64003 REG[0]$SB_IO_IN
.sym 64004 EN_SB_LUT4_I2_O[1]
.sym 64005 CLK_CPU$SB_IO_IN_$glb_clk
.sym 64019 data_tmp[5]
.sym 64021 data_tmp[10]
.sym 64130 DATA[5]$SB_IO_IN
.sym 64132 DATA[3]$SB_IO_IN
.sym 64151 DATA[5]$SB_IO_IN
.sym 64174 $PACKER_GND_NET
.sym 64196 $PACKER_GND_NET
.sym 64202 $PACKER_VCC_NET
.sym 64264 CLK_CPU$SB_IO_IN
.sym 64648 YPOS[2]
.sym 64653 red[1]$SB_IO_OUT
.sym 64655 cur_char[4]
.sym 64661 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 64663 cur_char[0]
.sym 64783 $PACKER_GND_NET
.sym 64900 YPOS[2]
.sym 64903 cur_char[1]
.sym 65030 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65145 cur_char[0]
.sym 65153 ram_add[2]
.sym 65154 cur_char[4]
.sym 65270 fb0_char_SB_LUT4_O_I1[0]
.sym 65274 ram_add[0]
.sym 65275 ram_add[3]
.sym 65290 fb0.0.23.0_RCLKE
.sym 65395 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 65398 address_reg[0]
.sym 65400 fb0_char_SB_LUT4_O_1_I3[1]
.sym 65514 fb0.0.0.0_RDATA[181]
.sym 65518 fb0.0.0.0_RDATA[180]
.sym 65521 fb0_char_SB_LUT4_O_3_I3[1]
.sym 65522 fb0.0.0.0_RDATA[178]
.sym 65523 fb0_char_SB_LUT4_O_4_I3[1]
.sym 65525 command_data[4]
.sym 65640 fb0_char_SB_LUT4_O_2_I2[0]
.sym 65643 fb0.0.0.0_RDATA[177]
.sym 65644 fb0.0.14.0_RCLKE
.sym 65645 address_reg[7]
.sym 65760 fb0.0.0.0_RDATA[229]
.sym 65762 fb0.0.0.0_RDATA[224]
.sym 65764 ram_add[3]
.sym 65766 ram_add[0]
.sym 65767 address_reg[9]
.sym 65769 ram_add[0]
.sym 65770 address_reg[1]
.sym 65782 fb0.0.23.0_RCLKE
.sym 65891 address_reg[0]
.sym 65895 address_reg[3]
.sym 66010 fb0.0.0.0_RDATA[226]
.sym 66012 fb0.0.0.0_RDATA[3]
.sym 66014 fb0.0.0.0_RDATA[2]
.sym 66028 command_data[4]
.sym 66134 address_reg[7]
.sym 66136 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 66139 fb0.0.0.0_RDATA[227]
.sym 66251 address_reg[1]
.sym 66252 fb0.0.0.0_RDATA[133]
.sym 66253 address_reg[2]
.sym 66256 fb0.0.0.0_RDATA[132]
.sym 66258 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 66259 fb0.0.8.0_RCLKE
.sym 66379 address_reg[7]
.sym 66381 address_reg[5]
.sym 66382 fb0.0.1.0_RCLKE
.sym 66498 fb0.0.0.0_RDATA[21]
.sym 66500 fb0.0.0.0_RDATA[210]
.sym 66502 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 66504 fb0.0.0.0_RDATA[19]
.sym 66506 fb0.0.0.0_RDATA[128]
.sym 66508 fb0.0.0.0_RDATA[17]
.sym 66515 command_data[4]
.sym 66520 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 66620 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 66621 command_buf_w_ptr[5]
.sym 66622 command_buf_w_ptr[5]
.sym 66623 command_buf_w_ptr[4]
.sym 66630 fb0.0.0.0_RDATA[49]
.sym 66748 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 66754 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 66766 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 66870 cnt1_SB_LUT4_O_7_I2[1]
.sym 66872 command_buf_w_ptr[1]
.sym 66873 command_buf_w_ptr[5]
.sym 66874 cnt1_SB_LUT4_O_7_I2[9]
.sym 66877 command_buf_w_ptr[4]
.sym 66879 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 66883 command_buf_w_ptr[3]
.sym 66990 command_buf_w_ptr[7]
.sym 66992 fb0.0.0.0_RDATA[208]
.sym 66997 did_write_SB_DFFNESR_Q_E
.sym 67002 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67006 command_data[4]
.sym 67008 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67012 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 67117 command_buf_w_ptr[1]
.sym 67120 fb0.0.9.0_RCLKE
.sym 67148 command[10]
.sym 67159 command[8]
.sym 67167 command[9]
.sym 67168 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67177 command[10]
.sym 67181 command[8]
.sym 67218 command[9]
.sym 67220 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67221 CLK_FAST
.sym 67223 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67236 fb0.0.0.0_RDATA[149]
.sym 67240 fb0.0.0.0_RDATA[148]
.sym 67244 fb0.0.0.0_RDATA[146]
.sym 67246 fb0.0.0.0_RDATA[145]
.sym 67247 EN_SB_LUT4_I2_O[1]
.sym 67254 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 67279 EN$SB_IO_IN
.sym 67295 RW$SB_IO_IN
.sym 67321 RW$SB_IO_IN
.sym 67323 EN$SB_IO_IN
.sym 67371 command_buf_w_ptr[3]
.sym 67481 command_data[2]
.sym 67488 command[9]
.sym 67491 command_data[3]
.sym 67504 EN_SB_LUT4_I2_O[1]
.sym 67519 DATA[3]$SB_IO_IN
.sym 67528 EN_SB_LUT4_I2_O[1]
.sym 67588 DATA[3]$SB_IO_IN
.sym 67589 EN_SB_LUT4_I2_O[1]
.sym 67590 CLK_CPU$SB_IO_IN_$glb_clk
.sym 67615 DATA[3]$SB_IO_IN
.sym 67719 data_tmp[5]
.sym 67850 DATA[5]$SB_IO_IN
.sym 67853 data_tmp[8]
.sym 67860 REG[1]$SB_IO_IN
.sym 67861 command[10]
.sym 67961 DATA[4]$SB_IO_IN
.sym 67980 command[8]
.sym 67981 DATA[2]$SB_IO_IN
.sym 67982 DATA[4]$SB_IO_IN
.sym 68005 $PACKER_VCC_NET
.sym 68029 $PACKER_VCC_NET
.sym 68036 green[2]$SB_IO_OUT
.sym 68060 green[2]$SB_IO_OUT
.sym 68187 CLK_CPU$SB_IO_IN
.sym 68383 cur_char[6]
.sym 68491 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 68497 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 68501 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 68595 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 68596 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 68598 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 68601 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 68624 XPOS[0]
.sym 68629 red[0]$SB_IO_OUT
.sym 68732 cur_char[2]
.sym 68840 fb0.0.23.0_WCLKE
.sym 68841 fb0.0.23.0_MASK
.sym 68858 $PACKER_VCC_NET
.sym 68975 ram_add[6]
.sym 68977 fb0.0.23.0_RCLKE
.sym 68980 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 68987 fb0.0.11.0_WCLKE
.sym 68992 command_data[7]
.sym 69086 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 69092 fb0.0.11.0_WCLKE
.sym 69100 fb0_char_SB_LUT4_O_I2[0]
.sym 69113 command_data[6]
.sym 69115 XPOS[0]
.sym 69237 address_reg[12]
.sym 69240 command_data[3]
.sym 69244 command_data[3]
.sym 69344 fb0.0.0.0_RDATA[179]
.sym 69353 address_reg[0]
.sym 69363 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 69364 ram_add[6]
.sym 69367 command_data[4]
.sym 69458 fb0.0.14.0_WCLKE
.sym 69459 fb0.0.14.0_MASK
.sym 69470 ram_add[6]
.sym 69479 command_data[7]
.sym 69480 command_data[0]
.sym 69485 command_data[2]
.sym 69486 command_data[1]
.sym 69488 command_data[3]
.sym 69581 fb0.0.0.0_WCLKE
.sym 69583 fb0.0.0.0_MASK
.sym 69592 address_reg[3]
.sym 69609 command_data[6]
.sym 69701 fb0.0.0.0_RCLKE
.sym 69716 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 69725 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 69729 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 69736 command_data[3]
.sym 69824 fb0.0.8.0_MASK
.sym 69829 fb0.0.8.0_WCLKE
.sym 69836 address_reg[7]
.sym 69850 ram_add[3]
.sym 69851 ram_add[1]
.sym 69853 ram_add[0]
.sym 69854 command_data[5]
.sym 69855 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 69856 ram_add[6]
.sym 69859 command_data[4]
.sym 69967 ram_add[6]
.sym 69971 command_data[7]
.sym 69972 command_data[0]
.sym 69976 command_data[3]
.sym 69977 command_data[2]
.sym 69978 command_data[1]
.sym 69980 command_data[3]
.sym 69981 address_reg[0]
.sym 69982 address_reg[6]
.sym 70086 fb0.0.0.0_RDATA[130]
.sym 70088 fb0.0.0.0_RDATA[129]
.sym 70090 address_reg[3]
.sym 70104 command_data[0]
.sym 70105 command_data[6]
.sym 70197 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70200 fb0.0.1.0_WCLKE
.sym 70217 fb0.0.3.0_WCLKE
.sym 70226 address_reg[12]
.sym 70316 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70322 fb0.0.3.0_WCLKE
.sym 70332 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 70333 fb0.0.1.0_WCLKE
.sym 70334 $PACKER_VCC_NET
.sym 70340 command_data[6]
.sym 70342 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 70343 command_data[4]
.sym 70344 ram_add[1]
.sym 70345 ram_add[0]
.sym 70346 command_data[5]
.sym 70347 ram_add[3]
.sym 70348 ram_add[6]
.sym 70350 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 70456 ram_add[6]
.sym 70463 command_data[7]
.sym 70464 command_data[3]
.sym 70468 command_data[2]
.sym 70470 address_reg[6]
.sym 70471 command_data[0]
.sym 70472 command_data[3]
.sym 70473 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 70474 command_data[1]
.sym 70566 fb0.0.13.0_WCLKE
.sym 70567 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 70574 fb0.0.0.0_RDATA[51]
.sym 70578 fb0.0.0.0_RDATA[50]
.sym 70582 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 70589 command_data[6]
.sym 70590 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 70596 command_data[0]
.sym 70685 fb0.0.9.0_WCLKE
.sym 70687 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 70701 fb0.0.13.0_RCLKE
.sym 70713 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 70718 command_data[3]
.sym 70820 fb0.0.0.0_RDATA[211]
.sym 70822 fb0.0.0.0_RDATA[214]
.sym 70826 $PACKER_VCC_NET
.sym 70829 address_reg[7]
.sym 70833 command_buffer.0.0.0_RCLKE
.sym 70836 cnt1_SB_LUT4_O_7_I2[8]
.sym 70837 command_data[5]
.sym 70839 command_data[4]
.sym 70842 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 70843 command_data[6]
.sym 70952 ram_add[6]
.sym 70955 command_data[7]
.sym 70956 command_data[3]
.sym 70958 command_data[1]
.sym 70960 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70962 command_data[0]
.sym 70963 command_data[5]
.sym 70964 command_data[2]
.sym 70965 command_data[4]
.sym 71054 command_buffer.0.0.0_RCLKE
.sym 71056 command_data[5]
.sym 71057 command_data[4]
.sym 71059 command_data[6]
.sym 71060 command_data[7]
.sym 71066 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 71074 fb0.0.0.0_RDATA[144]
.sym 71078 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 71081 command_data[6]
.sym 71083 DATA[7]$SB_IO_IN
.sym 71088 command_data[0]
.sym 71097 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 71125 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 71128 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 71129 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 71177 command_data[3]
.sym 71178 command_data[1]
.sym 71180 command_data[0]
.sym 71181 command_data[2]
.sym 71191 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 71192 command_data[4]
.sym 71197 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71207 command_data[6]
.sym 71210 command_data[3]
.sym 71212 command_data[1]
.sym 71301 data_tmp[7]
.sym 71305 data_tmp[0]
.sym 71307 data_tmp[6]
.sym 71315 command_data[0]
.sym 71318 command_buf_w_ptr[3]
.sym 71319 command_data[3]
.sym 71321 command_data[1]
.sym 71324 cnt1_SB_LUT4_O_7_I2[8]
.sym 71327 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 71328 EN_SB_LUT4_I2_O[1]
.sym 71439 DATA[0]$SB_IO_IN
.sym 71444 EN_SB_LUT4_I2_O[1]
.sym 71548 data_tmp[2]
.sym 71549 data_tmp[9]
.sym 71552 data_tmp[4]
.sym 71558 command_buf_w_ptr[3]
.sym 71564 $PACKER_VCC_NET
.sym 71579 DATA[7]$SB_IO_IN
.sym 71589 EN_SB_LUT4_I2_O[1]
.sym 71592 DATA[5]$SB_IO_IN
.sym 71647 DATA[5]$SB_IO_IN
.sym 71666 EN_SB_LUT4_I2_O[1]
.sym 71667 CLK_CPU$SB_IO_IN_$glb_clk
.sym 71688 DATA[4]$SB_IO_IN
.sym 71689 DATA[2]$SB_IO_IN
.sym 71792 DATA[7]$SB_IO_IN
.sym 71794 DATA[6]$SB_IO_IN
.sym 72018 CLK_12M$SB_IO_IN
.sym 72075 $PACKER_VCC_NET
.sym 72088 red[2]$SB_IO_OUT
.sym 72181 char_data_line[7]
.sym 72185 char_data_line[6]
.sym 72190 command_data[3]
.sym 72206 cur_char[3]
.sym 72208 char_data_line[6]
.sym 72212 cur_char[5]
.sym 72304 char_data_line[5]
.sym 72308 char_data_line[4]
.sym 72310 cur_char[6]
.sym 72313 cur_char[6]
.sym 72316 red[0]$SB_IO_OUT
.sym 72326 char_data_line[7]
.sym 72327 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 72333 DE
.sym 72334 XPOS[2]
.sym 72427 char_data_line[3]
.sym 72431 char_data_line[2]
.sym 72435 command_data[4]
.sym 72447 $PACKER_VCC_NET
.sym 72468 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 72476 char_data_line[5]
.sym 72478 char_data_line[6]
.sym 72480 char_data_line[4]
.sym 72484 char_data_line[1]
.sym 72486 char_data_line[7]
.sym 72488 char_data_line[2]
.sym 72492 char_data_line[3]
.sym 72494 XPOS[2]
.sym 72496 char_data_line[0]
.sym 72497 XPOS[0]
.sym 72505 XPOS[2]
.sym 72506 char_data_line[7]
.sym 72507 char_data_line[3]
.sym 72508 XPOS[0]
.sym 72511 XPOS[0]
.sym 72512 XPOS[2]
.sym 72513 char_data_line[1]
.sym 72514 char_data_line[5]
.sym 72523 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 72524 char_data_line[4]
.sym 72525 XPOS[0]
.sym 72526 char_data_line[0]
.sym 72541 XPOS[2]
.sym 72542 XPOS[0]
.sym 72543 char_data_line[6]
.sym 72544 char_data_line[2]
.sym 72550 char_data_line[1]
.sym 72554 char_data_line[0]
.sym 72562 cur_char[6]
.sym 72573 ram_add[1]
.sym 72576 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72577 fb0.0.23.0_WCLKE
.sym 72579 ram_add[5]
.sym 72580 $PACKER_VCC_NET
.sym 72695 fb0_char_SB_LUT4_O_5_I3[1]
.sym 72698 cur_char[3]
.sym 72699 cur_char[5]
.sym 72700 address_reg[1]
.sym 72701 command_data[5]
.sym 72703 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 72704 command_data[6]
.sym 72705 address_reg[4]
.sym 72706 command_data[4]
.sym 72714 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 72726 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 72736 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72746 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72747 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 72748 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 72751 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72753 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 72754 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 72795 fb0_char_SB_LUT4_O_I2[0]
.sym 72796 fb0_char_SB_LUT4_O_1_I3[1]
.sym 72797 fb0_char_SB_LUT4_O_2_I2[0]
.sym 72798 fb0_char_SB_LUT4_O_3_I3[1]
.sym 72799 fb0_char_SB_LUT4_O_4_I3[1]
.sym 72800 fb0_char_SB_LUT4_O_5_I3[1]
.sym 72801 fb0_char_SB_LUT4_O_I1[0]
.sym 72805 command_data[7]
.sym 72810 fb0.0.23.0_MASK
.sym 72819 ram_add[4]
.sym 72820 address_reg[6]
.sym 72821 command_data[1]
.sym 72823 ram_add[2]
.sym 72825 DE
.sym 72826 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 72827 ram_add[7]
.sym 72828 command_data[2]
.sym 72829 ram_add[7]
.sym 72930 $PACKER_VCC_NET
.sym 72937 command_data[3]
.sym 72942 address_reg[2]
.sym 72945 command_data[7]
.sym 72950 command_data[0]
.sym 72951 address_reg[5]
.sym 72974 address_reg[12]
.sym 72977 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 72980 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 72991 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 72992 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 72993 address_reg[12]
.sym 73027 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 73028 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 73029 address_reg[12]
.sym 73041 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 73042 fb0.0.0.0_RDATA[181]
.sym 73043 fb0.0.0.0_RDATA[180]
.sym 73044 fb0.0.0.0_RDATA[179]
.sym 73045 fb0.0.0.0_RDATA[178]
.sym 73046 fb0.0.0.0_RDATA[177]
.sym 73047 fb0.0.0.0_RDATA[176]
.sym 73052 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 73053 ram_add[1]
.sym 73056 ram_add[6]
.sym 73059 ram_add[3]
.sym 73060 fb0.0.11.0_RCLKE
.sym 73063 ram_add[0]
.sym 73064 $PACKER_VCC_NET
.sym 73065 $PACKER_VCC_NET
.sym 73067 address_reg[3]
.sym 73068 $PACKER_VCC_NET
.sym 73072 ram_add[1]
.sym 73075 ram_add[5]
.sym 73176 command_data[3]
.sym 73177 address_reg[4]
.sym 73179 address_reg[1]
.sym 73182 command_data[0]
.sym 73183 command_data[7]
.sym 73184 fb0.0.11.0_WCLKE
.sym 73187 fb0_char_SB_LUT4_O_5_I3[1]
.sym 73189 command_data[4]
.sym 73190 command_data[6]
.sym 73191 command_data[6]
.sym 73192 command_data[5]
.sym 73195 cur_char[5]
.sym 73197 cur_char[3]
.sym 73198 command_data[4]
.sym 73287 fb0.0.0.0_RDATA[230]
.sym 73288 fb0.0.0.0_RDATA[229]
.sym 73289 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 73290 fb0.0.0.0_RDATA[227]
.sym 73291 fb0.0.0.0_RDATA[226]
.sym 73292 fb0.0.0.0_RDATA[225]
.sym 73293 fb0.0.0.0_RDATA[224]
.sym 73310 fb0.0.0.0_RCLKE
.sym 73311 ram_add[2]
.sym 73312 ram_add[4]
.sym 73313 command_data[1]
.sym 73314 DE
.sym 73316 ram_add[7]
.sym 73317 fb0.0.0.0_RCLKE
.sym 73318 ram_add[4]
.sym 73319 command_data[2]
.sym 73320 command_data[1]
.sym 73321 ram_add[2]
.sym 73330 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73338 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73343 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73348 address_reg[8]
.sym 73352 address_reg[8]
.sym 73357 address_reg[9]
.sym 73378 address_reg[9]
.sym 73379 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73380 address_reg[8]
.sym 73381 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73384 address_reg[8]
.sym 73385 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73386 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73387 address_reg[9]
.sym 73424 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 73426 command_data[3]
.sym 73430 fb0.0.0.0_RDATA[230]
.sym 73431 $PACKER_VCC_NET
.sym 73433 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 73434 address_reg[8]
.sym 73436 command_data[7]
.sym 73437 command_data[0]
.sym 73438 address_reg[8]
.sym 73440 command_data[0]
.sym 73441 fb0.0.0.0_RDATA[5]
.sym 73442 address_reg[5]
.sym 73443 fb0.0.0.0_RDATA[4]
.sym 73444 address_reg[3]
.sym 73450 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 73464 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73479 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 73502 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 73503 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73504 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 73513 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73514 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 73516 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 73533 fb0.0.0.0_RDATA[6]
.sym 73534 fb0.0.0.0_RDATA[5]
.sym 73535 fb0.0.0.0_RDATA[4]
.sym 73536 fb0.0.0.0_RDATA[3]
.sym 73537 fb0.0.0.0_RDATA[2]
.sym 73538 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 73539 fb0.0.0.0_RDATA[0]
.sym 73546 ram_add[1]
.sym 73547 ram_add[3]
.sym 73551 ram_add[6]
.sym 73553 ram_add[0]
.sym 73554 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 73557 $PACKER_VCC_NET
.sym 73558 ram_add[5]
.sym 73559 ram_add[1]
.sym 73561 $PACKER_VCC_NET
.sym 73562 address_reg[3]
.sym 73564 $PACKER_VCC_NET
.sym 73565 address_reg[4]
.sym 73566 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 73573 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 73586 DE
.sym 73606 DE
.sym 73608 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 73666 command_data[3]
.sym 73667 address_reg[2]
.sym 73668 command_data[7]
.sym 73669 address_reg[6]
.sym 73672 address_reg[0]
.sym 73673 command_data[3]
.sym 73674 command_data[0]
.sym 73676 fb0.0.0.0_RDATA[6]
.sym 73682 command_data[6]
.sym 73684 command_data[5]
.sym 73685 command_data[4]
.sym 73708 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 73718 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73726 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 73729 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73730 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 73732 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 73759 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 73761 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 73762 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 73779 fb0.0.0.0_RDATA[134]
.sym 73780 fb0.0.0.0_RDATA[133]
.sym 73781 fb0.0.0.0_RDATA[132]
.sym 73782 fb0.0.0.0_RDATA[131]
.sym 73783 fb0.0.0.0_RDATA[130]
.sym 73784 fb0.0.0.0_RDATA[129]
.sym 73785 fb0.0.0.0_RDATA[128]
.sym 73788 command_data[1]
.sym 73790 fb0.0.8.0_MASK
.sym 73802 ram_add[7]
.sym 73803 fb0.0.0.0_RDATA[131]
.sym 73804 command_data[2]
.sym 73805 ram_add[4]
.sym 73808 ram_add[2]
.sym 73809 ram_add[7]
.sym 73811 command_data[2]
.sym 73812 command_data[1]
.sym 73813 address_reg[1]
.sym 73911 command_data[4]
.sym 73914 $PACKER_VCC_NET
.sym 73915 command_data[3]
.sym 73922 fb0.0.0.0_RDATA[134]
.sym 73925 address_reg[5]
.sym 73927 fb0.0.0.0_RDATA[16]
.sym 73928 command_data[0]
.sym 73930 address_reg[3]
.sym 73931 fb0.0.8.0_WCLKE
.sym 73932 command_data[0]
.sym 73933 command_data[0]
.sym 73935 command_data[7]
.sym 73936 address_reg[5]
.sym 74025 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74026 fb0.0.0.0_RDATA[21]
.sym 74027 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 74028 fb0.0.0.0_RDATA[19]
.sym 74029 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 74030 fb0.0.0.0_RDATA[17]
.sym 74031 fb0.0.0.0_RDATA[16]
.sym 74041 ram_add[3]
.sym 74042 ram_add[0]
.sym 74046 ram_add[1]
.sym 74047 ram_add[6]
.sym 74048 address_reg[6]
.sym 74049 $PACKER_VCC_NET
.sym 74050 ram_add[5]
.sym 74051 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74052 ram_add[7]
.sym 74054 address_reg[3]
.sym 74056 $PACKER_VCC_NET
.sym 74057 address_reg[4]
.sym 74059 ram_add[1]
.sym 74071 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74073 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74089 address_reg[12]
.sym 74123 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74124 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74125 address_reg[12]
.sym 74140 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74142 address_reg[12]
.sym 74143 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74157 command_data[6]
.sym 74158 command_data[2]
.sym 74159 command_data[3]
.sym 74161 address_reg[6]
.sym 74166 address_reg[0]
.sym 74167 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74169 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74171 command_data[5]
.sym 74177 command_data[4]
.sym 74181 command_data[6]
.sym 74182 command_data[4]
.sym 74201 address_reg[12]
.sym 74211 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74215 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74221 address_reg[12]
.sym 74223 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74224 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74257 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74259 address_reg[12]
.sym 74260 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 74271 fb0.0.0.0_RDATA[54]
.sym 74272 fb0.0.0.0_RDATA[53]
.sym 74273 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 74274 fb0.0.0.0_RDATA[51]
.sym 74275 fb0.0.0.0_RDATA[50]
.sym 74276 fb0.0.0.0_RDATA[49]
.sym 74277 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74281 command_data[7]
.sym 74282 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 74294 ram_add[7]
.sym 74295 command_data[2]
.sym 74296 ram_add[2]
.sym 74297 address_reg[12]
.sym 74298 ram_add[4]
.sym 74300 fb0.0.3.0_RCLKE
.sym 74301 address_reg[1]
.sym 74302 command_data[2]
.sym 74304 command_data[1]
.sym 74305 fb0.0.0.0_RDATA[54]
.sym 74406 $PACKER_VCC_NET
.sym 74414 fb0.0.3.0_WCLKE
.sym 74415 command_data[3]
.sym 74416 fb0.0.0.0_RDATA[53]
.sym 74417 fb0.0.13.0_WCLKE
.sym 74418 address_reg[3]
.sym 74420 cnt1_SB_LUT4_O_7_I2[1]
.sym 74422 address_reg[5]
.sym 74423 fb0.0.13.0_WCLKE
.sym 74424 command_data[0]
.sym 74425 command_buf_w_ptr[6]
.sym 74426 command_data[7]
.sym 74427 address_reg[2]
.sym 74428 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 74445 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 74452 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 74491 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 74493 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 74498 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 74500 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 74517 fb0.0.0.0_RDATA[214]
.sym 74518 fb0.0.0.0_RDATA[213]
.sym 74519 fb0.0.0.0_RDATA[212]
.sym 74520 fb0.0.0.0_RDATA[211]
.sym 74521 fb0.0.0.0_RDATA[210]
.sym 74522 fb0.0.0.0_RDATA[209]
.sym 74523 fb0.0.0.0_RDATA[208]
.sym 74527 DATA[6]$SB_IO_IN
.sym 74530 ram_add[0]
.sym 74535 ram_add[1]
.sym 74536 ram_add[3]
.sym 74539 ram_add[6]
.sym 74540 ram_add[1]
.sym 74541 $PACKER_VCC_NET
.sym 74542 command_buf_w_ptr[9]
.sym 74543 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 74544 ram_add[7]
.sym 74545 address_reg[6]
.sym 74546 address_reg[3]
.sym 74547 command_buf_w_ptr[8]
.sym 74548 fb0.0.9.0_WCLKE
.sym 74549 address_reg[4]
.sym 74550 ram_add[5]
.sym 74551 command_buf_w_ptr[9]
.sym 74560 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74567 address_reg[12]
.sym 74586 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 74590 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 74591 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74593 address_reg[12]
.sym 74602 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 74603 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74605 address_reg[12]
.sym 74652 command_data[7]
.sym 74654 fb0.0.0.0_RDATA[212]
.sym 74655 command_data[5]
.sym 74658 command_data[3]
.sym 74659 address_reg[6]
.sym 74660 command_data[1]
.sym 74662 fb0.0.0.0_RDATA[213]
.sym 74663 cnt1_SB_LUT4_O_7_I2[7]
.sym 74664 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 74665 command_buffer.0.0.0_WCLKE[0]
.sym 74666 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 74667 command_data[5]
.sym 74669 command_data[4]
.sym 74673 command_data[6]
.sym 74763 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 74764 fb0.0.0.0_RDATA[149]
.sym 74765 fb0.0.0.0_RDATA[148]
.sym 74766 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74767 fb0.0.0.0_RDATA[146]
.sym 74768 fb0.0.0.0_RDATA[145]
.sym 74769 fb0.0.0.0_RDATA[144]
.sym 74786 cnt1_SB_LUT4_O_7_I2[4]
.sym 74788 command_data[1]
.sym 74790 ram_add[4]
.sym 74791 command_buffer.0.0.0_RCLKE
.sym 74792 command_data[0]
.sym 74793 ram_add[2]
.sym 74794 command_data[2]
.sym 74795 cnt1_SB_LUT4_O_7_I2[5]
.sym 74796 cnt1_SB_LUT4_O_7_I2[6]
.sym 74797 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 74887 command[7]
.sym 74891 command[6]
.sym 74908 $PACKER_VCC_NET
.sym 74910 command_buf_w_ptr[6]
.sym 74911 data_tmp[7]
.sym 74912 cnt1_SB_LUT4_O_7_I2[1]
.sym 74913 command_data[7]
.sym 74914 cnt1_SB_LUT4_O_7_I2[7]
.sym 74915 cnt1_SB_LUT4_O_7_I2[6]
.sym 74916 cnt1_SB_LUT4_O_7_I2[5]
.sym 74917 cnt1_SB_LUT4_O_7_I2[8]
.sym 74918 cnt1_SB_LUT4_O_7_I2[3]
.sym 74919 cnt1_SB_LUT4_O_7_I2[9]
.sym 74920 command_data[0]
.sym 74933 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 74937 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74943 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 74944 command[5]
.sym 74948 command[4]
.sym 74952 command[7]
.sym 74956 command[6]
.sym 74960 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 74962 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 74973 command[5]
.sym 74980 command[4]
.sym 74989 command[6]
.sym 74996 command[7]
.sym 75005 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75006 CLK_FAST
.sym 75010 command[5]
.sym 75014 command[4]
.sym 75023 cnt1_SB_LUT4_O_7_I2[8]
.sym 75027 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 75028 command_buffer.0.0.0_RCLKE
.sym 75033 $PACKER_VCC_NET
.sym 75035 command_data[4]
.sym 75037 command[1]
.sym 75039 command_buf_w_ptr[8]
.sym 75040 command_data[3]
.sym 75042 command_buf_w_ptr[9]
.sym 75043 command_buf_w_ptr[9]
.sym 75051 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75053 command[1]
.sym 75067 command[3]
.sym 75069 command[0]
.sym 75079 command[2]
.sym 75082 command[3]
.sym 75089 command[1]
.sym 75101 command[0]
.sym 75109 command[2]
.sym 75128 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75129 CLK_FAST
.sym 75133 command[3]
.sym 75137 command[2]
.sym 75145 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75154 $PACKER_VCC_NET
.sym 75155 command[0]
.sym 75156 data_tmp[5]
.sym 75157 command_buffer.0.0.0_WCLKE[0]
.sym 75159 data_tmp[2]
.sym 75160 cnt1_SB_LUT4_O_7_I2[7]
.sym 75161 data_tmp[6]
.sym 75162 command_buffer.0.0.0_WCLKE[0]
.sym 75164 EN$SB_IO_IN
.sym 75174 EN_SB_LUT4_I2_O[1]
.sym 75176 DATA[7]$SB_IO_IN
.sym 75179 DATA[0]$SB_IO_IN
.sym 75200 DATA[6]$SB_IO_IN
.sym 75214 DATA[7]$SB_IO_IN
.sym 75237 DATA[0]$SB_IO_IN
.sym 75249 DATA[6]$SB_IO_IN
.sym 75251 EN_SB_LUT4_I2_O[1]
.sym 75252 CLK_CPU$SB_IO_IN_$glb_clk
.sym 75256 command[1]
.sym 75260 command[0]
.sym 75278 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 75279 data_tmp[4]
.sym 75284 command_buffer.0.0.0_RCLKE
.sym 75287 cnt1_SB_LUT4_O_7_I2[5]
.sym 75288 cnt1_SB_LUT4_O_7_I2[6]
.sym 75383 command[10]
.sym 75403 command_buf_w_ptr[6]
.sym 75406 cnt1_SB_LUT4_O_7_I2[3]
.sym 75409 cnt1_SB_LUT4_O_7_I2[4]
.sym 75410 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 75421 DATA[2]$SB_IO_IN
.sym 75426 DATA[4]$SB_IO_IN
.sym 75429 EN_SB_LUT4_I2_O[1]
.sym 75442 REG[1]$SB_IO_IN
.sym 75464 DATA[2]$SB_IO_IN
.sym 75469 REG[1]$SB_IO_IN
.sym 75488 DATA[4]$SB_IO_IN
.sym 75497 EN_SB_LUT4_I2_O[1]
.sym 75498 CLK_CPU$SB_IO_IN_$glb_clk
.sym 75502 command[9]
.sym 75506 command[8]
.sym 75513 cnt1_SB_LUT4_O_7_I2[8]
.sym 75515 EN_SB_LUT4_I2_O[1]
.sym 75516 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 75525 $PACKER_VCC_NET
.sym 75527 command_buf_w_ptr[9]
.sym 75532 command_buf_w_ptr[8]
.sym 75623 EN$SB_IO_IN
.sym 75632 $PACKER_VCC_NET
.sym 75644 EN$SB_IO_IN
.sym 75650 command_buffer.0.0.0_WCLKE[0]
.sym 75698 red[2]$SB_IO_OUT
.sym 75713 red[2]$SB_IO_OUT
.sym 75749 CLK_12M$SB_IO_IN
.sym 75839 cur_char[2]
.sym 75871 red[1]$SB_IO_OUT
.sym 75999 cur_char[1]
.sym 76014 YPOS[2]
.sym 76018 cur_char[6]
.sym 76020 $PACKER_VCC_NET
.sym 76024 cur_char[1]
.sym 76025 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76027 cur_char[0]
.sym 76029 cur_char[4]
.sym 76031 cur_char[5]
.sym 76033 cur_char[3]
.sym 76034 DE
.sym 76036 cur_char[2]
.sym 76037 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 76055 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 76056 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76058 YPOS[2]
.sym 76059 cur_char[0]
.sym 76060 cur_char[1]
.sym 76061 cur_char[2]
.sym 76062 cur_char[3]
.sym 76063 cur_char[4]
.sym 76064 cur_char[5]
.sym 76065 cur_char[6]
.sym 76066 CLK_FAST
.sym 76067 DE
.sym 76068 $PACKER_VCC_NET
.sym 76080 CLK_12M$SB_IO_IN
.sym 76099 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 76122 $PACKER_VCC_NET
.sym 76136 $PACKER_GND_NET
.sym 76169 $PACKER_GND_NET
.sym 76178 $PACKER_VCC_NET
.sym 76195 cur_char[0]
.sym 76204 cur_char[4]
.sym 76216 cur_char[5]
.sym 76220 cur_char[0]
.sym 76221 cur_char[3]
.sym 76222 DE
.sym 76224 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76226 cur_char[6]
.sym 76227 cur_char[4]
.sym 76231 $PACKER_VCC_NET
.sym 76234 YPOS[2]
.sym 76237 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 76238 cur_char[2]
.sym 76241 cur_char[1]
.sym 76259 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 76260 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76262 YPOS[2]
.sym 76263 cur_char[0]
.sym 76264 cur_char[1]
.sym 76265 cur_char[2]
.sym 76266 cur_char[3]
.sym 76267 cur_char[4]
.sym 76268 cur_char[5]
.sym 76269 cur_char[6]
.sym 76270 CLK_FAST
.sym 76271 DE
.sym 76272 $PACKER_VCC_NET
.sym 76289 cur_char[3]
.sym 76292 cur_char[5]
.sym 76304 ram_add[3]
.sym 76307 ram_add[0]
.sym 76324 $PACKER_GND_NET
.sym 76333 $PACKER_VCC_NET
.sym 76373 $PACKER_GND_NET
.sym 76382 $PACKER_VCC_NET
.sym 76392 $PACKER_GND_NET
.sym 76400 address_reg[0]
.sym 76408 fb0_char_SB_LUT4_O_1_I3[1]
.sym 76419 $PACKER_VCC_NET
.sym 76422 fb0.0.23.0_MASK
.sym 76424 fb0.0.23.0_MASK
.sym 76426 ram_add[5]
.sym 76428 ram_add[1]
.sym 76433 fb0.0.23.0_RCLKE
.sym 76436 ram_add[4]
.sym 76439 ram_add[6]
.sym 76441 ram_add[2]
.sym 76442 ram_add[3]
.sym 76444 ram_add[7]
.sym 76445 ram_add[0]
.sym 76455 fb0.0.23.0_MASK
.sym 76456 fb0.0.23.0_MASK
.sym 76457 fb0.0.23.0_MASK
.sym 76458 fb0.0.23.0_MASK
.sym 76459 fb0.0.23.0_MASK
.sym 76460 fb0.0.23.0_MASK
.sym 76461 fb0.0.23.0_MASK
.sym 76462 fb0.0.23.0_MASK
.sym 76463 ram_add[0]
.sym 76464 ram_add[1]
.sym 76466 ram_add[2]
.sym 76467 ram_add[3]
.sym 76468 ram_add[4]
.sym 76469 ram_add[5]
.sym 76470 ram_add[6]
.sym 76471 ram_add[7]
.sym 76474 CLK_FAST
.sym 76475 fb0.0.23.0_RCLKE
.sym 76476 $PACKER_VCC_NET
.sym 76487 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 76501 fb0_char_SB_LUT4_O_3_I3[1]
.sym 76503 fb0_char_SB_LUT4_O_4_I3[1]
.sym 76517 address_reg[3]
.sym 76519 fb0.0.23.0_WCLKE
.sym 76520 command_data[3]
.sym 76521 $PACKER_VCC_NET
.sym 76524 address_reg[2]
.sym 76526 address_reg[1]
.sym 76527 command_data[5]
.sym 76530 command_data[6]
.sym 76531 address_reg[4]
.sym 76532 command_data[4]
.sym 76534 fb0.0.23.0_MASK
.sym 76536 address_reg[6]
.sym 76537 address_reg[7]
.sym 76538 address_reg[0]
.sym 76539 address_reg[5]
.sym 76541 command_data[7]
.sym 76542 fb0.0.23.0_MASK
.sym 76543 command_data[1]
.sym 76544 command_data[2]
.sym 76546 command_data[0]
.sym 76557 fb0.0.23.0_MASK
.sym 76558 fb0.0.23.0_MASK
.sym 76559 fb0.0.23.0_MASK
.sym 76560 fb0.0.23.0_MASK
.sym 76561 fb0.0.23.0_MASK
.sym 76562 fb0.0.23.0_MASK
.sym 76563 fb0.0.23.0_MASK
.sym 76564 fb0.0.23.0_MASK
.sym 76565 address_reg[0]
.sym 76566 address_reg[1]
.sym 76568 address_reg[2]
.sym 76569 address_reg[3]
.sym 76570 address_reg[4]
.sym 76571 address_reg[5]
.sym 76572 address_reg[6]
.sym 76573 address_reg[7]
.sym 76576 CLK_FAST
.sym 76577 fb0.0.23.0_WCLKE
.sym 76578 command_data[0]
.sym 76579 command_data[1]
.sym 76580 command_data[2]
.sym 76581 command_data[3]
.sym 76582 command_data[4]
.sym 76583 command_data[5]
.sym 76584 command_data[6]
.sym 76585 command_data[7]
.sym 76586 $PACKER_VCC_NET
.sym 76593 fb0.0.23.0_WCLKE
.sym 76600 address_reg[2]
.sym 76601 address_reg[3]
.sym 76603 address_reg[7]
.sym 76604 fb0.0.0.0_RDATA[177]
.sym 76606 fb0_char_SB_LUT4_O_2_I2[0]
.sym 76619 ram_add[3]
.sym 76620 ram_add[2]
.sym 76623 ram_add[1]
.sym 76624 ram_add[4]
.sym 76626 ram_add[6]
.sym 76627 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76630 fb0.0.11.0_RCLKE
.sym 76631 ram_add[0]
.sym 76632 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76634 ram_add[7]
.sym 76639 $PACKER_VCC_NET
.sym 76650 ram_add[5]
.sym 76659 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76660 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76661 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76662 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76663 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76664 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76665 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76666 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76667 ram_add[0]
.sym 76668 ram_add[1]
.sym 76670 ram_add[2]
.sym 76671 ram_add[3]
.sym 76672 ram_add[4]
.sym 76673 ram_add[5]
.sym 76674 ram_add[6]
.sym 76675 ram_add[7]
.sym 76678 CLK_FAST
.sym 76679 fb0.0.11.0_RCLKE
.sym 76680 $PACKER_VCC_NET
.sym 76707 ram_add[3]
.sym 76708 ram_add[0]
.sym 76721 command_data[0]
.sym 76723 fb0.0.11.0_WCLKE
.sym 76724 command_data[7]
.sym 76726 address_reg[2]
.sym 76727 address_reg[5]
.sym 76728 address_reg[4]
.sym 76730 command_data[2]
.sym 76731 command_data[1]
.sym 76733 command_data[3]
.sym 76735 address_reg[6]
.sym 76736 address_reg[1]
.sym 76737 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76738 command_data[5]
.sym 76739 address_reg[3]
.sym 76741 address_reg[7]
.sym 76743 command_data[4]
.sym 76744 address_reg[0]
.sym 76745 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76750 $PACKER_VCC_NET
.sym 76752 command_data[6]
.sym 76761 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76762 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76763 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76764 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76765 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76766 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76767 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76768 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 76769 address_reg[0]
.sym 76770 address_reg[1]
.sym 76772 address_reg[2]
.sym 76773 address_reg[3]
.sym 76774 address_reg[4]
.sym 76775 address_reg[5]
.sym 76776 address_reg[6]
.sym 76777 address_reg[7]
.sym 76780 CLK_FAST
.sym 76781 fb0.0.11.0_WCLKE
.sym 76782 command_data[0]
.sym 76783 command_data[1]
.sym 76784 command_data[2]
.sym 76785 command_data[3]
.sym 76786 command_data[4]
.sym 76787 command_data[5]
.sym 76788 command_data[6]
.sym 76789 command_data[7]
.sym 76790 $PACKER_VCC_NET
.sym 76796 command_data[2]
.sym 76799 command_data[1]
.sym 76803 address_reg[6]
.sym 76813 address_reg[0]
.sym 76827 ram_add[1]
.sym 76836 $PACKER_VCC_NET
.sym 76838 ram_add[5]
.sym 76841 ram_add[7]
.sym 76842 ram_add[6]
.sym 76843 fb0.0.14.0_MASK
.sym 76844 ram_add[2]
.sym 76845 ram_add[3]
.sym 76846 ram_add[0]
.sym 76850 fb0.0.14.0_RCLKE
.sym 76851 fb0.0.14.0_MASK
.sym 76853 ram_add[4]
.sym 76863 fb0.0.14.0_MASK
.sym 76864 fb0.0.14.0_MASK
.sym 76865 fb0.0.14.0_MASK
.sym 76866 fb0.0.14.0_MASK
.sym 76867 fb0.0.14.0_MASK
.sym 76868 fb0.0.14.0_MASK
.sym 76869 fb0.0.14.0_MASK
.sym 76870 fb0.0.14.0_MASK
.sym 76871 ram_add[0]
.sym 76872 ram_add[1]
.sym 76874 ram_add[2]
.sym 76875 ram_add[3]
.sym 76876 ram_add[4]
.sym 76877 ram_add[5]
.sym 76878 ram_add[6]
.sym 76879 ram_add[7]
.sym 76882 CLK_FAST
.sym 76883 fb0.0.14.0_RCLKE
.sym 76884 $PACKER_VCC_NET
.sym 76911 fb0.0.0.0_RDATA[226]
.sym 76926 command_data[5]
.sym 76928 address_reg[4]
.sym 76929 fb0.0.14.0_MASK
.sym 76930 address_reg[2]
.sym 76931 command_data[4]
.sym 76933 address_reg[6]
.sym 76936 fb0.0.14.0_WCLKE
.sym 76937 fb0.0.14.0_MASK
.sym 76938 $PACKER_VCC_NET
.sym 76939 command_data[3]
.sym 76940 command_data[6]
.sym 76941 command_data[2]
.sym 76943 address_reg[3]
.sym 76944 command_data[1]
.sym 76945 address_reg[1]
.sym 76948 command_data[7]
.sym 76951 address_reg[0]
.sym 76952 command_data[0]
.sym 76954 address_reg[5]
.sym 76956 address_reg[7]
.sym 76965 fb0.0.14.0_MASK
.sym 76966 fb0.0.14.0_MASK
.sym 76967 fb0.0.14.0_MASK
.sym 76968 fb0.0.14.0_MASK
.sym 76969 fb0.0.14.0_MASK
.sym 76970 fb0.0.14.0_MASK
.sym 76971 fb0.0.14.0_MASK
.sym 76972 fb0.0.14.0_MASK
.sym 76973 address_reg[0]
.sym 76974 address_reg[1]
.sym 76976 address_reg[2]
.sym 76977 address_reg[3]
.sym 76978 address_reg[4]
.sym 76979 address_reg[5]
.sym 76980 address_reg[6]
.sym 76981 address_reg[7]
.sym 76984 CLK_FAST
.sym 76985 fb0.0.14.0_WCLKE
.sym 76986 command_data[0]
.sym 76987 command_data[1]
.sym 76988 command_data[2]
.sym 76989 command_data[3]
.sym 76990 command_data[4]
.sym 76991 command_data[5]
.sym 76992 command_data[6]
.sym 76993 command_data[7]
.sym 76994 $PACKER_VCC_NET
.sym 77002 address_reg[4]
.sym 77009 address_reg[6]
.sym 77016 fb0.0.0.0_RDATA[227]
.sym 77022 address_reg[7]
.sym 77029 ram_add[7]
.sym 77032 fb0.0.0.0_MASK
.sym 77033 ram_add[3]
.sym 77034 ram_add[2]
.sym 77035 ram_add[6]
.sym 77037 ram_add[0]
.sym 77038 fb0.0.0.0_RCLKE
.sym 77039 ram_add[4]
.sym 77040 fb0.0.0.0_MASK
.sym 77042 ram_add[1]
.sym 77049 ram_add[5]
.sym 77056 $PACKER_VCC_NET
.sym 77067 fb0.0.0.0_MASK
.sym 77068 fb0.0.0.0_MASK
.sym 77069 fb0.0.0.0_MASK
.sym 77070 fb0.0.0.0_MASK
.sym 77071 fb0.0.0.0_MASK
.sym 77072 fb0.0.0.0_MASK
.sym 77073 fb0.0.0.0_MASK
.sym 77074 fb0.0.0.0_MASK
.sym 77075 ram_add[0]
.sym 77076 ram_add[1]
.sym 77078 ram_add[2]
.sym 77079 ram_add[3]
.sym 77080 ram_add[4]
.sym 77081 ram_add[5]
.sym 77082 ram_add[6]
.sym 77083 ram_add[7]
.sym 77086 CLK_FAST
.sym 77087 fb0.0.0.0_RCLKE
.sym 77088 $PACKER_VCC_NET
.sym 77113 ram_add[0]
.sym 77116 address_reg[1]
.sym 77117 ram_add[0]
.sym 77120 fb0.0.8.0_RCLKE
.sym 77122 ram_add[3]
.sym 77129 command_data[0]
.sym 77130 command_data[3]
.sym 77131 address_reg[1]
.sym 77132 command_data[1]
.sym 77134 address_reg[2]
.sym 77136 address_reg[6]
.sym 77140 command_data[2]
.sym 77141 command_data[7]
.sym 77142 address_reg[5]
.sym 77143 address_reg[0]
.sym 77144 address_reg[3]
.sym 77145 address_reg[7]
.sym 77146 command_data[5]
.sym 77147 command_data[4]
.sym 77149 $PACKER_VCC_NET
.sym 77150 fb0.0.0.0_MASK
.sym 77153 address_reg[4]
.sym 77156 fb0.0.0.0_WCLKE
.sym 77158 fb0.0.0.0_MASK
.sym 77160 command_data[6]
.sym 77169 fb0.0.0.0_MASK
.sym 77170 fb0.0.0.0_MASK
.sym 77171 fb0.0.0.0_MASK
.sym 77172 fb0.0.0.0_MASK
.sym 77173 fb0.0.0.0_MASK
.sym 77174 fb0.0.0.0_MASK
.sym 77175 fb0.0.0.0_MASK
.sym 77176 fb0.0.0.0_MASK
.sym 77177 address_reg[0]
.sym 77178 address_reg[1]
.sym 77180 address_reg[2]
.sym 77181 address_reg[3]
.sym 77182 address_reg[4]
.sym 77183 address_reg[5]
.sym 77184 address_reg[6]
.sym 77185 address_reg[7]
.sym 77188 CLK_FAST
.sym 77189 fb0.0.0.0_WCLKE
.sym 77190 command_data[0]
.sym 77191 command_data[1]
.sym 77192 command_data[2]
.sym 77193 command_data[3]
.sym 77194 command_data[4]
.sym 77195 command_data[5]
.sym 77196 command_data[6]
.sym 77197 command_data[7]
.sym 77198 $PACKER_VCC_NET
.sym 77204 fb0.0.0.0_RCLKE
.sym 77205 address_reg[1]
.sym 77206 command_data[1]
.sym 77208 command_data[2]
.sym 77216 address_reg[0]
.sym 77221 address_reg[0]
.sym 77235 $PACKER_VCC_NET
.sym 77237 ram_add[5]
.sym 77239 fb0.0.8.0_MASK
.sym 77244 fb0.0.8.0_MASK
.sym 77246 ram_add[1]
.sym 77251 ram_add[7]
.sym 77254 ram_add[4]
.sym 77255 ram_add[0]
.sym 77257 ram_add[2]
.sym 77258 fb0.0.8.0_RCLKE
.sym 77260 ram_add[3]
.sym 77261 ram_add[6]
.sym 77271 fb0.0.8.0_MASK
.sym 77272 fb0.0.8.0_MASK
.sym 77273 fb0.0.8.0_MASK
.sym 77274 fb0.0.8.0_MASK
.sym 77275 fb0.0.8.0_MASK
.sym 77276 fb0.0.8.0_MASK
.sym 77277 fb0.0.8.0_MASK
.sym 77278 fb0.0.8.0_MASK
.sym 77279 ram_add[0]
.sym 77280 ram_add[1]
.sym 77282 ram_add[2]
.sym 77283 ram_add[3]
.sym 77284 ram_add[4]
.sym 77285 ram_add[5]
.sym 77286 ram_add[6]
.sym 77287 ram_add[7]
.sym 77290 CLK_FAST
.sym 77291 fb0.0.8.0_RCLKE
.sym 77292 $PACKER_VCC_NET
.sym 77304 CLK_12M$SB_IO_IN
.sym 77323 fb0.0.0.0_RDATA[128]
.sym 77334 command_data[5]
.sym 77335 command_data[4]
.sym 77336 address_reg[4]
.sym 77337 $PACKER_VCC_NET
.sym 77340 command_data[3]
.sym 77345 address_reg[6]
.sym 77348 command_data[6]
.sym 77349 fb0.0.8.0_MASK
.sym 77351 fb0.0.8.0_WCLKE
.sym 77352 command_data[1]
.sym 77353 address_reg[5]
.sym 77354 address_reg[0]
.sym 77355 address_reg[3]
.sym 77356 address_reg[2]
.sym 77357 fb0.0.8.0_MASK
.sym 77358 address_reg[7]
.sym 77360 command_data[2]
.sym 77362 address_reg[1]
.sym 77363 command_data[7]
.sym 77364 command_data[0]
.sym 77373 fb0.0.8.0_MASK
.sym 77374 fb0.0.8.0_MASK
.sym 77375 fb0.0.8.0_MASK
.sym 77376 fb0.0.8.0_MASK
.sym 77377 fb0.0.8.0_MASK
.sym 77378 fb0.0.8.0_MASK
.sym 77379 fb0.0.8.0_MASK
.sym 77380 fb0.0.8.0_MASK
.sym 77381 address_reg[0]
.sym 77382 address_reg[1]
.sym 77384 address_reg[2]
.sym 77385 address_reg[3]
.sym 77386 address_reg[4]
.sym 77387 address_reg[5]
.sym 77388 address_reg[6]
.sym 77389 address_reg[7]
.sym 77392 CLK_FAST
.sym 77393 fb0.0.8.0_WCLKE
.sym 77394 command_data[0]
.sym 77395 command_data[1]
.sym 77396 command_data[2]
.sym 77397 command_data[3]
.sym 77398 command_data[4]
.sym 77399 command_data[5]
.sym 77400 command_data[6]
.sym 77401 command_data[7]
.sym 77402 $PACKER_VCC_NET
.sym 77412 address_reg[4]
.sym 77413 address_reg[6]
.sym 77424 address_reg[7]
.sym 77436 ram_add[0]
.sym 77441 ram_add[3]
.sym 77442 ram_add[4]
.sym 77445 ram_add[2]
.sym 77446 ram_add[7]
.sym 77447 ram_add[6]
.sym 77448 ram_add[1]
.sym 77455 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77457 ram_add[5]
.sym 77462 fb0.0.1.0_RCLKE
.sym 77463 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77464 $PACKER_VCC_NET
.sym 77475 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77476 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77477 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77478 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77479 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77480 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77481 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77482 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77483 ram_add[0]
.sym 77484 ram_add[1]
.sym 77486 ram_add[2]
.sym 77487 ram_add[3]
.sym 77488 ram_add[4]
.sym 77489 ram_add[5]
.sym 77490 ram_add[6]
.sym 77491 ram_add[7]
.sym 77494 CLK_FAST
.sym 77495 fb0.0.1.0_RCLKE
.sym 77496 $PACKER_VCC_NET
.sym 77524 address_reg[1]
.sym 77525 address_reg[1]
.sym 77526 ram_add[3]
.sym 77529 ram_add[0]
.sym 77530 ram_add[0]
.sym 77531 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 77532 address_reg[2]
.sym 77538 address_reg[2]
.sym 77539 address_reg[1]
.sym 77540 command_data[1]
.sym 77541 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77542 command_data[3]
.sym 77544 address_reg[6]
.sym 77545 address_reg[0]
.sym 77546 address_reg[3]
.sym 77548 command_data[0]
.sym 77549 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77550 command_data[2]
.sym 77551 command_data[7]
.sym 77552 address_reg[5]
.sym 77555 command_data[4]
.sym 77557 $PACKER_VCC_NET
.sym 77559 command_data[6]
.sym 77561 address_reg[4]
.sym 77562 address_reg[7]
.sym 77564 fb0.0.1.0_WCLKE
.sym 77565 command_data[5]
.sym 77577 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77578 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77579 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77580 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77581 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77582 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77583 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77584 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77585 address_reg[0]
.sym 77586 address_reg[1]
.sym 77588 address_reg[2]
.sym 77589 address_reg[3]
.sym 77590 address_reg[4]
.sym 77591 address_reg[5]
.sym 77592 address_reg[6]
.sym 77593 address_reg[7]
.sym 77596 CLK_FAST
.sym 77597 fb0.0.1.0_WCLKE
.sym 77598 command_data[0]
.sym 77599 command_data[1]
.sym 77600 command_data[2]
.sym 77601 command_data[3]
.sym 77602 command_data[4]
.sym 77603 command_data[5]
.sym 77604 command_data[6]
.sym 77605 command_data[7]
.sym 77606 $PACKER_VCC_NET
.sym 77614 command_data[1]
.sym 77618 command_data[2]
.sym 77624 address_reg[0]
.sym 77625 address_reg[7]
.sym 77627 address_reg[5]
.sym 77629 address_reg[0]
.sym 77634 address_reg[5]
.sym 77643 $PACKER_VCC_NET
.sym 77645 ram_add[5]
.sym 77647 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77652 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77654 ram_add[1]
.sym 77657 fb0.0.3.0_RCLKE
.sym 77658 ram_add[6]
.sym 77659 ram_add[7]
.sym 77663 ram_add[4]
.sym 77664 ram_add[3]
.sym 77667 ram_add[0]
.sym 77669 ram_add[2]
.sym 77679 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77680 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77681 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77682 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77683 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77684 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77685 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77686 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77687 ram_add[0]
.sym 77688 ram_add[1]
.sym 77690 ram_add[2]
.sym 77691 ram_add[3]
.sym 77692 ram_add[4]
.sym 77693 ram_add[5]
.sym 77694 ram_add[6]
.sym 77695 ram_add[7]
.sym 77698 CLK_FAST
.sym 77699 fb0.0.3.0_RCLKE
.sym 77700 $PACKER_VCC_NET
.sym 77735 fb0.0.0.0_RDATA[210]
.sym 77742 address_reg[6]
.sym 77743 fb0.0.3.0_WCLKE
.sym 77745 $PACKER_VCC_NET
.sym 77746 command_data[3]
.sym 77747 command_data[6]
.sym 77749 address_reg[4]
.sym 77753 command_data[5]
.sym 77754 address_reg[1]
.sym 77756 command_data[4]
.sym 77757 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77760 command_data[1]
.sym 77762 command_data[7]
.sym 77763 address_reg[7]
.sym 77765 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77766 command_data[2]
.sym 77767 address_reg[0]
.sym 77768 command_data[0]
.sym 77770 address_reg[3]
.sym 77771 address_reg[2]
.sym 77772 address_reg[5]
.sym 77781 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77782 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77783 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77784 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77785 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77786 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77787 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77788 fb0.0.3.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77789 address_reg[0]
.sym 77790 address_reg[1]
.sym 77792 address_reg[2]
.sym 77793 address_reg[3]
.sym 77794 address_reg[4]
.sym 77795 address_reg[5]
.sym 77796 address_reg[6]
.sym 77797 address_reg[7]
.sym 77800 CLK_FAST
.sym 77801 fb0.0.3.0_WCLKE
.sym 77802 command_data[0]
.sym 77803 command_data[1]
.sym 77804 command_data[2]
.sym 77805 command_data[3]
.sym 77806 command_data[4]
.sym 77807 command_data[5]
.sym 77808 command_data[6]
.sym 77809 command_data[7]
.sym 77810 $PACKER_VCC_NET
.sym 77831 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 77832 command_buf_w_ptr[4]
.sym 77834 command_buf_w_ptr[5]
.sym 77836 fb0.0.0.0_RDATA[49]
.sym 77838 command_buf_w_ptr[5]
.sym 77843 ram_add[1]
.sym 77847 ram_add[7]
.sym 77848 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77850 ram_add[0]
.sym 77851 ram_add[4]
.sym 77854 ram_add[3]
.sym 77855 ram_add[6]
.sym 77856 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77857 ram_add[2]
.sym 77861 fb0.0.13.0_RCLKE
.sym 77865 ram_add[5]
.sym 77872 $PACKER_VCC_NET
.sym 77883 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77884 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77885 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77886 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77887 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77888 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77889 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77890 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77891 ram_add[0]
.sym 77892 ram_add[1]
.sym 77894 ram_add[2]
.sym 77895 ram_add[3]
.sym 77896 ram_add[4]
.sym 77897 ram_add[5]
.sym 77898 ram_add[6]
.sym 77899 ram_add[7]
.sym 77902 CLK_FAST
.sym 77903 fb0.0.13.0_RCLKE
.sym 77904 $PACKER_VCC_NET
.sym 77934 ram_add[3]
.sym 77936 address_reg[2]
.sym 77937 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 77939 ram_add[0]
.sym 77940 address_reg[1]
.sym 77945 command_data[2]
.sym 77947 fb0.0.13.0_WCLKE
.sym 77948 address_reg[6]
.sym 77950 address_reg[0]
.sym 77951 address_reg[1]
.sym 77952 command_data[5]
.sym 77953 command_data[3]
.sym 77954 address_reg[5]
.sym 77955 command_data[1]
.sym 77957 command_data[7]
.sym 77958 address_reg[3]
.sym 77959 address_reg[2]
.sym 77960 command_data[0]
.sym 77963 command_data[4]
.sym 77965 $PACKER_VCC_NET
.sym 77966 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77967 command_data[6]
.sym 77969 address_reg[4]
.sym 77974 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77976 address_reg[7]
.sym 77985 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77986 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77987 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77988 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77989 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77990 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77991 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77992 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 77993 address_reg[0]
.sym 77994 address_reg[1]
.sym 77996 address_reg[2]
.sym 77997 address_reg[3]
.sym 77998 address_reg[4]
.sym 77999 address_reg[5]
.sym 78000 address_reg[6]
.sym 78001 address_reg[7]
.sym 78004 CLK_FAST
.sym 78005 fb0.0.13.0_WCLKE
.sym 78006 command_data[0]
.sym 78007 command_data[1]
.sym 78008 command_data[2]
.sym 78009 command_data[3]
.sym 78010 command_data[4]
.sym 78011 command_data[5]
.sym 78012 command_data[6]
.sym 78013 command_data[7]
.sym 78014 $PACKER_VCC_NET
.sym 78028 command_data[0]
.sym 78031 address_reg[5]
.sym 78032 address_reg[0]
.sym 78033 address_reg[7]
.sym 78034 command_buf_w_ptr[4]
.sym 78035 command_buf_w_ptr[5]
.sym 78036 command_buf_w_ptr[1]
.sym 78037 cnt1_SB_LUT4_O_7_I2[1]
.sym 78041 cnt1_SB_LUT4_O_7_I2[9]
.sym 78047 ram_add[7]
.sym 78051 ram_add[1]
.sym 78053 ram_add[5]
.sym 78060 $PACKER_VCC_NET
.sym 78065 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78066 ram_add[2]
.sym 78070 ram_add[6]
.sym 78071 ram_add[4]
.sym 78072 ram_add[3]
.sym 78073 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78074 fb0.0.9.0_RCLKE
.sym 78077 ram_add[0]
.sym 78087 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78088 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78089 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78090 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78091 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78092 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78093 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78094 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78095 ram_add[0]
.sym 78096 ram_add[1]
.sym 78098 ram_add[2]
.sym 78099 ram_add[3]
.sym 78100 ram_add[4]
.sym 78101 ram_add[5]
.sym 78102 ram_add[6]
.sym 78103 ram_add[7]
.sym 78106 CLK_FAST
.sym 78107 fb0.0.9.0_RCLKE
.sym 78108 $PACKER_VCC_NET
.sym 78130 fb0.0.13.0_WCLKE
.sym 78133 command_buf_w_ptr[7]
.sym 78150 command_data[3]
.sym 78153 $PACKER_VCC_NET
.sym 78154 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78157 address_reg[4]
.sym 78160 fb0.0.9.0_WCLKE
.sym 78161 address_reg[6]
.sym 78162 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78163 address_reg[2]
.sym 78164 address_reg[3]
.sym 78167 address_reg[1]
.sym 78168 command_data[1]
.sym 78169 address_reg[5]
.sym 78170 address_reg[0]
.sym 78171 address_reg[7]
.sym 78174 command_data[2]
.sym 78175 command_data[5]
.sym 78176 command_data[4]
.sym 78178 command_data[6]
.sym 78179 command_data[7]
.sym 78180 command_data[0]
.sym 78189 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78190 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78191 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78192 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78193 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78194 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78195 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78196 fb0.0.1.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78197 address_reg[0]
.sym 78198 address_reg[1]
.sym 78200 address_reg[2]
.sym 78201 address_reg[3]
.sym 78202 address_reg[4]
.sym 78203 address_reg[5]
.sym 78204 address_reg[6]
.sym 78205 address_reg[7]
.sym 78208 CLK_FAST
.sym 78209 fb0.0.9.0_WCLKE
.sym 78210 command_data[0]
.sym 78211 command_data[1]
.sym 78212 command_data[2]
.sym 78213 command_data[3]
.sym 78214 command_data[4]
.sym 78215 command_data[5]
.sym 78216 command_data[6]
.sym 78217 command_data[7]
.sym 78218 $PACKER_VCC_NET
.sym 78228 fb0.0.9.0_WCLKE
.sym 78234 command_data[3]
.sym 78235 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78236 command_buf_w_ptr[4]
.sym 78237 command_buf_w_ptr[1]
.sym 78238 command_buf_w_ptr[5]
.sym 78239 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78241 command_buf_w_ptr[4]
.sym 78246 command_buf_w_ptr[5]
.sym 78258 data_tmp[6]
.sym 78259 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 78261 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 78262 command_buffer.0.0.0_RCLKE
.sym 78263 cnt1_SB_LUT4_O_7_I2[4]
.sym 78265 cnt1_SB_LUT4_O_7_I2[8]
.sym 78267 cnt1_SB_LUT4_O_7_I2[3]
.sym 78269 cnt1_SB_LUT4_O_7_I2[1]
.sym 78270 data_tmp[7]
.sym 78271 cnt1_SB_LUT4_O_7_I2[7]
.sym 78273 cnt1_SB_LUT4_O_7_I2[5]
.sym 78274 cnt1_SB_LUT4_O_7_I2[6]
.sym 78278 cnt1_SB_LUT4_O_7_I2[9]
.sym 78280 $PACKER_VCC_NET
.sym 78299 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 78300 cnt1_SB_LUT4_O_7_I2[1]
.sym 78302 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 78303 cnt1_SB_LUT4_O_7_I2[3]
.sym 78304 cnt1_SB_LUT4_O_7_I2[4]
.sym 78305 cnt1_SB_LUT4_O_7_I2[5]
.sym 78306 cnt1_SB_LUT4_O_7_I2[6]
.sym 78307 cnt1_SB_LUT4_O_7_I2[7]
.sym 78308 cnt1_SB_LUT4_O_7_I2[8]
.sym 78309 cnt1_SB_LUT4_O_7_I2[9]
.sym 78310 CLK_FAST
.sym 78311 command_buffer.0.0.0_RCLKE
.sym 78312 $PACKER_VCC_NET
.sym 78316 data_tmp[7]
.sym 78320 data_tmp[6]
.sym 78334 data_tmp[6]
.sym 78341 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 78357 $PACKER_VCC_NET
.sym 78358 command_buf_w_ptr[6]
.sym 78361 data_tmp[4]
.sym 78362 command_buf_w_ptr[7]
.sym 78363 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 78371 command_buf_w_ptr[9]
.sym 78373 command_buf_w_ptr[3]
.sym 78374 data_tmp[5]
.sym 78375 command_buf_w_ptr[1]
.sym 78377 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78379 command_buf_w_ptr[4]
.sym 78380 command_buffer.0.0.0_WCLKE[0]
.sym 78383 command_buf_w_ptr[8]
.sym 78384 command_buf_w_ptr[5]
.sym 78401 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 78402 command_buf_w_ptr[1]
.sym 78404 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78405 command_buf_w_ptr[3]
.sym 78406 command_buf_w_ptr[4]
.sym 78407 command_buf_w_ptr[5]
.sym 78408 command_buf_w_ptr[6]
.sym 78409 command_buf_w_ptr[7]
.sym 78410 command_buf_w_ptr[8]
.sym 78411 command_buf_w_ptr[9]
.sym 78412 CLK_CPU$SB_IO_IN_$glb_clk
.sym 78413 command_buffer.0.0.0_WCLKE[0]
.sym 78415 data_tmp[4]
.sym 78419 data_tmp[5]
.sym 78422 $PACKER_VCC_NET
.sym 78427 data_tmp[4]
.sym 78443 command_buf_w_ptr[4]
.sym 78444 command_buf_w_ptr[1]
.sym 78445 cnt1_SB_LUT4_O_7_I2[9]
.sym 78448 command_buf_w_ptr[5]
.sym 78450 cnt1_SB_LUT4_O_7_I2[1]
.sym 78455 cnt1_SB_LUT4_O_7_I2[3]
.sym 78456 cnt1_SB_LUT4_O_7_I2[8]
.sym 78457 cnt1_SB_LUT4_O_7_I2[1]
.sym 78458 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 78459 cnt1_SB_LUT4_O_7_I2[7]
.sym 78460 data_tmp[3]
.sym 78461 cnt1_SB_LUT4_O_7_I2[5]
.sym 78462 cnt1_SB_LUT4_O_7_I2[6]
.sym 78466 cnt1_SB_LUT4_O_7_I2[9]
.sym 78467 cnt1_SB_LUT4_O_7_I2[4]
.sym 78468 $PACKER_VCC_NET
.sym 78473 command_buffer.0.0.0_RCLKE
.sym 78476 data_tmp[2]
.sym 78479 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 78503 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 78504 cnt1_SB_LUT4_O_7_I2[1]
.sym 78506 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 78507 cnt1_SB_LUT4_O_7_I2[3]
.sym 78508 cnt1_SB_LUT4_O_7_I2[4]
.sym 78509 cnt1_SB_LUT4_O_7_I2[5]
.sym 78510 cnt1_SB_LUT4_O_7_I2[6]
.sym 78511 cnt1_SB_LUT4_O_7_I2[7]
.sym 78512 cnt1_SB_LUT4_O_7_I2[8]
.sym 78513 cnt1_SB_LUT4_O_7_I2[9]
.sym 78514 CLK_FAST
.sym 78515 command_buffer.0.0.0_RCLKE
.sym 78516 $PACKER_VCC_NET
.sym 78520 data_tmp[3]
.sym 78524 data_tmp[2]
.sym 78532 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 78535 cnt1_SB_LUT4_O_7_I2[4]
.sym 78541 command_buf_w_ptr[7]
.sym 78545 command[9]
.sym 78559 command_buf_w_ptr[9]
.sym 78566 command_buf_w_ptr[7]
.sym 78568 command_buffer.0.0.0_WCLKE[0]
.sym 78569 data_tmp[1]
.sym 78571 command_buf_w_ptr[8]
.sym 78573 command_buf_w_ptr[3]
.sym 78574 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 78577 $PACKER_VCC_NET
.sym 78578 data_tmp[0]
.sym 78581 command_buf_w_ptr[4]
.sym 78582 command_buf_w_ptr[1]
.sym 78585 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78586 command_buf_w_ptr[5]
.sym 78587 command_buf_w_ptr[6]
.sym 78605 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 78606 command_buf_w_ptr[1]
.sym 78608 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78609 command_buf_w_ptr[3]
.sym 78610 command_buf_w_ptr[4]
.sym 78611 command_buf_w_ptr[5]
.sym 78612 command_buf_w_ptr[6]
.sym 78613 command_buf_w_ptr[7]
.sym 78614 command_buf_w_ptr[8]
.sym 78615 command_buf_w_ptr[9]
.sym 78616 CLK_CPU$SB_IO_IN_$glb_clk
.sym 78617 command_buffer.0.0.0_WCLKE[0]
.sym 78619 data_tmp[0]
.sym 78623 data_tmp[1]
.sym 78626 $PACKER_VCC_NET
.sym 78637 data_tmp[1]
.sym 78644 command_buf_w_ptr[4]
.sym 78645 command_buf_w_ptr[1]
.sym 78651 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78654 command_buf_w_ptr[5]
.sym 78661 command_buffer.0.0.0_RCLKE
.sym 78663 cnt1_SB_LUT4_O_7_I2[7]
.sym 78666 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 78669 data_tmp[10]
.sym 78671 cnt1_SB_LUT4_O_7_I2[8]
.sym 78672 cnt1_SB_LUT4_O_7_I2[5]
.sym 78673 cnt1_SB_LUT4_O_7_I2[6]
.sym 78674 cnt1_SB_LUT4_O_7_I2[9]
.sym 78676 cnt1_SB_LUT4_O_7_I2[4]
.sym 78677 cnt1_SB_LUT4_O_7_I2[1]
.sym 78679 cnt1_SB_LUT4_O_7_I2[3]
.sym 78683 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 78688 $PACKER_VCC_NET
.sym 78707 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 78708 cnt1_SB_LUT4_O_7_I2[1]
.sym 78710 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 78711 cnt1_SB_LUT4_O_7_I2[3]
.sym 78712 cnt1_SB_LUT4_O_7_I2[4]
.sym 78713 cnt1_SB_LUT4_O_7_I2[5]
.sym 78714 cnt1_SB_LUT4_O_7_I2[6]
.sym 78715 cnt1_SB_LUT4_O_7_I2[7]
.sym 78716 cnt1_SB_LUT4_O_7_I2[8]
.sym 78717 cnt1_SB_LUT4_O_7_I2[9]
.sym 78718 CLK_FAST
.sym 78719 command_buffer.0.0.0_RCLKE
.sym 78720 $PACKER_VCC_NET
.sym 78728 data_tmp[10]
.sym 78735 data_tmp[10]
.sym 78762 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 78765 $PACKER_VCC_NET
.sym 78767 command_buf_w_ptr[3]
.sym 78770 command_buf_w_ptr[7]
.sym 78775 command_buf_w_ptr[6]
.sym 78778 command_buf_w_ptr[8]
.sym 78779 command_buf_w_ptr[9]
.sym 78780 data_tmp[9]
.sym 78782 command_buf_w_ptr[4]
.sym 78783 command_buf_w_ptr[1]
.sym 78788 command_buffer.0.0.0_WCLKE[0]
.sym 78789 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78791 data_tmp[8]
.sym 78792 command_buf_w_ptr[5]
.sym 78805 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 78806 command_buf_w_ptr[1]
.sym 78808 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 78809 command_buf_w_ptr[3]
.sym 78810 command_buf_w_ptr[4]
.sym 78811 command_buf_w_ptr[5]
.sym 78812 command_buf_w_ptr[6]
.sym 78813 command_buf_w_ptr[7]
.sym 78814 command_buf_w_ptr[8]
.sym 78815 command_buf_w_ptr[9]
.sym 78816 CLK_CPU$SB_IO_IN_$glb_clk
.sym 78817 command_buffer.0.0.0_WCLKE[0]
.sym 78819 data_tmp[8]
.sym 78823 data_tmp[9]
.sym 78826 $PACKER_VCC_NET
.sym 78853 data_tmp[8]
.sym 78955 red[1]$SB_IO_OUT
.sym 82732 red[1]$SB_IO_OUT
.sym 82750 red[1]$SB_IO_OUT
.sym 82927 red[0]$SB_IO_OUT
.sym 86563 red[0]$SB_IO_OUT
.sym 86581 red[0]$SB_IO_OUT
.sym 104324 locked
.sym 104610 HSYNC_SB_LUT4_O_I0[0]
.sym 104615 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 104619 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104622 $PACKER_VCC_NET
.sym 104623 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 104627 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104630 $PACKER_VCC_NET
.sym 104631 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104636 $nextpnr_ICESTORM_LC_24$I3
.sym 104642 HSYNC_SB_LUT4_O_I0[0]
.sym 104646 $PACKER_VCC_NET
.sym 104647 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 104650 $PACKER_VCC_NET
.sym 104651 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104654 $PACKER_VCC_NET
.sym 104655 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 104659 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104662 $PACKER_VCC_NET
.sym 104663 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104665 HSYNC_SB_LUT4_O_I0[5]
.sym 104666 HSYNC_SB_LUT4_O_I1[1]
.sym 104667 HSYNC_SB_LUT4_O_I1[2]
.sym 104668 HSYNC_SB_LUT4_O_I1[3]
.sym 104672 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104676 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104681 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104682 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104683 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104684 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 104685 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104686 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 104687 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104688 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105538 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105542 $PACKER_VCC_NET
.sym 105543 ram_add_SB_LUT4_O_4_I1[0]
.sym 105547 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 105550 $PACKER_VCC_NET
.sym 105551 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105554 $PACKER_VCC_NET
.sym 105555 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 105558 $PACKER_VCC_NET
.sym 105559 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 105562 $PACKER_VCC_NET
.sym 105563 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 105567 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 105569 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 105570 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105571 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105572 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105602 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 105607 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105610 $PACKER_VCC_NET
.sym 105611 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105613 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 105614 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105615 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 105616 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 105620 XPOS[4]
.sym 105621 XPOS[7]
.sym 105622 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105623 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 105624 XPOS[4]
.sym 105632 XPOS[7]
.sym 105638 XPOS[4]
.sym 105639 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105640 XPOS[7]
.sym 105648 XPOS[9]
.sym 105651 XPOS[8]
.sym 105652 XPOS[9]
.sym 105660 XPOS[8]
.sym 105661 XPOS[7]
.sym 105662 XPOS[4]
.sym 105663 XPOS[9]
.sym 105664 XPOS[8]
.sym 105689 YPOS[4]
.sym 105690 YPOS[2]
.sym 105691 YPOS[5]
.sym 105692 YPOS[3]
.sym 105694 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105695 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105696 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105698 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105702 $PACKER_VCC_NET
.sym 105703 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 105706 $PACKER_VCC_NET
.sym 105707 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 105710 $PACKER_VCC_NET
.sym 105711 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 105715 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 105717 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105718 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105719 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105720 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105724 YPOS[8]
.sym 105726 YPOS[5]
.sym 105727 YPOS[2]
.sym 105728 YPOS[3]
.sym 105734 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105735 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105736 YPOS[4]
.sym 105761 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 105767 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 105768 DE
.sym 105770 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 105771 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 105772 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105773 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 105818 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 105819 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105820 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 105841 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 105851 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105852 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105855 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 105856 DE
.sym 106498 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 106503 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106506 $PACKER_VCC_NET
.sym 106507 ram_add_SB_LUT4_O_4_I1[0]
.sym 106511 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 106514 $PACKER_VCC_NET
.sym 106515 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106518 $PACKER_VCC_NET
.sym 106519 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 106522 $PACKER_VCC_NET
.sym 106523 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 106526 $PACKER_VCC_NET
.sym 106527 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 106531 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 106536 $nextpnr_ICESTORM_LC_1$I3
.sym 106544 YPOS[2]
.sym 106548 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106556 YPOS[4]
.sym 106560 YPOS[3]
.sym 106562 XPOS[0]
.sym 106567 XPOS[1]
.sym 106571 XPOS[2]
.sym 106572 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 106575 XPOS[3]
.sym 106576 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 106579 XPOS[4]
.sym 106580 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 106583 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106584 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 106587 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106588 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 106591 XPOS[7]
.sym 106592 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 106595 XPOS[8]
.sym 106596 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 106599 XPOS[9]
.sym 106600 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 106601 XPOS[0]
.sym 106602 XPOS[1]
.sym 106603 XPOS[2]
.sym 106604 XPOS[3]
.sym 106605 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106606 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106607 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 106608 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 106615 XPOS[1]
.sym 106616 XPOS[0]
.sym 106620 XPOS[0]
.sym 106628 YPOS[6]
.sym 106652 YPOS[7]
.sym 106656 YPOS[5]
.sym 106658 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106663 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106667 YPOS[2]
.sym 106668 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106671 YPOS[3]
.sym 106672 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 106675 YPOS[4]
.sym 106676 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 106679 YPOS[5]
.sym 106680 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 106683 YPOS[6]
.sym 106684 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 106687 YPOS[7]
.sym 106688 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 106691 YPOS[8]
.sym 106692 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 106695 YPOS[9]
.sym 106696 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 106697 YPOS[9]
.sym 106698 YPOS[7]
.sym 106699 YPOS[8]
.sym 106700 YPOS[6]
.sym 106701 ram_add_SB_LUT4_O_7_I1[0]
.sym 106707 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106708 DE
.sym 106712 YPOS[9]
.sym 106715 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106716 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106719 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 106720 DE_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106721 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106725 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106729 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106733 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106738 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 106739 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 106740 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106742 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106743 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 106744 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106746 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106747 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 106748 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106750 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106751 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 106752 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106755 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106756 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 106759 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 106760 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106762 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106763 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 106764 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106767 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 106768 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106771 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 106772 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 106773 ram_add_SB_LUT4_O_7_I1[9]
.sym 106774 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 106775 this_line_addr[12]
.sym 106776 DE
.sym 106779 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 106780 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106783 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106784 DE
.sym 106786 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 106787 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106788 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 106790 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 106791 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 106792 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106795 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 106796 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 106799 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106800 DE
.sym 106802 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106803 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 106804 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 106806 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106807 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 106808 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106810 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 106811 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106812 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106813 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106817 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106821 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 106822 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 106823 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 106824 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106827 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 106828 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106831 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 106832 fb0.0.0.0_RDATA[260]
.sym 106835 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 106836 fb0.0.0.0_RDATA[324]
.sym 106837 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 106838 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106839 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106840 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106842 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106843 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 106844 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106845 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106855 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 106856 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 106857 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 106858 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 106859 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 106860 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 106861 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 106862 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 106863 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106864 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[3]
.sym 106865 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106869 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 106870 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106871 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 106872 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106873 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106879 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 106880 DE
.sym 106897 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 106898 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 106899 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 106900 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 106903 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106904 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106922 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 106923 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 106924 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107490 ram_add_SB_LUT4_O_7_I1[0]
.sym 107495 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 107499 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107503 ram_add_SB_LUT4_O_4_I1[0]
.sym 107507 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 107510 $PACKER_VCC_NET
.sym 107511 DE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107514 $PACKER_VCC_NET
.sym 107515 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 107518 $PACKER_VCC_NET
.sym 107519 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 107522 $PACKER_VCC_NET
.sym 107523 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 107527 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 107530 $PACKER_VCC_NET
.sym 107532 $nextpnr_ICESTORM_LC_4$I3
.sym 107533 DE
.sym 107534 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 107535 YPOS[3]
.sym 107536 $nextpnr_ICESTORM_LC_4$COUT
.sym 107552 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107554 XPOS[1]
.sym 107559 XPOS[2]
.sym 107563 XPOS[3]
.sym 107564 char_SB_LUT4_O_I3[2]
.sym 107567 XPOS[4]
.sym 107568 char_SB_LUT4_O_I3[3]
.sym 107571 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107572 char_SB_LUT4_O_I3[4]
.sym 107575 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107576 char_SB_LUT4_O_I3[5]
.sym 107579 XPOS[7]
.sym 107580 char_SB_LUT4_O_I3[6]
.sym 107583 XPOS[8]
.sym 107584 char_SB_LUT4_O_I3[7]
.sym 107587 XPOS[9]
.sym 107588 char_SB_LUT4_O_I3[8]
.sym 107589 DE_SB_LUT4_O_I2[0]
.sym 107590 DE_SB_LUT4_O_I2[1]
.sym 107591 char[1]
.sym 107592 address_reg[1]
.sym 107595 DE
.sym 107596 char[0]
.sym 107598 DE_SB_LUT4_O_I2[0]
.sym 107599 DE_SB_LUT4_O_I2[1]
.sym 107600 char[3]
.sym 107601 DE_SB_LUT4_O_I2[0]
.sym 107602 DE_SB_LUT4_O_I2[1]
.sym 107603 char[0]
.sym 107604 address_reg[0]
.sym 107607 YPOS[4]
.sym 107608 YPOS[3]
.sym 107611 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107612 DE
.sym 107615 DE
.sym 107616 char[1]
.sym 107617 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 107618 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 107619 ram_add[3]
.sym 107620 address_reg[3]
.sym 107625 address_reg[8]
.sym 107626 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 107627 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 107628 address_reg[9]
.sym 107633 address_reg[8]
.sym 107634 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 107635 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 107636 address_reg[9]
.sym 107653 fb0.0.0.0_RDATA[320]
.sym 107654 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 107655 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 107656 fb0.0.0.0_RDATA[256]
.sym 107657 fb0.0.0.0_RDATA[355]
.sym 107658 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107659 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 107660 fb0.0.0.0_RDATA[323]
.sym 107661 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107662 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107663 YPOS[4]
.sym 107664 YPOS[6]
.sym 107667 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107668 DE
.sym 107671 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107672 DE
.sym 107675 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107676 DE
.sym 107677 YPOS[7]
.sym 107678 YPOS[8]
.sym 107679 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107680 YPOS[9]
.sym 107681 ram_add_SB_LUT4_O_7_I1[9]
.sym 107682 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 107683 this_line_addr[9]
.sym 107684 DE
.sym 107685 ram_add_SB_LUT4_O_7_I1[9]
.sym 107686 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 107687 this_line_addr[8]
.sym 107688 DE
.sym 107689 fb0.0.0.0_RDATA[115]
.sym 107690 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107691 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 107692 fb0.0.0.0_RDATA[99]
.sym 107693 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 107694 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 107695 DE
.sym 107696 this_line_addr[12]
.sym 107697 fb0.0.0.0_RDATA[325]
.sym 107698 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 107699 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 107700 fb0.0.0.0_RDATA[85]
.sym 107701 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107707 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107708 DE
.sym 107709 fb0.0.0.0_RDATA[322]
.sym 107710 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 107711 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 107712 fb0.0.0.0_RDATA[130]
.sym 107714 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 107715 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107716 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 107719 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107720 DE
.sym 107721 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107725 ram_add_SB_LUT4_O_7_I1[9]
.sym 107726 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 107727 this_line_addr[11]
.sym 107728 DE
.sym 107731 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107732 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107735 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 107736 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107737 ram_add_SB_LUT4_O_7_I1[9]
.sym 107738 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 107739 this_line_addr[10]
.sym 107740 DE
.sym 107741 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107745 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 107746 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107747 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 107748 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 107749 address_reg[9]
.sym 107750 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 107751 address_reg[8]
.sym 107752 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 107755 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107756 DE
.sym 107759 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107760 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107762 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[0]
.sym 107763 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 107764 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 107765 fb0.0.0.0_RDATA[354]
.sym 107766 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107767 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 107768 fb0.0.0.0_RDATA[338]
.sym 107769 fb0.0.0.0_RDATA[353]
.sym 107770 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107771 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 107772 fb0.0.0.0_RDATA[337]
.sym 107773 fb0.0.0.0_RDATA[306]
.sym 107774 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107775 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 107776 fb0.0.0.0_RDATA[258]
.sym 107777 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107778 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107779 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107780 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107783 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 107784 fb0.0.0.0_RDATA[259]
.sym 107785 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107789 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 107790 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 107791 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 107792 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 107795 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 107796 fb0.0.0.0_RDATA[340]
.sym 107797 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107798 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 107799 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107800 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107801 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 107802 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 107803 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 107804 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 107805 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107809 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 107810 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 107811 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 107812 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 107815 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107816 DE
.sym 107817 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107818 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 107819 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 107820 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 107821 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 107822 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 107823 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 107824 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 107825 fb0.0.0.0_RDATA[308]
.sym 107826 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107827 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 107828 fb0.0.0.0_RDATA[292]
.sym 107829 fb0.0.0.0_RDATA[321]
.sym 107830 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 107831 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 107832 fb0.0.0.0_RDATA[49]
.sym 107833 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 107834 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107835 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107836 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107837 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 107838 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107839 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 107840 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107842 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 107843 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 107844 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 107845 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107849 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 107850 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 107851 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 107852 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 107853 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 107854 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 107855 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 107856 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 107857 fb0.0.0.0_RDATA[257]
.sym 107858 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 107859 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107860 fb0.0.0.0_RDATA[145]
.sym 107863 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107864 DE
.sym 107865 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107866 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107867 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 107868 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 107869 fb0.0.0.0_RDATA[289]
.sym 107870 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 107871 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 107872 fb0.0.0.0_RDATA[97]
.sym 107875 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107876 fb0.0.0.0_RDATA[310]
.sym 107882 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 107883 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107884 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 107885 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107889 fb0.0.0.0_RDATA[305]
.sym 107890 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107891 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 107892 fb0.0.0.0_RDATA[241]
.sym 107893 fb0.0.0.0_RDATA[243]
.sym 107894 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 107895 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 107896 fb0.0.0.0_RDATA[211]
.sym 107899 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107900 fb0.0.0.0_RDATA[275]
.sym 107902 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 107903 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107904 fb0.0.23.0_RCLKE_SB_LUT4_O_I0[1]
.sym 107907 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107908 DE
.sym 107915 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 107916 fb0.0.0.0_RDATA[291]
.sym 107917 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107918 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 107919 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107920 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107921 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107925 fb0.0.0.0_RDATA[273]
.sym 107926 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107927 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 107928 fb0.0.0.0_RDATA[193]
.sym 107935 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107936 DE
.sym 107937 fb0.0.0.0_RDATA[290]
.sym 107938 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 107939 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107940 fb0.0.0.0_RDATA[274]
.sym 107943 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107944 fb0.0.0.0_RDATA[278]
.sym 107945 fb0.0.0.0_RDATA[288]
.sym 107946 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 107947 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107948 fb0.0.0.0_RDATA[272]
.sym 108198 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108199 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108200 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108210 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108211 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108212 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108224 CLK_PIX
.sym 108290 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108291 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108292 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108294 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108295 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108296 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108338 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108339 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108340 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108350 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108351 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108352 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108390 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108391 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108392 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108414 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108415 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108416 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108422 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108423 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108424 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108450 YPOS[3]
.sym 108455 YPOS[4]
.sym 108459 YPOS[5]
.sym 108460 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[2]
.sym 108461 DE
.sym 108463 YPOS[6]
.sym 108464 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[3]
.sym 108465 DE
.sym 108467 YPOS[7]
.sym 108468 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[4]
.sym 108471 YPOS[8]
.sym 108472 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[5]
.sym 108473 DE
.sym 108475 YPOS[9]
.sym 108476 ram_add_SB_LUT4_O_4_I1_SB_LUT4_O_I3[6]
.sym 108478 $PACKER_VCC_NET
.sym 108480 $nextpnr_ICESTORM_LC_12$I3
.sym 108482 DE
.sym 108483 ram_add_SB_LUT4_O_4_I1[5]
.sym 108484 $nextpnr_ICESTORM_LC_12$COUT
.sym 108486 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108487 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108488 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108489 ram_add_SB_LUT4_O_4_I1[5]
.sym 108490 YPOS[8]
.sym 108491 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 108492 DE
.sym 108495 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 108496 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108499 DE_SB_LUT4_O_I2[0]
.sym 108500 DE_SB_LUT4_O_I2[1]
.sym 108501 YPOS[8]
.sym 108502 ram_add_SB_LUT4_O_4_I1[5]
.sym 108503 ram_add_SB_LUT4_O_4_I1[7]
.sym 108504 DE
.sym 108505 YPOS[8]
.sym 108506 ram_add_SB_LUT4_O_4_I1[5]
.sym 108507 DE
.sym 108508 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 108511 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108512 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I2[2]
.sym 108514 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 108515 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108518 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[4]
.sym 108519 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108520 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[4]
.sym 108522 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[5]
.sym 108523 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[4]
.sym 108524 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[5]
.sym 108526 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[6]
.sym 108527 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[5]
.sym 108528 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[6]
.sym 108530 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[7]
.sym 108531 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[6]
.sym 108532 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[7]
.sym 108534 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 108535 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[7]
.sym 108536 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O_SB_LUT4_O_I3[8]
.sym 108537 YPOS[5]
.sym 108538 ram_add_SB_LUT4_O_4_I1[2]
.sym 108539 DE_SB_LUT4_O_I2[0]
.sym 108540 DE_SB_LUT4_O_I2[1]
.sym 108542 ram_add_SB_LUT4_O_4_I1[1]
.sym 108543 YPOS[4]
.sym 108544 DE
.sym 108547 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 108548 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 108550 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.sym 108551 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108553 ram_add_SB_LUT4_O_7_I1[9]
.sym 108554 ram_add_SB_LUT4_O_4_I1[1]
.sym 108555 this_line_addr[5]
.sym 108556 DE
.sym 108559 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 108560 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 108563 DE
.sym 108564 YPOS[3]
.sym 108566 char[4]
.sym 108567 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 108573 address_reg[9]
.sym 108574 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108575 address_reg[8]
.sym 108576 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108578 char[4]
.sym 108579 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 108582 char[5]
.sym 108583 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 108584 this_line_addr_SB_LUT4_O_I3[1]
.sym 108586 char[6]
.sym 108587 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 108588 this_line_addr_SB_LUT4_O_I3[2]
.sym 108591 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 108592 this_line_addr_SB_LUT4_O_I3[3]
.sym 108595 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[4]
.sym 108596 this_line_addr_SB_LUT4_O_I3[4]
.sym 108599 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[5]
.sym 108600 this_line_addr_SB_LUT4_O_I3[5]
.sym 108603 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[6]
.sym 108604 this_line_addr_SB_LUT4_O_I3[6]
.sym 108607 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[7]
.sym 108608 this_line_addr_SB_LUT4_O_I3[7]
.sym 108611 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[8]
.sym 108612 this_line_addr_SB_LUT4_O_I3[8]
.sym 108613 fb0.0.0.0_RDATA[261]
.sym 108614 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 108615 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 108616 fb0.0.0.0_RDATA[181]
.sym 108619 DE
.sym 108620 char[2]
.sym 108621 YPOS[3]
.sym 108622 ram_add_SB_LUT4_O_7_I1[9]
.sym 108623 this_line_addr[4]
.sym 108624 DE
.sym 108625 fb0.0.0.0_RDATA[358]
.sym 108626 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108627 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108628 fb0.0.0.0_RDATA[6]
.sym 108629 ram_add_SB_LUT4_O_7_I1[9]
.sym 108630 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I3_2_O[3]
.sym 108631 this_line_addr[7]
.sym 108632 DE
.sym 108635 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108636 fb0.0.0.0_RDATA[113]
.sym 108641 fb0.0.0.0_RDATA[117]
.sym 108642 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108643 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 108644 fb0.0.0.0_RDATA[101]
.sym 108645 fb0.0.0.0_RDATA[96]
.sym 108646 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 108647 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 108648 fb0.0.0.0_RDATA[80]
.sym 108649 address_reg[8]
.sym 108650 address_reg[5]
.sym 108651 ram_add[5]
.sym 108652 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108653 fb0.0.0.0_RDATA[84]
.sym 108654 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 108655 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108656 fb0.0.0.0_RDATA[68]
.sym 108657 fb0.0.0.0_RDATA[98]
.sym 108658 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 108659 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 108660 fb0.0.0.0_RDATA[82]
.sym 108661 fb0.0.0.0_RDATA[67]
.sym 108662 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108663 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108664 fb0.0.0.0_RDATA[3]
.sym 108665 fb0.0.0.0_RDATA[86]
.sym 108666 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 108667 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108668 fb0.0.0.0_RDATA[70]
.sym 108669 fb0.0.0.0_RDATA[69]
.sym 108670 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108671 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108672 fb0.0.0.0_RDATA[5]
.sym 108673 fb0.0.0.0_RDATA[81]
.sym 108674 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 108675 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108676 fb0.0.0.0_RDATA[33]
.sym 108678 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 108679 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 108680 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 108681 address_reg[8]
.sym 108682 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108683 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108684 address_reg[9]
.sym 108685 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108689 address_reg[9]
.sym 108690 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108691 address_reg[8]
.sym 108692 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108693 fb0.0.0.0_RDATA[102]
.sym 108694 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 108695 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108696 fb0.0.0.0_RDATA[38]
.sym 108699 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 108700 fb0.0.0.0_RDATA[262]
.sym 108701 address_reg[8]
.sym 108702 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108703 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108704 address_reg[9]
.sym 108705 fb0.0.0.0_RDATA[307]
.sym 108706 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108707 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 108708 fb0.0.0.0_RDATA[19]
.sym 108709 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108710 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 108711 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108712 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108713 fb0.0.0.0_RDATA[357]
.sym 108714 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108715 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 108716 fb0.0.0.0_RDATA[341]
.sym 108717 fb0.0.0.0_RDATA[336]
.sym 108718 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 108719 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108720 fb0.0.0.0_RDATA[304]
.sym 108721 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 108722 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 108723 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 108724 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 108725 address_reg[9]
.sym 108726 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108727 address_reg[8]
.sym 108728 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108729 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108730 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 108731 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108732 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108733 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 108734 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108735 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 108736 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 108737 address_reg[8]
.sym 108738 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108739 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108740 address_reg[9]
.sym 108741 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 108742 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 108743 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 108744 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 108745 fb0.0.0.0_RDATA[118]
.sym 108746 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108747 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108748 fb0.0.0.0_RDATA[54]
.sym 108749 fb0.0.0.0_RDATA[195]
.sym 108750 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108751 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 108752 fb0.0.0.0_RDATA[131]
.sym 108755 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108756 DE
.sym 108757 address_reg[8]
.sym 108758 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108759 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108760 address_reg[9]
.sym 108766 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 108767 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 108768 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 108770 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 108771 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108772 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 108773 fb0.0.0.0_RDATA[244]
.sym 108774 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 108775 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108776 fb0.0.0.0_RDATA[36]
.sym 108777 fb0.0.0.0_RDATA[162]
.sym 108778 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 108779 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108780 fb0.0.0.0_RDATA[66]
.sym 108793 fb0.0.0.0_RDATA[224]
.sym 108794 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 108795 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108796 fb0.0.0.0_RDATA[32]
.sym 108797 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 108798 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 108799 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 108800 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 108801 fb0.0.0.0_RDATA[165]
.sym 108802 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 108803 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 108804 fb0.0.0.0_RDATA[133]
.sym 108805 fb0.0.0.0_RDATA[277]
.sym 108806 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108807 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 108808 fb0.0.0.0_RDATA[229]
.sym 108809 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]
.sym 108810 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]
.sym 108811 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]
.sym 108812 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]
.sym 108817 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 108818 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 108819 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 108820 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 108821 fb0.0.0.0_RDATA[197]
.sym 108822 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108823 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108824 fb0.0.0.0_RDATA[53]
.sym 108831 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108832 DE
.sym 108837 address_reg[8]
.sym 108838 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 108839 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108840 address_reg[9]
.sym 108851 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108852 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108853 address_reg[8]
.sym 108854 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 108855 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108856 address_reg[9]
.sym 108857 fb0.0.0.0_RDATA[246]
.sym 108858 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 108859 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 108860 fb0.0.0.0_RDATA[166]
.sym 108861 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108867 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108868 DE
.sym 108871 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108872 fb0.0.0.0_RDATA[196]
.sym 108879 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108880 fb0.0.0.0_RDATA[194]
.sym 108893 fb0.0.0.0_RDATA[245]
.sym 108894 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 108895 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108896 fb0.0.0.0_RDATA[149]
.sym 108898 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108899 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108900 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108926 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 108927 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108928 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 108965 address_reg[9]
.sym 108966 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108967 address_reg[8]
.sym 108968 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108969 address_reg[9]
.sym 108970 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108971 address_reg[8]
.sym 108972 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 108997 address_reg[8]
.sym 108998 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108999 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 109000 address_reg[9]
.sym 109001 address_reg[8]
.sym 109002 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 109003 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 109004 address_reg[9]
.sym 109082 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 109083 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 109084 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 109086 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 109087 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 109088 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 109439 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109440 DE
.sym 109447 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 109448 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 109451 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 109452 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]
.sym 109459 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 109460 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 109471 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0]
.sym 109472 ram_add_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 109474 address_reg[0]
.sym 109475 increment[0]
.sym 109478 address_reg[1]
.sym 109479 increment[1]
.sym 109480 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 109482 address_reg[2]
.sym 109483 increment[2]
.sym 109484 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 109486 address_reg[3]
.sym 109487 increment[3]
.sym 109488 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 109490 address_reg[4]
.sym 109491 increment[4]
.sym 109492 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 109494 address_reg[5]
.sym 109495 increment[5]
.sym 109496 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 109498 address_reg[6]
.sym 109499 increment[6]
.sym 109500 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 109502 address_reg[7]
.sym 109503 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 109504 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 109506 address_reg[8]
.sym 109508 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 109510 address_reg[9]
.sym 109512 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 109514 address_reg[10]
.sym 109516 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 109518 address_reg[11]
.sym 109520 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 109522 address_reg[12]
.sym 109524 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 109526 $PACKER_VCC_NET
.sym 109527 address_reg[13]
.sym 109528 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 109542 fb0_char_SB_LUT4_O_1_I3[0]
.sym 109543 fb0_char_SB_LUT4_O_5_I3[1]
.sym 109544 fb0_char_SB_LUT4_O_5_I3[2]
.sym 109547 address_reg[11]
.sym 109548 address_reg[10]
.sym 109550 fb0_char_SB_LUT4_O_1_I3[0]
.sym 109551 fb0_char_SB_LUT4_O_1_I3[1]
.sym 109552 fb0_char_SB_LUT4_O_1_I3[2]
.sym 109553 ram_add_SB_LUT4_O_5_I3[1]
.sym 109554 DE
.sym 109555 ram_add_SB_LUT4_O_5_I3[2]
.sym 109556 address_reg[6]
.sym 109558 fb0_char_SB_LUT4_O_1_I3[0]
.sym 109559 fb0_char_SB_LUT4_O_4_I3[1]
.sym 109560 fb0_char_SB_LUT4_O_4_I3[2]
.sym 109562 fb0_char_SB_LUT4_O_1_I3[0]
.sym 109563 fb0_char_SB_LUT4_O_3_I3[1]
.sym 109564 fb0_char_SB_LUT4_O_3_I3[2]
.sym 109566 DE
.sym 109567 ram_add_SB_LUT4_O_5_I3[1]
.sym 109568 ram_add_SB_LUT4_O_5_I3[2]
.sym 109569 fb0_char_SB_LUT4_O_2_I2[0]
.sym 109570 fb0_char_SB_LUT4_O_1_I3[0]
.sym 109571 fb0_char_SB_LUT4_O_2_I2[2]
.sym 109572 fb0_char_SB_LUT4_O_2_I2[3]
.sym 109573 fb0.0.0.0_RDATA[112]
.sym 109574 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109575 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109576 fb0.0.0.0_RDATA[0]
.sym 109577 DE
.sym 109578 char[2]
.sym 109579 address_reg[2]
.sym 109580 show_cursor_SB_LUT4_I3_O[3]
.sym 109581 address_reg[7]
.sym 109582 ram_add[7]
.sym 109583 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 109584 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 109585 fb0.0.0.0_RDATA[180]
.sym 109586 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 109587 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109588 fb0.0.0.0_RDATA[116]
.sym 109591 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 109592 fb0.0.0.0_RDATA[178]
.sym 109593 address_reg[9]
.sym 109594 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109595 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 109596 show_cursor_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 109601 address_reg[10]
.sym 109602 address_reg[4]
.sym 109603 ram_add[4]
.sym 109604 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[0]
.sym 109607 address_reg[13]
.sym 109608 show_cursor
.sym 109609 fb0.0.0.0_RDATA[132]
.sym 109610 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 109611 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109612 fb0.0.0.0_RDATA[4]
.sym 109613 fb0_char_SB_LUT4_O_I1[0]
.sym 109614 fb0_char_SB_LUT4_O_1_I3[0]
.sym 109615 fb0_char_SB_LUT4_O_I1[2]
.sym 109616 fb0_char_SB_LUT4_O_I1[3]
.sym 109617 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[0]
.sym 109618 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[1]
.sym 109619 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 109620 ram_add_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 109621 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 109622 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 109623 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 109624 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 109625 fb0_char_SB_LUT4_O_I2[0]
.sym 109626 fb0_char_SB_LUT4_O_1_I3[0]
.sym 109627 fb0_char_SB_LUT4_O_I2[2]
.sym 109628 fb0_char_SB_LUT4_O_I2[3]
.sym 109629 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 109630 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109631 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109632 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109637 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 109638 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 109639 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 109640 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 109648 show_cursor
.sym 109649 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109650 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109651 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109652 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109653 address_reg[11]
.sym 109654 address_reg[12]
.sym 109655 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[2]
.sym 109656 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_1_O[1]
.sym 109657 fb0.0.0.0_RDATA[65]
.sym 109658 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109659 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109660 fb0.0.0.0_RDATA[17]
.sym 109671 address_reg[12]
.sym 109672 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 109673 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109674 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109675 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 109676 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 109685 fb0.0.0.0_RDATA[37]
.sym 109686 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109687 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109688 fb0.0.0.0_RDATA[21]
.sym 109689 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109690 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109691 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109692 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109695 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 109696 address_reg[12]
.sym 109701 char_write
.sym 109709 fb0.0.0.0_RDATA[176]
.sym 109710 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 109711 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109712 fb0.0.0.0_RDATA[160]
.sym 109719 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109720 fb0.0.0.0_RDATA[2]
.sym 109721 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 109722 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109723 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109724 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109725 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 109726 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 109727 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 109728 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 109729 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 109730 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 109731 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109732 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 109733 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109734 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109735 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 109736 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 109737 fb0.0.0.0_RDATA[50]
.sym 109738 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109739 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109740 fb0.0.0.0_RDATA[34]
.sym 109741 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 109742 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109743 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 109744 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 109745 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109746 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109747 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 109748 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109749 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 109750 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109751 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109752 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109753 fb0.0.0.0_RDATA[240]
.sym 109754 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 109755 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109756 fb0.0.0.0_RDATA[16]
.sym 109759 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109760 fb0.0.0.0_RDATA[51]
.sym 109789 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 109790 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109791 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 109792 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 109795 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109796 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109801 fb0.0.0.0_RDATA[214]
.sym 109802 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 109803 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 109804 fb0.0.0.0_RDATA[198]
.sym 109805 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109813 fb0.0.0.0_RDATA[208]
.sym 109814 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 109815 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 109816 fb0.0.0.0_RDATA[192]
.sym 109821 fb0.0.0.0_RDATA[164]
.sym 109822 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109823 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109824 fb0.0.0.0_RDATA[148]
.sym 109825 fb0.0.0.0_RDATA[242]
.sym 109826 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 109827 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109828 fb0.0.0.0_RDATA[146]
.sym 110144 VSYNC_SB_LUT4_O_I3
.sym 110346 bgcolor[1]
.sym 110347 fgcolor[1]
.sym 110348 cur_px
.sym 110362 bgcolor[0]
.sym 110363 fgcolor[0]
.sym 110364 cur_px
.sym 110369 command_data[1]
.sym 110385 command_data[0]
.sym 110402 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 110406 $PACKER_VCC_NET
.sym 110407 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 110411 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 110415 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 110418 $PACKER_VCC_NET
.sym 110419 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 110423 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 110426 $PACKER_VCC_NET
.sym 110427 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 110431 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 110434 $PACKER_VCC_NET
.sym 110435 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 110438 $PACKER_VCC_NET
.sym 110439 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 110442 $PACKER_VCC_NET
.sym 110443 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 110447 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 110450 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 110451 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 110452 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 110456 address_reg[3]
.sym 110460 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 110464 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 110469 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 110470 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 110471 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110472 address_reg[13]
.sym 110473 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 110474 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 110475 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110476 address_reg[13]
.sym 110477 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110478 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110479 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110480 address_reg[13]
.sym 110481 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 110482 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110483 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110484 address_reg[13]
.sym 110489 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 110490 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 110491 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110492 address_reg[13]
.sym 110493 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 110494 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110495 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110496 address_reg[13]
.sym 110498 increment[0]
.sym 110499 address_reg[0]
.sym 110502 increment[1]
.sym 110503 address_reg[1]
.sym 110504 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110506 increment[2]
.sym 110507 address_reg[2]
.sym 110508 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110510 increment[3]
.sym 110511 address_reg[3]
.sym 110512 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 110514 increment[4]
.sym 110515 address_reg[4]
.sym 110516 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 110518 increment[5]
.sym 110519 address_reg[5]
.sym 110520 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 110522 increment[6]
.sym 110523 address_reg[6]
.sym 110524 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 110526 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 110527 address_reg[7]
.sym 110528 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 110531 address_reg[8]
.sym 110532 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 110535 address_reg[9]
.sym 110536 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 110539 address_reg[10]
.sym 110540 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110543 address_reg[11]
.sym 110544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 110547 address_reg[12]
.sym 110548 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 110549 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 110550 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110551 address_reg[13]
.sym 110552 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 110561 fb0.0.0.0_RDATA[230]
.sym 110562 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 110563 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 110564 fb0.0.0.0_RDATA[134]
.sym 110565 fb0.0.0.0_RDATA[177]
.sym 110566 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 110567 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 110568 fb0.0.0.0_RDATA[129]
.sym 110569 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[11]
.sym 110570 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 110571 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110572 address_reg[13]
.sym 110573 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[12]
.sym 110574 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 110575 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110576 address_reg[13]
.sym 110577 fb0.0.0.0_RDATA[227]
.sym 110578 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 110579 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 110580 fb0.0.0.0_RDATA[179]
.sym 110584 address_reg[12]
.sym 110588 address_reg[10]
.sym 110589 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 110590 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 110591 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 110592 address_reg[13]
.sym 110594 cursor_counter[0]
.sym 110599 cursor_counter[1]
.sym 110600 cursor_counter[0]
.sym 110603 cursor_counter[2]
.sym 110604 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 110607 cursor_counter[3]
.sym 110608 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 110611 cursor_counter[4]
.sym 110612 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 110615 cursor_counter[5]
.sym 110616 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 110619 cursor_counter[6]
.sym 110620 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 110623 cursor_counter[7]
.sym 110624 cursor_counter_SB_DFFNSR_Q_D_SB_LUT4_O_I3[7]
.sym 110626 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[0]
.sym 110627 cursor_stopped_SB_LUT4_I1_O_SB_DFF_D_Q[1]
.sym 110628 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 110629 cursor_counter[0]
.sym 110630 cursor_counter[1]
.sym 110631 cursor_counter[2]
.sym 110632 cursor_counter[3]
.sym 110636 cursor_counter[0]
.sym 110637 cursor_counter[4]
.sym 110638 cursor_counter[5]
.sym 110639 cursor_counter[6]
.sym 110640 cursor_counter[7]
.sym 110648 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 110657 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 110658 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 110659 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 110660 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 110662 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 110663 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 110664 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 110674 cursor_stopped
.sym 110675 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 110676 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 110677 fb0.0.0.0_RDATA[144]
.sym 110678 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 110679 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 110680 fb0.0.0.0_RDATA[128]
.sym 110681 fb0.0.0.0_RDATA[226]
.sym 110682 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 110683 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 110684 fb0.0.0.0_RDATA[210]
.sym 110721 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 110722 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 110723 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110724 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 110727 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 110728 fb0.0.0.0_RDATA[213]
.sym 110749 fb0.0.0.0_RDATA[225]
.sym 110750 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 110751 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 110752 fb0.0.0.0_RDATA[209]
.sym 110771 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 110772 fb0.0.0.0_RDATA[212]
.sym 110775 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110776 DE
.sym 110786 save_data[0]
.sym 110791 save_data[1]
.sym 110792 save_data[0]
.sym 110795 save_data[2]
.sym 110796 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 110799 save_data[3]
.sym 110800 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 110801 save_data[0]
.sym 110802 save_data[1]
.sym 110803 save_data[3]
.sym 110804 save_data[2]
.sym 110808 save_data[0]
.sym 111268 command_data[6]
.sym 111296 command_data[5]
.sym 111301 command_data[3]
.sym 111305 command_data[2]
.sym 111309 command_data[1]
.sym 111320 DE
.sym 111325 command_data[0]
.sym 111332 address_reg[7]
.sym 111340 address_reg[1]
.sym 111344 address_reg[5]
.sym 111348 address_reg[4]
.sym 111356 address_reg[6]
.sym 111362 increment[0]
.sym 111363 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 111366 increment[1]
.sym 111367 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 111370 increment[2]
.sym 111371 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 111374 increment[3]
.sym 111375 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 111378 increment[4]
.sym 111379 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 111382 increment[5]
.sym 111383 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 111386 increment[6]
.sym 111387 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 111390 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 111391 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 111395 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 111399 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 111403 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 111407 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 111411 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 111415 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 111417 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[0]
.sym 111418 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[1]
.sym 111419 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0[2]
.sym 111420 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 111424 address_reg[2]
.sym 111425 address_reg[13]
.sym 111426 address_reg[12]
.sym 111427 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 111428 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 111432 address_reg[13]
.sym 111437 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 111438 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 111439 command_data[3]
.sym 111440 address_reg_SB_DFFE_Q_E[2]
.sym 111441 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 111442 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 111443 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 111444 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[3]
.sym 111445 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 111446 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 111447 command_data[2]
.sym 111448 address_reg_SB_DFFE_Q_E[2]
.sym 111452 address_reg[11]
.sym 111453 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 111454 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 111455 command_data[1]
.sym 111456 address_reg_SB_DFFE_Q_E[2]
.sym 111459 increment[5]
.sym 111460 address_reg[5]
.sym 111465 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 111466 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 111467 command_data[4]
.sym 111468 address_reg_SB_DFFE_Q_E[2]
.sym 111475 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 111476 address_reg[7]
.sym 111479 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 111480 address_reg[7]
.sym 111481 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 111482 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 111483 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 111484 address_reg[13]
.sym 111487 increment[2]
.sym 111488 address_reg[2]
.sym 111493 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 111494 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 111495 command_data[1]
.sym 111496 address_reg_SB_DFFE_Q_E[2]
.sym 111503 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 111504 address_reg[6]
.sym 111505 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 111506 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 111507 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 111508 address_reg[13]
.sym 111520 address_reg[8]
.sym 111521 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 111522 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 111523 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 111524 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 111525 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 111526 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 111527 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 111528 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 111536 address_reg[9]
.sym 111539 address_reg[8]
.sym 111540 address_reg[9]
.sym 111543 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111545 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 111546 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 111547 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 111548 address_reg[13]
.sym 111551 address_reg[11]
.sym 111552 address_reg[10]
.sym 111553 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 111554 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 111555 command_data[7]
.sym 111556 address_reg_SB_DFFE_Q_E[2]
.sym 111557 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 111558 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 111559 command_data[6]
.sym 111560 address_reg_SB_DFFE_Q_E[2]
.sym 111563 address_reg[8]
.sym 111564 address_reg[9]
.sym 111566 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 111567 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 111568 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 111571 address_reg[11]
.sym 111572 address_reg[10]
.sym 111575 address_reg[13]
.sym 111576 address_reg[12]
.sym 111578 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 111579 address_reg[3]
.sym 111580 address_reg[6]
.sym 111581 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 111582 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 111583 command_data[5]
.sym 111584 address_reg_SB_DFFE_Q_E[2]
.sym 111590 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 111591 address_reg[0]
.sym 111592 address_reg[1]
.sym 111607 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 111608 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 111617 address_reg[0]
.sym 111618 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 111619 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 111620 address_reg[1]
.sym 111625 address_reg[6]
.sym 111626 address_reg[4]
.sym 111627 address_reg[5]
.sym 111628 address_reg[7]
.sym 111630 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 111631 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 111632 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 111635 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 111636 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 111638 address_reg[9]
.sym 111639 address_reg[8]
.sym 111640 cursor_stopped_SB_LUT4_I1_I3[2]
.sym 111642 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 111643 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 111644 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 111646 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 111647 address_reg[3]
.sym 111648 address_reg[2]
.sym 111649 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3[1]
.sym 111650 command_reg[1]
.sym 111651 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111652 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 111655 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 111656 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111659 DE
.sym 111660 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 111674 command_reg[1]
.sym 111675 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_I3[1]
.sym 111676 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 111682 command_reg[1]
.sym 111683 command_reg[2]
.sym 111684 command_reg[0]
.sym 111687 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 111688 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 111691 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 111692 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111695 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111696 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 111699 command_reg[0]
.sym 111700 command_reg[2]
.sym 111701 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 111702 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 111703 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111704 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 111707 DE
.sym 111708 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 111710 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 111711 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111712 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 111723 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 111724 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 111727 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 111728 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111738 command_reg[2]
.sym 111739 command_reg[1]
.sym 111740 command_reg[0]
.sym 111741 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111742 save_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111743 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 111744 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[2]
.sym 112213 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 112214 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 112215 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 112216 XPOS[1]
.sym 112230 bgcolor[3]
.sym 112231 fgcolor[3]
.sym 112232 cur_px
.sym 112234 bgcolor[6]
.sym 112235 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112236 cur_px
.sym 112238 bgcolor[2]
.sym 112239 fgcolor[2]
.sym 112240 cur_px
.sym 112250 bgcolor[5]
.sym 112251 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 112252 cur_px
.sym 112282 bgcolor[7]
.sym 112283 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 112284 cur_px
.sym 112286 bgcolor[4]
.sym 112287 fgcolor[4]
.sym 112288 cur_px
.sym 112300 command_data[7]
.sym 112305 command_data[2]
.sym 112313 command_data[3]
.sym 112317 command_data[4]
.sym 112336 address_reg[0]
.sym 112353 increment[3]
.sym 112354 address_reg[3]
.sym 112355 address_reg[1]
.sym 112356 increment[1]
.sym 112357 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 112358 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]
.sym 112359 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]
.sym 112360 increment_SB_LUT4_O_3_I1[2]
.sym 112362 increment_SB_LUT4_O_3_I1[1]
.sym 112363 increment_SB_LUT4_O_3_I1[0]
.sym 112364 increment_SB_LUT4_O_3_I1[2]
.sym 112365 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 112366 address_reg[7]
.sym 112367 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 112368 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[3]
.sym 112371 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 112372 increment_SB_LUT4_O_4_I3[0]
.sym 112377 increment_SB_LUT4_O_3_I1[0]
.sym 112378 increment_SB_LUT4_O_3_I1[1]
.sym 112379 increment_SB_LUT4_O_3_I1[2]
.sym 112380 address_reg[5]
.sym 112384 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 112386 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[0]
.sym 112387 increment_SB_LUT4_O_6_I0_SB_LUT4_I3_O[1]
.sym 112388 increment_SB_LUT4_O_3_I1[2]
.sym 112390 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 112391 increment_SB_LUT4_O_4_I3[0]
.sym 112392 address_reg[2]
.sym 112395 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 112396 address_reg[6]
.sym 112397 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 112398 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 112399 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 112400 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 112402 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 112403 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 112405 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 112406 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 112407 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 112408 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 112411 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 112412 address_reg[4]
.sym 112413 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 112414 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 112415 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 112416 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 112419 increment[1]
.sym 112420 address_reg[1]
.sym 112423 increment[3]
.sym 112424 address_reg[3]
.sym 112425 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 112426 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 112427 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 112428 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 112431 increment[3]
.sym 112432 address_reg[3]
.sym 112436 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[0]
.sym 112439 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 112440 address_reg[4]
.sym 112443 increment[1]
.sym 112444 address_reg[1]
.sym 112445 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 112446 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 112447 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 112448 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 112450 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 112451 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 112454 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[1]
.sym 112455 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 112456 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[2]
.sym 112458 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 112459 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 112460 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[3]
.sym 112462 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[0]
.sym 112463 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 112464 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[4]
.sym 112466 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[2]
.sym 112467 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 112468 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[5]
.sym 112470 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_1_I3[2]
.sym 112471 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[5]
.sym 112472 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[6]
.sym 112474 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O[7]
.sym 112475 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[6]
.sym 112476 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[7]
.sym 112478 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 112479 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2[7]
.sym 112480 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[8]
.sym 112482 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 112483 address_reg[8]
.sym 112484 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[9]
.sym 112486 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 112487 address_reg[9]
.sym 112488 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[10]
.sym 112490 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 112491 address_reg[10]
.sym 112492 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[11]
.sym 112494 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 112495 address_reg[11]
.sym 112496 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[12]
.sym 112498 address_reg[13]
.sym 112499 address_reg[12]
.sym 112500 increment_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_CARRY_I0_CO[13]
.sym 112501 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 112502 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 112503 command_data[3]
.sym 112504 address_reg_SB_DFFE_Q_E[2]
.sym 112505 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 112506 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 112507 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 112508 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 112509 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 112510 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 112511 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 112512 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 112519 address_reg[10]
.sym 112520 address_reg[11]
.sym 112521 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 112522 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 112523 command_data[4]
.sym 112524 address_reg_SB_DFFE_Q_E[2]
.sym 112534 address_reg[9]
.sym 112535 address_reg[8]
.sym 112536 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 112537 address_reg[2]
.sym 112538 address_reg[4]
.sym 112539 address_reg[5]
.sym 112540 address_reg[7]
.sym 112546 get_command[0]
.sym 112551 get_command[1]
.sym 112552 get_command[0]
.sym 112555 get_command[2]
.sym 112556 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112559 get_command[3]
.sym 112560 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112564 get_command[0]
.sym 112565 get_command[0]
.sym 112566 get_command[1]
.sym 112567 get_command[3]
.sym 112568 get_command[2]
.sym 112576 command_buf_w_ptr[5]
.sym 112578 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112579 cnt2_SB_LUT4_O_I2[0]
.sym 112582 cnt1_SB_LUT4_O_7_I2[1]
.sym 112583 cnt2_SB_LUT4_O_I2[1]
.sym 112584 cnt2_SB_LUT4_O_I3[1]
.sym 112586 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112587 cnt2_SB_LUT4_O_I2[2]
.sym 112588 cnt2_SB_LUT4_O_I3[2]
.sym 112590 cnt1_SB_LUT4_O_7_I2[3]
.sym 112591 cnt2_SB_LUT4_O_I2[3]
.sym 112592 cnt2_SB_LUT4_O_I3[3]
.sym 112594 cnt1_SB_LUT4_O_7_I2[4]
.sym 112595 cnt2_SB_LUT4_O_I2[4]
.sym 112596 cnt2_SB_LUT4_O_I3[4]
.sym 112598 cnt1_SB_LUT4_O_7_I2[5]
.sym 112599 cnt2_SB_LUT4_O_I2[5]
.sym 112600 cnt2_SB_LUT4_O_I3[5]
.sym 112602 cnt1_SB_LUT4_O_7_I2[6]
.sym 112603 cnt2_SB_LUT4_O_I2[6]
.sym 112604 cnt2_SB_LUT4_O_I3[6]
.sym 112606 cnt1_SB_LUT4_O_7_I2[7]
.sym 112607 cnt2_SB_LUT4_O_I2[7]
.sym 112608 cnt2_SB_LUT4_O_I3[7]
.sym 112612 command_buf_w_ptr[7]
.sym 112615 cnt1_SB_LUT4_O_7_I2[1]
.sym 112616 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112624 command_buf_w_ptr[1]
.sym 112625 command_buf_w_ptr[1]
.sym 112626 cnt1_SB_LUT4_O_7_I2[1]
.sym 112627 command_buf_w_ptr[4]
.sym 112628 cnt1_SB_LUT4_O_7_I2[4]
.sym 112632 command_buf_w_ptr[6]
.sym 112634 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 112635 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112636 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 113205 command_data[6]
.sym 113209 command_data[7]
.sym 113217 command_data[4]
.sym 113237 command_data[5]
.sym 113283 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 113284 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 113285 increment_reg[2]
.sym 113286 increment_reg[1]
.sym 113287 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113288 increment_reg[3]
.sym 113293 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113294 increment_reg[1]
.sym 113295 increment_reg[2]
.sym 113296 increment_reg[3]
.sym 113298 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113299 increment_reg[3]
.sym 113300 increment_reg[2]
.sym 113301 increment_reg[2]
.sym 113302 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113303 increment_reg[1]
.sym 113304 increment_reg[3]
.sym 113306 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 113307 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 113308 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113314 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113315 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 113316 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 113319 increment_SB_LUT4_O_4_I3[2]
.sym 113320 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1]
.sym 113321 increment_SB_LUT4_O_4_I3[0]
.sym 113322 increment_SB_LUT4_O_4_I3[1]
.sym 113323 increment_SB_LUT4_O_4_I3[2]
.sym 113324 increment_SB_LUT4_O_4_I3[3]
.sym 113326 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113327 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[4]
.sym 113328 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 113329 increment_SB_LUT4_O_4_I3[2]
.sym 113330 increment_SB_LUT4_O_4_I3[1]
.sym 113331 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[0]
.sym 113332 increment_SB_LUT4_O_4_I3[3]
.sym 113334 increment_SB_LUT4_O_4_I3[2]
.sym 113335 increment_SB_LUT4_O_4_I3[1]
.sym 113336 increment_SB_LUT4_O_6_I0[2]
.sym 113338 increment_SB_LUT4_O_4_I3[2]
.sym 113339 increment_SB_LUT4_O_4_I3[1]
.sym 113340 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]
.sym 113342 increment_reg[2]
.sym 113343 increment_reg[3]
.sym 113344 increment_reg[1]
.sym 113348 increment[2]
.sym 113351 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 113352 address_reg[0]
.sym 113356 increment[1]
.sym 113360 increment[5]
.sym 113361 increment_SB_LUT4_O_6_I0[2]
.sym 113362 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]
.sym 113363 increment_SB_LUT4_O_6_I2[2]
.sym 113364 increment_SB_LUT4_O_3_I1[2]
.sym 113368 increment[3]
.sym 113369 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 113370 increment_reg[2]
.sym 113371 increment_reg[1]
.sym 113372 increment_reg[3]
.sym 113375 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 113376 address_reg[0]
.sym 113378 address_reg[0]
.sym 113379 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 113382 address_reg[1]
.sym 113383 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 113384 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 113386 address_reg[2]
.sym 113387 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 113388 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113390 address_reg[3]
.sym 113391 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 113392 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113394 address_reg[4]
.sym 113395 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[4]
.sym 113396 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 113398 address_reg[5]
.sym 113399 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[5]
.sym 113400 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 113402 address_reg[6]
.sym 113403 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[6]
.sym 113404 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 113406 address_reg[7]
.sym 113407 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[7]
.sym 113408 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113410 address_reg[8]
.sym 113411 $PACKER_VCC_NET
.sym 113412 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 113414 address_reg[9]
.sym 113415 $PACKER_VCC_NET
.sym 113416 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 113418 address_reg[10]
.sym 113419 $PACKER_VCC_NET
.sym 113420 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 113422 address_reg[11]
.sym 113423 $PACKER_VCC_NET
.sym 113424 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 113426 address_reg[12]
.sym 113427 $PACKER_VCC_NET
.sym 113428 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 113430 address_reg[13]
.sym 113431 $PACKER_VCC_NET
.sym 113432 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 113433 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 113434 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 113435 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 113436 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 113437 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 113438 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 113439 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 113440 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 113441 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 113442 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 113443 command_data[0]
.sym 113444 address_reg_SB_DFFE_Q_E[2]
.sym 113449 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 113450 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 113451 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 113452 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 113457 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 113458 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 113459 command_data[2]
.sym 113460 address_reg_SB_DFFE_Q_E[2]
.sym 113465 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 113466 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 113467 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 113468 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 113506 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113507 cnt2_SB_LUT4_O_I2[0]
.sym 113510 cnt1_SB_LUT4_O_7_I2[1]
.sym 113511 cnt2_SB_LUT4_O_I2[1]
.sym 113514 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 113515 cnt2_SB_LUT4_O_I2[2]
.sym 113518 cnt1_SB_LUT4_O_7_I2[3]
.sym 113519 cnt2_SB_LUT4_O_I2[3]
.sym 113522 cnt1_SB_LUT4_O_7_I2[4]
.sym 113523 cnt2_SB_LUT4_O_I2[4]
.sym 113526 cnt1_SB_LUT4_O_7_I2[5]
.sym 113527 cnt2_SB_LUT4_O_I2[5]
.sym 113530 cnt1_SB_LUT4_O_7_I2[6]
.sym 113531 cnt2_SB_LUT4_O_I2[6]
.sym 113534 cnt1_SB_LUT4_O_7_I2[7]
.sym 113535 cnt2_SB_LUT4_O_I2[7]
.sym 113538 cnt1_SB_LUT4_O_7_I2[8]
.sym 113539 cnt2_SB_LUT4_O_I2[8]
.sym 113542 cnt1_SB_LUT4_O_7_I2[9]
.sym 113543 cnt2_SB_LUT4_O_I2[9]
.sym 113545 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 113546 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 113547 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 113548 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 113552 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 113556 command_buf_w_ptr[4]
.sym 113558 cnt1[3]
.sym 113559 cnt2[3]
.sym 113560 cnt1_SB_LUT4_I1_I3[2]
.sym 113564 command_buf_w_ptr[3]
.sym 113566 cnt1[7]
.sym 113567 cnt2[7]
.sym 113568 cnt1_SB_LUT4_I1_I3[2]
.sym 113570 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113575 command_buf_w_ptr[1]
.sym 113579 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 113580 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 113583 command_buf_w_ptr[3]
.sym 113584 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 113587 command_buf_w_ptr[4]
.sym 113588 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 113591 command_buf_w_ptr[5]
.sym 113592 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 113595 command_buf_w_ptr[6]
.sym 113596 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 113599 command_buf_w_ptr[7]
.sym 113600 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 113603 command_buf_w_ptr[8]
.sym 113604 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 113607 command_buf_w_ptr[9]
.sym 113608 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 113612 command_buf_w_ptr[9]
.sym 113624 command_buf_w_ptr[8]
.sym 113627 command_buf_w_ptr[1]
.sym 113628 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113632 cnt1_SB_LUT4_O_7_I2[1]
.sym 113634 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113639 did_write_SB_LUT4_I3_1_O[1]
.sym 113642 $PACKER_VCC_NET
.sym 113643 did_write_SB_LUT4_I3_1_O[2]
.sym 113647 did_write_SB_LUT4_I3_1_O[3]
.sym 113651 did_write_SB_LUT4_I3_1_O[4]
.sym 113654 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 113655 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 113656 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113660 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 113664 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 113928 fast_counter
.sym 114242 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 114246 increment_reg[1]
.sym 114247 $PACKER_VCC_NET
.sym 114248 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 114250 increment_reg[2]
.sym 114251 $PACKER_VCC_NET
.sym 114252 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]
.sym 114254 increment_reg[3]
.sym 114255 $PACKER_VCC_NET
.sym 114256 increment_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]
.sym 114258 $PACKER_VCC_NET
.sym 114260 $nextpnr_ICESTORM_LC_20$I3
.sym 114262 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 114263 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 114264 $nextpnr_ICESTORM_LC_20$COUT
.sym 114267 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[2]
.sym 114268 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[3]
.sym 114272 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 114273 command_data[5]
.sym 114277 increment_reg[2]
.sym 114278 increment_reg[1]
.sym 114279 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 114280 increment_reg[3]
.sym 114281 command_data[3]
.sym 114285 increment_reg[2]
.sym 114286 increment_reg[1]
.sym 114287 increment_reg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 114288 increment_reg[3]
.sym 114289 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[0]
.sym 114290 increment_SB_LUT4_O_4_I3[2]
.sym 114291 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1]
.sym 114292 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 114293 command_data[4]
.sym 114304 command_data[2]
.sym 114341 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 114342 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 114343 command_data[0]
.sym 114344 address_reg_SB_DFFE_Q_E[2]
.sym 114345 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 114346 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114347 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 114348 address_reg[13]
.sym 114349 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I0_SB_LUT4_O_2_I3[3]
.sym 114350 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 114351 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 114352 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 114354 increment[0]
.sym 114355 address_reg[0]
.sym 114358 address_reg[0]
.sym 114359 increment[0]
.sym 114362 address_reg[0]
.sym 114363 increment_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 114364 $PACKER_VCC_NET
.sym 114417 command_data[7]
.sym 114466 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 114471 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 114475 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 114479 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 114483 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 114487 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 114491 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 114495 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 114500 $nextpnr_ICESTORM_LC_8$I3
.sym 114502 cnt1[1]
.sym 114503 cnt2[1]
.sym 114504 cnt1_SB_LUT4_I1_I3[2]
.sym 114506 cnt1[4]
.sym 114507 cnt2[4]
.sym 114508 cnt1_SB_LUT4_I1_I3[2]
.sym 114510 cnt1[2]
.sym 114511 cnt2[2]
.sym 114512 cnt1_SB_LUT4_I1_I3[2]
.sym 114514 cnt1[5]
.sym 114515 cnt2[5]
.sym 114516 cnt1_SB_LUT4_I1_I3[2]
.sym 114518 cnt1[0]
.sym 114519 cnt1_SB_LUT4_I1_I3[1]
.sym 114520 cnt1_SB_LUT4_I1_I3[2]
.sym 114522 cnt1[6]
.sym 114523 cnt2[6]
.sym 114524 cnt1_SB_LUT4_I1_I3[2]
.sym 114528 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 114530 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 114531 cnt1_SB_LUT4_O_6_I2[0]
.sym 114534 command_buf_w_ptr[1]
.sym 114535 cnt1_SB_LUT4_O_6_I2[1]
.sym 114536 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 114538 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 114539 cnt1_SB_LUT4_O_6_I2[2]
.sym 114540 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 114542 command_buf_w_ptr[3]
.sym 114543 cnt1_SB_LUT4_O_6_I2[3]
.sym 114544 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 114546 command_buf_w_ptr[4]
.sym 114547 cnt1_SB_LUT4_O_6_I2[4]
.sym 114548 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 114550 command_buf_w_ptr[5]
.sym 114551 cnt1_SB_LUT4_O_6_I2[5]
.sym 114552 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 114554 command_buf_w_ptr[6]
.sym 114555 cnt1_SB_LUT4_O_6_I2[6]
.sym 114556 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 114557 cnt1_SB_LUT4_O_7_I2[7]
.sym 114558 command_buf_w_ptr[7]
.sym 114560 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 114561 command_buf_w_ptr[7]
.sym 114562 cnt1_SB_LUT4_O_7_I2[7]
.sym 114563 cnt1_SB_LUT4_O_7_I2[6]
.sym 114564 command_buf_w_ptr[6]
.sym 114569 command_buf_w_ptr[3]
.sym 114570 cnt1_SB_LUT4_O_7_I2[3]
.sym 114571 command_buf_w_ptr[5]
.sym 114572 cnt1_SB_LUT4_O_7_I2[5]
.sym 114573 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 114574 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 114575 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 114576 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 114580 cnt1_SB_LUT4_O_7_I2[3]
.sym 114581 command_buf_w_ptr[8]
.sym 114582 cnt1_SB_LUT4_O_7_I2[8]
.sym 114583 command_buf_w_ptr[9]
.sym 114584 cnt1_SB_LUT4_O_7_I2[9]
.sym 114585 cnt1_SB_LUT4_O_6_I2[0]
.sym 114591 command_buffer.0.0.0_WCLKE[0]
.sym 114592 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 114593 did_write
.sym 114594 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 114595 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 114596 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 114608 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 114611 EN_SB_LUT4_I2_O[1]
.sym 114612 EN_SB_LUT4_I2_O[0]
.sym 114616 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 114626 did_write
.sym 114631 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 114632 did_write
.sym 114635 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114636 did_write_SB_CARRY_CI_CO[2]
.sym 114639 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[3]
.sym 114640 did_write_SB_CARRY_CI_CO[3]
.sym 114643 did_write_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[4]
.sym 114644 did_write_SB_CARRY_CI_CO[4]
.sym 114648 did_write
.sym 114649 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114655 EN_SB_LUT4_I2_O[0]
.sym 114656 EN_SB_LUT4_I2_O[1]
.sym 115464 cnt1_SB_LUT4_O_7_I2[5]
.sym 115470 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 115471 cnt2_SB_LUT4_O_I2[0]
.sym 115472 $PACKER_VCC_NET
.sym 115482 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115483 cnt1_SB_LUT4_O_6_I2[0]
.sym 115484 $PACKER_VCC_NET
.sym 115491 save_state_SB_DFFESR_Q_R[0]
.sym 115492 save_state_SB_DFFESR_Q_R[1]
.sym 115496 cnt1_SB_LUT4_O_7_I2[4]
.sym 115504 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 115508 cnt1_SB_LUT4_O_7_I2[6]
.sym 115516 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 115517 cnt2_SB_LUT4_O_I2[0]
.sym 115522 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 115527 cnt1_SB_LUT4_O_7_I2[1]
.sym 115531 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 115532 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115535 cnt1_SB_LUT4_O_7_I2[3]
.sym 115536 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 115539 cnt1_SB_LUT4_O_7_I2[4]
.sym 115540 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 115543 cnt1_SB_LUT4_O_7_I2[5]
.sym 115544 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 115547 cnt1_SB_LUT4_O_7_I2[6]
.sym 115548 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 115551 cnt1_SB_LUT4_O_7_I2[7]
.sym 115552 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 115555 cnt1_SB_LUT4_O_7_I2[8]
.sym 115556 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 115559 cnt1_SB_LUT4_O_7_I2[9]
.sym 115560 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 115753 DATA[1]$SB_IO_IN
.sym 116789 REG[2]$SB_IO_IN
.sym 116797 REG[0]$SB_IO_IN
.sym 117569 command[10]
.sym 117573 command[8]
.sym 117597 command[9]
.sym 117619 EN$SB_IO_IN
.sym 117620 RW$SB_IO_IN
.sym 117693 DATA[3]$SB_IO_IN
.sym 118563 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 118564 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 118705 DATA[5]$SB_IO_IN
.sym 118885 char_data_line[3]
.sym 118886 char_data_line[7]
.sym 118887 XPOS[2]
.sym 118888 XPOS[0]
.sym 118889 char_data_line[1]
.sym 118890 char_data_line[5]
.sym 118891 XPOS[0]
.sym 118892 XPOS[2]
.sym 118897 char_data_line[0]
.sym 118898 char_data_line[4]
.sym 118899 XPOS[0]
.sym 118900 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118909 char_data_line[2]
.sym 118910 char_data_line[6]
.sym 118911 XPOS[0]
.sym 118912 XPOS[2]
.sym 118946 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 118947 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 118948 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 118950 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 118951 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 118952 fb0.0.4.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119010 address_reg[12]
.sym 119011 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119012 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119034 address_reg[12]
.sym 119035 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119036 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119117 address_reg[8]
.sym 119118 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119119 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119120 address_reg[9]
.sym 119121 address_reg[8]
.sym 119122 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119123 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119124 address_reg[9]
.sym 119150 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119151 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 119152 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 119158 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119159 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 119160 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 119171 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 119172 DE
.sym 119202 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119203 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 119204 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119222 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119223 fb0.0.0.0_MASK_SB_LUT4_O_I2[3]
.sym 119224 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119314 address_reg[12]
.sym 119315 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 119316 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119326 address_reg[12]
.sym 119327 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 119328 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119330 address_reg[12]
.sym 119331 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 119332 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119354 address_reg[12]
.sym 119355 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 119356 fb0.0.3.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119411 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119412 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 119415 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 119416 save_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 119426 address_reg[12]
.sym 119427 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119428 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119434 address_reg[12]
.sym 119435 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 119436 fb0.0.1.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119523 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 119524 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 119529 command[5]
.sym 119533 command[4]
.sym 119541 command[6]
.sym 119545 command[7]
.sym 119553 command[3]
.sym 119557 command[1]
.sym 119565 command[0]
.sym 119569 command[2]
.sym 119589 DATA[7]$SB_IO_IN
.sym 119605 DATA[0]$SB_IO_IN
.sym 119613 DATA[6]$SB_IO_IN
.sym 119657 DATA[2]$SB_IO_IN
.sym 119661 REG[1]$SB_IO_IN
.sym 119673 DATA[4]$SB_IO_IN
