#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May  2 16:12:14 2023
# Process ID: 2613715
# Current directory: /home/jmc/projects/source_hls
# Command line: vivado
# Log file: /home/jmc/projects/source_hls/vivado.log
# Journal file: /home/jmc/projects/source_hls/vivado.jou
# Running On: brutus, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33499 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project -read_only /home/jmc/projects/uscale_dma/uscale_dma.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hcn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-159260-Jane/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mpv/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_dma_0_0
design_1_rst_ps8_0_99M_0
design_1_ps8_0_axi_periph_1
design_1_axis_data_fifo_0_0
design_1_axi_smc_1
design_1_zynq_ultra_ps_e_0_0
design_1_auto_ds_0

WARNING: [Project 1-229] Project 'uscale_dma.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
update_compile_order -fileset sources_1
open_bd_design {/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file </home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd>
close_project
open_project /home/jmc/projects/uscale_dma/uscale_dma.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hcn/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-159260-Jane/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mpv/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_ds_0
design_1_zynq_ultra_ps_e_0_0
design_1_axi_smc_1
design_1_axis_data_fifo_0_0
design_1_auto_pc_0
design_1_ps8_0_axi_periph_1
design_1_axi_dma_0_0

upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'design_1_zynq_ultra_ps_e_0_0' is locked:
* IP definition 'Zynq UltraScale+ MPSoC (3.3)' for IP 'design_1_zynq_ultra_ps_e_0_0' (customized with software release 2019.2) has a newer minor version in the IP Catalog. * IP definition 'Zynq UltraScale+ MPSoC (3.3)' for IP 'design_1_zynq_ultra_ps_e_0_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_zynq_ultra_ps_e_0_0.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_dma_0_0' is locked:
* IP definition 'AXI Direct Memory Access (7.1)' for IP 'design_1_axi_dma_0_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_axi_dma_0_0.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_axis_data_fifo_0_0' is locked:
* IP definition 'AXI4-Stream Data FIFO (2.0)' for IP 'design_1_axis_data_fifo_0_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_axis_data_fifo_0_0.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0'.
INFO: [BD 41-2710] Migrated 'design_1_rst_ps8_0_99M_0.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_ps8_0_axi_periph_1' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_ps8_0_axi_periph_1' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_ps8_0_axi_periph_1.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_1'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_1'.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_6f02_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_6f02_s00mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_6f02_s00tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_6f02_s00sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s00a2s_0' is locked:
* IP definition 'SmartConnect AXI2SC Bridge (1.0)' for IP 'bd_6f02_s00a2s_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_sarn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_srn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s01mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_6f02_s01mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s01tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_6f02_s01tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s01sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_6f02_s01sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_s01a2s_0' is locked:
* IP definition 'SmartConnect AXI2SC Bridge (1.0)' for IP 'bd_6f02_s01a2s_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_sawn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_swn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_sbn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_m00s2a_0' is locked:
* IP definition 'SmartConnect SC2AXI Bridge (1.0)' for IP 'bd_6f02_m00s2a_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_m00arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_m00arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_m00rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_m00rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_m00awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_m00awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_m00wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_m00wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_m00bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_6f02_m00bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_6f02_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_6f02_m00e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_1' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'design_1_axi_smc_1' (customized with software release 2019.2) has a different revision in the IP Catalog. * IP 'design_1_axi_smc_1' contains one or more locked subcores.
INFO: [BD 41-2710] Migrated 'design_1_axi_smc_1.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1'.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_ds_0' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'design_1_auto_ds_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_auto_ds_0.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0'.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_auto_pc_0.xci'
  Source files are located in '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0'
  Output files are located in '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0'.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file </home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd>
regenerate_bd_layout
upgrade_ip [get_ips  {design_1_axis_data_fifo_0_0 design_1_axi_smc_1 design_1_ps8_0_axi_periph_1 design_1_zynq_ultra_ps_e_0_0 design_1_axi_dma_0_0}] -log ip_upgrade.log
Upgrading '/home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 21 to revision 28
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_smc_1 (AXI SmartConnect 1.0) from revision 12 to revision 19
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_data_fifo_0_0 (AXI4-Stream Data FIFO 2.0) from revision 2 to revision 9
INFO: [IP_Flow 19-3422] Upgraded design_1_ps8_0_axi_periph_1 (AXI Interconnect 2.1) from revision 21 to revision 28
Board is xilinx.com:zcu104:part0:1.1
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-1972] Upgraded design_1_zynq_ultra_ps_e_0_0 from Zynq UltraScale+ MPSoC 3.3 to Zynq UltraScale+ MPSoC 3.4
Wrote  : </home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/jmc/projects/uscale_dma/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8545.090 ; gain = 0.000 ; free physical = 15047 ; free virtual = 21619
export_ip_user_files -of_objects [get_ips {design_1_axis_data_fifo_0_0 design_1_axi_smc_1 design_1_ps8_0_axi_periph_1 design_1_zynq_ultra_ps_e_0_0 design_1_axi_dma_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
Wrote  : </home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
Exporting to file /home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Hardware Definition File /home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jmc/projects/uscale_dma/uscale_dma.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 8804.379 ; gain = 115.172 ; free physical = 14750 ; free virtual = 21407
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
catch { config_ip_cache -export [get_ips -all design_1_axis_data_fifo_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_data_fifo_0_0
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_99M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_99M_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_1
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
export_ip_user_files -of_objects [get_files /home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_rst_ps8_0_99M_0_synth_1 design_1_zynq_ultra_ps_e_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_axis_data_fifo_0_0_synth_1 design_1_axi_smc_1_synth_1 design_1_auto_ds_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_data_fifo_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
[Tue May  2 16:18:28 2023] Launched design_1_rst_ps8_0_99M_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axis_data_fifo_0_0_synth_1, design_1_axi_smc_1_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_rst_ps8_0_99M_0_synth_1: /home/jmc/projects/uscale_dma/uscale_dma.runs/design_1_rst_ps8_0_99M_0_synth_1/runme.log
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/jmc/projects/uscale_dma/uscale_dma.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: /home/jmc/projects/uscale_dma/uscale_dma.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axis_data_fifo_0_0_synth_1: /home/jmc/projects/uscale_dma/uscale_dma.runs/design_1_axis_data_fifo_0_0_synth_1/runme.log
design_1_axi_smc_1_synth_1: /home/jmc/projects/uscale_dma/uscale_dma.runs/design_1_axi_smc_1_synth_1/runme.log
design_1_auto_ds_0_synth_1: /home/jmc/projects/uscale_dma/uscale_dma.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/jmc/projects/uscale_dma/uscale_dma.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/jmc/projects/uscale_dma/uscale_dma.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jmc/projects/uscale_dma/uscale_dma.ip_user_files/sim_scripts -ip_user_files_dir /home/jmc/projects/uscale_dma/uscale_dma.ip_user_files -ipstatic_source_dir /home/jmc/projects/uscale_dma/uscale_dma.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jmc/projects/uscale_dma/uscale_dma.cache/compile_simlib/modelsim} {questa=/home/jmc/projects/uscale_dma/uscale_dma.cache/compile_simlib/questa} {xcelium=/home/jmc/projects/uscale_dma/uscale_dma.cache/compile_simlib/xcelium} {vcs=/home/jmc/projects/uscale_dma/uscale_dma.cache/compile_simlib/vcs} {riviera=/home/jmc/projects/uscale_dma/uscale_dma.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  2 16:42:52 2023...
