// Seed: 3728292437
module module_0 #(
    parameter id_2 = 32'd71,
    parameter id_3 = 32'd32,
    parameter id_4 = 32'd29,
    parameter id_6 = 32'd3
) (
    output id_1,
    output _id_2
);
  logic _id_3;
  logic _id_4;
  assign id_1 = 1;
  type_12(
      ~id_2, id_2, 1'b0
  );
  always @(negedge 1) begin
    id_2 <= ~id_1;
  end
  always @(posedge 1)
    if (id_1[1'b0 : id_2==id_2[1]]) id_2 <= id_1[id_3+:1];
    else assign id_3 = 1 == id_2;
  logic id_5 = id_3;
  logic _id_6;
  logic id_7 (
      .id_0 (1),
      .id_1 (id_1),
      .id_2 (id_6),
      .id_3 (1),
      .id_4 (id_3),
      .id_5 (id_5 !== 1'd0),
      .id_6 (id_1),
      .id_7 (id_1),
      .id_8 (id_1),
      .id_9 (id_1[id_6]),
      .id_10(id_2)
  );
  assign id_4[id_4] = id_3 && id_4 && id_3 && ("");
  always @(id_4)
    if (id_2 && 1'b0) begin
      id_6 <= 1 ? id_2[1] : id_3 * 1 + 1;
    end
  logic id_8;
  assign id_6[id_3[id_6[1] : 1]] = 1;
  logic id_9;
  type_17(
      1, 1, 1
  );
  assign id_7 = id_4;
  assign id_7 = 1'b0 && id_8 == 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd64
) (
    input logic id_1,
    output _id_2,
    input logic id_4,
    output id_5,
    output id_6,
    output reg id_7,
    input id_8,
    output id_9,
    output logic id_10,
    input logic id_11,
    input reg id_12,
    output logic id_13
);
  type_0 id_14 (
      1,
      1 - 1
  );
  logic id_15;
  reg   id_16;
  logic id_17;
  logic id_18;
  assign id_12   = id_7;
  assign id_4[1] = id_17;
  initial begin
    id_16 <= {1'd0{{1 == (id_3 - id_5), 1}}};
    id_7  <= id_7[-1==id_2];
  end
endmodule
