$date
	Sat Oct 22 19:07:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1033269
b10100 !
1"
#1033270
b10100 &
b10100 %
1$
#1033271
0"
#1033274
b1010 &
b1010 %
#1033278
b101 &
b101 %
#1033282
b10000 &
b10000 %
#1033286
b1000 &
b1000 %
#1033290
b100 &
b100 %
#1033294
b10 &
b10 %
#1033298
b1 &
b1 %
1#
#1033302
b0 &
0#
b0 %
0$
#2025197
b1100 !
1"
#2025198
b1100 &
b1100 %
1$
#2025199
0"
#2025202
b110 &
b110 %
#2025206
b11 &
b11 %
#2025210
b1010 &
b1010 %
#2025214
b101 &
b101 %
#2025218
b10000 &
b10000 %
#2025222
b1000 &
b1000 %
#2025226
b100 &
b100 %
#2025230
b10 &
b10 %
#2025234
b1 &
b1 %
1#
#2025238
b0 &
0#
b0 %
0$
#3073193
b111 !
1"
#3073194
b111 &
b111 %
1$
#3073195
0"
#3073198
b10110 &
b10110 %
#3073202
b1011 &
b1011 %
#3073206
b100010 &
b100010 %
#3073210
b10001 &
b10001 %
#3073214
b110100 &
b110100 %
#3073218
b11010 &
b11010 %
#3073222
b1101 &
b1101 %
#3073226
b101000 &
b101000 %
#3073230
b10100 &
b10100 %
#3073234
b1010 &
b1010 %
#3073238
b101 &
b101 %
#3073242
b10000 &
b10000 %
#3073246
b1000 &
b1000 %
#3073250
b100 &
b100 %
#3073254
b10 &
b10 %
#3073258
b1 &
b1 %
1#
#3073262
b0 &
0#
b0 %
0$
#4500012
