# BSV generated files
*.bo
*.ba
*.cxx
*.h
*.o
sim.out
sim.out.so
dump.vcd

# Verilog generated files (in bsv_src)
bsv_src/*.v

# Verilator generated files
obj_dir/

# Build and output directories
build/
waves/
*.vcd
*.vcd
*.fsdb
*.wlf

# Verilator generated files
obj_dir/
V*
*.mk
*.d

# Build outputs
build/
*.log

# Editor and IDE files
.vscode/
.idea/
*.swp
*.swo
*~
.DS_Store

# Nix
result
result-*

# Python
__pycache__/
*.pyc
*.pyo

# Temporary files
*.tmp
*.temp