Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 04 14:47:10 2017
| Host         : DESKTOP-HPH0MN8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              83 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             980 |          231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+------------------------------+------------------------------+------------------+----------------+
|  mpg2/CLK        |                              |                              |                1 |              2 |
|  mpg4/CLK        |                              |                              |                1 |              2 |
|  mpg5/tmp_reg[0] | op_y/sel_num/E[0]            |                              |                1 |              4 |
|  mpg5/tmp_reg[0] | op_y/sel_num/enable[0]       |                              |                1 |              4 |
|  mpg5/tmp_reg[0] | op_y/sel_num/enable[1]       |                              |                1 |              4 |
|  mpg5/tmp_reg[0] | op_y/sel_num/tmp_reg[0]_0[0] |                              |                1 |              4 |
|  mpg3/tmp_reg[0] | op_x/sel_num/E[0]            |                              |                1 |              4 |
|  mpg3/tmp_reg[0] | op_x/sel_num/enable[0]       |                              |                1 |              4 |
|  mpg3/tmp_reg[0] | op_x/sel_num/enable[1]       |                              |                2 |              4 |
|  mpg3/tmp_reg[0] | op_x/sel_num/tmp_reg[0]_0[0] |                              |                2 |              4 |
|  clk_IBUF_BUFG   | mpg1/eqOp                    |                              |                2 |              5 |
|  clk_IBUF_BUFG   |                              | rst_mul_IBUF                 |                5 |             20 |
|  clk_IBUF_BUFG   |                              |                              |               10 |             26 |
|  n_0_581_BUFG    | mul/mul1/en1                 |                              |               12 |             44 |
|  n_0_581_BUFG    | sel_mul_IBUF                 |                              |               12 |             48 |
|  n_0_581_BUFG    | sel_mul_IBUF                 | mul/mul2/reg10               |              101 |            291 |
|  n_0_581_BUFG    | mul/mul1/en1                 | mul/mul1/reg1[31]_i_1__0_n_1 |              130 |            689 |
+------------------+------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 4      |                     8 |
| 5      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


