{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548351002189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 24 11:30:01 2019 " "Processing started: Thu Jan 24 11:30:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548351002195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trans -c trans " "Command: quartus_map --read_settings_files=on --write_settings_files=off trans -c trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548351002198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1548351003214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file trans.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans-beh " "Found design unit 1: trans-beh" {  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005572 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datos.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datos.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datos-beh " "Found design unit 1: datos-beh" {  } { { "datos.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/datos.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005577 ""} { "Info" "ISGN_ENTITY_NAME" "1 datos " "Found entity 1: datos" {  } { { "datos.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/datos.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Found design unit 1: control-beh" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005605 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resultado.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file resultado.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resultado-beh " "Found design unit 1: resultado-beh" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005619 ""} { "Info" "ISGN_ENTITY_NAME" "1 resultado " "Found entity 1: resultado" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bib_mult.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file bib_mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bib_mult " "Found design unit 1: bib_mult" {  } { { "bib_mult.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/bib_mult.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005646 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bib_mult-body " "Found design unit 2: bib_mult-body" {  } { { "bib_mult.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/bib_mult.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contMod11.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file contMod11.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMod11-beh " "Found design unit 1: contMod11-beh" {  } { { "contMod11.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/contMod11.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005650 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMod11 " "Found entity 1: contMod11" {  } { { "contMod11.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/contMod11.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contMod250.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file contMod250.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMod250-beh " "Found design unit 1: contMod250-beh" {  } { { "contMod250.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/contMod250.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005673 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMod250 " "Found entity 1: contMod250" {  } { { "contMod250.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/contMod250.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeficientes.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file coeficientes.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coeficientes-beh " "Found design unit 1: coeficientes-beh" {  } { { "coeficientes.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/coeficientes.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005694 ""} { "Info" "ISGN_ENTITY_NAME" "1 coeficientes " "Found entity 1: coeficientes" {  } { { "coeficientes.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/coeficientes.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffDat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file buffDat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffDat-beh " "Found design unit 1: buffDat-beh" {  } { { "buffDat.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/buffDat.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005700 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffDat " "Found entity 1: buffDat" {  } { { "buffDat.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/buffDat.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548351005700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548351005700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trans " "Elaborating entity \"trans\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1548351005982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "senal trans.vhdl(94) " "Verilog HDL or VHDL warning at trans.vhdl(94): object \"senal\" assigned a value but never read" {  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1548351006015 "|trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datos datos:DAT " "Elaborating entity \"datos\" for hierarchy \"datos:DAT\"" {  } { { "trans.vhdl" "DAT" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548351006157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resultado resultado:RES " "Elaborating entity \"resultado\" for hierarchy \"resultado:RES\"" {  } { { "trans.vhdl" "RES" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548351006195 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont resultado.vhdl(21) " "VHDL Process Statement warning at resultado.vhdl(21): inferring latch(es) for signal or variable \"cont\", which holds its previous value in one or more paths through the process" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1548351006199 "|trans|resultado:RES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res resultado.vhdl(32) " "VHDL Process Statement warning at resultado.vhdl(32): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1548351006199 "|trans|resultado:RES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res resultado.vhdl(34) " "VHDL Process Statement warning at resultado.vhdl(34): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1548351006199 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] resultado.vhdl(21) " "Inferred latch for \"cont\[0\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006200 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] resultado.vhdl(21) " "Inferred latch for \"cont\[1\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006200 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[2\] resultado.vhdl(21) " "Inferred latch for \"cont\[2\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006200 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[3\] resultado.vhdl(21) " "Inferred latch for \"cont\[3\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006200 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[4\] resultado.vhdl(21) " "Inferred latch for \"cont\[4\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006200 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[5\] resultado.vhdl(21) " "Inferred latch for \"cont\[5\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006200 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[6\] resultado.vhdl(21) " "Inferred latch for \"cont\[6\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006200 "|trans|resultado:RES"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[7\] resultado.vhdl(21) " "Inferred latch for \"cont\[7\]\" at resultado.vhdl(21)" {  } { { "resultado.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548351006201 "|trans|resultado:RES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMod11 contMod11:CONT11 " "Elaborating entity \"contMod11\" for hierarchy \"contMod11:CONT11\"" {  } { { "trans.vhdl" "CONT11" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548351006209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMod250 contMod250:CONT250D " "Elaborating entity \"contMod250\" for hierarchy \"contMod250:CONT250D\"" {  } { { "trans.vhdl" "CONT250D" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548351006227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTRL " "Elaborating entity \"control\" for hierarchy \"control:CTRL\"" {  } { { "trans.vhdl" "CTRL" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548351006247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeficientes coeficientes:COE " "Elaborating entity \"coeficientes\" for hierarchy \"coeficientes:COE\"" {  } { { "trans.vhdl" "COE" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548351006269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffDat buffDat:BUFF " "Elaborating entity \"buffDat\" for hierarchy \"buffDat:BUFF\"" {  } { { "trans.vhdl" "BUFF" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548351006306 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "coeficientes:COE\|coefi " "RAM logic \"coeficientes:COE\|coefi\" is uninferred due to inappropriate RAM size" {  } { { "coeficientes.vhdl" "coefi" { Text "/home/aleatana/Documents/pt/trans/Paso0/coeficientes.vhdl" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1548351006811 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1548351006811 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "5 16 0 1 1 " "5 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "11 15 " "Addresses ranging from 11 to 15 are not initialized" {  } { { "/home/aleatana/Documents/pt/trans/Paso0/db/trans.ram0_coeficientes_5f32fe76.hdl.mif" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/db/trans.ram0_coeficientes_5f32fe76.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1548351006831 ""}  } { { "/home/aleatana/Documents/pt/trans/Paso0/db/trans.ram0_coeficientes_5f32fe76.hdl.mif" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/db/trans.ram0_coeficientes_5f32fe76.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1548351006831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "datout5\[0\] GND " "Pin \"datout5\[0\]\" is stuck at GND" {  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1548351017522 "|trans|datout5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "datout6\[0\] GND " "Pin \"datout6\[0\]\" is stuck at GND" {  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1548351017522 "|trans|datout6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "datout7\[1\] GND " "Pin \"datout7\[1\]\" is stuck at GND" {  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1548351017522 "|trans|datout7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "datout7\[2\] GND " "Pin \"datout7\[2\]\" is stuck at GND" {  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1548351017522 "|trans|datout7[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1548351017522 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:CTRL\|wr Low " "Register control:CTRL\|wr will power up to Low" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 17 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1548351017607 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1548351017607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1548351052098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548351052098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7263 " "Implemented 7263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1548351053697 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1548351053697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7195 " "Implemented 7195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1548351053697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1548351053697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548351053761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 24 11:30:53 2019 " "Processing ended: Thu Jan 24 11:30:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548351053761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548351053761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548351053761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548351053761 ""}
