Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/CECS341/lab3b/RFALUtest_isim_beh.exe -prj D:/CECS341/lab3b/RFALUtest_beh.prj work.RFALUtest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CECS341/lab3b/LEGv8.v" into library work
Analyzing Verilog file "D:/CECS341/lab3b/ALUControl.v" into library work
Analyzing Verilog file "D:/CECS341/lab3b/registerfile.v" into library work
Analyzing Verilog file "D:/CECS341/lab3b/ALUwithControl.v" into library work
Analyzing Verilog file "D:/CECS341/lab3b/RF-ALU.v" into library work
Analyzing Verilog file "D:/CECS341/lab3b/RFALUtest.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/CECS341/lab3b/RFALUtest.v" Line 41: Port ALUoperation is not connected to this instance
WARNING:HDLCompiler:189 - "D:/CECS341/lab3b/RFALUtest.v" Line 50: Size mismatch in connection of port <ALUresult>. Formal port size is 64-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module ALUControl
Compiling module LEGv8
Compiling module ALUwithControl
Compiling module registerfile
Compiling module RFALU
Compiling module RFALUtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable D:/CECS341/lab3b/RFALUtest_isim_beh.exe
Fuse Memory Usage: 28212 KB
Fuse CPU Usage: 389 ms
