/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_FD_WORD_CLOT_SEL_INFO_R_ARRAY_H__
#define __REGISTER_INCLUDES_FD_WORD_CLOT_SEL_INFO_R_ARRAY_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>









#include "fd_word_clot_sel_info_r.h"

namespace jbay {
  namespace register_classes {

class FdWordClotSelInfoRArray : public model_core::RegisterBlock<RegisterArrayCallback> {
public:
  enum DprsrIcRegsEnum {
    kEgr,
    kIngr
  };
  enum DprsrRegRspecEnum {
    kHoE,
    kHoI
  };
public:
  FdWordClotSelInfoRArray(
      int chipNumber, int index_pipe_addrmap, DprsrRegRspecEnum selector_dprsr_reg_rspec, int index_dprsr_ho_e, RegisterArrayCallback& write_callback = 0, RegisterArrayCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_reg_rspec, index_dprsr_ho_e), 4 * ArraySize(index_pipe_addrmap, selector_dprsr_reg_rspec, index_dprsr_ho_e, -1), false, write_callback, read_callback, std::string("FdWordClotSelInfoRArray")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_reg_rspec) + "," + boost::lexical_cast<std::string>(index_dprsr_ho_e)),
    array(RealArraySize(index_pipe_addrmap, selector_dprsr_reg_rspec, index_dprsr_ho_e, -1)),
    size0_(ArraySize(index_pipe_addrmap, selector_dprsr_reg_rspec, index_dprsr_ho_e, 0)),
    real_size0_(RealArraySize(index_pipe_addrmap, selector_dprsr_reg_rspec, index_dprsr_ho_e, 0))
    {
    }
  FdWordClotSelInfoRArray(
      int chipNumber, int index_pipe_addrmap, DprsrIcRegsEnum selector_dprsr_ic_regs, RegisterArrayCallback& write_callback = 0, RegisterArrayCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_ic_regs), 4 * ArraySize(index_pipe_addrmap, selector_dprsr_ic_regs, -1), false, write_callback, read_callback, std::string("FdWordClotSelInfoRArray")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_ic_regs)),
    array(RealArraySize(index_pipe_addrmap, selector_dprsr_ic_regs, -1)),
    size0_(ArraySize(index_pipe_addrmap, selector_dprsr_ic_regs, 0)),
    real_size0_(RealArraySize(index_pipe_addrmap, selector_dprsr_ic_regs, 0))
    {
    }
public:







  uint8_t &segment_tag(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].segment_tag(j0);
  }
  bool calculate_index(
      uint32_t* offset, uint32_t* a0
      ) const {
    int i = (*offset)/4;
    (*offset) -= (i*4);
    uint32_t t = i;
    *a0 = t;
    bool in_bounds = true;
    in_bounds &= CheckArrayBounds(*a0,real_size0_,size0_,*offset,0,true);
    return in_bounds;
  }


  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return true;
    if (read_callback_) read_callback_(a0);
    array[a0].read(offset,data);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return true;
    array[a0].write(offset,data);
    if (write_callback_) write_callback_(a0);
    return true;
  }

  void reset(
      
      ) {
    for (uint32_t i=0;i<array.size();++i) {
      array[i].reset();
      int t = i;
      int a0 = t;
      if (write_callback_) write_callback_(a0);
    }
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return "OUT_OF_BOUNDS";
    std::string r_s = array[a0].to_string(print_zeros,indent_string+"  ");
    if (! r_s.empty()) {
      r += indent_string + std::string("FdWordClotSelInfoRArray") + "["+boost::lexical_cast<std::string>(a0)+"]"+ ":\n" + r_s ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    for (uint32_t a0=0;a0<real_size0_;++a0) {
      std::string r_s = array[a0].to_string(print_zeros,indent_string+"  ");
      if (! r_s.empty()) {
        r += indent_string + std::string("FdWordClotSelInfoRArray") + "["+boost::lexical_cast<std::string>(a0)+"]"+ ":\n" + r_s ;
      }
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  std::vector<FdWordClotSelInfoR> array;
  uint32_t size0_;
  uint32_t real_size0_;
private:
  static int StartOffset(
      int index_pipe_addrmap, DprsrRegRspecEnum selector_dprsr_reg_rspec, int index_dprsr_ho_e
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    offset += 0x100000; // to get to dprsrreg
    switch (selector_dprsr_reg_rspec) {
      case kHoE:
        offset += 0x38000; // to get to ho_e
        assert(index_dprsr_ho_e < 4);
        offset += index_dprsr_ho_e * 0x2000; // dprsr_ho_e[]
        offset += 0xc00; // to get to her
        break;
      case kHoI:
        offset += 0x30000; // to get to ho_i
        assert(index_dprsr_ho_e < 4);
        offset += index_dprsr_ho_e * 0x2000; // dprsr_ho_i[]
        offset += 0xc00; // to get to hir
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

  static int ArraySize(
      int index_pipe_addrmap, DprsrRegRspecEnum selector_dprsr_reg_rspec, int index_dprsr_ho_e, int dimension
      ) {
    switch (selector_dprsr_reg_rspec) {
      case kHoE:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      case kHoI:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      default:
        assert(0);
        break;
    }
  }

  static int RealArraySize(
      int index_pipe_addrmap, DprsrRegRspecEnum selector_dprsr_reg_rspec, int index_dprsr_ho_e, int dimension
      ) {
    switch (selector_dprsr_reg_rspec) {
      case kHoE:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      case kHoI:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      default:
        assert(0);
        break;
    }
  }

  static int StartOffset(
      int index_pipe_addrmap, DprsrIcRegsEnum selector_dprsr_ic_regs
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    offset += 0x100000; // to get to dprsrreg
    offset += 0x28000; // to get to icr
    switch (selector_dprsr_ic_regs) {
      case kEgr:
        offset += 0x1200; // to get to egr_fd_tags
        break;
      case kIngr:
        offset += 0x200; // to get to ingr_fd_tags
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

  static int ArraySize(
      int index_pipe_addrmap, DprsrIcRegsEnum selector_dprsr_ic_regs, int dimension
      ) {
    switch (selector_dprsr_ic_regs) {
      case kEgr:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      case kIngr:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      default:
        assert(0);
        break;
    }
  }

  static int RealArraySize(
      int index_pipe_addrmap, DprsrIcRegsEnum selector_dprsr_ic_regs, int dimension
      ) {
    switch (selector_dprsr_ic_regs) {
      case kEgr:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      case kIngr:
        switch (dimension) {
          case -1:
            return 16;
            break;
          case 0:
            return 16;
            break;
          default:
            assert(0);
            break;
        }
        break;
      default:
        assert(0);
        break;
    }
  }

};










  }; // namespace register_classes
}; // namespace jbay

#endif // __REGISTER_INCLUDES_FD_WORD_CLOT_SEL_INFO_R_ARRAY_H__
