

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Wed Apr 28 10:22:26 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATE	set	3981
    48  0000                     _TRISE	set	3990
    49  0000                     _OSCCON	set	4051
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FBA                     __pcinit:
    55                           	callstack 0
    56  007FBA                     start_initialization:
    57                           	callstack 0
    58  007FBA                     __initialization:
    59                           	callstack 0
    60  007FBA                     end_of_initialization:
    61                           	callstack 0
    62  007FBA                     __end_of__initialization:
    63                           	callstack 0
    64  007FBA  0100               	movlb	0
    65  007FBC  EFE0  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 18 in file "smart_main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FC0                     __ptext0:
   108                           	callstack 0
   109  007FC0                     _main:
   110                           	callstack 31
   111  007FC0                     
   112                           ;smart_main.c: 20:     OSCCON=0x72;
   113  007FC0  0E72               	movlw	114
   114  007FC2  6ED3               	movwf	211,c	;volatile
   115                           
   116                           ;smart_main.c: 21:     TRISE=0x00;
   117  007FC4  0E00               	movlw	0
   118  007FC6  6E96               	movwf	150,c	;volatile
   119                           
   120                           ;smart_main.c: 23:     LATE = 1;
   121  007FC8  0E01               	movlw	1
   122  007FCA  6E8D               	movwf	141,c	;volatile
   123  007FCC                     
   124                           ;smart_main.c: 24:     _delay((unsigned long)((500)*(8000000/4000.0)));;
   125  007FCC  0E06               	movlw	6
   126  007FCE  6E02               	movwf	(??_main+1)^0,c
   127  007FD0  0E13               	movlw	19
   128  007FD2  6E01               	movwf	??_main^0,c
   129  007FD4  0EAE               	movlw	174
   130  007FD6                     u37:
   131  007FD6  2EE8               	decfsz	wreg,f,c
   132  007FD8  D7FE               	bra	u37
   133  007FDA  2E01               	decfsz	??_main^0,f,c
   134  007FDC  D7FC               	bra	u37
   135  007FDE  2E02               	decfsz	(??_main+1)^0,f,c
   136  007FE0  D7FA               	bra	u37
   137  007FE2                     
   138                           ;smart_main.c: 25:     LATE = 0;
   139  007FE2  0E00               	movlw	0
   140  007FE4  6E8D               	movwf	141,c	;volatile
   141                           
   142                           ;smart_main.c: 26:     _delay((unsigned long)((500)*(8000000/4000.0)));;
   143  007FE6  0E06               	movlw	6
   144  007FE8  6E02               	movwf	(??_main+1)^0,c
   145  007FEA  0E13               	movlw	19
   146  007FEC  6E01               	movwf	??_main^0,c
   147  007FEE  0EAE               	movlw	174
   148  007FF0                     u47:
   149  007FF0  2EE8               	decfsz	wreg,f,c
   150  007FF2  D7FE               	bra	u47
   151  007FF4  2E01               	decfsz	??_main^0,f,c
   152  007FF6  D7FC               	bra	u47
   153  007FF8  2E02               	decfsz	(??_main+1)^0,f,c
   154  007FFA  D7FA               	bra	u47
   155  007FFC  EF00  F000         	goto	start
   156  008000                     __end_of_main:
   157                           	callstack 0
   158  0000                     
   159                           	psect	rparam
   160  0000                     
   161                           	psect	idloc
   162                           
   163                           ;Config register IDLOC0 @ 0x200000
   164                           ;	unspecified, using default values
   165  200000                     	org	2097152
   166  200000  FF                 	db	255
   167                           
   168                           ;Config register IDLOC1 @ 0x200001
   169                           ;	unspecified, using default values
   170  200001                     	org	2097153
   171  200001  FF                 	db	255
   172                           
   173                           ;Config register IDLOC2 @ 0x200002
   174                           ;	unspecified, using default values
   175  200002                     	org	2097154
   176  200002  FF                 	db	255
   177                           
   178                           ;Config register IDLOC3 @ 0x200003
   179                           ;	unspecified, using default values
   180  200003                     	org	2097155
   181  200003  FF                 	db	255
   182                           
   183                           ;Config register IDLOC4 @ 0x200004
   184                           ;	unspecified, using default values
   185  200004                     	org	2097156
   186  200004  FF                 	db	255
   187                           
   188                           ;Config register IDLOC5 @ 0x200005
   189                           ;	unspecified, using default values
   190  200005                     	org	2097157
   191  200005  FF                 	db	255
   192                           
   193                           ;Config register IDLOC6 @ 0x200006
   194                           ;	unspecified, using default values
   195  200006                     	org	2097158
   196  200006  FF                 	db	255
   197                           
   198                           ;Config register IDLOC7 @ 0x200007
   199                           ;	unspecified, using default values
   200  200007                     	org	2097159
   201  200007  FF                 	db	255
   202                           
   203                           	psect	config
   204                           
   205                           ;Config register CONFIG1L @ 0x300000
   206                           ;	PLL Prescaler Selection bits
   207                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   208                           ;	System Clock Postscaler Selection bits
   209                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   210                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   211                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   212  300000                     	org	3145728
   213  300000  00                 	db	0
   214                           
   215                           ;Config register CONFIG1H @ 0x300001
   216                           ;	Oscillator Selection bits
   217                           ;	FOSC = INTOSC_XT, Internal oscillator, XT used by USB (INTXT)
   218                           ;	Fail-Safe Clock Monitor Enable bit
   219                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   220                           ;	Internal/External Oscillator Switchover bit
   221                           ;	IESO = OFF, Oscillator Switchover mode disabled
   222  300001                     	org	3145729
   223  300001  0A                 	db	10
   224                           
   225                           ;Config register CONFIG2L @ 0x300002
   226                           ;	Power-up Timer Enable bit
   227                           ;	PWRT = OFF, PWRT disabled
   228                           ;	Brown-out Reset Enable bits
   229                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   230                           ;	Brown-out Reset Voltage bits
   231                           ;	BORV = 3, Minimum setting 2.05V
   232                           ;	USB Voltage Regulator Enable bit
   233                           ;	VREGEN = OFF, USB voltage regulator disabled
   234  300002                     	org	3145730
   235  300002  1F                 	db	31
   236                           
   237                           ;Config register CONFIG2H @ 0x300003
   238                           ;	Watchdog Timer Enable bit
   239                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   240                           ;	Watchdog Timer Postscale Select bits
   241                           ;	WDTPS = 32768, 1:32768
   242  300003                     	org	3145731
   243  300003  1E                 	db	30
   244                           
   245                           ; Padding undefined space
   246  300004                     	org	3145732
   247  300004  FF                 	db	255
   248                           
   249                           ;Config register CONFIG3H @ 0x300005
   250                           ;	CCP2 MUX bit
   251                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   252                           ;	PORTB A/D Enable bit
   253                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   254                           ;	Low-Power Timer 1 Oscillator Enable bit
   255                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   256                           ;	MCLR Pin Enable bit
   257                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   258  300005                     	org	3145733
   259  300005  83                 	db	131
   260                           
   261                           ;Config register CONFIG4L @ 0x300006
   262                           ;	Stack Full/Underflow Reset Enable bit
   263                           ;	STVREN = ON, Stack full/underflow will cause Reset
   264                           ;	Single-Supply ICSP Enable bit
   265                           ;	LVP = ON, Single-Supply ICSP enabled
   266                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   267                           ;	ICPRT = OFF, ICPORT disabled
   268                           ;	Extended Instruction Set Enable bit
   269                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   270                           ;	Background Debugger Enable bit
   271                           ;	DEBUG = 0x1, unprogrammed default
   272  300006                     	org	3145734
   273  300006  85                 	db	133
   274                           
   275                           ; Padding undefined space
   276  300007                     	org	3145735
   277  300007  FF                 	db	255
   278                           
   279                           ;Config register CONFIG5L @ 0x300008
   280                           ;	Code Protection bit
   281                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   282                           ;	Code Protection bit
   283                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   284                           ;	Code Protection bit
   285                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   286                           ;	Code Protection bit
   287                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   288  300008                     	org	3145736
   289  300008  0F                 	db	15
   290                           
   291                           ;Config register CONFIG5H @ 0x300009
   292                           ;	Boot Block Code Protection bit
   293                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   294                           ;	Data EEPROM Code Protection bit
   295                           ;	CPD = OFF, Data EEPROM is not code-protected
   296  300009                     	org	3145737
   297  300009  C0                 	db	192
   298                           
   299                           ;Config register CONFIG6L @ 0x30000A
   300                           ;	Write Protection bit
   301                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   302                           ;	Write Protection bit
   303                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   304                           ;	Write Protection bit
   305                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   306                           ;	Write Protection bit
   307                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   308  30000A                     	org	3145738
   309  30000A  0F                 	db	15
   310                           
   311                           ;Config register CONFIG6H @ 0x30000B
   312                           ;	Configuration Register Write Protection bit
   313                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   314                           ;	Boot Block Write Protection bit
   315                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   316                           ;	Data EEPROM Write Protection bit
   317                           ;	WRTD = OFF, Data EEPROM is not write-protected
   318  30000B                     	org	3145739
   319  30000B  E0                 	db	224
   320                           
   321                           ;Config register CONFIG7L @ 0x30000C
   322                           ;	Table Read Protection bit
   323                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   324                           ;	Table Read Protection bit
   325                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   326                           ;	Table Read Protection bit
   327                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   328                           ;	Table Read Protection bit
   329                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   330  30000C                     	org	3145740
   331  30000C  0F                 	db	15
   332                           
   333                           ;Config register CONFIG7H @ 0x30000D
   334                           ;	Boot Block Table Read Protection bit
   335                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   336  30000D                     	org	3145741
   337  30000D  40                 	db	64
   338                           tosu	equ	0xFFF
   339                           tosh	equ	0xFFE
   340                           tosl	equ	0xFFD
   341                           stkptr	equ	0xFFC
   342                           pclatu	equ	0xFFB
   343                           pclath	equ	0xFFA
   344                           pcl	equ	0xFF9
   345                           tblptru	equ	0xFF8
   346                           tblptrh	equ	0xFF7
   347                           tblptrl	equ	0xFF6
   348                           tablat	equ	0xFF5
   349                           prodh	equ	0xFF4
   350                           prodl	equ	0xFF3
   351                           indf0	equ	0xFEF
   352                           postinc0	equ	0xFEE
   353                           postdec0	equ	0xFED
   354                           preinc0	equ	0xFEC
   355                           plusw0	equ	0xFEB
   356                           fsr0h	equ	0xFEA
   357                           fsr0l	equ	0xFE9
   358                           wreg	equ	0xFE8
   359                           indf1	equ	0xFE7
   360                           postinc1	equ	0xFE6
   361                           postdec1	equ	0xFE5
   362                           preinc1	equ	0xFE4
   363                           plusw1	equ	0xFE3
   364                           fsr1h	equ	0xFE2
   365                           fsr1l	equ	0xFE1
   366                           bsr	equ	0xFE0
   367                           indf2	equ	0xFDF
   368                           postinc2	equ	0xFDE
   369                           postdec2	equ	0xFDD
   370                           preinc2	equ	0xFDC
   371                           plusw2	equ	0xFDB
   372                           fsr2h	equ	0xFDA
   373                           fsr2l	equ	0xFD9
   374                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Wed Apr 28 10:22:26 2021

                     l13 7FFC                       u37 7FD6                       u47 7FF0  
                    l701 7FE2                      l697 7FC0                      l699 7FCC  
                    wreg 000FE8                     _LATE 000F8D                     _main 7FC0  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISE 000F96          __initialization 7FBA             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _OSCCON 000FD3  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FBA  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FBA                  __ramtop 0800  
                __ptext0 7FC0     end_of_initialization 7FBA      start_initialization 7FBA  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0040  
               isa$xinst 000000  
