<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>[Logic Design] Lec 08 - 多工器、編碼器、可程式化邏輯元件 | Rain Hu's Workspace</title><meta name=keywords content="Logic Design"><meta name=description content="Combinational Circuit Design and Simulation"><meta name=author content="Rain Hu"><link rel=canonical href=https://intervalrain.github.io/><meta name=google-site-verification content="XYZabc"><meta name=msvalidate.01 content="XYZabc"><link crossorigin=anonymous href=/assets/css/stylesheet.min.62544d021d74c1d1215183b216a7ce71465bcb05e8768851d5c6d332d9672210.css integrity="sha256-YlRNAh10wdEhUYOyFqfOcUZbywXodohR1cbTMtlnIhA=" rel="preload stylesheet" as=style><link rel=preload href=/images/rain.png as=image><script defer crossorigin=anonymous src=/assets/js/highlight.min.b95bacdc39e37a332a9f883b1e78be4abc1fdca2bc1f2641f55e3cd3dabd4d61.js integrity="sha256-uVus3DnjejMqn4g7Hni+Srwf3KK8HyZB9V4809q9TWE=" onload=hljs.initHighlightingOnLoad()></script>
<link rel=icon href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=16x16 href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=32x32 href=https://intervalrain.github.io/images/rain.png><link rel=apple-touch-icon href=https://intervalrain.github.io/images/rain.png><link rel=mask-icon href=https://intervalrain.github.io/images/rain.png><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--hljs-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.css integrity=sha384-zTROYFVGOfTw7JV7KUu8udsvW2fx4lWOsCEDqhBreBwlHI4ioVRtmIvEThzJHGET crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.js integrity=sha384-GxNFqL3r9uRJQhR+47eDxuPoNE7yLftQM8LcxzgS4HT73tp970WS/wV5p8UzCOmb crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/contrib/auto-render.min.js integrity=sha384-vZTG03m+2yp6N6BNi5iM4rW4oIwk5DfcNdFfxkk9ZWpDriOkXX8voJBFrAO7MpVl crossorigin=anonymous onload=renderMathInElement(document.body)></script>
<script src=https://utteranc.es/client.js repo=intervalrain.github.io issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script><meta property="og:title" content="[Logic Design] Lec 08 - 多工器、編碼器、可程式化邏輯元件"><meta property="og:description" content="Combinational Circuit Design and Simulation"><meta property="og:type" content="article"><meta property="og:url" content="https://intervalrain.github.io/posts/logicdesign/lec8/"><meta property="og:image" content="https://intervalrain.github.io/images/cover.jpg"><meta property="article:section" content="posts"><meta property="article:published_time" content="2021-09-18T03:11:35+08:00"><meta property="article:modified_time" content="2021-09-18T03:11:35+08:00"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://intervalrain.github.io/images/cover.jpg"><meta name=twitter:title content="[Logic Design] Lec 08 - 多工器、編碼器、可程式化邏輯元件"><meta name=twitter:description content="Combinational Circuit Design and Simulation"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"https://intervalrain.github.io/posts/"},{"@type":"ListItem","position":2,"name":"[Logic Design] Lec 08 - 多工器、編碼器、可程式化邏輯元件","item":"https://intervalrain.github.io/posts/logicdesign/lec8/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"[Logic Design] Lec 08 - 多工器、編碼器、可程式化邏輯元件","name":"[Logic Design] Lec 08 - 多工器、編碼器、可程式化邏輯元件","description":"Combinational Circuit Design and Simulation","keywords":["Logic Design"],"articleBody":"多工器(Multiplexer, MUX) 一個 \\(2^n\\text{ to }1\\) 多工器，需要有 n 個控制項(選項器) \\(\\begin{array}{c|c|l} \\text{MUX}\u0026\\text{sel}\u0026\\text{Output}\\\\\\hline \\text{2 to 1}\u00261\u0026A’ I_0+AI_1\\\\\\hline \\text{4 to 1}\u00262\u0026A’ B’ I_0+A’ BI_1+AB’ I_2+ABI_3\\\\\\hline \\text{8 to 1}\u00263\u0026A’ B’ C’ I_0+A’ B’ CI_1+…\\\\\\hline 2^n\\text{ to 1}\u0026n\u0026\\sum_{k=0}^{2^n-1}m_kI_k \\end{array}\\) quad multiplexer 多了一個致能(enable, en)來控制多工器 用 4-1 多工器實現三個變數函式 代數展開\n\\(\\begin{array}{rl} F(A,B,C)\u0026=A’ B’+AC\\\\ \u0026=A’ B’(C+C’)+A(B+B’)C\\\\ \u0026=A’ B’\\cdot1+A’ B\\cdot0+AB’ C+ABC \\end{array}\\) 真值表法\n\\(\\begin{array}{|cccc:cc|}\\hline \u0026A\u0026B\u0026C\u0026F\\\\\\hline \u00260\u00260\u00260\u00261\\\\ I_0\u00260\u00260\u00261\u00261\u00261\\\\\\hline \u00260\u00261\u00260\u00260\\\\ I_1\u00260\u00261\u00261\u00260\u00260\\\\\\hline \u00261\u00260\u00260\u00260\\\\ I_2\u00261\u00260\u00261\u00261\u0026C\\\\\\hline \u00261\u00261\u00260\u00260\\\\ I_3\u00261\u00261\u00261\u00261\u0026C\\\\\\hline \\end{array}\\) Verilog 4-to-1 MUX implements 3-var function test bench 三態緩衝器(Three state buffer) 緩衝器(Buffers)的用途: 用來增加閘輸出的趨動力(driving force) 因為閘並聯而造成電容增加(fan out)，電容增加充電變慢，使電路變慢 總體而言，可用來調節電路的速度。 三態緩衝器: Three-state buffer 或 tri-state buffer 真值表\n\\(\\begin{array}{|cc|c|}\\hline B\u0026A\u0026C\\\\\\hline 0\u00260\u0026Z\\\\\\hline 0\u00261\u0026Z\\\\\\hline 1\u00260\u00260\\\\\\hline 1\u00261\u00261\\\\\\hline \\end{array}\\) 利用 tri-state buffer 實現 2-to-1 MUX tri-state buffer 並聯 真值表\n\\(\\begin{array}{|c|c|c|c|c|}\\hline \u0026X\u00260\u00261\u0026Z\\\\\\hline X\u0026X\u0026X\u0026X\u0026X\\\\\\hline 0\u0026X\u00260\u0026X\u00260\\\\\\hline 1\u0026X\u0026X\u00261\u00261\\\\\\hline Z\u0026X\u00260\u00261\u0026Z\\\\\\hline \\end{array}\\) 應用 Bus 匯流排 Chip I/O 解碼器(Decoder) \\(n 個 \\text{input} 可以對應到 2^n 個 \\text{output}\\) 事實上，n 個 input 在編碼器前成生各種 minterm 的組合，後面面編碼器就是將 minterm \\(OR\\) 起來。 7442 編碼器，數字 1 到 9 產生對應位置的輸出為 0。 這樣的設計可以使雜訊的干擾變輕。 配合 \\(\\text{NAND Gate}\\)，其實就跟前面的編碼器一樣，是產生 minterm 再 \\(OR\\) 起來的過程。 \\(F_1=m_1+m_2+m_4 \\qquad F_2=m_4+m_7+m_9\\) Verilog 7442 f124 f479 編碼器(Encoder) Priority Encoder 8-to-3 編碼，將輸入將對應的數字編到 abc 中。 若 input 端有兩個以上為 1，則輸出數字較高的數(MSB)。 d 的作用，用來表示輸入是否含有 1，否則為 0。 唯讀記憶體(Read only memories, ROMs) 唯讀記憶體就是一個編寫好的編碼器，輸入就像是位址(address)。 General Form \\(\\text{n inputs}\\rightarrow 2^n 個 \\text{words} \\rightarrow \\text{m outputs}\\) 可以把 ROM 看成 decoder 加上 memory array 用二極體形成 \\(OR\\) 的效果，一般也會將二極體極化成黑點。 二極體在這邊使電流為單向流動，一般二極體的壓降為 0.7V。 整個矩陣稱為 OR-plane。 word line 用於控制儲存單元與 bit line 的連通 bit line 用於讀寫儲存單元。(此處只有讀) ROM 的變形 PROM (prgrammable ROM): 使用光罩定義金屬線 OTP (one time program ROM): 利用 fuse 熔斷機制，一次性 EPROM(Erasable Programmable ROM) EEPROM(Electrically Erasable Programmable ROM) 可程式化邏輯元件(programmable logic devices) 可程式化邏輯矩陣(Programmable Logic Array, PLA) 可程式化矩陣邏輯(Programmable Array Logic, PAL) 現場可程式化邏輯閘陣列(Field programmable gate arrays, FPGAs) ","wordCount":"246","inLanguage":"en","image":"https://intervalrain.github.io/images/cover.jpg","datePublished":"2021-09-18T03:11:35+08:00","dateModified":"2021-09-18T03:11:35+08:00","author":{"@type":"Person","name":"Rain Hu"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://intervalrain.github.io/posts/logicdesign/lec8/"},"publisher":{"@type":"Organization","name":"Rain Hu's Workspace","logo":{"@type":"ImageObject","url":"https://intervalrain.github.io/images/rain.png"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add("dark"):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove("dark"):window.matchMedia("(prefers-color-scheme: dark)").matches&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=https://intervalrain.github.io/ accesskey=h title="Rain Hu's Workspace (Alt + H)"><img src=https://intervalrain.github.io/images/rain.png alt=logo aria-label=logo height=35>Rain Hu's Workspace</a>
<span class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></span></div><ul id=menu><li><a href=https://intervalrain.github.io/search title="Search (Alt + /)" accesskey=/><span>Search</span></a></li><li><a href=https://intervalrain.github.io/posts/aboutme title="About me"><span>About me</span></a></li><li><a href=https://intervalrain.github.io/archives title=Archives><span>Archives</span></a></li><li><a href=https://intervalrain.github.io/categories/ title=Categories><span>Categories</span></a></li><li><a href=https://intervalrain.github.io/tags/ title=Tags><span>Tags</span></a></li><li><a href=https://intervalrain.github.io/posts/csharp/csharp title=C#><span>C#</span></a></li><li><a href=https://intervalrain.github.io/posts/csindex title=CS><span>CS</span></a></li><li><a href=https://intervalrain.github.io/posts/leetcode title=LeetCode><span>LeetCode</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://intervalrain.github.io/>Home</a>&nbsp;»&nbsp;<a href=https://intervalrain.github.io/posts/>Posts</a></div><h1 class=post-title>[Logic Design] Lec 08 - 多工器、編碼器、可程式化邏輯元件</h1><div class=post-description>Combinational Circuit Design and Simulation</div><div class=post-meta><span title='2021-09-18 03:11:35 +0800 +0800'>September 18, 2021</span>&nbsp;·&nbsp;2 min&nbsp;·&nbsp;Rain Hu&nbsp;|&nbsp;<a href=https://github.com/intervalrain/intervalrain.github.io/tree/main/content//posts/LogicDesign/Lec8.md rel="noopener noreferrer" target=_blank>Suggest Changes</a></div></header><figure class=entry-cover><img loading=lazy src=https://intervalrain.github.io/images/cover.jpg alt="Oh! You closed up the window, so you cannot see raining"></figure><aside id=toc-container class="toc-container wide"><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>Table of Contents</span></summary><div class=inner><ul><li><a href=#%e5%a4%9a%e5%b7%a5%e5%99%a8multiplexer-mux aria-label="多工器(Multiplexer, MUX)">多工器(Multiplexer, MUX)</a></li><li><a href=#%e4%b8%89%e6%85%8b%e7%b7%a9%e8%a1%9d%e5%99%a8three-state-buffer aria-label="三態緩衝器(Three state buffer)">三態緩衝器(Three state buffer)</a></li><li><a href=#%e8%a7%a3%e7%a2%bc%e5%99%a8decoder aria-label=解碼器(Decoder)>解碼器(Decoder)</a></li><li><a href=#%e7%b7%a8%e7%a2%bc%e5%99%a8encoder aria-label=編碼器(Encoder)>編碼器(Encoder)</a></li><li><a href=#%e5%94%af%e8%ae%80%e8%a8%98%e6%86%b6%e9%ab%94read-only-memories-roms aria-label="唯讀記憶體(Read only memories, ROMs)">唯讀記憶體(Read only memories, ROMs)</a><ul><li><a href=#rom-%e7%9a%84%e8%ae%8a%e5%bd%a2 aria-label="ROM 的變形">ROM 的變形</a></li></ul></li><li><a href=#%e5%8f%af%e7%a8%8b%e5%bc%8f%e5%8c%96%e9%82%8f%e8%bc%af%e5%85%83%e4%bb%b6programmable-logic-devices aria-label="可程式化邏輯元件(programmable logic devices)">可程式化邏輯元件(programmable logic devices)</a><ul><li><a href=#%e5%8f%af%e7%a8%8b%e5%bc%8f%e5%8c%96%e9%82%8f%e8%bc%af%e7%9f%a9%e9%99%a3programmable-logic-array-pla aria-label="可程式化邏輯矩陣(Programmable Logic Array, PLA)">可程式化邏輯矩陣(Programmable Logic Array, PLA)</a></li><li><a href=#%e5%8f%af%e7%a8%8b%e5%bc%8f%e5%8c%96%e7%9f%a9%e9%99%a3%e9%82%8f%e8%bc%afprogrammable-array-logic-pal aria-label="可程式化矩陣邏輯(Programmable Array Logic, PAL)">可程式化矩陣邏輯(Programmable Array Logic, PAL)</a></li></ul></li><li><a href=#%e7%8f%be%e5%a0%b4%e5%8f%af%e7%a8%8b%e5%bc%8f%e5%8c%96%e9%82%8f%e8%bc%af%e9%96%98%e9%99%a3%e5%88%97field-programmable-gate-arrays-fpgas aria-label="現場可程式化邏輯閘陣列(Field programmable gate arrays, FPGAs)">現場可程式化邏輯閘陣列(Field programmable gate arrays, FPGAs)</a></li></ul></div></details></div></aside><script>let activeElement,elements;window.addEventListener("DOMContentLoaded",function(){checkTocPosition(),elements=document.querySelectorAll("h1[id],h2[id],h3[id],h4[id],h5[id],h6[id]"),activeElement=elements[0];const t=encodeURI(activeElement.getAttribute("id")).toLowerCase();document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active")},!1),window.addEventListener("resize",function(){checkTocPosition()},!1),window.addEventListener("scroll",()=>{activeElement=Array.from(elements).find(e=>{if(getOffsetTop(e)-window.pageYOffset>0&&getOffsetTop(e)-window.pageYOffset<window.innerHeight/2)return e})||activeElement,elements.forEach(e=>{const t=encodeURI(e.getAttribute("id")).toLowerCase();e===activeElement?document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active"):document.querySelector(`.inner ul li a[href="#${t}"]`).classList.remove("active")})},!1);const main=parseInt(getComputedStyle(document.body).getPropertyValue("--article-width"),10),toc=parseInt(getComputedStyle(document.body).getPropertyValue("--toc-width"),10),gap=parseInt(getComputedStyle(document.body).getPropertyValue("--gap"),10);function checkTocPosition(){const e=document.body.scrollWidth;e-main-toc*2-gap*4>0?document.getElementById("toc-container").classList.add("wide"):document.getElementById("toc-container").classList.remove("wide")}function getOffsetTop(e){if(!e.getClientRects().length)return 0;let t=e.getBoundingClientRect(),n=e.ownerDocument.defaultView;return t.top+n.pageYOffset}</script><div class=post-content><h1 id=多工器multiplexer-mux>多工器(Multiplexer, MUX)<a hidden class=anchor aria-hidden=true href=#多工器multiplexer-mux>#</a></h1><ul><li>一個 \(2^n\text{ to }1\) 多工器，需要有 n 個控制項(選項器)<ul><li>\(\begin{array}{c|c|l}
\text{MUX}&\text{sel}&\text{Output}\\\hline
\text{2 to 1}&1&A&rsquo; I_0+AI_1\\\hline
\text{4 to 1}&2&A&rsquo; B&rsquo; I_0+A&rsquo; BI_1+AB&rsquo; I_2+ABI_3\\\hline
\text{8 to 1}&3&A&rsquo; B&rsquo; C&rsquo; I_0+A&rsquo; B&rsquo; CI_1+&mldr;\\\hline
2^n\text{ to 1}&n&\sum_{k=0}^{2^n-1}m_kI_k
\end{array}\)</li></ul></li><li>quad multiplexer<ul><li>多了一個致能(enable, en)來控制多工器
<img loading=lazy src=/posts/LogicDesign/L8/quadMUX.png alt=quadMUX></li></ul></li><li>用 4-1 多工器實現三個變數函式
<img loading=lazy src=/posts/LogicDesign/L8/sample.png alt=sample><ul><li>代數展開<br>\(\begin{array}{rl}
F(A,B,C)&=A&rsquo; B&rsquo;+AC\\
&=A&rsquo; B&rsquo;(C+C&rsquo;)+A(B+B&rsquo;)C\\
&=A&rsquo; B&rsquo;\cdot1+A&rsquo; B\cdot0+AB&rsquo; C+ABC
\end{array}\)</li><li>真值表法<br>\(\begin{array}{|cccc:cc|}\hline
&A&B&C&F\\\hline
&0&0&0&1\\
I_0&0&0&1&1&1\\\hline
&0&1&0&0\\
I_1&0&1&1&0&0\\\hline
&1&0&0&0\\
I_2&1&0&1&1&C\\\hline
&1&1&0&0\\
I_3&1&1&1&1&C\\\hline
\end{array}\)</li><li>Verilog<ul><li><a href=https://github.com/intervalrain/Verilog/blob/main/3varMUX/threevarMUX.v>4-to-1 MUX implements 3-var function</a></li><li><a href=https://github.com/intervalrain/Verilog/blob/main/3varMUX/threevarMUX_tb.v>test bench</a>
<img loading=lazy src=/posts/LogicDesign/L8/3varMUX.png alt=3varMUX></li></ul></li></ul></li></ul><h1 id=三態緩衝器three-state-buffer>三態緩衝器(Three state buffer)<a hidden class=anchor aria-hidden=true href=#三態緩衝器three-state-buffer>#</a></h1><p><img loading=lazy src=/posts/LogicDesign/L8/buffer.png alt=buffer></p><ul><li>緩衝器(Buffers)的用途:<ul><li>用來增加閘輸出的趨動力(driving force)</li><li>因為閘並聯而造成電容增加(fan out)，電容增加充電變慢，使電路變慢</li><li>總體而言，可用來調節電路的速度。</li></ul></li><li>三態緩衝器:
<img loading=lazy src=/posts/LogicDesign/L8/tristate.png alt=tristate><ul><li>Three-state buffer 或 tri-state buffer</li><li>真值表<br>\(\begin{array}{|cc|c|}\hline
B&A&C\\\hline
0&0&Z\\\hline
0&1&Z\\\hline
1&0&0\\\hline
1&1&1\\\hline
\end{array}\)</li><li>利用 tri-state buffer 實現 2-to-1 MUX
<img loading=lazy src=/posts/LogicDesign/L8/tristateMUX.png alt=tristateMUX></li><li>tri-state buffer 並聯<ul><li>真值表<br>\(\begin{array}{|c|c|c|c|c|}\hline
&X&0&1&Z\\\hline
X&X&X&X&X\\\hline
0&X&0&X&0\\\hline
1&X&X&1&1\\\hline
Z&X&0&1&Z\\\hline
\end{array}\)</li></ul></li><li>應用<ul><li>Bus 匯流排
<img loading=lazy src=/posts/LogicDesign/L8/bus.png alt=bus></li><li>Chip I/O
<img loading=lazy src=/posts/LogicDesign/L8/IO.png alt=IO></li></ul></li></ul></li></ul><h1 id=解碼器decoder>解碼器(Decoder)<a hidden class=anchor aria-hidden=true href=#解碼器decoder>#</a></h1><ul><li>\(n 個 \text{input} 可以對應到 2^n 個 \text{output}\)
<img loading=lazy src=/posts/LogicDesign/L8/decoder.png alt=decoder></li><li>事實上，n 個 input 在編碼器前成生各種 minterm 的組合，後面面編碼器就是將 minterm \(OR\) 起來。
<img loading=lazy src=/posts/LogicDesign/L8/2to4decoder.png alt=2to4decoder></li><li>7442 編碼器，數字 1 到 9 產生對應位置的輸出為 0。</li><li>這樣的設計可以使雜訊的干擾變輕。</li><li>配合 \(\text{NAND Gate}\)，其實就跟前面的編碼器一樣，是產生 minterm 再 \(OR\) 起來的過程。
<img loading=lazy src=/posts/LogicDesign/L8/7442.png alt=7442></li><li>\(F_1=m_1+m_2+m_4 \qquad F_2=m_4+m_7+m_9\)
<img loading=lazy src=/posts/LogicDesign/L8/7442a.png alt=7442a></li><li>Verilog<ul><li><a href=https://github.com/intervalrain/Verilog/blob/main/7442/u7442.v>7442</a></li><li><a href=https://github.com/intervalrain/Verilog/blob/main/7442/f124.v>f124</a></li><li><a href=https://github.com/intervalrain/Verilog/blob/main/7442/f479.v>f479</a></li></ul></li></ul><h1 id=編碼器encoder>編碼器(Encoder)<a hidden class=anchor aria-hidden=true href=#編碼器encoder>#</a></h1><ul><li>Priority Encoder</li><li>8-to-3 編碼，將輸入將對應的數字編到 abc 中。</li><li>若 input 端有兩個以上為 1，則輸出數字較高的數(MSB)。</li><li>d 的作用，用來表示輸入是否含有 1，否則為 0。
<img loading=lazy src=/posts/LogicDesign/L8/encoder.png alt=encoder></li></ul><h1 id=唯讀記憶體read-only-memories-roms>唯讀記憶體(Read only memories, ROMs)<a hidden class=anchor aria-hidden=true href=#唯讀記憶體read-only-memories-roms>#</a></h1><ul><li>唯讀記憶體就是一個編寫好的編碼器，輸入就像是位址(address)。
<img loading=lazy src=/posts/LogicDesign/L8/ROM.png alt=ROM></li><li>General Form</li><li>\(\text{n inputs}\rightarrow 2^n 個 \text{words} \rightarrow \text{m outputs}\)
<img loading=lazy src=/posts/LogicDesign/L8/ROMa.png alt=ROMa></li><li>可以把 ROM 看成 decoder 加上 memory array
<img loading=lazy src=/posts/LogicDesign/L8/ROMb.png alt=ROMa></li><li>用二極體形成 \(OR\) 的效果，一般也會將二極體極化成黑點。</li><li>二極體在這邊使電流為單向流動，一般二極體的壓降為 0.7V。</li><li>整個矩陣稱為 OR-plane。</li><li>word line 用於控制儲存單元與 bit line 的連通</li><li>bit line 用於讀寫儲存單元。(此處只有讀)
<img loading=lazy src=/posts/LogicDesign/L8/ROMlogic.png alt=ROMlogic></li></ul><h2 id=rom-的變形>ROM 的變形<a hidden class=anchor aria-hidden=true href=#rom-的變形>#</a></h2><ul><li>PROM (prgrammable ROM): 使用光罩定義金屬線</li><li>OTP (one time program ROM): 利用 fuse 熔斷機制，一次性</li><li><a href=https://zh.wikipedia.org/wiki/%E5%8F%AF%E6%93%A6%E9%99%A4%E5%8F%AF%E8%A6%8F%E5%8A%83%E5%BC%8F%E5%94%AF%E8%AE%80%E8%A8%98%E6%86%B6%E9%AB%94>EPROM(Erasable Programmable ROM)</a></li><li><a href="https://www.bing.com/ck/a?!&&p=e8e7ebb1e0244b68652327e240ce70bfb30d911a168646bafc34ef8a057a3d09JmltdHM9MTY1NTQwMjUwMyZpZ3VpZD0yMGIxZmU2Ni1mYmQzLTQwOTctYThkNy02NWFkZDYzZmM5MGEmaW5zaWQ9NTE2Ng&ptn=3&fclid=60e5998b-ed9e-11ec-9bb0-156d89d30233&u=a1aHR0cHM6Ly96aC53aWtpcGVkaWEub3JnL3poLXR3LyVFOSU5QiVCQiVFNSVBRCU5MCVFNiU4QSVCOSVFOSU5OSVBNCVFNSVCQyU4RiVFNSU4RiVBRiVFOCVBNCU4NyVFNSVBRiVBQiVFNSU5NCVBRiVFOCVBRSU4MCVFOCVBOCU5OCVFNiU4NiVCNiVFOSVBQiU5NA&ntb=1">EEPROM(Electrically Erasable Programmable ROM)</a></li></ul><h1 id=可程式化邏輯元件programmable-logic-devices>可程式化邏輯元件(programmable logic devices)<a hidden class=anchor aria-hidden=true href=#可程式化邏輯元件programmable-logic-devices>#</a></h1><h2 id=可程式化邏輯矩陣programmable-logic-array-pla>可程式化邏輯矩陣(Programmable Logic Array, PLA)<a hidden class=anchor aria-hidden=true href=#可程式化邏輯矩陣programmable-logic-array-pla>#</a></h2><h2 id=可程式化矩陣邏輯programmable-array-logic-pal>可程式化矩陣邏輯(Programmable Array Logic, PAL)<a hidden class=anchor aria-hidden=true href=#可程式化矩陣邏輯programmable-array-logic-pal>#</a></h2><h1 id=現場可程式化邏輯閘陣列field-programmable-gate-arrays-fpgas>現場可程式化邏輯閘陣列(Field programmable gate arrays, FPGAs)<a hidden class=anchor aria-hidden=true href=#現場可程式化邏輯閘陣列field-programmable-gate-arrays-fpgas>#</a></h1></div><footer class=post-footer><ul class=post-tags><li><a href=https://intervalrain.github.io/tags/logic-design/>Logic Design</a></li></ul><nav class=paginav><a class=prev href=https://intervalrain.github.io/posts/logicdesign/lec7/><span class=title>« Prev Page</span><br><span>[Logic Design] Lec 07 - 組合電路設計與模擬</span></a>
<a class=next href=https://intervalrain.github.io/posts/logicdesign/lec9/><span class=title>Next Page »</span><br><span>[Logic Design] Lec 09 - Flips-FLops</span></a></nav></footer><script src=https://utteranc.es/client.js repo=Reid00/hugo-blog-talks issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script></article></main><footer class=footer><span>&copy; 2023 <a href=https://intervalrain.github.io/>Rain Hu's Workspace</a></span>
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://git.io/hugopapermod rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg></a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerText="copy";function s(){t.innerText="copied!",setTimeout(()=>{t.innerText="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>