"""
==============================================
Generating feedthrough from multiple instances
==============================================

This example demostrates how to generate a feedthrough wire connection for
a given scalar or vector wires.

**Initial Design**

.. image:: ../auto_sample_verilog/basic_hierarchy.svg
    :align: center

"""

from os import path
import spydrnet as sdn
import spydrnet_physical as sdnphy

# TODO
print("NotImplemented")
