# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bridge_buffer.vhdl" \
"../../../../bridge_fake_enc.vhdl" \
"../../../../bridge_fake_rob.vhdl" \
"../../../../bridge_top.vhdl" \
"../../../../bridge_tb.vhdl" \

# Do not sort compile order
nosort
