{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557260621525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557260621540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 00:53:41 2019 " "Processing started: Wed May 08 00:53:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557260621540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260621540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260621540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557260621993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../mux2_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/mux8_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/mux8_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "../mux8_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my81mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my81mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my81MUX " "Found entity 1: my81MUX" {  } { { "../../HW2/HW2_96110323/Universal Shift Register/my81MUX.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW2/HW2_96110323/Universal Shift Register/my81MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my21mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my21mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my21mux " "Found entity 1: my21mux" {  } { { "../../HW2/HW2_96110323/Universal Shift Register/my21mux.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW2/HW2_96110323/Universal Shift Register/my21mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mydff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Found entity 1: mydff" {  } { { "mydff.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mymux4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mymux4_1 " "Found entity 1: mymux4_1" {  } { { "mymux4_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mymux4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/mtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/mtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mtest " "Found entity 1: mtest" {  } { { "../../HW2/HW2_96110323/Universal Shift Register/mtest.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW2/HW2_96110323/Universal Shift Register/mtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32bit " "Found entity 1: mux_32bit" {  } { { "mux_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mux_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEMP " "Found entity 1: TEMP" {  } { { "TEMP.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/TEMP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260634509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260634509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_File " "Elaborating entity \"Register_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557260634618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M1 " "Converted elements in bus name \"M1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M1\[31..0\] M131..0 " "Converted element name(s) from \"M1\[31..0\]\" to \"M131..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2352 3696 3788 2368 "M1\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M1\[31..0\] M131..0 " "Converted element name(s) from \"M1\[31..0\]\" to \"M131..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2504 3512 3609 2520 "M1\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2352 3696 3788 2368 "M1\[31..0\]" "" } { 2504 3512 3609 2520 "M1\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M12 " "Converted elements in bus name \"M12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M12\[31..0\] M1231..0 " "Converted element name(s) from \"M12\[31..0\]\" to \"M1231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1400 3496 3601 1416 "M12\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M12\[31..0\] M1231..0 " "Converted element name(s) from \"M12\[31..0\]\" to \"M1231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1248 3680 3780 1264 "M12\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1400 3496 3601 1416 "M12\[31..0\]" "" } { 1248 3680 3780 1264 "M12\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M2 " "Converted elements in bus name \"M2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M2\[31..0\] M231..0 " "Converted element name(s) from \"M2\[31..0\]\" to \"M231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2736 3520 3607 2752 "M2\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M2\[31..0\] M231..0 " "Converted element name(s) from \"M2\[31..0\]\" to \"M231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2776 3720 3820 2792 "M2\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2736 3520 3607 2752 "M2\[31..0\]" "" } { 2776 3720 3820 2792 "M2\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M22 " "Converted elements in bus name \"M22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M22\[31..0\] M2231..0 " "Converted element name(s) from \"M22\[31..0\]\" to \"M2231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1632 3504 3599 1648 "M22\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M22\[31..0\] M2231..0 " "Converted element name(s) from \"M22\[31..0\]\" to \"M2231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1768 3704 3812 1784 "M22\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1632 3504 3599 1648 "M22\[31..0\]" "" } { 1768 3704 3812 1784 "M22\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M25 " "Converted elements in bus name \"M25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M25\[31..0\] M2531..0 " "Converted element name(s) from \"M25\[31..0\]\" to \"M2531..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1232 3960 4052 1248 "M25\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M25\[31..0\] M2531..0 " "Converted element name(s) from \"M25\[31..0\]\" to \"M2531..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1488 3848 3961 1504 "M25\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1232 3960 4052 1248 "M25\[31..0\]" "" } { 1488 3848 3961 1504 "M25\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M26 " "Converted elements in bus name \"M26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M26\[31..0\] M2631..0 " "Converted element name(s) from \"M26\[31..0\]\" to \"M2631..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1768 3992 4107 1784 "M26\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M26\[31..0\] M2631..0 " "Converted element name(s) from \"M26\[31..0\]\" to \"M2631..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1504 3856 3961 1520 "M26\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1768 3992 4107 1784 "M26\[31..0\]" "" } { 1504 3856 3961 1520 "M26\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M3 " "Converted elements in bus name \"M3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M3\[31..0\] M331..0 " "Converted element name(s) from \"M3\[31..0\]\" to \"M331..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2792 3728 3832 2808 "M3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M3\[31..0\] M331..0 " "Converted element name(s) from \"M3\[31..0\]\" to \"M331..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2952 3520 3601 2968 "M3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2792 3728 3832 2808 "M3\[31..0\]" "" } { 2952 3520 3601 2968 "M3\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "M32 " "Converted elements in bus name \"M32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M32\[31..0\] M3231..0 " "Converted element name(s) from \"M32\[31..0\]\" to \"M3231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1864 3512 3601 1880 "M32\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "M32\[31..0\] M3231..0 " "Converted element name(s) from \"M32\[31..0\]\" to \"M3231..0\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1784 3712 3824 1800 "M32\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260634634 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1864 3512 3601 1880 "M32\[31..0\]" "" } { 1784 3712 3824 1800 "M32\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557260634634 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst50 " "Primitive \"GND\" of instance \"inst50\" not used" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1560 3696 3728 1592 "inst50" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260634665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst44 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst44\"" {  } { { "Register_File.bdf" "inst44" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2576 3920 4152 2672 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:inst125 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:inst125\"" {  } { { "Register_File.bdf" "inst125" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2232 3248 3512 2424 "inst125" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit reg_32bit:inst33 " "Elaborating entity \"reg_32bit\" for hierarchy \"reg_32bit:inst33\"" {  } { { "Register_File.bdf" "inst33" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1872 2320 2544 2000 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_32bit:inst33\|reg_16bit:inst " "Elaborating entity \"reg_16bit\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\"" {  } { { "reg_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_32bit.bdf" { { 592 896 1120 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst " "Elaborating entity \"register_8bit\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\"" {  } { { "reg_16bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_16bit.bdf" { { 608 960 1168 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst " "Elaborating entity \"register_4bit\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\"" {  } { { "register_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_8bit.bdf" { { 736 896 1104 864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst10 " "Primitive \"DFFE\" of instance \"inst10\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 896 1232 1296 976 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst11 " "Primitive \"DFFE\" of instance \"inst11\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 888 1488 1552 968 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst12 " "Primitive \"DFFE\" of instance \"inst12\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 880 1688 1752 960 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 992 880 928 1024 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 808 656 704 840 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst9 " "Primitive \"DFFE\" of instance \"inst9\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 872 1016 1080 952 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260634759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8 " "Elaborating entity \"mydff\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\"" {  } { { "register_4bit.bdf" "inst8" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 624 440 592 752 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux4_1 reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5 " "Elaborating entity \"mymux4_1\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5\"" {  } { { "mydff.bdf" "inst5" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 552 456 648 680 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my21mux reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5\|my21mux:inst2 " "Elaborating entity \"my21mux\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5\|my21mux:inst2\"" {  } { { "mymux4_1.bdf" "inst2" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mymux4_1.bdf" { { 584 1288 1424 680 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260634790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst " "Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst\"" {  } { { "Register_File.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 528 1040 1160 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260635150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst " "Elaborated megafunction instantiation \"LPM_DECODE:inst\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 528 1040 1160 640 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260635150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst " "Instantiated megafunction \"LPM_DECODE:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260635150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260635150 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 528 1040 1160 640 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557260635150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_mpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_mpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_mpf " "Found entity 1: decode_mpf" {  } { { "db/decode_mpf.tdf" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/db/decode_mpf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260635275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260635275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_mpf LPM_DECODE:inst\|decode_mpf:auto_generated " "Elaborating entity \"decode_mpf\" for hierarchy \"LPM_DECODE:inst\|decode_mpf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260635275 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M129 mux2_1:inst49\|I1\[9\] " "Net \"M129\", which fans out to \"mux2_1:inst49\|I1\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[29\] " "Net is fed by \"mux8_1:inst40\|OUT\[29\]\"" {  } { { "../mux8_1.bdf" "OUT\[29\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[9\] " "Net is fed by \"mux8_1:inst46\|OUT\[9\]\"" {  } { { "../mux8_1.bdf" "OUT\[9\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[9\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M128 mux2_1:inst49\|I1\[8\] " "Net \"M128\", which fans out to \"mux2_1:inst49\|I1\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[28\] " "Net is fed by \"mux8_1:inst40\|OUT\[28\]\"" {  } { { "../mux8_1.bdf" "OUT\[28\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[8\] " "Net is fed by \"mux8_1:inst46\|OUT\[8\]\"" {  } { { "../mux8_1.bdf" "OUT\[8\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[8\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M127 mux2_1:inst49\|I1\[7\] " "Net \"M127\", which fans out to \"mux2_1:inst49\|I1\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[27\] " "Net is fed by \"mux8_1:inst40\|OUT\[27\]\"" {  } { { "../mux8_1.bdf" "OUT\[27\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[7\] " "Net is fed by \"mux8_1:inst46\|OUT\[7\]\"" {  } { { "../mux8_1.bdf" "OUT\[7\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[7\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M126 mux2_1:inst49\|I1\[6\] " "Net \"M126\", which fans out to \"mux2_1:inst49\|I1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[26\] " "Net is fed by \"mux8_1:inst40\|OUT\[26\]\"" {  } { { "../mux8_1.bdf" "OUT\[26\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[6\] " "Net is fed by \"mux8_1:inst46\|OUT\[6\]\"" {  } { { "../mux8_1.bdf" "OUT\[6\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[6\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M125 mux2_1:inst49\|I1\[5\] " "Net \"M125\", which fans out to \"mux2_1:inst49\|I1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[25\] " "Net is fed by \"mux8_1:inst40\|OUT\[25\]\"" {  } { { "../mux8_1.bdf" "OUT\[25\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[5\] " "Net is fed by \"mux8_1:inst46\|OUT\[5\]\"" {  } { { "../mux8_1.bdf" "OUT\[5\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[5\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M124 mux2_1:inst49\|I1\[4\] " "Net \"M124\", which fans out to \"mux2_1:inst49\|I1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[24\] " "Net is fed by \"mux8_1:inst40\|OUT\[24\]\"" {  } { { "../mux8_1.bdf" "OUT\[24\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[4\] " "Net is fed by \"mux8_1:inst46\|OUT\[4\]\"" {  } { { "../mux8_1.bdf" "OUT\[4\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[4\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M123 mux2_1:inst49\|I1\[3\] " "Net \"M123\", which fans out to \"mux2_1:inst49\|I1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[23\] " "Net is fed by \"mux8_1:inst40\|OUT\[23\]\"" {  } { { "../mux8_1.bdf" "OUT\[23\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[3\] " "Net is fed by \"mux8_1:inst46\|OUT\[3\]\"" {  } { { "../mux8_1.bdf" "OUT\[3\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[3\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M122 mux2_1:inst49\|I1\[2\] " "Net \"M122\", which fans out to \"mux2_1:inst49\|I1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[22\] " "Net is fed by \"mux8_1:inst40\|OUT\[22\]\"" {  } { { "../mux8_1.bdf" "OUT\[22\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[2\] " "Net is fed by \"mux8_1:inst46\|OUT\[2\]\"" {  } { { "../mux8_1.bdf" "OUT\[2\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[2\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M121 mux2_1:inst49\|I1\[1\] " "Net \"M121\", which fans out to \"mux2_1:inst49\|I1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[21\] " "Net is fed by \"mux8_1:inst40\|OUT\[21\]\"" {  } { { "../mux8_1.bdf" "OUT\[21\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[1\] " "Net is fed by \"mux8_1:inst46\|OUT\[1\]\"" {  } { { "../mux8_1.bdf" "OUT\[1\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[1\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M120 mux2_1:inst49\|I1\[0\] " "Net \"M120\", which fans out to \"mux2_1:inst49\|I1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst40\|OUT\[20\] " "Net is fed by \"mux8_1:inst40\|OUT\[20\]\"" {  } { { "../mux8_1.bdf" "OUT\[20\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst46\|OUT\[0\] " "Net is fed by \"mux8_1:inst46\|OUT\[0\]\"" {  } { { "../mux8_1.bdf" "OUT\[0\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[0\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M229 mux2_1:inst51\|I0\[9\] " "Net \"M229\", which fans out to \"mux2_1:inst51\|I0\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[29\] " "Net is fed by \"mux8_1:inst41\|OUT\[29\]\"" {  } { { "../mux8_1.bdf" "OUT\[29\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[9\] " "Net is fed by \"mux8_1:inst47\|OUT\[9\]\"" {  } { { "../mux8_1.bdf" "OUT\[9\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[9\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M228 mux2_1:inst51\|I0\[8\] " "Net \"M228\", which fans out to \"mux2_1:inst51\|I0\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[28\] " "Net is fed by \"mux8_1:inst41\|OUT\[28\]\"" {  } { { "../mux8_1.bdf" "OUT\[28\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[8\] " "Net is fed by \"mux8_1:inst47\|OUT\[8\]\"" {  } { { "../mux8_1.bdf" "OUT\[8\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[8\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M227 mux2_1:inst51\|I0\[7\] " "Net \"M227\", which fans out to \"mux2_1:inst51\|I0\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[27\] " "Net is fed by \"mux8_1:inst41\|OUT\[27\]\"" {  } { { "../mux8_1.bdf" "OUT\[27\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[7\] " "Net is fed by \"mux8_1:inst47\|OUT\[7\]\"" {  } { { "../mux8_1.bdf" "OUT\[7\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[7\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M226 mux2_1:inst51\|I0\[6\] " "Net \"M226\", which fans out to \"mux2_1:inst51\|I0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[26\] " "Net is fed by \"mux8_1:inst41\|OUT\[26\]\"" {  } { { "../mux8_1.bdf" "OUT\[26\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[6\] " "Net is fed by \"mux8_1:inst47\|OUT\[6\]\"" {  } { { "../mux8_1.bdf" "OUT\[6\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[6\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M225 mux2_1:inst51\|I0\[5\] " "Net \"M225\", which fans out to \"mux2_1:inst51\|I0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[25\] " "Net is fed by \"mux8_1:inst41\|OUT\[25\]\"" {  } { { "../mux8_1.bdf" "OUT\[25\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[5\] " "Net is fed by \"mux8_1:inst47\|OUT\[5\]\"" {  } { { "../mux8_1.bdf" "OUT\[5\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[5\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M224 mux2_1:inst51\|I0\[4\] " "Net \"M224\", which fans out to \"mux2_1:inst51\|I0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[24\] " "Net is fed by \"mux8_1:inst41\|OUT\[24\]\"" {  } { { "../mux8_1.bdf" "OUT\[24\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[4\] " "Net is fed by \"mux8_1:inst47\|OUT\[4\]\"" {  } { { "../mux8_1.bdf" "OUT\[4\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[4\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M223 mux2_1:inst51\|I0\[3\] " "Net \"M223\", which fans out to \"mux2_1:inst51\|I0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[23\] " "Net is fed by \"mux8_1:inst41\|OUT\[23\]\"" {  } { { "../mux8_1.bdf" "OUT\[23\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[3\] " "Net is fed by \"mux8_1:inst47\|OUT\[3\]\"" {  } { { "../mux8_1.bdf" "OUT\[3\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[3\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M222 mux2_1:inst51\|I0\[2\] " "Net \"M222\", which fans out to \"mux2_1:inst51\|I0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[22\] " "Net is fed by \"mux8_1:inst41\|OUT\[22\]\"" {  } { { "../mux8_1.bdf" "OUT\[22\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[2\] " "Net is fed by \"mux8_1:inst47\|OUT\[2\]\"" {  } { { "../mux8_1.bdf" "OUT\[2\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[2\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M221 mux2_1:inst51\|I0\[1\] " "Net \"M221\", which fans out to \"mux2_1:inst51\|I0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[21\] " "Net is fed by \"mux8_1:inst41\|OUT\[21\]\"" {  } { { "../mux8_1.bdf" "OUT\[21\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[1\] " "Net is fed by \"mux8_1:inst47\|OUT\[1\]\"" {  } { { "../mux8_1.bdf" "OUT\[1\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[1\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M220 mux2_1:inst51\|I0\[0\] " "Net \"M220\", which fans out to \"mux2_1:inst51\|I0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst41\|OUT\[20\] " "Net is fed by \"mux8_1:inst41\|OUT\[20\]\"" {  } { { "../mux8_1.bdf" "OUT\[20\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst47\|OUT\[0\] " "Net is fed by \"mux8_1:inst47\|OUT\[0\]\"" {  } { { "../mux8_1.bdf" "OUT\[0\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I0\[0\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 272 328 496 288 "I0\[31..0\]" "" } { 264 496 580 280 "I0\[31..0\]" "" } { 240 696 780 256 "I0\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M329 mux2_1:inst51\|I1\[9\] " "Net \"M329\", which fans out to \"mux2_1:inst51\|I1\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[29\] " "Net is fed by \"mux8_1:inst42\|OUT\[29\]\"" {  } { { "../mux8_1.bdf" "OUT\[29\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[9\] " "Net is fed by \"mux8_1:inst48\|OUT\[9\]\"" {  } { { "../mux8_1.bdf" "OUT\[9\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[9\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M328 mux2_1:inst51\|I1\[8\] " "Net \"M328\", which fans out to \"mux2_1:inst51\|I1\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[28\] " "Net is fed by \"mux8_1:inst42\|OUT\[28\]\"" {  } { { "../mux8_1.bdf" "OUT\[28\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[8\] " "Net is fed by \"mux8_1:inst48\|OUT\[8\]\"" {  } { { "../mux8_1.bdf" "OUT\[8\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[8\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M327 mux2_1:inst51\|I1\[7\] " "Net \"M327\", which fans out to \"mux2_1:inst51\|I1\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[27\] " "Net is fed by \"mux8_1:inst42\|OUT\[27\]\"" {  } { { "../mux8_1.bdf" "OUT\[27\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[7\] " "Net is fed by \"mux8_1:inst48\|OUT\[7\]\"" {  } { { "../mux8_1.bdf" "OUT\[7\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[7\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M326 mux2_1:inst51\|I1\[6\] " "Net \"M326\", which fans out to \"mux2_1:inst51\|I1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[26\] " "Net is fed by \"mux8_1:inst42\|OUT\[26\]\"" {  } { { "../mux8_1.bdf" "OUT\[26\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[6\] " "Net is fed by \"mux8_1:inst48\|OUT\[6\]\"" {  } { { "../mux8_1.bdf" "OUT\[6\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[6\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M325 mux2_1:inst51\|I1\[5\] " "Net \"M325\", which fans out to \"mux2_1:inst51\|I1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[25\] " "Net is fed by \"mux8_1:inst42\|OUT\[25\]\"" {  } { { "../mux8_1.bdf" "OUT\[25\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[5\] " "Net is fed by \"mux8_1:inst48\|OUT\[5\]\"" {  } { { "../mux8_1.bdf" "OUT\[5\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[5\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M324 mux2_1:inst51\|I1\[4\] " "Net \"M324\", which fans out to \"mux2_1:inst51\|I1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[24\] " "Net is fed by \"mux8_1:inst42\|OUT\[24\]\"" {  } { { "../mux8_1.bdf" "OUT\[24\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[4\] " "Net is fed by \"mux8_1:inst48\|OUT\[4\]\"" {  } { { "../mux8_1.bdf" "OUT\[4\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[4\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M323 mux2_1:inst51\|I1\[3\] " "Net \"M323\", which fans out to \"mux2_1:inst51\|I1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[23\] " "Net is fed by \"mux8_1:inst42\|OUT\[23\]\"" {  } { { "../mux8_1.bdf" "OUT\[23\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[3\] " "Net is fed by \"mux8_1:inst48\|OUT\[3\]\"" {  } { { "../mux8_1.bdf" "OUT\[3\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[3\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M322 mux2_1:inst51\|I1\[2\] " "Net \"M322\", which fans out to \"mux2_1:inst51\|I1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[22\] " "Net is fed by \"mux8_1:inst42\|OUT\[22\]\"" {  } { { "../mux8_1.bdf" "OUT\[22\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[2\] " "Net is fed by \"mux8_1:inst48\|OUT\[2\]\"" {  } { { "../mux8_1.bdf" "OUT\[2\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[2\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M321 mux2_1:inst51\|I1\[1\] " "Net \"M321\", which fans out to \"mux2_1:inst51\|I1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[21\] " "Net is fed by \"mux8_1:inst42\|OUT\[21\]\"" {  } { { "../mux8_1.bdf" "OUT\[21\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[1\] " "Net is fed by \"mux8_1:inst48\|OUT\[1\]\"" {  } { { "../mux8_1.bdf" "OUT\[1\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[1\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M320 mux2_1:inst51\|I1\[0\] " "Net \"M320\", which fans out to \"mux2_1:inst51\|I1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst42\|OUT\[20\] " "Net is fed by \"mux8_1:inst42\|OUT\[20\]\"" {  } { { "../mux8_1.bdf" "OUT\[20\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux8_1:inst48\|OUT\[0\] " "Net is fed by \"mux8_1:inst48\|OUT\[0\]\"" {  } { { "../mux8_1.bdf" "OUT\[0\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { { 456 1480 1658 472 "OUT\[31..0\]" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1557260643900 ""}  } { { "../mux2_1.bdf" "I1\[0\]" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 368 320 488 384 "I1\[31..0\]" "" } { 360 488 572 376 "I1\[31..0\]" "" } { 336 696 780 352 "I1\[31..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1557260643900 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 90 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 90 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5047 " "Peak virtual memory: 5047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557260644790 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 00:54:04 2019 " "Processing ended: Wed May 08 00:54:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557260644790 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557260644790 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557260644790 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260644790 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 92 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 92 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260645587 ""}
