
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019270  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e50  080193a8  080193a8  000293a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a1f8  0801a1f8  000301c8  2**0
                  CONTENTS
  4 .ARM          00000008  0801a1f8  0801a1f8  0002a1f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a200  0801a200  000301c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801a200  0801a200  0002a200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801a208  0801a208  0002a208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  0801a210  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001578  200001c8  0801a3d8  000301c8  2**2
                  ALLOC
 10 RAM1_region   00000000  20001740  20001740  000301c8  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  000301c8  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20001740  20001740  00031740  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  000301c8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0006060a  00000000  00000000  000301f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a9c3  00000000  00000000  000907fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002ff8  00000000  00000000  0009b1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002c38  00000000  00000000  0009e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002ab2b  00000000  00000000  000a0df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00037f88  00000000  00000000  000cb91b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e3924  00000000  00000000  001038a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001e71c7  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000c504  00000000  00000000  001e721c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	200001c8 	.word	0x200001c8
 8000154:	00000000 	.word	0x00000000
 8000158:	08019390 	.word	0x08019390

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	200001cc 	.word	0x200001cc
 8000174:	08019390 	.word	0x08019390

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80008ce:	2afd      	cmp	r2, #253	; 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	; 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	; 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	; 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_f2uiz>:
 8000b1c:	0042      	lsls	r2, r0, #1
 8000b1e:	d20e      	bcs.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b24:	d30b      	bcc.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b26:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b2e:	d409      	bmi.n	8000b44 <__aeabi_f2uiz+0x28>
 8000b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b38:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr
 8000b44:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b48:	d101      	bne.n	8000b4e <__aeabi_f2uiz+0x32>
 8000b4a:	0242      	lsls	r2, r0, #9
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_f2uiz+0x38>
 8000b4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b70:	f000 b96c 	b.w	8000e4c <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9e08      	ldr	r6, [sp, #32]
 8000b92:	460d      	mov	r5, r1
 8000b94:	4604      	mov	r4, r0
 8000b96:	468e      	mov	lr, r1
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 8082 	bne.w	8000ca2 <__udivmoddi4+0x116>
 8000b9e:	428a      	cmp	r2, r1
 8000ba0:	4617      	mov	r7, r2
 8000ba2:	d946      	bls.n	8000c32 <__udivmoddi4+0xa6>
 8000ba4:	fab2 f282 	clz	r2, r2
 8000ba8:	b14a      	cbz	r2, 8000bbe <__udivmoddi4+0x32>
 8000baa:	f1c2 0120 	rsb	r1, r2, #32
 8000bae:	fa05 f302 	lsl.w	r3, r5, r2
 8000bb2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb6:	4097      	lsls	r7, r2
 8000bb8:	ea41 0e03 	orr.w	lr, r1, r3
 8000bbc:	4094      	lsls	r4, r2
 8000bbe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bc2:	0c23      	lsrs	r3, r4, #16
 8000bc4:	fbbe fcf8 	udiv	ip, lr, r8
 8000bc8:	b2b9      	uxth	r1, r7
 8000bca:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000bce:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000bd2:	fb0c f001 	mul.w	r0, ip, r1
 8000bd6:	4298      	cmp	r0, r3
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x64>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 8000be0:	f080 8116 	bcs.w	8000e10 <__udivmoddi4+0x284>
 8000be4:	4298      	cmp	r0, r3
 8000be6:	f240 8113 	bls.w	8000e10 <__udivmoddi4+0x284>
 8000bea:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bee:	443b      	add	r3, r7
 8000bf0:	1a1b      	subs	r3, r3, r0
 8000bf2:	b2a4      	uxth	r4, r4
 8000bf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bfc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c00:	fb00 f101 	mul.w	r1, r0, r1
 8000c04:	42a1      	cmp	r1, r4
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x90>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c0e:	f080 8101 	bcs.w	8000e14 <__udivmoddi4+0x288>
 8000c12:	42a1      	cmp	r1, r4
 8000c14:	f240 80fe 	bls.w	8000e14 <__udivmoddi4+0x288>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	1a64      	subs	r4, r4, r1
 8000c1e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11e      	cbz	r6, 8000c2e <__udivmoddi4+0xa2>
 8000c26:	40d4      	lsrs	r4, r2
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	b902      	cbnz	r2, 8000c36 <__udivmoddi4+0xaa>
 8000c34:	deff      	udf	#255	; 0xff
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d14f      	bne.n	8000cde <__udivmoddi4+0x152>
 8000c3e:	1bcb      	subs	r3, r1, r7
 8000c40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c44:	fa1f f887 	uxth.w	r8, r7
 8000c48:	2101      	movs	r1, #1
 8000c4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4e:	0c25      	lsrs	r5, r4, #16
 8000c50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c58:	fb08 f30c 	mul.w	r3, r8, ip
 8000c5c:	42ab      	cmp	r3, r5
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0xe4>
 8000c60:	197d      	adds	r5, r7, r5
 8000c62:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0xe2>
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	f200 80e7 	bhi.w	8000e3c <__udivmoddi4+0x2b0>
 8000c6e:	4684      	mov	ip, r0
 8000c70:	1aed      	subs	r5, r5, r3
 8000c72:	b2a3      	uxth	r3, r4
 8000c74:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c78:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x10c>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x10a>
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	f200 80d7 	bhi.w	8000e44 <__udivmoddi4+0x2b8>
 8000c96:	4618      	mov	r0, r3
 8000c98:	eba4 0408 	sub.w	r4, r4, r8
 8000c9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca0:	e7c0      	b.n	8000c24 <__udivmoddi4+0x98>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x12c>
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	f000 80af 	beq.w	8000e0a <__udivmoddi4+0x27e>
 8000cac:	2100      	movs	r1, #0
 8000cae:	e9c6 0500 	strd	r0, r5, [r6]
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb8:	fab3 f183 	clz	r1, r3
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	d14b      	bne.n	8000d58 <__udivmoddi4+0x1cc>
 8000cc0:	42ab      	cmp	r3, r5
 8000cc2:	d302      	bcc.n	8000cca <__udivmoddi4+0x13e>
 8000cc4:	4282      	cmp	r2, r0
 8000cc6:	f200 80b7 	bhi.w	8000e38 <__udivmoddi4+0x2ac>
 8000cca:	1a84      	subs	r4, r0, r2
 8000ccc:	eb65 0303 	sbc.w	r3, r5, r3
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	469e      	mov	lr, r3
 8000cd4:	2e00      	cmp	r6, #0
 8000cd6:	d0aa      	beq.n	8000c2e <__udivmoddi4+0xa2>
 8000cd8:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cdc:	e7a7      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000cde:	f1c2 0c20 	rsb	ip, r2, #32
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	4097      	lsls	r7, r2
 8000ce8:	fa20 f00c 	lsr.w	r0, r0, ip
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000cf4:	4318      	orrs	r0, r3
 8000cf6:	fbbc f1fe 	udiv	r1, ip, lr
 8000cfa:	0c05      	lsrs	r5, r0, #16
 8000cfc:	fb0e cc11 	mls	ip, lr, r1, ip
 8000d00:	fa1f f887 	uxth.w	r8, r7
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	fb01 f308 	mul.w	r3, r1, r8
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x19c>
 8000d14:	197d      	adds	r5, r7, r5
 8000d16:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
 8000d1a:	f080 808b 	bcs.w	8000e34 <__udivmoddi4+0x2a8>
 8000d1e:	42ab      	cmp	r3, r5
 8000d20:	f240 8088 	bls.w	8000e34 <__udivmoddi4+0x2a8>
 8000d24:	3902      	subs	r1, #2
 8000d26:	443d      	add	r5, r7
 8000d28:	1aeb      	subs	r3, r5, r3
 8000d2a:	b285      	uxth	r5, r0
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d38:	fb00 f308 	mul.w	r3, r0, r8
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x1c4>
 8000d40:	197d      	adds	r5, r7, r5
 8000d42:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d46:	d271      	bcs.n	8000e2c <__udivmoddi4+0x2a0>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d96f      	bls.n	8000e2c <__udivmoddi4+0x2a0>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	443d      	add	r5, r7
 8000d50:	1aeb      	subs	r3, r5, r3
 8000d52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d56:	e778      	b.n	8000c4a <__udivmoddi4+0xbe>
 8000d58:	f1c1 0c20 	rsb	ip, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f70c 	lsr.w	r7, r2, ip
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 f40c 	lsr.w	r4, r0, ip
 8000d68:	fa05 f301 	lsl.w	r3, r5, r1
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa25 f50c 	lsr.w	r5, r5, ip
 8000d74:	431c      	orrs	r4, r3
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbb5 f9fe 	udiv	r9, r5, lr
 8000d7c:	fa1f f887 	uxth.w	r8, r7
 8000d80:	fb0e 5519 	mls	r5, lr, r9, r5
 8000d84:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000d88:	fb09 fa08 	mul.w	sl, r9, r8
 8000d8c:	45aa      	cmp	sl, r5
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	fa00 f301 	lsl.w	r3, r0, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x21e>
 8000d98:	197d      	adds	r5, r7, r5
 8000d9a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d9e:	d247      	bcs.n	8000e30 <__udivmoddi4+0x2a4>
 8000da0:	45aa      	cmp	sl, r5
 8000da2:	d945      	bls.n	8000e30 <__udivmoddi4+0x2a4>
 8000da4:	f1a9 0902 	sub.w	r9, r9, #2
 8000da8:	443d      	add	r5, r7
 8000daa:	eba5 050a 	sub.w	r5, r5, sl
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000db4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000db8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dbc:	fb00 f808 	mul.w	r8, r0, r8
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x248>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000dca:	d22d      	bcs.n	8000e28 <__udivmoddi4+0x29c>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	d92b      	bls.n	8000e28 <__udivmoddi4+0x29c>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	443c      	add	r4, r7
 8000dd4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd8:	eba4 0408 	sub.w	r4, r4, r8
 8000ddc:	fba0 8902 	umull	r8, r9, r0, r2
 8000de0:	454c      	cmp	r4, r9
 8000de2:	46c6      	mov	lr, r8
 8000de4:	464d      	mov	r5, r9
 8000de6:	d319      	bcc.n	8000e1c <__udivmoddi4+0x290>
 8000de8:	d016      	beq.n	8000e18 <__udivmoddi4+0x28c>
 8000dea:	b15e      	cbz	r6, 8000e04 <__udivmoddi4+0x278>
 8000dec:	ebb3 020e 	subs.w	r2, r3, lr
 8000df0:	eb64 0405 	sbc.w	r4, r4, r5
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40ca      	lsrs	r2, r1
 8000dfa:	ea4c 0202 	orr.w	r2, ip, r2
 8000dfe:	40cc      	lsrs	r4, r1
 8000e00:	e9c6 2400 	strd	r2, r4, [r6]
 8000e04:	2100      	movs	r1, #0
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	e70e      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000e10:	46ac      	mov	ip, r5
 8000e12:	e6ed      	b.n	8000bf0 <__udivmoddi4+0x64>
 8000e14:	4618      	mov	r0, r3
 8000e16:	e701      	b.n	8000c1c <__udivmoddi4+0x90>
 8000e18:	4543      	cmp	r3, r8
 8000e1a:	d2e6      	bcs.n	8000dea <__udivmoddi4+0x25e>
 8000e1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e20:	eb69 0507 	sbc.w	r5, r9, r7
 8000e24:	3801      	subs	r0, #1
 8000e26:	e7e0      	b.n	8000dea <__udivmoddi4+0x25e>
 8000e28:	4628      	mov	r0, r5
 8000e2a:	e7d3      	b.n	8000dd4 <__udivmoddi4+0x248>
 8000e2c:	4660      	mov	r0, ip
 8000e2e:	e78f      	b.n	8000d50 <__udivmoddi4+0x1c4>
 8000e30:	4681      	mov	r9, r0
 8000e32:	e7ba      	b.n	8000daa <__udivmoddi4+0x21e>
 8000e34:	4661      	mov	r1, ip
 8000e36:	e777      	b.n	8000d28 <__udivmoddi4+0x19c>
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0x148>
 8000e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e40:	443d      	add	r5, r7
 8000e42:	e715      	b.n	8000c70 <__udivmoddi4+0xe4>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	e726      	b.n	8000c98 <__udivmoddi4+0x10c>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8000e54:	f001 f938 	bl	80020c8 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8000e58:	f000 f80a 	bl	8000e70 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e68:	f017 fa7c 	bl	8018364 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <LoRaWAN_Init>:
  * @brief Timer to handle the application Join Led to toggle
  */
static UTIL_TIMER_Object_t JoinLedTimer;

void LoRaWAN_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af04      	add	r7, sp, #16


  SYS_LED_Init(SYS_LED_BLUE);
 8000e76:	2002      	movs	r0, #2
 8000e78:	f000 fd6c 	bl	8001954 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	f000 fd69 	bl	8001954 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 8000e82:	2000      	movs	r0, #0
 8000e84:	f000 fd66 	bl	8001954 <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 8000e88:	2101      	movs	r1, #1
 8000e8a:	2002      	movs	r0, #2
 8000e8c:	f000 fdea 	bl	8001a64 <SYS_PB_Init>

  APP_LOG(TS_OFF, VLEVEL_M, "MX_BOARD_PSEUDODRIVER\r\n");
 8000e90:	4b45      	ldr	r3, [pc, #276]	; (8000fa8 <LoRaWAN_Init+0x138>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	2100      	movs	r1, #0
 8000e96:	2002      	movs	r0, #2
 8000e98:	f016 ff0e 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>


  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	9302      	str	r3, [sp, #8]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	9301      	str	r3, [sp, #4]
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	9300      	str	r3, [sp, #0]
 8000ea8:	4b40      	ldr	r3, [pc, #256]	; (8000fac <LoRaWAN_Init+0x13c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2100      	movs	r1, #0
 8000eae:	2002      	movs	r0, #2
 8000eb0:	f016 ff02 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	9302      	str	r3, [sp, #8]
 8000eb8:	2302      	movs	r3, #2
 8000eba:	9301      	str	r3, [sp, #4]
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	4b3b      	ldr	r3, [pc, #236]	; (8000fb0 <LoRaWAN_Init+0x140>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	2002      	movs	r0, #2
 8000ec8:	f016 fef6 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8000ecc:	2301      	movs	r3, #1
 8000ece:	9302      	str	r3, [sp, #8]
 8000ed0:	2306      	movs	r3, #6
 8000ed2:	9301      	str	r3, [sp, #4]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	4b36      	ldr	r3, [pc, #216]	; (8000fb4 <LoRaWAN_Init+0x144>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	2002      	movs	r0, #2
 8000ee0:	f016 feea 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	4b33      	ldr	r3, [pc, #204]	; (8000fb8 <LoRaWAN_Init+0x148>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ef0:	4832      	ldr	r0, [pc, #200]	; (8000fbc <LoRaWAN_Init+0x14c>)
 8000ef2:	f017 fcb5 	bl	8018860 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	4b31      	ldr	r3, [pc, #196]	; (8000fc0 <LoRaWAN_Init+0x150>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f02:	4830      	ldr	r0, [pc, #192]	; (8000fc4 <LoRaWAN_Init+0x154>)
 8000f04:	f017 fcac 	bl	8018860 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8000f08:	2300      	movs	r3, #0
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	4b2e      	ldr	r3, [pc, #184]	; (8000fc8 <LoRaWAN_Init+0x158>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f14:	482d      	ldr	r0, [pc, #180]	; (8000fcc <LoRaWAN_Init+0x15c>)
 8000f16:	f017 fca3 	bl	8018860 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 8000f1a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f1e:	4827      	ldr	r0, [pc, #156]	; (8000fbc <LoRaWAN_Init+0x14c>)
 8000f20:	f017 fdb2 	bl	8018a88 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 8000f24:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f28:	4826      	ldr	r0, [pc, #152]	; (8000fc4 <LoRaWAN_Init+0x154>)
 8000f2a:	f017 fdad 	bl	8018a88 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 8000f2e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f32:	4826      	ldr	r0, [pc, #152]	; (8000fcc <LoRaWAN_Init+0x15c>)
 8000f34:	f017 fda8 	bl	8018a88 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8000f38:	4a25      	ldr	r2, [pc, #148]	; (8000fd0 <LoRaWAN_Init+0x160>)
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f017 faf5 	bl	801852c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 8000f42:	4a24      	ldr	r2, [pc, #144]	; (8000fd4 <LoRaWAN_Init+0x164>)
 8000f44:	2100      	movs	r1, #0
 8000f46:	2002      	movs	r0, #2
 8000f48:	f017 faf0 	bl	801852c <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8000f4c:	f000 fb12 	bl	8001574 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 8000f50:	4821      	ldr	r0, [pc, #132]	; (8000fd8 <LoRaWAN_Init+0x168>)
 8000f52:	f009 fd9d 	bl	800aa90 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8000f56:	4821      	ldr	r0, [pc, #132]	; (8000fdc <LoRaWAN_Init+0x16c>)
 8000f58:	f009 fde0 	bl	800ab1c <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 8000f5c:	481b      	ldr	r0, [pc, #108]	; (8000fcc <LoRaWAN_Init+0x15c>)
 8000f5e:	f017 fcb5 	bl	80188cc <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 8000f62:	4b1f      	ldr	r3, [pc, #124]	; (8000fe0 <LoRaWAN_Init+0x170>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f009 ff1e 	bl	800ada8 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 8000f6c:	4b1d      	ldr	r3, [pc, #116]	; (8000fe4 <LoRaWAN_Init+0x174>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d111      	bne.n	8000f98 <LoRaWAN_Init+0x128>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8000f74:	2300      	movs	r3, #0
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <LoRaWAN_Init+0x178>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f80:	481a      	ldr	r0, [pc, #104]	; (8000fec <LoRaWAN_Init+0x17c>)
 8000f82:	f017 fc6d 	bl	8018860 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8000f86:	f247 5130 	movw	r1, #30000	; 0x7530
 8000f8a:	4818      	ldr	r0, [pc, #96]	; (8000fec <LoRaWAN_Init+0x17c>)
 8000f8c:	f017 fd7c 	bl	8018a88 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8000f90:	4816      	ldr	r0, [pc, #88]	; (8000fec <LoRaWAN_Init+0x17c>)
 8000f92:	f017 fc9b 	bl	80188cc <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8000f96:	e003      	b.n	8000fa0 <LoRaWAN_Init+0x130>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8000f98:	2101      	movs	r1, #1
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f000 fd62 	bl	8001a64 <SYS_PB_Init>
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	080193a8 	.word	0x080193a8
 8000fac:	080193c0 	.word	0x080193c0
 8000fb0:	080193e0 	.word	0x080193e0
 8000fb4:	08019400 	.word	0x08019400
 8000fb8:	080013e5 	.word	0x080013e5
 8000fbc:	200002f0 	.word	0x200002f0
 8000fc0:	080013fb 	.word	0x080013fb
 8000fc4:	20000308 	.word	0x20000308
 8000fc8:	08001411 	.word	0x08001411
 8000fcc:	20000320 	.word	0x20000320
 8000fd0:	0800ad01 	.word	0x0800ad01
 8000fd4:	08001155 	.word	0x08001155
 8000fd8:	2000000c 	.word	0x2000000c
 8000fdc:	20000024 	.word	0x20000024
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	200002d7 	.word	0x200002d7
 8000fe8:	080013c1 	.word	0x080013c1
 8000fec:	200002d8 	.word	0x200002d8

08000ff0 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 8000ffa:	88fb      	ldrh	r3, [r7, #6]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d002      	beq.n	8001006 <HAL_GPIO_EXTI_Callback+0x16>
 8001000:	2b02      	cmp	r3, #2
 8001002:	d005      	beq.n	8001010 <HAL_GPIO_EXTI_Callback+0x20>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 8001004:	e005      	b.n	8001012 <HAL_GPIO_EXTI_Callback+0x22>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8001006:	2100      	movs	r1, #0
 8001008:	2002      	movs	r0, #2
 800100a:	f017 fab1 	bl	8018570 <UTIL_SEQ_SetTask>
      break;
 800100e:	e000      	b.n	8001012 <HAL_GPIO_EXTI_Callback+0x22>
      break;
 8001010:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <OnRxData>:



static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800101c:	b5b0      	push	{r4, r5, r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af06      	add	r7, sp, #24
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d07b      	beq.n	8001124 <OnRxData+0x108>
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d078      	beq.n	8001124 <OnRxData+0x108>
  {
    SYS_LED_On(SYS_LED_BLUE) ;
 8001032:	2002      	movs	r0, #2
 8001034:	f000 fcc8 	bl	80019c8 <SYS_LED_On>

    UTIL_TIMER_Start(&RxLedTimer);
 8001038:	483f      	ldr	r0, [pc, #252]	; (8001138 <OnRxData+0x11c>)
 800103a:	f017 fc47 	bl	80188cc <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 800103e:	4b3f      	ldr	r3, [pc, #252]	; (800113c <OnRxData+0x120>)
 8001040:	2200      	movs	r2, #0
 8001042:	2100      	movs	r1, #0
 8001044:	2002      	movs	r0, #2
 8001046:	f016 fe37 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	f992 200c 	ldrsb.w	r2, [r2, #12]
 8001054:	4611      	mov	r1, r2
 8001056:	4a3a      	ldr	r2, [pc, #232]	; (8001140 <OnRxData+0x124>)
 8001058:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	7809      	ldrb	r1, [r1, #0]
 8001060:	4608      	mov	r0, r1
 8001062:	6839      	ldr	r1, [r7, #0]
 8001064:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8001068:	460c      	mov	r4, r1
 800106a:	6839      	ldr	r1, [r7, #0]
 800106c:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8001070:	460d      	mov	r5, r1
 8001072:	6839      	ldr	r1, [r7, #0]
 8001074:	f991 1004 	ldrsb.w	r1, [r1, #4]
 8001078:	9105      	str	r1, [sp, #20]
 800107a:	9504      	str	r5, [sp, #16]
 800107c:	9403      	str	r4, [sp, #12]
 800107e:	9002      	str	r0, [sp, #8]
 8001080:	9201      	str	r2, [sp, #4]
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	4b2f      	ldr	r3, [pc, #188]	; (8001144 <OnRxData+0x128>)
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	2003      	movs	r0, #3
 800108c:	f016 fe14 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b14      	cmp	r3, #20
 8001096:	d021      	beq.n	80010dc <OnRxData+0xc0>
 8001098:	2b15      	cmp	r3, #21
 800109a:	d145      	bne.n	8001128 <OnRxData+0x10c>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d117      	bne.n	80010d4 <OnRxData+0xb8>
        {
          switch (appData->Buffer[0])
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d00e      	beq.n	80010cc <OnRxData+0xb0>
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	dc12      	bgt.n	80010d8 <OnRxData+0xbc>
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d002      	beq.n	80010bc <OnRxData+0xa0>
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d004      	beq.n	80010c4 <OnRxData+0xa8>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 80010ba:	e00d      	b.n	80010d8 <OnRxData+0xbc>
              LmHandlerRequestClass(CLASS_A);
 80010bc:	2000      	movs	r0, #0
 80010be:	f009 ffc3 	bl	800b048 <LmHandlerRequestClass>
              break;
 80010c2:	e00a      	b.n	80010da <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_B);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f009 ffbf 	bl	800b048 <LmHandlerRequestClass>
              break;
 80010ca:	e006      	b.n	80010da <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_C);
 80010cc:	2002      	movs	r0, #2
 80010ce:	f009 ffbb 	bl	800b048 <LmHandlerRequestClass>
              break;
 80010d2:	e002      	b.n	80010da <OnRxData+0xbe>
          }
        }
 80010d4:	bf00      	nop
 80010d6:	e02a      	b.n	800112e <OnRxData+0x112>
              break;
 80010d8:	bf00      	nop
        break;
 80010da:	e028      	b.n	800112e <OnRxData+0x112>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	785b      	ldrb	r3, [r3, #1]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d123      	bne.n	800112c <OnRxData+0x110>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <OnRxData+0x12c>)
 80010f2:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <OnRxData+0x12c>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d109      	bne.n	8001110 <OnRxData+0xf4>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 80010fc:	4b13      	ldr	r3, [pc, #76]	; (800114c <OnRxData+0x130>)
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	2003      	movs	r0, #3
 8001104:	f016 fdd8 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>


            SYS_LED_Off(SYS_LED_RED) ;
 8001108:	2000      	movs	r0, #0
 800110a:	f000 fc77 	bl	80019fc <SYS_LED_Off>

            SYS_LED_On(SYS_LED_RED) ;

          }
        }
        break;
 800110e:	e00d      	b.n	800112c <OnRxData+0x110>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <OnRxData+0x134>)
 8001112:	2200      	movs	r2, #0
 8001114:	2100      	movs	r1, #0
 8001116:	2003      	movs	r0, #3
 8001118:	f016 fdce 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 800111c:	2000      	movs	r0, #0
 800111e:	f000 fc53 	bl	80019c8 <SYS_LED_On>
        break;
 8001122:	e003      	b.n	800112c <OnRxData+0x110>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 8001124:	bf00      	nop
 8001126:	e002      	b.n	800112e <OnRxData+0x112>
        break;
 8001128:	bf00      	nop
 800112a:	e000      	b.n	800112e <OnRxData+0x112>
        break;
 800112c:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bdb0      	pop	{r4, r5, r7, pc}
 8001136:	bf00      	nop
 8001138:	20000308 	.word	0x20000308
 800113c:	08019420 	.word	0x08019420
 8001140:	2000002c 	.word	0x2000002c
 8001144:	08019454 	.word	0x08019454
 8001148:	200002d6 	.word	0x200002d6
 800114c:	0801949c 	.word	0x0801949c
 8001150:	080194a8 	.word	0x080194a8

08001154 <SendTxData>:

static void SendTxData(void)
{
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b091      	sub	sp, #68	; 0x44
 8001158:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]

  uint16_t humidity = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	847b      	strh	r3, [r7, #34]	; 0x22


  EnvSensors_Read(&sensor_data);
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	4618      	mov	r0, r3
 8001180:	f001 f91e 	bl	80023c0 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 8001184:	f000 fada 	bl	800173c <SYS_GetTemperatureLevel>
 8001188:	4603      	mov	r3, r0
 800118a:	121b      	asrs	r3, r3, #8
 800118c:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	4983      	ldr	r1, [pc, #524]	; (80013a0 <SendTxData+0x24c>)
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff fb72 	bl	800087c <__aeabi_fmul>
 8001198:	4603      	mov	r3, r0
 800119a:	4982      	ldr	r1, [pc, #520]	; (80013a4 <SendTxData+0x250>)
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fc21 	bl	80009e4 <__aeabi_fdiv>
 80011a2:	4603      	mov	r3, r0
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff fcb9 	bl	8000b1c <__aeabi_f2uiz>
 80011aa:	4603      	mov	r3, r0
 80011ac:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 80011ae:	4b7e      	ldr	r3, [pc, #504]	; (80013a8 <SendTxData+0x254>)
 80011b0:	2214      	movs	r2, #20
 80011b2:	701a      	strb	r2, [r3, #0]


  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	497b      	ldr	r1, [pc, #492]	; (80013a4 <SendTxData+0x250>)
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fb5f 	bl	800087c <__aeabi_fmul>
 80011be:	4603      	mov	r3, r0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff fcab 	bl	8000b1c <__aeabi_f2uiz>
 80011c6:	4603      	mov	r3, r0
 80011c8:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 80011ca:	4b77      	ldr	r3, [pc, #476]	; (80013a8 <SendTxData+0x254>)
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011d0:	1c59      	adds	r1, r3, #1
 80011d2:	6379      	str	r1, [r7, #52]	; 0x34
 80011d4:	4413      	add	r3, r2
 80011d6:	4a75      	ldr	r2, [pc, #468]	; (80013ac <SendTxData+0x258>)
 80011d8:	7812      	ldrb	r2, [r2, #0]
 80011da:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 80011dc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80011de:	0a1b      	lsrs	r3, r3, #8
 80011e0:	b298      	uxth	r0, r3
 80011e2:	4b71      	ldr	r3, [pc, #452]	; (80013a8 <SendTxData+0x254>)
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011e8:	1c59      	adds	r1, r3, #1
 80011ea:	6379      	str	r1, [r7, #52]	; 0x34
 80011ec:	4413      	add	r3, r2
 80011ee:	b2c2      	uxtb	r2, r0
 80011f0:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 80011f2:	4b6d      	ldr	r3, [pc, #436]	; (80013a8 <SendTxData+0x254>)
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011f8:	1c59      	adds	r1, r3, #1
 80011fa:	6379      	str	r1, [r7, #52]	; 0x34
 80011fc:	4413      	add	r3, r2
 80011fe:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 8001204:	4b68      	ldr	r3, [pc, #416]	; (80013a8 <SendTxData+0x254>)
 8001206:	685a      	ldr	r2, [r3, #4]
 8001208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800120a:	1c59      	adds	r1, r3, #1
 800120c:	6379      	str	r1, [r7, #52]	; 0x34
 800120e:	4413      	add	r3, r2
 8001210:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 8001216:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001218:	0a1b      	lsrs	r3, r3, #8
 800121a:	b298      	uxth	r0, r3
 800121c:	4b62      	ldr	r3, [pc, #392]	; (80013a8 <SendTxData+0x254>)
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001222:	1c59      	adds	r1, r3, #1
 8001224:	6379      	str	r1, [r7, #52]	; 0x34
 8001226:	4413      	add	r3, r2
 8001228:	b2c2      	uxtb	r2, r0
 800122a:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800122c:	4b5e      	ldr	r3, [pc, #376]	; (80013a8 <SendTxData+0x254>)
 800122e:	685a      	ldr	r2, [r3, #4]
 8001230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001232:	1c59      	adds	r1, r3, #1
 8001234:	6379      	str	r1, [r7, #52]	; 0x34
 8001236:	4413      	add	r3, r2
 8001238:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800123e:	4b5c      	ldr	r3, [pc, #368]	; (80013b0 <SendTxData+0x25c>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b08      	cmp	r3, #8
 8001244:	d007      	beq.n	8001256 <SendTxData+0x102>
 8001246:	4b5a      	ldr	r3, [pc, #360]	; (80013b0 <SendTxData+0x25c>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d003      	beq.n	8001256 <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800124e:	4b58      	ldr	r3, [pc, #352]	; (80013b0 <SendTxData+0x25c>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d120      	bne.n	8001298 <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 8001256:	4b54      	ldr	r3, [pc, #336]	; (80013a8 <SendTxData+0x254>)
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800125c:	1c59      	adds	r1, r3, #1
 800125e:	6379      	str	r1, [r7, #52]	; 0x34
 8001260:	4413      	add	r3, r2
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8001266:	4b50      	ldr	r3, [pc, #320]	; (80013a8 <SendTxData+0x254>)
 8001268:	685a      	ldr	r2, [r3, #4]
 800126a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800126c:	1c59      	adds	r1, r3, #1
 800126e:	6379      	str	r1, [r7, #52]	; 0x34
 8001270:	4413      	add	r3, r2
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8001276:	4b4c      	ldr	r3, [pc, #304]	; (80013a8 <SendTxData+0x254>)
 8001278:	685a      	ldr	r2, [r3, #4]
 800127a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800127c:	1c59      	adds	r1, r3, #1
 800127e:	6379      	str	r1, [r7, #52]	; 0x34
 8001280:	4413      	add	r3, r2
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8001286:	4b48      	ldr	r3, [pc, #288]	; (80013a8 <SendTxData+0x254>)
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800128c:	1c59      	adds	r1, r3, #1
 800128e:	6379      	str	r1, [r7, #52]	; 0x34
 8001290:	4413      	add	r3, r2
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
 8001296:	e05b      	b.n	8001350 <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 80012a0:	4b41      	ldr	r3, [pc, #260]	; (80013a8 <SendTxData+0x254>)
 80012a2:	685a      	ldr	r2, [r3, #4]
 80012a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012a6:	1c59      	adds	r1, r3, #1
 80012a8:	6379      	str	r1, [r7, #52]	; 0x34
 80012aa:	18d4      	adds	r4, r2, r3
 80012ac:	f000 ff34 	bl	8002118 <GetBatteryLevel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 80012b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b6:	1418      	asrs	r0, r3, #16
 80012b8:	4b3b      	ldr	r3, [pc, #236]	; (80013a8 <SendTxData+0x254>)
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012be:	1c59      	adds	r1, r3, #1
 80012c0:	6379      	str	r1, [r7, #52]	; 0x34
 80012c2:	4413      	add	r3, r2
 80012c4:	b2c2      	uxtb	r2, r0
 80012c6:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 80012c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ca:	1218      	asrs	r0, r3, #8
 80012cc:	4b36      	ldr	r3, [pc, #216]	; (80013a8 <SendTxData+0x254>)
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d2:	1c59      	adds	r1, r3, #1
 80012d4:	6379      	str	r1, [r7, #52]	; 0x34
 80012d6:	4413      	add	r3, r2
 80012d8:	b2c2      	uxtb	r2, r0
 80012da:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 80012dc:	4b32      	ldr	r3, [pc, #200]	; (80013a8 <SendTxData+0x254>)
 80012de:	685a      	ldr	r2, [r3, #4]
 80012e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e2:	1c59      	adds	r1, r3, #1
 80012e4:	6379      	str	r1, [r7, #52]	; 0x34
 80012e6:	4413      	add	r3, r2
 80012e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012ea:	b2d2      	uxtb	r2, r2
 80012ec:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 80012ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f0:	1418      	asrs	r0, r3, #16
 80012f2:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <SendTxData+0x254>)
 80012f4:	685a      	ldr	r2, [r3, #4]
 80012f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f8:	1c59      	adds	r1, r3, #1
 80012fa:	6379      	str	r1, [r7, #52]	; 0x34
 80012fc:	4413      	add	r3, r2
 80012fe:	b2c2      	uxtb	r2, r0
 8001300:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 8001302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001304:	1218      	asrs	r0, r3, #8
 8001306:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <SendTxData+0x254>)
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800130c:	1c59      	adds	r1, r3, #1
 800130e:	6379      	str	r1, [r7, #52]	; 0x34
 8001310:	4413      	add	r3, r2
 8001312:	b2c2      	uxtb	r2, r0
 8001314:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 8001316:	4b24      	ldr	r3, [pc, #144]	; (80013a8 <SendTxData+0x254>)
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800131c:	1c59      	adds	r1, r3, #1
 800131e:	6379      	str	r1, [r7, #52]	; 0x34
 8001320:	4413      	add	r3, r2
 8001322:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001324:	b2d2      	uxtb	r2, r2
 8001326:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 8001328:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800132a:	0a1b      	lsrs	r3, r3, #8
 800132c:	b298      	uxth	r0, r3
 800132e:	4b1e      	ldr	r3, [pc, #120]	; (80013a8 <SendTxData+0x254>)
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001334:	1c59      	adds	r1, r3, #1
 8001336:	6379      	str	r1, [r7, #52]	; 0x34
 8001338:	4413      	add	r3, r2
 800133a:	b2c2      	uxtb	r2, r0
 800133c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800133e:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <SendTxData+0x254>)
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001344:	1c59      	adds	r1, r3, #1
 8001346:	6379      	str	r1, [r7, #52]	; 0x34
 8001348:	4413      	add	r3, r2
 800134a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800134c:	b2d2      	uxtb	r2, r2
 800134e:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 8001350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001352:	b2da      	uxtb	r2, r3
 8001354:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <SendTxData+0x254>)
 8001356:	705a      	strb	r2, [r3, #1]


  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 8001358:	1d3a      	adds	r2, r7, #4
 800135a:	2300      	movs	r3, #0
 800135c:	2100      	movs	r1, #0
 800135e:	4812      	ldr	r0, [pc, #72]	; (80013a8 <SendTxData+0x254>)
 8001360:	f009 fd9c 	bl	800ae9c <LmHandlerSend>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d106      	bne.n	8001378 <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800136a:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <SendTxData+0x260>)
 800136c:	2201      	movs	r2, #1
 800136e:	2100      	movs	r1, #0
 8001370:	2001      	movs	r0, #1
 8001372:	f016 fca1 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 8001376:	e00e      	b.n	8001396 <SendTxData+0x242>
  else if (nextTxIn > 0)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d00b      	beq.n	8001396 <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a0d      	ldr	r2, [pc, #52]	; (80013b8 <SendTxData+0x264>)
 8001382:	fba2 2303 	umull	r2, r3, r2, r3
 8001386:	099b      	lsrs	r3, r3, #6
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <SendTxData+0x268>)
 800138c:	2201      	movs	r2, #1
 800138e:	2100      	movs	r1, #0
 8001390:	2001      	movs	r0, #1
 8001392:	f016 fc91 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 8001396:	bf00      	nop
 8001398:	373c      	adds	r7, #60	; 0x3c
 800139a:	46bd      	mov	sp, r7
 800139c:	bd90      	pop	{r4, r7, pc}
 800139e:	bf00      	nop
 80013a0:	42c80000 	.word	0x42c80000
 80013a4:	41200000 	.word	0x41200000
 80013a8:	20000000 	.word	0x20000000
 80013ac:	200002d6 	.word	0x200002d6
 80013b0:	20000024 	.word	0x20000024
 80013b4:	080194b4 	.word	0x080194b4
 80013b8:	10624dd3 	.word	0x10624dd3
 80013bc:	080194c4 	.word	0x080194c4

080013c0 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 80013c8:	2100      	movs	r1, #0
 80013ca:	2002      	movs	r0, #2
 80013cc:	f017 f8d0 	bl	8018570 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 80013d0:	4803      	ldr	r0, [pc, #12]	; (80013e0 <OnTxTimerEvent+0x20>)
 80013d2:	f017 fa7b 	bl	80188cc <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200002d8 	.word	0x200002d8

080013e4 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerLedEvent_1 */

  /* USER CODE END OnTxTimerLedEvent_1 */

  SYS_LED_Off(SYS_LED_GREEN) ;
 80013ec:	2001      	movs	r0, #1
 80013ee:	f000 fb05 	bl	80019fc <SYS_LED_Off>

}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}

080013fa <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b082      	sub	sp, #8
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnRxTimerLedEvent_1 */

  /* USER CODE END OnRxTimerLedEvent_1 */

  SYS_LED_Off(SYS_LED_BLUE) ;
 8001402:	2002      	movs	r0, #2
 8001404:	f000 fafa 	bl	80019fc <SYS_LED_Off>

}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]

  SYS_LED_Toggle(SYS_LED_RED) ;
 8001418:	2000      	movs	r0, #0
 800141a:	f000 fb09 	bl	8001a30 <SYS_LED_Toggle>

}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af04      	add	r7, sp, #16
 800142e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d044      	beq.n	80014c0 <OnTxData+0x98>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d040      	beq.n	80014c0 <OnTxData+0x98>
  {

    SYS_LED_On(SYS_LED_GREEN) ;
 800143e:	2001      	movs	r0, #1
 8001440:	f000 fac2 	bl	80019c8 <SYS_LED_On>

    UTIL_TIMER_Start(&TxLedTimer);
 8001444:	4820      	ldr	r0, [pc, #128]	; (80014c8 <OnTxData+0xa0>)
 8001446:	f017 fa41 	bl	80188cc <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800144a:	4b20      	ldr	r3, [pc, #128]	; (80014cc <OnTxData+0xa4>)
 800144c:	2200      	movs	r2, #0
 800144e:	2100      	movs	r1, #0
 8001450:	2002      	movs	r0, #2
 8001452:	f016 fc31 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	7b12      	ldrb	r2, [r2, #12]
 800145e:	4611      	mov	r1, r2
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8001466:	4610      	mov	r0, r2
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800146e:	9203      	str	r2, [sp, #12]
 8001470:	9002      	str	r0, [sp, #8]
 8001472:	9101      	str	r1, [sp, #4]
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	4b16      	ldr	r3, [pc, #88]	; (80014d0 <OnTxData+0xa8>)
 8001478:	2200      	movs	r2, #0
 800147a:	2100      	movs	r1, #0
 800147c:	2003      	movs	r0, #3
 800147e:	f016 fc1b 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8001482:	4b14      	ldr	r3, [pc, #80]	; (80014d4 <OnTxData+0xac>)
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	2003      	movs	r0, #3
 800148a:	f016 fc15 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	789b      	ldrb	r3, [r3, #2]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d10e      	bne.n	80014b4 <OnTxData+0x8c>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	78db      	ldrb	r3, [r3, #3]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <OnTxData+0x7a>
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <OnTxData+0xb0>)
 80014a0:	e000      	b.n	80014a4 <OnTxData+0x7c>
 80014a2:	4b0e      	ldr	r3, [pc, #56]	; (80014dc <OnTxData+0xb4>)
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <OnTxData+0xb8>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	2100      	movs	r1, #0
 80014ac:	2003      	movs	r0, #3
 80014ae:	f016 fc03 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 80014b2:	e005      	b.n	80014c0 <OnTxData+0x98>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <OnTxData+0xbc>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	2003      	movs	r0, #3
 80014bc:	f016 fbfc 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200002f0 	.word	0x200002f0
 80014cc:	080194e4 	.word	0x080194e4
 80014d0:	08019518 	.word	0x08019518
 80014d4:	0801954c 	.word	0x0801954c
 80014d8:	0801955c 	.word	0x0801955c
 80014dc:	08019560 	.word	0x08019560
 80014e0:	08019568 	.word	0x08019568
 80014e4:	0801957c 	.word	0x0801957c

080014e8 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d028      	beq.n	8001548 <OnJoinRequest+0x60>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d11d      	bne.n	800153c <OnJoinRequest+0x54>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 8001500:	4813      	ldr	r0, [pc, #76]	; (8001550 <OnJoinRequest+0x68>)
 8001502:	f017 fa51 	bl	80189a8 <UTIL_TIMER_Stop>


      SYS_LED_Off(SYS_LED_RED) ;
 8001506:	2000      	movs	r0, #0
 8001508:	f000 fa78 	bl	80019fc <SYS_LED_Off>


      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800150c:	4b11      	ldr	r3, [pc, #68]	; (8001554 <OnJoinRequest+0x6c>)
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	2002      	movs	r0, #2
 8001514:	f016 fbd0 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	789b      	ldrb	r3, [r3, #2]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d106      	bne.n	800152e <OnJoinRequest+0x46>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <OnJoinRequest+0x70>)
 8001522:	2200      	movs	r2, #0
 8001524:	2100      	movs	r1, #0
 8001526:	2002      	movs	r0, #2
 8001528:	f016 fbc6 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 800152c:	e00c      	b.n	8001548 <OnJoinRequest+0x60>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800152e:	4b0b      	ldr	r3, [pc, #44]	; (800155c <OnJoinRequest+0x74>)
 8001530:	2200      	movs	r2, #0
 8001532:	2100      	movs	r1, #0
 8001534:	2002      	movs	r0, #2
 8001536:	f016 fbbf 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 800153a:	e005      	b.n	8001548 <OnJoinRequest+0x60>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800153c:	4b08      	ldr	r3, [pc, #32]	; (8001560 <OnJoinRequest+0x78>)
 800153e:	2200      	movs	r2, #0
 8001540:	2100      	movs	r1, #0
 8001542:	2002      	movs	r0, #2
 8001544:	f016 fbb8 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000320 	.word	0x20000320
 8001554:	0801958c 	.word	0x0801958c
 8001558:	080195a4 	.word	0x080195a4
 800155c:	080195c4 	.word	0x080195c4
 8001560:	080195e4 	.word	0x080195e4

08001564 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 8001568:	2100      	movs	r1, #0
 800156a:	2001      	movs	r0, #1
 800156c:	f017 f800 	bl	8018570 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}

08001574 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <LoraInfo_Init+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <LoraInfo_Init+0x50>)
 8001580:	2200      	movs	r2, #0
 8001582:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8001584:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <LoraInfo_Init+0x50>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <LoraInfo_Init+0x50>)
 800158c:	2200      	movs	r2, #0
 800158e:	60da      	str	r2, [r3, #12]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <LoraInfo_Init+0x50>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001598:	4a0a      	ldr	r2, [pc, #40]	; (80015c4 <LoraInfo_Init+0x50>)
 800159a:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <LoraInfo_Init+0x50>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d106      	bne.n	80015b2 <LoraInfo_Init+0x3e>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 80015a4:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <LoraInfo_Init+0x54>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	2100      	movs	r1, #0
 80015aa:	2000      	movs	r0, #0
 80015ac:	f016 fb84 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 80015b0:	e7fe      	b.n	80015b0 <LoraInfo_Init+0x3c>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 80015b2:	4b04      	ldr	r3, [pc, #16]	; (80015c4 <LoraInfo_Init+0x50>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 80015b8:	4b02      	ldr	r3, [pc, #8]	; (80015c4 <LoraInfo_Init+0x50>)
 80015ba:	2203      	movs	r2, #3
 80015bc:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000338 	.word	0x20000338
 80015c8:	0801963c 	.word	0x0801963c

080015cc <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 80015d0:	4b02      	ldr	r3, [pc, #8]	; (80015dc <LoraInfo_GetPtr+0x10>)
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	20000338 	.word	0x20000338

080015e0 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80015e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80015f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4013      	ands	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001604:	68fb      	ldr	r3, [r7, #12]
}
 8001606:	bf00      	nop
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001618:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800161c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	43db      	mvns	r3, r3
 8001622:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001626:	4013      	ands	r3, r2
 8001628:	660b      	str	r3, [r1, #96]	; 0x60
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001638:	4b23      	ldr	r3, [pc, #140]	; (80016c8 <MX_ADC_Init+0x94>)
 800163a:	4a24      	ldr	r2, [pc, #144]	; (80016cc <MX_ADC_Init+0x98>)
 800163c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800163e:	4b22      	ldr	r3, [pc, #136]	; (80016c8 <MX_ADC_Init+0x94>)
 8001640:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001644:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001646:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <MX_ADC_Init+0x94>)
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800164c:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <MX_ADC_Init+0x94>)
 800164e:	2200      	movs	r2, #0
 8001650:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001652:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <MX_ADC_Init+0x94>)
 8001654:	2200      	movs	r2, #0
 8001656:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001658:	4b1b      	ldr	r3, [pc, #108]	; (80016c8 <MX_ADC_Init+0x94>)
 800165a:	2204      	movs	r2, #4
 800165c:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800165e:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <MX_ADC_Init+0x94>)
 8001660:	2200      	movs	r2, #0
 8001662:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001664:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <MX_ADC_Init+0x94>)
 8001666:	2200      	movs	r2, #0
 8001668:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800166a:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <MX_ADC_Init+0x94>)
 800166c:	2200      	movs	r2, #0
 800166e:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8001670:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <MX_ADC_Init+0x94>)
 8001672:	2201      	movs	r2, #1
 8001674:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001676:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <MX_ADC_Init+0x94>)
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800167e:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <MX_ADC_Init+0x94>)
 8001680:	2200      	movs	r2, #0
 8001682:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001684:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <MX_ADC_Init+0x94>)
 8001686:	2200      	movs	r2, #0
 8001688:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 800168a:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <MX_ADC_Init+0x94>)
 800168c:	2200      	movs	r2, #0
 800168e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001692:	4b0d      	ldr	r3, [pc, #52]	; (80016c8 <MX_ADC_Init+0x94>)
 8001694:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001698:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800169a:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <MX_ADC_Init+0x94>)
 800169c:	2207      	movs	r2, #7
 800169e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80016a0:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <MX_ADC_Init+0x94>)
 80016a2:	2207      	movs	r2, #7
 80016a4:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80016a6:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <MX_ADC_Init+0x94>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <MX_ADC_Init+0x94>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80016b4:	4804      	ldr	r0, [pc, #16]	; (80016c8 <MX_ADC_Init+0x94>)
 80016b6:	f001 fdf1 	bl	800329c <HAL_ADC_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80016c0:	f000 fb18 	bl	8001cf4 <Error_Handler>
  }

}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	200014ec 	.word	0x200014ec
 80016cc:	40012400 	.word	0x40012400

080016d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a05      	ldr	r2, [pc, #20]	; (80016f4 <HAL_ADC_MspInit+0x24>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d103      	bne.n	80016ea <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80016e6:	f7ff ff7b 	bl	80015e0 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40012400 	.word	0x40012400

080016f8 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a05      	ldr	r2, [pc, #20]	; (800171c <HAL_ADC_MspDeInit+0x24>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d103      	bne.n	8001712 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800170a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800170e:	f7ff ff7f 	bl	8001610 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40012400 	.word	0x40012400

08001720 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001724:	4b03      	ldr	r3, [pc, #12]	; (8001734 <SYS_InitMeasurement+0x14>)
 8001726:	4a04      	ldr	r2, [pc, #16]	; (8001738 <SYS_InitMeasurement+0x18>)
 8001728:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800172a:	bf00      	nop
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	200014ec 	.word	0x200014ec
 8001738:	40012400 	.word	0x40012400

0800173c <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 800174a:	f000 f871 	bl	8001830 <SYS_GetBatteryLevel>
 800174e:	4603      	mov	r3, r0
 8001750:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8001752:	4830      	ldr	r0, [pc, #192]	; (8001814 <SYS_GetTemperatureLevel+0xd8>)
 8001754:	f000 f8a0 	bl	8001898 <ADC_ReadChannels>
 8001758:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 800175a:	4b2f      	ldr	r3, [pc, #188]	; (8001818 <SYS_GetTemperatureLevel+0xdc>)
 800175c:	881a      	ldrh	r2, [r3, #0]
 800175e:	4b2f      	ldr	r3, [pc, #188]	; (800181c <SYS_GetTemperatureLevel+0xe0>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	429a      	cmp	r2, r3
 8001764:	d026      	beq.n	80017b4 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8001766:	4b2c      	ldr	r3, [pc, #176]	; (8001818 <SYS_GetTemperatureLevel+0xdc>)
 8001768:	881a      	ldrh	r2, [r3, #0]
 800176a:	4b2c      	ldr	r3, [pc, #176]	; (800181c <SYS_GetTemperatureLevel+0xe0>)
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d01c      	beq.n	80017ac <SYS_GetTemperatureLevel+0x70>
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	68ba      	ldr	r2, [r7, #8]
 8001776:	fb02 f303 	mul.w	r3, r2, r3
 800177a:	089b      	lsrs	r3, r3, #2
 800177c:	4a28      	ldr	r2, [pc, #160]	; (8001820 <SYS_GetTemperatureLevel+0xe4>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	095b      	lsrs	r3, r3, #5
 8001784:	461a      	mov	r2, r3
 8001786:	4b25      	ldr	r3, [pc, #148]	; (800181c <SYS_GetTemperatureLevel+0xe0>)
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2264      	movs	r2, #100	; 0x64
 800178e:	fb02 f203 	mul.w	r2, r2, r3
 8001792:	4b21      	ldr	r3, [pc, #132]	; (8001818 <SYS_GetTemperatureLevel+0xdc>)
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	4619      	mov	r1, r3
 8001798:	4b20      	ldr	r3, [pc, #128]	; (800181c <SYS_GetTemperatureLevel+0xe0>)
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	1acb      	subs	r3, r1, r3
 800179e:	fb92 f3f3 	sdiv	r3, r2, r3
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	331e      	adds	r3, #30
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	e001      	b.n	80017b0 <SYS_GetTemperatureLevel+0x74>
 80017ac:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80017b0:	81fb      	strh	r3, [r7, #14]
 80017b2:	e01c      	b.n	80017ee <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 80017b4:	88fb      	ldrh	r3, [r7, #6]
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	fb02 f203 	mul.w	r2, r2, r3
 80017bc:	4b19      	ldr	r3, [pc, #100]	; (8001824 <SYS_GetTemperatureLevel+0xe8>)
 80017be:	fba3 1302 	umull	r1, r3, r3, r2
 80017c2:	1ad2      	subs	r2, r2, r3
 80017c4:	0852      	lsrs	r2, r2, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	0adb      	lsrs	r3, r3, #11
 80017ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017ce:	fb02 f303 	mul.w	r3, r2, r3
 80017d2:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 80017d6:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 80017da:	4a13      	ldr	r2, [pc, #76]	; (8001828 <SYS_GetTemperatureLevel+0xec>)
 80017dc:	fb82 1203 	smull	r1, r2, r2, r3
 80017e0:	1292      	asrs	r2, r2, #10
 80017e2:	17db      	asrs	r3, r3, #31
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	331e      	adds	r3, #30
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 80017ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	4b0d      	ldr	r3, [pc, #52]	; (800182c <SYS_GetTemperatureLevel+0xf0>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	2100      	movs	r1, #0
 80017fa:	2001      	movs	r0, #1
 80017fc:	f016 fa5c 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8001800:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8001808:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	b0001000 	.word	0xb0001000
 8001818:	1fff75c8 	.word	0x1fff75c8
 800181c:	1fff75a8 	.word	0x1fff75a8
 8001820:	09ee009f 	.word	0x09ee009f
 8001824:	00100101 	.word	0x00100101
 8001828:	68db8bad 	.word	0x68db8bad
 800182c:	0801968c 	.word	0x0801968c

08001830 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8001836:	2300      	movs	r3, #0
 8001838:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800183e:	4813      	ldr	r0, [pc, #76]	; (800188c <SYS_GetBatteryLevel+0x5c>)
 8001840:	f000 f82a 	bl	8001898 <ADC_ReadChannels>
 8001844:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d102      	bne.n	8001852 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	80fb      	strh	r3, [r7, #6]
 8001850:	e016      	b.n	8001880 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8001852:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <SYS_GetBatteryLevel+0x60>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800185a:	4293      	cmp	r3, r2
 800185c:	d00b      	beq.n	8001876 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800185e:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <SYS_GetBatteryLevel+0x60>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	461a      	mov	r2, r3
 8001864:	f640 43e4 	movw	r3, #3300	; 0xce4
 8001868:	fb03 f202 	mul.w	r2, r3, r2
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	80fb      	strh	r3, [r7, #6]
 8001874:	e004      	b.n	8001880 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001876:	4a07      	ldr	r2, [pc, #28]	; (8001894 <SYS_GetBatteryLevel+0x64>)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	fbb2 f3f3 	udiv	r3, r2, r3
 800187e:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001880:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	b4002000 	.word	0xb4002000
 8001890:	1fff75aa 	.word	0x1fff75aa
 8001894:	004c08d8 	.word	0x004c08d8

08001898 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80018b0:	f7ff fec0 	bl	8001634 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80018b4:	481a      	ldr	r0, [pc, #104]	; (8001920 <ADC_ReadChannels+0x88>)
 80018b6:	f002 fab4 	bl	8003e22 <HAL_ADCEx_Calibration_Start>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80018c0:	f000 fa18 	bl	8001cf4 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	4619      	mov	r1, r3
 80018d6:	4812      	ldr	r0, [pc, #72]	; (8001920 <ADC_ReadChannels+0x88>)
 80018d8:	f002 f832 	bl	8003940 <HAL_ADC_ConfigChannel>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80018e2:	f000 fa07 	bl	8001cf4 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80018e6:	480e      	ldr	r0, [pc, #56]	; (8001920 <ADC_ReadChannels+0x88>)
 80018e8:	f001 ff16 	bl	8003718 <HAL_ADC_Start>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 80018f2:	f000 f9ff 	bl	8001cf4 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80018f6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018fa:	4809      	ldr	r0, [pc, #36]	; (8001920 <ADC_ReadChannels+0x88>)
 80018fc:	f001 ff84 	bl	8003808 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8001900:	4807      	ldr	r0, [pc, #28]	; (8001920 <ADC_ReadChannels+0x88>)
 8001902:	f001 ff4f 	bl	80037a4 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001906:	4806      	ldr	r0, [pc, #24]	; (8001920 <ADC_ReadChannels+0x88>)
 8001908:	f002 f80e 	bl	8003928 <HAL_ADC_GetValue>
 800190c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800190e:	4804      	ldr	r0, [pc, #16]	; (8001920 <ADC_ReadChannels+0x88>)
 8001910:	f001 fe86 	bl	8003620 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001914:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001916:	4618      	mov	r0, r3
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	200014ec 	.word	0x200014ec

08001924 <LL_AHB2_GRP1_EnableClock>:
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800192c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001930:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001932:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4313      	orrs	r3, r2
 800193a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800193c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001940:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4013      	ands	r3, r2
 8001946:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001948:	68fb      	ldr	r3, [r7, #12]
}
 800194a:	bf00      	nop
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b088      	sub	sp, #32
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	60da      	str	r2, [r3, #12]
 800196c:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 800196e:	2002      	movs	r0, #2
 8001970:	f7ff ffd8 	bl	8001924 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	4a12      	ldr	r2, [pc, #72]	; (80019c0 <SYS_LED_Init+0x6c>)
 8001978:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800197c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800197e:	2301      	movs	r3, #1
 8001980:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001986:	2302      	movs	r3, #2
 8001988:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <SYS_LED_Init+0x70>)
 800198e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001992:	f107 020c 	add.w	r2, r7, #12
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f003 f811 	bl	80049c0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	4a08      	ldr	r2, [pc, #32]	; (80019c4 <SYS_LED_Init+0x70>)
 80019a2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	4a05      	ldr	r2, [pc, #20]	; (80019c0 <SYS_LED_Init+0x6c>)
 80019aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019ae:	2200      	movs	r2, #0
 80019b0:	4619      	mov	r1, r3
 80019b2:	f003 fa33 	bl	8004e1c <HAL_GPIO_WritePin>

  return 0;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3720      	adds	r7, #32
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	08019b38 	.word	0x08019b38
 80019c4:	20000044 	.word	0x20000044

080019c8 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	4a07      	ldr	r2, [pc, #28]	; (80019f4 <SYS_LED_On+0x2c>)
 80019d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	4a06      	ldr	r2, [pc, #24]	; (80019f8 <SYS_LED_On+0x30>)
 80019de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019e2:	2201      	movs	r2, #1
 80019e4:	4619      	mov	r1, r3
 80019e6:	f003 fa19 	bl	8004e1c <HAL_GPIO_WritePin>

  return 0;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000044 	.word	0x20000044
 80019f8:	08019b38 	.word	0x08019b38

080019fc <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <SYS_LED_Off+0x2c>)
 8001a0a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	4a06      	ldr	r2, [pc, #24]	; (8001a2c <SYS_LED_Off+0x30>)
 8001a12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a16:	2200      	movs	r2, #0
 8001a18:	4619      	mov	r1, r3
 8001a1a:	f003 f9ff 	bl	8004e1c <HAL_GPIO_WritePin>

  return 0;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000044 	.word	0x20000044
 8001a2c:	08019b38 	.word	0x08019b38

08001a30 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	4a07      	ldr	r2, [pc, #28]	; (8001a5c <SYS_LED_Toggle+0x2c>)
 8001a3e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	4906      	ldr	r1, [pc, #24]	; (8001a60 <SYS_LED_Toggle+0x30>)
 8001a46:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	f003 f9fc 	bl	8004e4a <HAL_GPIO_TogglePin>

  return 0;
 8001a52:	2300      	movs	r3, #0
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000044 	.word	0x20000044
 8001a60:	08019b38 	.word	0x08019b38

08001a64 <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b088      	sub	sp, #32
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	460a      	mov	r2, r1
 8001a6e:	71fb      	strb	r3, [r7, #7]
 8001a70:	4613      	mov	r3, r2
 8001a72:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d103      	bne.n	8001a92 <SYS_PB_Init+0x2e>
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	f7ff ff4a 	bl	8001924 <LL_AHB2_GRP1_EnableClock>
 8001a90:	e00c      	b.n	8001aac <SYS_PB_Init+0x48>
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d103      	bne.n	8001aa0 <SYS_PB_Init+0x3c>
 8001a98:	2001      	movs	r0, #1
 8001a9a:	f7ff ff43 	bl	8001924 <LL_AHB2_GRP1_EnableClock>
 8001a9e:	e005      	b.n	8001aac <SYS_PB_Init+0x48>
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d102      	bne.n	8001aac <SYS_PB_Init+0x48>
 8001aa6:	2004      	movs	r0, #4
 8001aa8:	f7ff ff3c 	bl	8001924 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	4a29      	ldr	r2, [pc, #164]	; (8001b54 <SYS_PB_Init+0xf0>)
 8001ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ab4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aba:	2302      	movs	r3, #2
 8001abc:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 8001abe:	79bb      	ldrb	r3, [r7, #6]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d10c      	bne.n	8001ade <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	4a23      	ldr	r2, [pc, #140]	; (8001b58 <SYS_PB_Init+0xf4>)
 8001acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad0:	f107 020c 	add.w	r2, r7, #12
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f002 ff72 	bl	80049c0 <HAL_GPIO_Init>
 8001adc:	e034      	b.n	8001b48 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8001ade:	4b1f      	ldr	r3, [pc, #124]	; (8001b5c <SYS_PB_Init+0xf8>)
 8001ae0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8001ae2:	79fb      	ldrb	r3, [r7, #7]
 8001ae4:	4a1c      	ldr	r2, [pc, #112]	; (8001b58 <SYS_PB_Init+0xf4>)
 8001ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aea:	f107 020c 	add.w	r2, r7, #12
 8001aee:	4611      	mov	r1, r2
 8001af0:	4618      	mov	r0, r3
 8001af2:	f002 ff65 	bl	80049c0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8001af6:	79fb      	ldrb	r3, [r7, #7]
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <SYS_PB_Init+0xfc>)
 8001afc:	441a      	add	r2, r3
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	4918      	ldr	r1, [pc, #96]	; (8001b64 <SYS_PB_Init+0x100>)
 8001b02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b06:	4619      	mov	r1, r3
 8001b08:	4610      	mov	r0, r2
 8001b0a:	f002 ff46 	bl	800499a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	00db      	lsls	r3, r3, #3
 8001b12:	4a13      	ldr	r2, [pc, #76]	; (8001b60 <SYS_PB_Init+0xfc>)
 8001b14:	1898      	adds	r0, r3, r2
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	4a13      	ldr	r2, [pc, #76]	; (8001b68 <SYS_PB_Init+0x104>)
 8001b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	2100      	movs	r1, #0
 8001b22:	f002 ff21 	bl	8004968 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	4a10      	ldr	r2, [pc, #64]	; (8001b6c <SYS_PB_Init+0x108>)
 8001b2a:	56d0      	ldrsb	r0, [r2, r3]
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	4a10      	ldr	r2, [pc, #64]	; (8001b70 <SYS_PB_Init+0x10c>)
 8001b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b34:	2200      	movs	r2, #0
 8001b36:	4619      	mov	r1, r3
 8001b38:	f002 fac7 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	4a0b      	ldr	r2, [pc, #44]	; (8001b6c <SYS_PB_Init+0x108>)
 8001b40:	56d3      	ldrsb	r3, [r2, r3]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f002 fadb 	bl	80040fe <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3720      	adds	r7, #32
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	08019b40 	.word	0x08019b40
 8001b58:	20000050 	.word	0x20000050
 8001b5c:	10210000 	.word	0x10210000
 8001b60:	20001550 	.word	0x20001550
 8001b64:	08019b4c 	.word	0x08019b4c
 8001b68:	2000005c 	.word	0x2000005c
 8001b6c:	08019b48 	.word	0x08019b48
 8001b70:	20000068 	.word	0x20000068

08001b74 <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr

08001b88 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8001b8c:	2000      	movs	r0, #0
 8001b8e:	f7ff fff1 	bl	8001b74 <SYS_PB_Callback>
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	f7ff ffea 	bl	8001b74 <SYS_PB_Callback>
}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8001ba8:	2002      	movs	r0, #2
 8001baa:	f7ff ffe3 	bl	8001b74 <SYS_PB_Callback>
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <LL_AHB1_GRP1_EnableClock>:
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b085      	sub	sp, #20
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bbe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001bc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001bca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	bf00      	nop
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr

08001be2 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001be6:	2004      	movs	r0, #4
 8001be8:	f7ff ffe3 	bl	8001bb2 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bec:	2001      	movs	r0, #1
 8001bee:	f7ff ffe0 	bl	8001bb2 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2102      	movs	r1, #2
 8001bf6:	200f      	movs	r0, #15
 8001bf8:	f002 fa67 	bl	80040ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001bfc:	200f      	movs	r0, #15
 8001bfe:	f002 fa7e 	bl	80040fe <HAL_NVIC_EnableIRQ>

}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001c06:	b480      	push	{r7}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001c0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c16:	f023 0218 	bic.w	r2, r3, #24
 8001c1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <main>:
#include "app_lorawan.h"

void SystemClock_Config(void);

int main(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0

  HAL_Init();
 8001c34:	f001 f94a 	bl	8002ecc <HAL_Init>


  SystemClock_Config();
 8001c38:	f000 f806 	bl	8001c48 <SystemClock_Config>


  MX_LoRaWAN_Init();
 8001c3c:	f7ff f908 	bl	8000e50 <MX_LoRaWAN_Init>

  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001c40:	f7ff f90e 	bl	8000e60 <MX_LoRaWAN_Process>
 8001c44:	e7fc      	b.n	8001c40 <main+0x10>
	...

08001c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b09a      	sub	sp, #104	; 0x68
 8001c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c4e:	f107 0320 	add.w	r3, r7, #32
 8001c52:	2248      	movs	r2, #72	; 0x48
 8001c54:	2100      	movs	r1, #0
 8001c56:	4618      	mov	r0, r3
 8001c58:	f017 fb12 	bl	8019280 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]
 8001c68:	611a      	str	r2, [r3, #16]
 8001c6a:	615a      	str	r2, [r3, #20]
 8001c6c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f7ff ffc9 	bl	8001c06 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c74:	4b1e      	ldr	r3, [pc, #120]	; (8001cf0 <SystemClock_Config+0xa8>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c7c:	4a1c      	ldr	r2, [pc, #112]	; (8001cf0 <SystemClock_Config+0xa8>)
 8001c7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	4b1a      	ldr	r3, [pc, #104]	; (8001cf0 <SystemClock_Config+0xa8>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c8c:	603b      	str	r3, [r7, #0]
 8001c8e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001c90:	2324      	movs	r3, #36	; 0x24
 8001c92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001c94:	2381      	movs	r3, #129	; 0x81
 8001c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001ca0:	23b0      	movs	r3, #176	; 0xb0
 8001ca2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ca8:	f107 0320 	add.w	r3, r7, #32
 8001cac:	4618      	mov	r0, r3
 8001cae:	f003 fc71 	bl	8005594 <HAL_RCC_OscConfig>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001cb8:	f000 f81c 	bl	8001cf4 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001cbc:	234f      	movs	r3, #79	; 0x4f
 8001cbe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cd4:	1d3b      	adds	r3, r7, #4
 8001cd6:	2102      	movs	r1, #2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f003 fff5 	bl	8005cc8 <HAL_RCC_ClockConfig>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001ce4:	f000 f806 	bl	8001cf4 <Error_Handler>
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3768      	adds	r7, #104	; 0x68
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	58000400 	.word	0x58000400

08001cf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8001cf8:	e7fe      	b.n	8001cf8 <Error_Handler+0x4>

08001cfa <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001cfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr

08001d1a <LL_APB1_GRP1_EnableClock>:
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b085      	sub	sp, #20
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d36:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr
	...

08001d4c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08c      	sub	sp, #48	; 0x30
 8001d50:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8001d52:	1d3b      	adds	r3, r7, #4
 8001d54:	222c      	movs	r2, #44	; 0x2c
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f017 fa91 	bl	8019280 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d5e:	4b22      	ldr	r3, [pc, #136]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d60:	4a22      	ldr	r2, [pc, #136]	; (8001dec <MX_RTC_Init+0xa0>)
 8001d62:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001d64:	4b20      	ldr	r3, [pc, #128]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d66:	221f      	movs	r2, #31
 8001d68:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d6a:	4b1f      	ldr	r3, [pc, #124]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001d70:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d76:	4b1c      	ldr	r3, [pc, #112]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d82:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001d84:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001d8a:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d90:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d92:	4815      	ldr	r0, [pc, #84]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001d94:	f004 fc76 	bl	8006684 <HAL_RTC_Init>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001d9e:	f7ff ffa9 	bl	8001cf4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001da2:	4811      	ldr	r0, [pc, #68]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001da4:	f004 ff50 	bl	8006c48 <HAL_RTCEx_SetSSRU_IT>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001dae:	f7ff ffa1 	bl	8001cf4 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001dbe:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001dc2:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001dc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	2201      	movs	r2, #1
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4805      	ldr	r0, [pc, #20]	; (8001de8 <MX_RTC_Init+0x9c>)
 8001dd2:	f004 fcd1 	bl	8006778 <HAL_RTC_SetAlarm_IT>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001ddc:	f7ff ff8a 	bl	8001cf4 <Error_Handler>
  }

}
 8001de0:	bf00      	nop
 8001de2:	3730      	adds	r7, #48	; 0x30
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20001568 	.word	0x20001568
 8001dec:	40002800 	.word	0x40002800

08001df0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b090      	sub	sp, #64	; 0x40
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001df8:	f107 0308 	add.w	r3, r7, #8
 8001dfc:	2238      	movs	r2, #56	; 0x38
 8001dfe:	2100      	movs	r1, #0
 8001e00:	4618      	mov	r0, r3
 8001e02:	f017 fa3d 	bl	8019280 <memset>
  if(rtcHandle->Instance==RTC)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a16      	ldr	r2, [pc, #88]	; (8001e64 <HAL_RTC_MspInit+0x74>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d125      	bne.n	8001e5c <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001e10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e14:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001e16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e1a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e1c:	f107 0308 	add.w	r3, r7, #8
 8001e20:	4618      	mov	r0, r3
 8001e22:	f004 fb15 	bl	8006450 <HAL_RCCEx_PeriphCLKConfig>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001e2c:	f7ff ff62 	bl	8001cf4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e30:	f7ff ff63 	bl	8001cfa <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001e34:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001e38:	f7ff ff6f 	bl	8001d1a <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2002      	movs	r0, #2
 8001e42:	f002 f942 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001e46:	2002      	movs	r0, #2
 8001e48:	f002 f959 	bl	80040fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2100      	movs	r1, #0
 8001e50:	202a      	movs	r0, #42	; 0x2a
 8001e52:	f002 f93a 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001e56:	202a      	movs	r0, #42	; 0x2a
 8001e58:	f002 f951 	bl	80040fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3740      	adds	r7, #64	; 0x40
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40002800 	.word	0x40002800

08001e68 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001e6c:	4b03      	ldr	r3, [pc, #12]	; (8001e7c <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	58000400 	.word	0x58000400

08001e80 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bc80      	pop	{r7}
 8001e8a:	4770      	bx	lr

08001e8c <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001e90:	bf00      	nop
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8001e9c:	f001 f848 	bl	8002f30 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001ea0:	f7ff ffe2 	bl	8001e68 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	f003 f893 	bl	8004fd0 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}

08001eae <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8001eb2:	f001 f84b 	bl	8002f4c <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001eb6:	f000 fe9b 	bl	8002bf0 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001ec2:	f001 f835 	bl	8002f30 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f002 fffd 	bl	8004ec8 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8001ed6:	f001 f839 	bl	8002f4c <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bc80      	pop	{r7}
 8001ee8:	4770      	bx	lr

08001eea <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eea:	b480      	push	{r7}
 8001eec:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bc80      	pop	{r7}
 8001ef4:	4770      	bx	lr

08001ef6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001efa:	e7fe      	b.n	8001efa <HardFault_Handler+0x4>

08001efc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f00:	e7fe      	b.n	8001f00 <MemManage_Handler+0x4>

08001f02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f06:	e7fe      	b.n	8001f06 <BusFault_Handler+0x4>

08001f08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f0c:	e7fe      	b.n	8001f0c <UsageFault_Handler+0x4>

08001f0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr

08001f1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bc80      	pop	{r7}
 8001f24:	4770      	bx	lr

08001f26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f26:	b480      	push	{r7}
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr

08001f32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f36:	f000 ffe9 	bl	8002f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001f44:	4802      	ldr	r0, [pc, #8]	; (8001f50 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001f46:	f004 febb 	bl	8006cc0 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20001568 	.word	0x20001568

08001f54 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001f58:	2001      	movs	r0, #1
 8001f5a:	f002 ff8f 	bl	8004e7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001f66:	2002      	movs	r0, #2
 8001f68:	f002 ff88 	bl	8004e7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <DMA1_Channel5_IRQHandler+0x10>)
 8001f76:	f002 fb59 	bl	800462c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	200015ac 	.word	0x200015ac

08001f84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f88:	4802      	ldr	r0, [pc, #8]	; (8001f94 <USART2_IRQHandler+0x10>)
 8001f8a:	f005 fcb3 	bl	80078f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	2000160c 	.word	0x2000160c

08001f98 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001f9c:	4802      	ldr	r0, [pc, #8]	; (8001fa8 <RTC_Alarm_IRQHandler+0x10>)
 8001f9e:	f004 fd3f 	bl	8006a20 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20001568 	.word	0x20001568

08001fac <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001fb0:	4802      	ldr	r0, [pc, #8]	; (8001fbc <SUBGHZ_Radio_IRQHandler+0x10>)
 8001fb2:	f005 f9ed 	bl	8007390 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200015a0 	.word	0x200015a0

08001fc0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fcc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001fce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fdc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
}
 8001fe6:	bf00      	nop
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr

08001ff0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	; (8002010 <MX_SUBGHZ_Init+0x20>)
 8001ff6:	2208      	movs	r2, #8
 8001ff8:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001ffa:	4805      	ldr	r0, [pc, #20]	; (8002010 <MX_SUBGHZ_Init+0x20>)
 8001ffc:	f004 ff4c 	bl	8006e98 <HAL_SUBGHZ_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8002006:	f7ff fe75 	bl	8001cf4 <Error_Handler>
  }

}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	200015a0 	.word	0x200015a0

08002014 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800201c:	2001      	movs	r0, #1
 800201e:	f7ff ffcf 	bl	8001fc0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8002022:	2200      	movs	r2, #0
 8002024:	2100      	movs	r1, #0
 8002026:	2032      	movs	r0, #50	; 0x32
 8002028:	f002 f84f 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800202c:	2032      	movs	r0, #50	; 0x32
 800202e:	f002 f866 	bl	80040fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <LL_RCC_SetClkAfterWakeFromStop>:
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8002042:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800204c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4313      	orrs	r3, r2
 8002054:	608b      	str	r3, [r1, #8]
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr

08002060 <LL_AHB2_GRP1_EnableClock>:
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800206c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800206e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4313      	orrs	r3, r2
 8002076:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800207c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4013      	ands	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002084:	68fb      	ldr	r3, [r7, #12]
}
 8002086:	bf00      	nop
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <LL_AHB2_GRP1_DisableClock>:
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8002098:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800209c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	43db      	mvns	r3, r3
 80020a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020a6:	4013      	ands	r3, r2
 80020a8:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr

080020b4 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 80020b8:	4b02      	ldr	r3, [pc, #8]	; (80020c4 <LL_FLASH_GetUDN+0x10>)
 80020ba:	681b      	ldr	r3, [r3, #0]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	1fff7580 	.word	0x1fff7580

080020c8 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80020cc:	2000      	movs	r0, #0
 80020ce:	f7ff ffb4 	bl	800203a <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 80020d2:	f016 fbb5 	bl	8018840 <UTIL_TIMER_Init>

  Gpio_PreInit();
 80020d6:	f000 f8a7 	bl	8002228 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 80020da:	f000 f94c 	bl	8002376 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80020de:	f015 fdcf 	bl	8017c80 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80020e2:	4809      	ldr	r0, [pc, #36]	; (8002108 <SystemApp_Init+0x40>)
 80020e4:	f015 fe6a 	bl	8017dbc <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80020e8:	2003      	movs	r0, #3
 80020ea:	f015 fe75 	bl	8017dd8 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80020ee:	f7ff fb17 	bl	8001720 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 80020f2:	f000 f98d 	bl	8002410 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80020f6:	f016 f855 	bl	80181a4 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80020fa:	2101      	movs	r1, #1
 80020fc:	2001      	movs	r0, #1
 80020fe:	f016 f891 	bl	8018224 <UTIL_LPM_SetOffMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	080021e9 	.word	0x080021e9

0800210c <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8002110:	f016 f8b8 	bl	8018284 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8002114:	bf00      	nop
 8002116:	bd80      	pop	{r7, pc}

08002118 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8002122:	f7ff fb85 	bl	8001830 <SYS_GetBatteryLevel>
 8002126:	4603      	mov	r3, r0
 8002128:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 800212a:	88bb      	ldrh	r3, [r7, #4]
 800212c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002130:	4293      	cmp	r3, r2
 8002132:	d902      	bls.n	800213a <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8002134:	23fe      	movs	r3, #254	; 0xfe
 8002136:	71fb      	strb	r3, [r7, #7]
 8002138:	e014      	b.n	8002164 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 800213a:	88bb      	ldrh	r3, [r7, #4]
 800213c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8002140:	d202      	bcs.n	8002148 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	71fb      	strb	r3, [r7, #7]
 8002146:	e00d      	b.n	8002164 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8002148:	88bb      	ldrh	r3, [r7, #4]
 800214a:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 800214e:	461a      	mov	r2, r3
 8002150:	4613      	mov	r3, r2
 8002152:	01db      	lsls	r3, r3, #7
 8002154:	1a9b      	subs	r3, r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	461a      	mov	r2, r3
 800215a:	4b09      	ldr	r3, [pc, #36]	; (8002180 <GetBatteryLevel+0x68>)
 800215c:	fba3 2302 	umull	r2, r3, r3, r2
 8002160:	09db      	lsrs	r3, r3, #7
 8002162:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	4b06      	ldr	r3, [pc, #24]	; (8002184 <GetBatteryLevel+0x6c>)
 800216a:	2201      	movs	r2, #1
 800216c:	2100      	movs	r1, #0
 800216e:	2002      	movs	r0, #2
 8002170:	f015 fda2 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8002174:	79fb      	ldrb	r3, [r7, #7]
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	1b4e81b5 	.word	0x1b4e81b5
 8002184:	08019698 	.word	0x08019698

08002188 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8002192:	f7ff fad3 	bl	800173c <SYS_GetTemperatureLevel>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	da00      	bge.n	800219e <GetTemperatureLevel+0x16>
 800219c:	33ff      	adds	r3, #255	; 0xff
 800219e:	121b      	asrs	r3, r3, #8
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80021a4:	88fb      	ldrh	r3, [r7, #6]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <GetDevAddr>:

  /* USER CODE END GetUniqueId_2 */
}

uint32_t GetDevAddr(void)
{
 80021ae:	b590      	push	{r4, r7, lr}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 80021b4:	2300      	movs	r3, #0
 80021b6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 80021b8:	f7ff ff7c 	bl	80020b4 <LL_FLASH_GetUDN>
 80021bc:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021c4:	d10b      	bne.n	80021de <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 80021c6:	f000 fecf 	bl	8002f68 <HAL_GetUIDw0>
 80021ca:	4604      	mov	r4, r0
 80021cc:	f000 fed6 	bl	8002f7c <HAL_GetUIDw1>
 80021d0:	4603      	mov	r3, r0
 80021d2:	405c      	eors	r4, r3
 80021d4:	f000 fedc 	bl	8002f90 <HAL_GetUIDw2>
 80021d8:	4603      	mov	r3, r0
 80021da:	4063      	eors	r3, r4
 80021dc:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 80021de:	687b      	ldr	r3, [r7, #4]

}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd90      	pop	{r4, r7, pc}

080021e8 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80021f2:	f107 0308 	add.w	r3, r7, #8
 80021f6:	4618      	mov	r0, r3
 80021f8:	f016 faca 	bl	8018790 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002202:	9200      	str	r2, [sp, #0]
 8002204:	4a07      	ldr	r2, [pc, #28]	; (8002224 <TimestampNow+0x3c>)
 8002206:	2110      	movs	r1, #16
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f869 	bl	80022e0 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fd ffb2 	bl	8000178 <strlen>
 8002214:	4603      	mov	r3, r0
 8002216:	b29a      	uxth	r2, r3
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	080196a4 	.word	0x080196a4

08002228 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800223c:	2001      	movs	r0, #1
 800223e:	f7ff ff0f 	bl	8002060 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002242:	2002      	movs	r0, #2
 8002244:	f7ff ff0c 	bl	8002060 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002248:	2004      	movs	r0, #4
 800224a:	f7ff ff09 	bl	8002060 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800224e:	2080      	movs	r0, #128	; 0x80
 8002250:	f7ff ff06 	bl	8002060 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002254:	2303      	movs	r3, #3
 8002256:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 800225c:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8002260:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	4619      	mov	r1, r3
 8002266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800226a:	f002 fba9 	bl	80049c0 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 800226e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002272:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002274:	1d3b      	adds	r3, r7, #4
 8002276:	4619      	mov	r1, r3
 8002278:	480e      	ldr	r0, [pc, #56]	; (80022b4 <Gpio_PreInit+0x8c>)
 800227a:	f002 fba1 	bl	80049c0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800227e:	1d3b      	adds	r3, r7, #4
 8002280:	4619      	mov	r1, r3
 8002282:	480d      	ldr	r0, [pc, #52]	; (80022b8 <Gpio_PreInit+0x90>)
 8002284:	f002 fb9c 	bl	80049c0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002288:	1d3b      	adds	r3, r7, #4
 800228a:	4619      	mov	r1, r3
 800228c:	480b      	ldr	r0, [pc, #44]	; (80022bc <Gpio_PreInit+0x94>)
 800228e:	f002 fb97 	bl	80049c0 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8002292:	2001      	movs	r0, #1
 8002294:	f7ff fefc 	bl	8002090 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8002298:	2002      	movs	r0, #2
 800229a:	f7ff fef9 	bl	8002090 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 800229e:	2004      	movs	r0, #4
 80022a0:	f7ff fef6 	bl	8002090 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 80022a4:	2080      	movs	r0, #128	; 0x80
 80022a6:	f7ff fef3 	bl	8002090 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 80022aa:	bf00      	nop
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	48000400 	.word	0x48000400
 80022b8:	48000800 	.word	0x48000800
 80022bc:	48001c00 	.word	0x48001c00

080022c0 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80022c4:	2101      	movs	r1, #1
 80022c6:	2002      	movs	r0, #2
 80022c8:	f015 ff7c 	bl	80181c4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80022d4:	2100      	movs	r1, #0
 80022d6:	2002      	movs	r0, #2
 80022d8:	f015 ff74 	bl	80181c4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}

080022e0 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80022e0:	b40c      	push	{r2, r3}
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80022ec:	f107 031c 	add.w	r3, r7, #28
 80022f0:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80022f2:	6839      	ldr	r1, [r7, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f016 fe47 	bl	8018f8c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002308:	b002      	add	sp, #8
 800230a:	4770      	bx	lr

0800230c <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002314:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8002316:	4618      	mov	r0, r3
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8002324:	f000 f92e 	bl	8002584 <TIMER_IF_GetTimerValue>
 8002328:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 800232a:	4618      	mov	r0, r3
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4618      	mov	r0, r3
 800233a:	f000 f991 	bl	8002660 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <LL_AHB2_GRP1_EnableClock>:
{
 8002346:	b480      	push	{r7}
 8002348:	b085      	sub	sp, #20
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800234e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002352:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002354:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4313      	orrs	r3, r2
 800235c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800235e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002362:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4013      	ands	r3, r2
 8002368:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800236a:	68fb      	ldr	r3, [r7, #12]
}
 800236c:	bf00      	nop
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr

08002376 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b086      	sub	sp, #24
 800237a:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode();

#elif defined (DEBUGGER_ON) && (DEBUGGER_ON == 0) /* DEBUGGER_OFF */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  /* The 4 debug lines above are simply not set in this case */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	1d3b      	adds	r3, r7, #4
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	609a      	str	r2, [r3, #8]
 8002386:	60da      	str	r2, [r3, #12]
 8002388:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 800238a:	2303      	movs	r3, #3
 800238c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 800238e:	2300      	movs	r3, #0
 8002390:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8002392:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002396:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8002398:	2001      	movs	r0, #1
 800239a:	f7ff ffd4 	bl	8002346 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239e:	1d3b      	adds	r3, r7, #4
 80023a0:	4619      	mov	r1, r3
 80023a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a6:	f002 fb0b 	bl	80049c0 <HAL_GPIO_Init>

  HAL_DBGMCU_DisableDBGSleepMode();
 80023aa:	f000 fdfb 	bl	8002fa4 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 80023ae:	f000 fdff 	bl	8002fb0 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 80023b2:	f000 fe03 	bl	8002fbc <HAL_DBGMCU_DisableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 80023b6:	bf00      	nop
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b087      	sub	sp, #28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <EnvSensors_Read+0x3c>)
 80023ca:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80023cc:	4b0c      	ldr	r3, [pc, #48]	; (8002400 <EnvSensors_Read+0x40>)
 80023ce:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80023d0:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <EnvSensors_Read+0x44>)
 80023d2:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a07      	ldr	r2, [pc, #28]	; (8002408 <EnvSensors_Read+0x48>)
 80023ea:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a07      	ldr	r2, [pc, #28]	; (800240c <EnvSensors_Read+0x4c>)
 80023f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 80023f2:	bf00      	nop
 80023f4:	371c      	adds	r7, #28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr
 80023fc:	42480000 	.word	0x42480000
 8002400:	41900000 	.word	0x41900000
 8002404:	447a0000 	.word	0x447a0000
 8002408:	003e090d 	.word	0x003e090d
 800240c:	000503ab 	.word	0x000503ab

08002410 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
}
 8002428:	4618      	mov	r0, r3
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr
	...

08002434 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800243a:	2300      	movs	r3, #0
 800243c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 800243e:	4b14      	ldr	r3, [pc, #80]	; (8002490 <TIMER_IF_Init+0x5c>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	f083 0301 	eor.w	r3, r3, #1
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	d01b      	beq.n	8002484 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800244c:	4b11      	ldr	r3, [pc, #68]	; (8002494 <TIMER_IF_Init+0x60>)
 800244e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002452:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002454:	f7ff fc7a 	bl	8001d4c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002458:	f000 f856 	bl	8002508 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800245c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002460:	480c      	ldr	r0, [pc, #48]	; (8002494 <TIMER_IF_Init+0x60>)
 8002462:	f004 fa87 	bl	8006974 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002466:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <TIMER_IF_Init+0x60>)
 8002468:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800246c:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800246e:	4809      	ldr	r0, [pc, #36]	; (8002494 <TIMER_IF_Init+0x60>)
 8002470:	f004 fbb8 	bl	8006be4 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002474:	2000      	movs	r0, #0
 8002476:	f000 f9a7 	bl	80027c8 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800247a:	f000 f85f 	bl	800253c <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 800247e:	4b04      	ldr	r3, [pc, #16]	; (8002490 <TIMER_IF_Init+0x5c>)
 8002480:	2201      	movs	r2, #1
 8002482:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002484:	79fb      	ldrb	r3, [r7, #7]
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20000348 	.word	0x20000348
 8002494:	20001568 	.word	0x20001568

08002498 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08e      	sub	sp, #56	; 0x38
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80024a6:	f107 0308 	add.w	r3, r7, #8
 80024aa:	222c      	movs	r2, #44	; 0x2c
 80024ac:	2100      	movs	r1, #0
 80024ae:	4618      	mov	r0, r3
 80024b0:	f016 fee6 	bl	8019280 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80024b4:	f000 f828 	bl	8002508 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80024b8:	4b11      	ldr	r3, [pc, #68]	; (8002500 <TIMER_IF_StartTimer+0x68>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	4413      	add	r3, r2
 80024c0:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80024c2:	2300      	movs	r3, #0
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	43db      	mvns	r3, r3
 80024ca:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80024d0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80024d4:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80024d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024da:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80024dc:	f107 0308 	add.w	r3, r7, #8
 80024e0:	2201      	movs	r2, #1
 80024e2:	4619      	mov	r1, r3
 80024e4:	4807      	ldr	r0, [pc, #28]	; (8002504 <TIMER_IF_StartTimer+0x6c>)
 80024e6:	f004 f947 	bl	8006778 <HAL_RTC_SetAlarm_IT>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80024f0:	f7ff fc00 	bl	8001cf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80024f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3738      	adds	r7, #56	; 0x38
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	2000034c 	.word	0x2000034c
 8002504:	20001568 	.word	0x20001568

08002508 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800250e:	2300      	movs	r3, #0
 8002510:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002512:	4b08      	ldr	r3, [pc, #32]	; (8002534 <TIMER_IF_StopTimer+0x2c>)
 8002514:	2201      	movs	r2, #1
 8002516:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002518:	f44f 7180 	mov.w	r1, #256	; 0x100
 800251c:	4806      	ldr	r0, [pc, #24]	; (8002538 <TIMER_IF_StopTimer+0x30>)
 800251e:	f004 fa29 	bl	8006974 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002522:	4b05      	ldr	r3, [pc, #20]	; (8002538 <TIMER_IF_StopTimer+0x30>)
 8002524:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002528:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 800252a:	79fb      	ldrb	r3, [r7, #7]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40002800 	.word	0x40002800
 8002538:	20001568 	.word	0x20001568

0800253c <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002540:	f000 f962 	bl	8002808 <GetTimerTicks>
 8002544:	4603      	mov	r3, r0
 8002546:	4a03      	ldr	r2, [pc, #12]	; (8002554 <TIMER_IF_SetTimerContext+0x18>)
 8002548:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800254a:	4b02      	ldr	r3, [pc, #8]	; (8002554 <TIMER_IF_SetTimerContext+0x18>)
 800254c:	681b      	ldr	r3, [r3, #0]
}
 800254e:	4618      	mov	r0, r3
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	2000034c 	.word	0x2000034c

08002558 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800255c:	4b02      	ldr	r3, [pc, #8]	; (8002568 <TIMER_IF_GetTimerContext+0x10>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	bc80      	pop	{r7}
 8002566:	4770      	bx	lr
 8002568:	2000034c 	.word	0x2000034c

0800256c <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002570:	f000 f94a 	bl	8002808 <GetTimerTicks>
 8002574:	4602      	mov	r2, r0
 8002576:	4b02      	ldr	r3, [pc, #8]	; (8002580 <TIMER_IF_GetTimerElapsedTime+0x14>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 800257c:	4618      	mov	r0, r3
 800257e:	bd80      	pop	{r7, pc}
 8002580:	2000034c 	.word	0x2000034c

08002584 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002588:	4b05      	ldr	r3, [pc, #20]	; (80025a0 <TIMER_IF_GetTimerValue+0x1c>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8002590:	f000 f93a 	bl	8002808 <GetTimerTicks>
 8002594:	4603      	mov	r3, r0
 8002596:	e000      	b.n	800259a <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8002598:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 800259a:	4618      	mov	r0, r3
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20000348 	.word	0x20000348

080025a4 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 80025a8:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr

080025b2 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80025b2:	b5b0      	push	{r4, r5, r7, lr}
 80025b4:	b082      	sub	sp, #8
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	461a      	mov	r2, r3
 80025be:	f04f 0300 	mov.w	r3, #0
 80025c2:	0d95      	lsrs	r5, r2, #22
 80025c4:	0294      	lsls	r4, r2, #10
 80025c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025ca:	f04f 0300 	mov.w	r3, #0
 80025ce:	4620      	mov	r0, r4
 80025d0:	4629      	mov	r1, r5
 80025d2:	f7fe fac3 	bl	8000b5c <__aeabi_uldivmod>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bdb0      	pop	{r4, r5, r7, pc}

080025e4 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80025e4:	b4b0      	push	{r4, r5, r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f04f 0100 	mov.w	r1, #0
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	f04f 0400 	mov.w	r4, #0
 80025fc:	f04f 0500 	mov.w	r5, #0
 8002600:	015d      	lsls	r5, r3, #5
 8002602:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002606:	0154      	lsls	r4, r2, #5
 8002608:	4622      	mov	r2, r4
 800260a:	462b      	mov	r3, r5
 800260c:	1a12      	subs	r2, r2, r0
 800260e:	eb63 0301 	sbc.w	r3, r3, r1
 8002612:	f04f 0400 	mov.w	r4, #0
 8002616:	f04f 0500 	mov.w	r5, #0
 800261a:	009d      	lsls	r5, r3, #2
 800261c:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8002620:	0094      	lsls	r4, r2, #2
 8002622:	4622      	mov	r2, r4
 8002624:	462b      	mov	r3, r5
 8002626:	1812      	adds	r2, r2, r0
 8002628:	eb41 0303 	adc.w	r3, r1, r3
 800262c:	f04f 0000 	mov.w	r0, #0
 8002630:	f04f 0100 	mov.w	r1, #0
 8002634:	00d9      	lsls	r1, r3, #3
 8002636:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800263a:	00d0      	lsls	r0, r2, #3
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	4610      	mov	r0, r2
 8002642:	4619      	mov	r1, r3
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	0a82      	lsrs	r2, r0, #10
 800264e:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002652:	0a8b      	lsrs	r3, r1, #10
 8002654:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8002656:	4618      	mov	r0, r3
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	bcb0      	pop	{r4, r5, r7}
 800265e:	4770      	bx	lr

08002660 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7ff ffa2 	bl	80025b2 <TIMER_IF_Convert_ms2Tick>
 800266e:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002670:	f000 f8ca 	bl	8002808 <GetTimerTicks>
 8002674:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002676:	e000      	b.n	800267a <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002678:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800267a:	f000 f8c5 	bl	8002808 <GetTimerTicks>
 800267e:	4602      	mov	r2, r0
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	429a      	cmp	r2, r3
 8002688:	d8f6      	bhi.n	8002678 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 800268a:	bf00      	nop
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 800269c:	f016 fa1e 	bl	8018adc <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80026b0:	f000 f89a 	bl	80027e8 <TIMER_IF_BkUp_Read_MSBticks>
 80026b4:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	3301      	adds	r3, #1
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f884 	bl	80027c8 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 80026c0:	bf00      	nop
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80026c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80026cc:	b088      	sub	sp, #32
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80026d2:	f000 f899 	bl	8002808 <GetTimerTicks>
 80026d6:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80026d8:	f000 f886 	bl	80027e8 <TIMER_IF_BkUp_Read_MSBticks>
 80026dc:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f04f 0100 	mov.w	r1, #0
 80026e6:	f04f 0200 	mov.w	r2, #0
 80026ea:	f04f 0300 	mov.w	r3, #0
 80026ee:	0003      	movs	r3, r0
 80026f0:	2200      	movs	r2, #0
 80026f2:	69f9      	ldr	r1, [r7, #28]
 80026f4:	4608      	mov	r0, r1
 80026f6:	f04f 0100 	mov.w	r1, #0
 80026fa:	eb12 0800 	adds.w	r8, r2, r0
 80026fe:	eb43 0901 	adc.w	r9, r3, r1
 8002702:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002706:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800270a:	f04f 0200 	mov.w	r2, #0
 800270e:	f04f 0300 	mov.w	r3, #0
 8002712:	0a82      	lsrs	r2, r0, #10
 8002714:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002718:	0a8b      	lsrs	r3, r1, #10
 800271a:	4613      	mov	r3, r2
 800271c:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	461a      	mov	r2, r3
 8002722:	f04f 0300 	mov.w	r3, #0
 8002726:	f240 30ff 	movw	r0, #1023	; 0x3ff
 800272a:	f04f 0100 	mov.w	r1, #0
 800272e:	ea02 0400 	and.w	r4, r2, r0
 8002732:	ea03 0501 	and.w	r5, r3, r1
 8002736:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff ff51 	bl	80025e4 <TIMER_IF_Convert_Tick2ms>
 8002742:	4603      	mov	r3, r0
 8002744:	b29a      	uxth	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	801a      	strh	r2, [r3, #0]

  return seconds;
 800274a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 800274c:	4618      	mov	r0, r3
 800274e:	3720      	adds	r7, #32
 8002750:	46bd      	mov	sp, r7
 8002752:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08002758 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	2100      	movs	r1, #0
 8002764:	4803      	ldr	r0, [pc, #12]	; (8002774 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002766:	f004 facf 	bl	8006d08 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20001568 	.word	0x20001568

08002778 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	2101      	movs	r1, #1
 8002784:	4803      	ldr	r0, [pc, #12]	; (8002794 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002786:	f004 fabf 	bl	8006d08 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 800278a:	bf00      	nop
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20001568 	.word	0x20001568

08002798 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800279c:	2100      	movs	r1, #0
 800279e:	4803      	ldr	r0, [pc, #12]	; (80027ac <TIMER_IF_BkUp_Read_Seconds+0x14>)
 80027a0:	f004 faca 	bl	8006d38 <HAL_RTCEx_BKUPRead>
 80027a4:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20001568 	.word	0x20001568

080027b0 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80027b4:	2101      	movs	r1, #1
 80027b6:	4803      	ldr	r0, [pc, #12]	; (80027c4 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 80027b8:	f004 fabe 	bl	8006d38 <HAL_RTCEx_BKUPRead>
 80027bc:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 80027be:	4618      	mov	r0, r3
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20001568 	.word	0x20001568

080027c8 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	2102      	movs	r1, #2
 80027d4:	4803      	ldr	r0, [pc, #12]	; (80027e4 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80027d6:	f004 fa97 	bl	8006d08 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20001568 	.word	0x20001568

080027e8 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80027ee:	2102      	movs	r1, #2
 80027f0:	4804      	ldr	r0, [pc, #16]	; (8002804 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80027f2:	f004 faa1 	bl	8006d38 <HAL_RTCEx_BKUPRead>
 80027f6:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80027f8:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20001568 	.word	0x20001568

08002808 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 800280c:	4803      	ldr	r0, [pc, #12]	; (800281c <GetTimerTicks+0x14>)
 800280e:	f7ff fe05 	bl	800241c <LL_RTC_TIME_GetSubSecond>
 8002812:	4603      	mov	r3, r0
 8002814:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002816:	4618      	mov	r0, r3
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40002800 	.word	0x40002800

08002820 <LL_AHB2_GRP1_EnableClock>:
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800282c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800282e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4313      	orrs	r3, r2
 8002836:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002838:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800283c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4013      	ands	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002844:	68fb      	ldr	r3, [r7, #12]
}
 8002846:	bf00      	nop
 8002848:	3714      	adds	r7, #20
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <LL_APB1_GRP1_EnableClock>:
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002858:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800285c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800285e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4313      	orrs	r3, r2
 8002866:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002868:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800286c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4013      	ands	r3, r2
 8002872:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002874:	68fb      	ldr	r3, [r7, #12]
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr

08002880 <LL_APB1_GRP1_DisableClock>:
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800288c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	43db      	mvns	r3, r3
 8002892:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002896:	4013      	ands	r3, r2
 8002898:	658b      	str	r3, [r1, #88]	; 0x58
}
 800289a:	bf00      	nop
 800289c:	370c      	adds	r7, #12
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr

080028a4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80028a8:	4b22      	ldr	r3, [pc, #136]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028aa:	4a23      	ldr	r2, [pc, #140]	; (8002938 <MX_USART2_UART_Init+0x94>)
 80028ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 80028ae:	4b21      	ldr	r3, [pc, #132]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028b6:	4b1f      	ldr	r3, [pc, #124]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028bc:	4b1d      	ldr	r3, [pc, #116]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028be:	2200      	movs	r2, #0
 80028c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028c2:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028c8:	4b1a      	ldr	r3, [pc, #104]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028ca:	220c      	movs	r2, #12
 80028cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ce:	4b19      	ldr	r3, [pc, #100]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028d4:	4b17      	ldr	r3, [pc, #92]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028da:	4b16      	ldr	r3, [pc, #88]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028dc:	2200      	movs	r2, #0
 80028de:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028e0:	4b14      	ldr	r3, [pc, #80]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028e6:	4b13      	ldr	r3, [pc, #76]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028ec:	4811      	ldr	r0, [pc, #68]	; (8002934 <MX_USART2_UART_Init+0x90>)
 80028ee:	f004 ff02 	bl	80076f6 <HAL_UART_Init>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80028f8:	f7ff f9fc 	bl	8001cf4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028fc:	2100      	movs	r1, #0
 80028fe:	480d      	ldr	r0, [pc, #52]	; (8002934 <MX_USART2_UART_Init+0x90>)
 8002900:	f006 fb66 	bl	8008fd0 <HAL_UARTEx_SetTxFifoThreshold>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800290a:	f7ff f9f3 	bl	8001cf4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800290e:	2100      	movs	r1, #0
 8002910:	4808      	ldr	r0, [pc, #32]	; (8002934 <MX_USART2_UART_Init+0x90>)
 8002912:	f006 fb9b 	bl	800904c <HAL_UARTEx_SetRxFifoThreshold>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800291c:	f7ff f9ea 	bl	8001cf4 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8002920:	4804      	ldr	r0, [pc, #16]	; (8002934 <MX_USART2_UART_Init+0x90>)
 8002922:	f006 fb1a 	bl	8008f5a <HAL_UARTEx_EnableFifoMode>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800292c:	f7ff f9e2 	bl	8001cf4 <Error_Handler>
  }

}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}
 8002934:	2000160c 	.word	0x2000160c
 8002938:	40004400 	.word	0x40004400

0800293c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b096      	sub	sp, #88	; 0x58
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002954:	f107 030c 	add.w	r3, r7, #12
 8002958:	2238      	movs	r2, #56	; 0x38
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f016 fc8f 	bl	8019280 <memset>
  if(uartHandle->Instance==USART2)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a33      	ldr	r2, [pc, #204]	; (8002a34 <HAL_UART_MspInit+0xf8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d15f      	bne.n	8002a2c <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800296c:	2302      	movs	r3, #2
 800296e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8002970:	4b31      	ldr	r3, [pc, #196]	; (8002a38 <HAL_UART_MspInit+0xfc>)
 8002972:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002974:	f107 030c 	add.w	r3, r7, #12
 8002978:	4618      	mov	r0, r3
 800297a:	f003 fd69 	bl	8006450 <HAL_RCCEx_PeriphCLKConfig>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002984:	f7ff f9b6 	bl	8001cf4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002988:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800298c:	f7ff ff60 	bl	8002850 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002990:	2001      	movs	r0, #1
 8002992:	f7ff ff45 	bl	8002820 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002996:	230c      	movs	r3, #12
 8002998:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299a:	2302      	movs	r3, #2
 800299c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a2:	2303      	movs	r3, #3
 80029a4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029a6:	2307      	movs	r3, #7
 80029a8:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029aa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80029ae:	4619      	mov	r1, r3
 80029b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029b4:	f002 f804 	bl	80049c0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 80029b8:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029ba:	4a21      	ldr	r2, [pc, #132]	; (8002a40 <HAL_UART_MspInit+0x104>)
 80029bc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80029be:	4b1f      	ldr	r3, [pc, #124]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029c0:	2214      	movs	r2, #20
 80029c2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029c4:	4b1d      	ldr	r3, [pc, #116]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029c6:	2210      	movs	r2, #16
 80029c8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ca:	4b1c      	ldr	r3, [pc, #112]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029d0:	4b1a      	ldr	r3, [pc, #104]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029d2:	2280      	movs	r2, #128	; 0x80
 80029d4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029d6:	4b19      	ldr	r3, [pc, #100]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029d8:	2200      	movs	r2, #0
 80029da:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029dc:	4b17      	ldr	r3, [pc, #92]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029de:	2200      	movs	r2, #0
 80029e0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80029e2:	4b16      	ldr	r3, [pc, #88]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029e8:	4b14      	ldr	r3, [pc, #80]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80029ee:	4813      	ldr	r0, [pc, #76]	; (8002a3c <HAL_UART_MspInit+0x100>)
 80029f0:	f001 fba2 	bl	8004138 <HAL_DMA_Init>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 80029fa:	f7ff f97b 	bl	8001cf4 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80029fe:	2110      	movs	r1, #16
 8002a00:	480e      	ldr	r0, [pc, #56]	; (8002a3c <HAL_UART_MspInit+0x100>)
 8002a02:	f001 fed9 	bl	80047b8 <HAL_DMA_ConfigChannelAttributes>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8002a0c:	f7ff f972 	bl	8001cf4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a0a      	ldr	r2, [pc, #40]	; (8002a3c <HAL_UART_MspInit+0x100>)
 8002a14:	679a      	str	r2, [r3, #120]	; 0x78
 8002a16:	4a09      	ldr	r2, [pc, #36]	; (8002a3c <HAL_UART_MspInit+0x100>)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2102      	movs	r1, #2
 8002a20:	2025      	movs	r0, #37	; 0x25
 8002a22:	f001 fb52 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a26:	2025      	movs	r0, #37	; 0x25
 8002a28:	f001 fb69 	bl	80040fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a2c:	bf00      	nop
 8002a2e:	3758      	adds	r7, #88	; 0x58
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40004400 	.word	0x40004400
 8002a38:	000c0004 	.word	0x000c0004
 8002a3c:	200015ac 	.word	0x200015ac
 8002a40:	40020058 	.word	0x40020058

08002a44 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a0b      	ldr	r2, [pc, #44]	; (8002a80 <HAL_UART_MspDeInit+0x3c>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d110      	bne.n	8002a78 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8002a56:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002a5a:	f7ff ff11 	bl	8002880 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8002a5e:	210c      	movs	r1, #12
 8002a60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a64:	f002 f90c 	bl	8004c80 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f001 fc0b 	bl	8004288 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002a72:	2025      	movs	r0, #37	; 0x25
 8002a74:	f001 fb51 	bl	800411a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002a78:	bf00      	nop
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40004400 	.word	0x40004400

08002a84 <LL_APB1_GRP1_ForceReset>:
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002a8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr

08002aa6 <LL_APB1_GRP1_ReleaseReset>:
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002aae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ab2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002abc:	4013      	ands	r3, r2
 8002abe:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr
	...

08002acc <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002ad4:	4b06      	ldr	r3, [pc, #24]	; (8002af0 <LL_EXTI_EnableIT_0_31+0x24>)
 8002ad6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002ada:	4905      	ldr	r1, [pc, #20]	; (8002af0 <LL_EXTI_EnableIT_0_31+0x24>)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	58000800 	.word	0x58000800

08002af4 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002afc:	4a07      	ldr	r2, [pc, #28]	; (8002b1c <vcom_Init+0x28>)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002b02:	f7ff f86e 	bl	8001be2 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002b06:	f7ff fecd 	bl	80028a4 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8002b0a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002b0e:	f7ff ffdd 	bl	8002acc <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002b12:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20000350 	.word	0x20000350

08002b20 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8002b24:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002b28:	f7ff ffac 	bl	8002a84 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8002b2c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002b30:	f7ff ffb9 	bl	8002aa6 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8002b34:	4804      	ldr	r0, [pc, #16]	; (8002b48 <vcom_DeInit+0x28>)
 8002b36:	f7ff ff85 	bl	8002a44 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002b3a:	200f      	movs	r0, #15
 8002b3c:	f001 faed 	bl	800411a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002b40:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	2000160c 	.word	0x2000160c

08002b4c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8002b58:	887b      	ldrh	r3, [r7, #2]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4804      	ldr	r0, [pc, #16]	; (8002b70 <vcom_Trace_DMA+0x24>)
 8002b60:	f004 fe48 	bl	80077f4 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002b64:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	2000160c 	.word	0x2000160c

08002b74 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002b7c:	4a19      	ldr	r2, [pc, #100]	; (8002be4 <vcom_ReceiveInit+0x70>)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002b82:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002b86:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8002b88:	f107 0308 	add.w	r3, r7, #8
 8002b8c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002b90:	4815      	ldr	r0, [pc, #84]	; (8002be8 <vcom_ReceiveInit+0x74>)
 8002b92:	f006 f966 	bl	8008e62 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8002b96:	bf00      	nop
 8002b98:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <vcom_ReceiveInit+0x74>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ba6:	d0f7      	beq.n	8002b98 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8002ba8:	bf00      	nop
 8002baa:	4b0f      	ldr	r3, [pc, #60]	; (8002be8 <vcom_ReceiveInit+0x74>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bb8:	d1f7      	bne.n	8002baa <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8002bba:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <vcom_ReceiveInit+0x74>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <vcom_ReceiveInit+0x74>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002bc8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8002bca:	4807      	ldr	r0, [pc, #28]	; (8002be8 <vcom_ReceiveInit+0x74>)
 8002bcc:	f006 f9a4 	bl	8008f18 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	4906      	ldr	r1, [pc, #24]	; (8002bec <vcom_ReceiveInit+0x78>)
 8002bd4:	4804      	ldr	r0, [pc, #16]	; (8002be8 <vcom_ReceiveInit+0x74>)
 8002bd6:	f004 fdde 	bl	8007796 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002bda:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	20000354 	.word	0x20000354
 8002be8:	2000160c 	.word	0x2000160c
 8002bec:	2000169c 	.word	0x2000169c

08002bf0 <vcom_Resume>:

void vcom_Resume(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bf4:	4808      	ldr	r0, [pc, #32]	; (8002c18 <vcom_Resume+0x28>)
 8002bf6:	f004 fd7e 	bl	80076f6 <HAL_UART_Init>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002c00:	f7ff f878 	bl	8001cf4 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002c04:	4805      	ldr	r0, [pc, #20]	; (8002c1c <vcom_Resume+0x2c>)
 8002c06:	f001 fa97 	bl	8004138 <HAL_DMA_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002c10:	f7ff f870 	bl	8001cf4 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002c14:	bf00      	nop
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	2000160c 	.word	0x2000160c
 8002c1c:	200015ac 	.word	0x200015ac

08002c20 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8002c28:	4b03      	ldr	r3, [pc, #12]	; (8002c38 <HAL_UART_TxCpltCallback+0x18>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002c30:	bf00      	nop
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	20000350 	.word	0x20000350

08002c3c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8002c44:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <HAL_UART_RxCpltCallback+0x38>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00a      	beq.n	8002c62 <HAL_UART_RxCpltCallback+0x26>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d105      	bne.n	8002c62 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8002c56:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <HAL_UART_RxCpltCallback+0x38>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	4806      	ldr	r0, [pc, #24]	; (8002c78 <HAL_UART_RxCpltCallback+0x3c>)
 8002c60:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8002c62:	2201      	movs	r2, #1
 8002c64:	4904      	ldr	r1, [pc, #16]	; (8002c78 <HAL_UART_RxCpltCallback+0x3c>)
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f004 fd95 	bl	8007796 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002c6c:	bf00      	nop
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000354 	.word	0x20000354
 8002c78:	2000169c 	.word	0x2000169c

08002c7c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c7c:	480d      	ldr	r0, [pc, #52]	; (8002cb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c7e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c80:	f000 f8f4 	bl	8002e6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c84:	480c      	ldr	r0, [pc, #48]	; (8002cb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c86:	490d      	ldr	r1, [pc, #52]	; (8002cbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c88:	4a0d      	ldr	r2, [pc, #52]	; (8002cc0 <LoopForever+0xe>)
  movs r3, #0
 8002c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c8c:	e002      	b.n	8002c94 <LoopCopyDataInit>

08002c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c92:	3304      	adds	r3, #4

08002c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c98:	d3f9      	bcc.n	8002c8e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c9a:	4a0a      	ldr	r2, [pc, #40]	; (8002cc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c9c:	4c0a      	ldr	r4, [pc, #40]	; (8002cc8 <LoopForever+0x16>)
  movs r3, #0
 8002c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ca0:	e001      	b.n	8002ca6 <LoopFillZerobss>

08002ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ca4:	3204      	adds	r2, #4

08002ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ca8:	d3fb      	bcc.n	8002ca2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002caa:	f016 fac5 	bl	8019238 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cae:	f7fe ffbf 	bl	8001c30 <main>

08002cb2 <LoopForever>:

LoopForever:
    b LoopForever
 8002cb2:	e7fe      	b.n	8002cb2 <LoopForever>
  ldr   r0, =_estack
 8002cb4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cbc:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8002cc0:	0801a210 	.word	0x0801a210
  ldr r2, =_sbss
 8002cc4:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8002cc8:	20001740 	.word	0x20001740

08002ccc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ccc:	e7fe      	b.n	8002ccc <ADC_IRQHandler>

08002cce <LL_AHB2_GRP1_EnableClock>:
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b085      	sub	sp, #20
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cdc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002ce6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
}
 8002cf4:	bf00      	nop
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr
	...

08002d00 <RBI_Init>:

#include "radio_board_if.h"


int32_t RBI_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002d06:	1d3b      	adds	r3, r7, #4
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  RF_SW_CTRL3_GPIO_CLK_ENABLE(); /* Enable the Radio Switch Clock */
 8002d14:	2004      	movs	r0, #4
 8002d16:	f7ff ffda 	bl	8002cce <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002d1a:	2310      	movs	r3, #16
 8002d1c:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d26:	2303      	movs	r3, #3
 8002d28:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002d2a:	1d3b      	adds	r3, r7, #4
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4812      	ldr	r0, [pc, #72]	; (8002d78 <RBI_Init+0x78>)
 8002d30:	f001 fe46 	bl	80049c0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002d34:	2320      	movs	r3, #32
 8002d36:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002d38:	1d3b      	adds	r3, r7, #4
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	480e      	ldr	r0, [pc, #56]	; (8002d78 <RBI_Init+0x78>)
 8002d3e:	f001 fe3f 	bl	80049c0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8002d42:	2308      	movs	r3, #8
 8002d44:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8002d46:	1d3b      	adds	r3, r7, #4
 8002d48:	4619      	mov	r1, r3
 8002d4a:	480b      	ldr	r0, [pc, #44]	; (8002d78 <RBI_Init+0x78>)
 8002d4c:	f001 fe38 	bl	80049c0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002d50:	2200      	movs	r2, #0
 8002d52:	2120      	movs	r1, #32
 8002d54:	4808      	ldr	r0, [pc, #32]	; (8002d78 <RBI_Init+0x78>)
 8002d56:	f002 f861 	bl	8004e1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2110      	movs	r1, #16
 8002d5e:	4806      	ldr	r0, [pc, #24]	; (8002d78 <RBI_Init+0x78>)
 8002d60:	f002 f85c 	bl	8004e1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8002d64:	2200      	movs	r2, #0
 8002d66:	2108      	movs	r1, #8
 8002d68:	4803      	ldr	r0, [pc, #12]	; (8002d78 <RBI_Init+0x78>)
 8002d6a:	f002 f857 	bl	8004e1c <HAL_GPIO_WritePin>

  return 0;
 8002d6e:	2300      	movs	r3, #0

}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	48000800 	.word	0x48000800

08002d7c <RBI_ConfigRFSwitch>:

  return 0;

}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config){
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	71fb      	strb	r3, [r7, #7]

  switch (Config)
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d84b      	bhi.n	8002e24 <RBI_ConfigRFSwitch+0xa8>
 8002d8c:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <RBI_ConfigRFSwitch+0x18>)
 8002d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d92:	bf00      	nop
 8002d94:	08002da5 	.word	0x08002da5
 8002d98:	08002dc5 	.word	0x08002dc5
 8002d9c:	08002de5 	.word	0x08002de5
 8002da0:	08002e05 	.word	0x08002e05
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8002da4:	2200      	movs	r2, #0
 8002da6:	2108      	movs	r1, #8
 8002da8:	4821      	ldr	r0, [pc, #132]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002daa:	f002 f837 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2110      	movs	r1, #16
 8002db2:	481f      	ldr	r0, [pc, #124]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002db4:	f002 f832 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002db8:	2200      	movs	r2, #0
 8002dba:	2120      	movs	r1, #32
 8002dbc:	481c      	ldr	r0, [pc, #112]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002dbe:	f002 f82d 	bl	8004e1c <HAL_GPIO_WritePin>
      break;
 8002dc2:	e030      	b.n	8002e26 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	2108      	movs	r1, #8
 8002dc8:	4819      	ldr	r0, [pc, #100]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002dca:	f002 f827 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8002dce:	2201      	movs	r2, #1
 8002dd0:	2110      	movs	r1, #16
 8002dd2:	4817      	ldr	r0, [pc, #92]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002dd4:	f002 f822 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2120      	movs	r1, #32
 8002ddc:	4814      	ldr	r0, [pc, #80]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002dde:	f002 f81d 	bl	8004e1c <HAL_GPIO_WritePin>
      break;
 8002de2:	e020      	b.n	8002e26 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002de4:	2201      	movs	r2, #1
 8002de6:	2108      	movs	r1, #8
 8002de8:	4811      	ldr	r0, [pc, #68]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002dea:	f002 f817 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8002dee:	2201      	movs	r2, #1
 8002df0:	2110      	movs	r1, #16
 8002df2:	480f      	ldr	r0, [pc, #60]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002df4:	f002 f812 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8002df8:	2201      	movs	r2, #1
 8002dfa:	2120      	movs	r1, #32
 8002dfc:	480c      	ldr	r0, [pc, #48]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002dfe:	f002 f80d 	bl	8004e1c <HAL_GPIO_WritePin>
      break;
 8002e02:	e010      	b.n	8002e26 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002e04:	2201      	movs	r2, #1
 8002e06:	2108      	movs	r1, #8
 8002e08:	4809      	ldr	r0, [pc, #36]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002e0a:	f002 f807 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2110      	movs	r1, #16
 8002e12:	4807      	ldr	r0, [pc, #28]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002e14:	f002 f802 	bl	8004e1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8002e18:	2201      	movs	r2, #1
 8002e1a:	2120      	movs	r1, #32
 8002e1c:	4804      	ldr	r0, [pc, #16]	; (8002e30 <RBI_ConfigRFSwitch+0xb4>)
 8002e1e:	f001 fffd 	bl	8004e1c <HAL_GPIO_WritePin>
      break;
 8002e22:	e000      	b.n	8002e26 <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 8002e24:	bf00      	nop
  }

  return 0;
 8002e26:	2300      	movs	r3, #0

}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	48000800 	.word	0x48000800

08002e34 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void){
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
	  return RBI_CONF_RFO;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bc80      	pop	{r7}
 8002e40:	4770      	bx	lr

08002e42 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void){
 8002e42:	b480      	push	{r7}
 8002e44:	af00      	add	r7, sp, #0
	return RF_WAKEUP_TIME;
 8002e46:	230a      	movs	r3, #10
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr

08002e50 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void){
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
	return IS_TCXO_SUPPORTED;
 8002e54:	2301      	movs	r3, #1
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr

08002e5e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void){
 8002e5e:	b480      	push	{r7}
 8002e60:	af00      	add	r7, sp, #0
	return IS_DCDC_SUPPORTED;
 8002e62:	2301      	movs	r3, #1
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr

08002e6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002e70:	bf00      	nop
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr

08002e78 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002e7c:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	4a03      	ldr	r2, [pc, #12]	; (8002e90 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	6053      	str	r3, [r2, #4]
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr
 8002e90:	e0042000 	.word	0xe0042000

08002e94 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002e98:	4b04      	ldr	r3, [pc, #16]	; (8002eac <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	4a03      	ldr	r2, [pc, #12]	; (8002eac <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002e9e:	f023 0302 	bic.w	r3, r3, #2
 8002ea2:	6053      	str	r3, [r2, #4]
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr
 8002eac:	e0042000 	.word	0xe0042000

08002eb0 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002eb4:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	4a03      	ldr	r2, [pc, #12]	; (8002ec8 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002eba:	f023 0304 	bic.w	r3, r3, #4
 8002ebe:	6053      	str	r3, [r2, #4]
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	e0042000 	.word	0xe0042000

08002ecc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ed6:	2003      	movs	r0, #3
 8002ed8:	f001 f8ec 	bl	80040b4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002edc:	f003 f8d6 	bl	800608c <HAL_RCC_GetHCLKFreq>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	4a09      	ldr	r2, [pc, #36]	; (8002f08 <HAL_Init+0x3c>)
 8002ee4:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ee6:	200f      	movs	r0, #15
 8002ee8:	f7ff fa10 	bl	800230c <HAL_InitTick>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d002      	beq.n	8002ef8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	71fb      	strb	r3, [r7, #7]
 8002ef6:	e001      	b.n	8002efc <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ef8:	f7fe fff1 	bl	8001ede <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002efc:	79fb      	ldrb	r3, [r7, #7]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20000074 	.word	0x20000074

08002f0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f10:	4b05      	ldr	r3, [pc, #20]	; (8002f28 <HAL_IncTick+0x1c>)
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	461a      	mov	r2, r3
 8002f16:	4b05      	ldr	r3, [pc, #20]	; (8002f2c <HAL_IncTick+0x20>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	4a03      	ldr	r2, [pc, #12]	; (8002f2c <HAL_IncTick+0x20>)
 8002f1e:	6013      	str	r3, [r2, #0]
}
 8002f20:	bf00      	nop
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	2000007c 	.word	0x2000007c
 8002f2c:	200016a0 	.word	0x200016a0

08002f30 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002f34:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <HAL_SuspendTick+0x18>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a03      	ldr	r2, [pc, #12]	; (8002f48 <HAL_SuspendTick+0x18>)
 8002f3a:	f023 0302 	bic.w	r3, r3, #2
 8002f3e:	6013      	str	r3, [r2, #0]
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bc80      	pop	{r7}
 8002f46:	4770      	bx	lr
 8002f48:	e000e010 	.word	0xe000e010

08002f4c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002f50:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <HAL_ResumeTick+0x18>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a03      	ldr	r2, [pc, #12]	; (8002f64 <HAL_ResumeTick+0x18>)
 8002f56:	f043 0302 	orr.w	r3, r3, #2
 8002f5a:	6013      	str	r3, [r2, #0]
}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	e000e010 	.word	0xe000e010

08002f68 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002f6c:	4b02      	ldr	r3, [pc, #8]	; (8002f78 <HAL_GetUIDw0+0x10>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr
 8002f78:	1fff7590 	.word	0x1fff7590

08002f7c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002f80:	4b02      	ldr	r3, [pc, #8]	; (8002f8c <HAL_GetUIDw1+0x10>)
 8002f82:	681b      	ldr	r3, [r3, #0]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr
 8002f8c:	1fff7594 	.word	0x1fff7594

08002f90 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002f94:	4b02      	ldr	r3, [pc, #8]	; (8002fa0 <HAL_GetUIDw2+0x10>)
 8002f96:	681b      	ldr	r3, [r3, #0]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr
 8002fa0:	1fff7598 	.word	0x1fff7598

08002fa4 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8002fa8:	f7ff ff66 	bl	8002e78 <LL_DBGMCU_DisableDBGSleepMode>
}
 8002fac:	bf00      	nop
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8002fb4:	f7ff ff6e 	bl	8002e94 <LL_DBGMCU_DisableDBGStopMode>
}
 8002fb8:	bf00      	nop
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8002fc0:	f7ff ff76 	bl	8002eb0 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8002fc4:	bf00      	nop
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	601a      	str	r2, [r3, #0]
}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	bc80      	pop	{r7}
 8003004:	4770      	bx	lr

08003006 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003006:	b480      	push	{r7}
 8003008:	b085      	sub	sp, #20
 800300a:	af00      	add	r7, sp, #0
 800300c:	60f8      	str	r0, [r7, #12]
 800300e:	60b9      	str	r1, [r7, #8]
 8003010:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	695a      	ldr	r2, [r3, #20]
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	f003 0304 	and.w	r3, r3, #4
 800301c:	2107      	movs	r1, #7
 800301e:	fa01 f303 	lsl.w	r3, r1, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	401a      	ands	r2, r3
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	f003 0304 	and.w	r3, r3, #4
 800302c:	6879      	ldr	r1, [r7, #4]
 800302e:	fa01 f303 	lsl.w	r3, r1, r3
 8003032:	431a      	orrs	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003038:	bf00      	nop
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr

08003042 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003056:	2301      	movs	r3, #1
 8003058:	e000      	b.n	800305c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	bc80      	pop	{r7}
 8003064:	4770      	bx	lr

08003066 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003066:	b480      	push	{r7}
 8003068:	b085      	sub	sp, #20
 800306a:	af00      	add	r7, sp, #0
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	210f      	movs	r1, #15
 800307e:	fa01 f303 	lsl.w	r3, r1, r3
 8003082:	43db      	mvns	r3, r3
 8003084:	401a      	ands	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	0e9b      	lsrs	r3, r3, #26
 800308a:	f003 010f 	and.w	r1, r3, #15
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	f003 031f 	and.w	r3, r3, #31
 8003094:	fa01 f303 	lsl.w	r3, r1, r3
 8003098:	431a      	orrs	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800309e:	bf00      	nop
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr

080030a8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80030bc:	431a      	orrs	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80030e0:	43db      	mvns	r3, r3
 80030e2:	401a      	ands	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr

080030f2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b085      	sub	sp, #20
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	021b      	lsls	r3, r3, #8
 8003106:	43db      	mvns	r3, r3
 8003108:	401a      	ands	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	0219      	lsls	r1, r3, #8
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	400b      	ands	r3, r1
 8003112:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8003116:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800311a:	431a      	orrs	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003120:	bf00      	nop
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	bc80      	pop	{r7}
 8003128:	4770      	bx	lr

0800312a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800313a:	f023 0317 	bic.w	r3, r3, #23
 800313e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003160:	f023 0317 	bic.w	r3, r3, #23
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6093      	str	r3, [r2, #8]
}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	bc80      	pop	{r7}
 8003170:	4770      	bx	lr

08003172 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003182:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003186:	d101      	bne.n	800318c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003188:	2301      	movs	r3, #1
 800318a:	e000      	b.n	800318e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031a8:	f023 0317 	bic.w	r3, r3, #23
 80031ac:	f043 0201 	orr.w	r2, r3, #1
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031ce:	f023 0317 	bic.w	r3, r3, #23
 80031d2:	f043 0202 	orr.w	r2, r3, #2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	bc80      	pop	{r7}
 80031e2:	4770      	bx	lr

080031e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d101      	bne.n	80031fc <LL_ADC_IsEnabled+0x18>
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <LL_ADC_IsEnabled+0x1a>
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b02      	cmp	r3, #2
 800321a:	d101      	bne.n	8003220 <LL_ADC_IsDisableOngoing+0x18>
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <LL_ADC_IsDisableOngoing+0x1a>
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr

0800322c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800323c:	f023 0317 	bic.w	r3, r3, #23
 8003240:	f043 0204 	orr.w	r2, r3, #4
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr

08003252 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003252:	b480      	push	{r7}
 8003254:	b083      	sub	sp, #12
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003262:	f023 0317 	bic.w	r3, r3, #23
 8003266:	f043 0210 	orr.w	r2, r3, #16
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b04      	cmp	r3, #4
 800328a:	d101      	bne.n	8003290 <LL_ADC_REG_IsConversionOngoing+0x18>
 800328c:	2301      	movs	r3, #1
 800328e:	e000      	b.n	8003292 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b088      	sub	sp, #32
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a4:	2300      	movs	r3, #0
 80032a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80032b0:	2300      	movs	r3, #0
 80032b2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e1a9      	b.n	8003612 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d109      	bne.n	80032e0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f7fe f9ff 	bl	80016d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff ff44 	bl	8003172 <LL_ADC_IsInternalRegulatorEnabled>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d114      	bne.n	800331a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff18 	bl	800312a <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80032fa:	4b9f      	ldr	r3, [pc, #636]	; (8003578 <HAL_ADC_Init+0x2dc>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	099b      	lsrs	r3, r3, #6
 8003300:	4a9e      	ldr	r2, [pc, #632]	; (800357c <HAL_ADC_Init+0x2e0>)
 8003302:	fba2 2303 	umull	r2, r3, r2, r3
 8003306:	099b      	lsrs	r3, r3, #6
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800330c:	e002      	b.n	8003314 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3b01      	subs	r3, #1
 8003312:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f9      	bne.n	800330e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff ff27 	bl	8003172 <LL_ADC_IsInternalRegulatorEnabled>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10d      	bne.n	8003346 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800332e:	f043 0210 	orr.w	r2, r3, #16
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333a:	f043 0201 	orr.w	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff ff94 	bl	8003278 <LL_ADC_REG_IsConversionOngoing>
 8003350:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	2b00      	cmp	r3, #0
 800335c:	f040 8150 	bne.w	8003600 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2b00      	cmp	r3, #0
 8003364:	f040 814c 	bne.w	8003600 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800336c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003370:	f043 0202 	orr.w	r2, r3, #2
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff ff31 	bl	80031e4 <LL_ADC_IsEnabled>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d14a      	bne.n	800341e <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f023 0118 	bic.w	r1, r3, #24
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	689a      	ldr	r2, [r3, #8]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80033aa:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 80033b0:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 80033b6:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 80033bc:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d103      	bne.n	80033d6 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f043 0301 	orr.w	r3, r3, #1
 80033d4:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	691a      	ldr	r2, [r3, #16]
 80033dc:	4b68      	ldr	r3, [pc, #416]	; (8003580 <HAL_ADC_Init+0x2e4>)
 80033de:	4013      	ands	r3, r2
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	6979      	ldr	r1, [r7, #20]
 80033e6:	430b      	orrs	r3, r1
 80033e8:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80033f2:	d014      	beq.n	800341e <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80033f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033fc:	d00f      	beq.n	800341e <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003402:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003406:	d00a      	beq.n	800341e <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003408:	4b5e      	ldr	r3, [pc, #376]	; (8003584 <HAL_ADC_Init+0x2e8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003418:	495a      	ldr	r1, [pc, #360]	; (8003584 <HAL_ADC_Init+0x2e8>)
 800341a:	4313      	orrs	r3, r2
 800341c:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7e1b      	ldrb	r3, [r3, #24]
 8003422:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	7e5b      	ldrb	r3, [r3, #25]
 8003428:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800342a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	7e9b      	ldrb	r3, [r3, #26]
 8003430:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003432:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003438:	2a00      	cmp	r2, #0
 800343a:	d002      	beq.n	8003442 <HAL_ADC_Init+0x1a6>
 800343c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003440:	e000      	b.n	8003444 <HAL_ADC_Init+0x1a8>
 8003442:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003444:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800344a:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	2b00      	cmp	r3, #0
 8003452:	da04      	bge.n	800345e <HAL_ADC_Init+0x1c2>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800345c:	e001      	b.n	8003462 <HAL_ADC_Init+0x1c6>
 800345e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8003462:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800346a:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800346c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3020 	ldrb.w	r3, [r3, #32]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d114      	bne.n	80034a8 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	7e9b      	ldrb	r3, [r3, #26]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d104      	bne.n	8003490 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800348c:	61bb      	str	r3, [r7, #24]
 800348e:	e00b      	b.n	80034a8 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003494:	f043 0220 	orr.w	r2, r3, #32
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a0:	f043 0201 	orr.w	r2, r3, #1
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d009      	beq.n	80034c4 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b4:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80034bc:	4313      	orrs	r3, r2
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 80034ce:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6812      	ldr	r2, [r2, #0]
 80034d6:	69b9      	ldr	r1, [r7, #24]
 80034d8:	430b      	orrs	r3, r1
 80034da:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	691a      	ldr	r2, [r3, #16]
 80034e2:	4b29      	ldr	r3, [pc, #164]	; (8003588 <HAL_ADC_Init+0x2ec>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	6979      	ldr	r1, [r7, #20]
 80034ec:	430b      	orrs	r3, r1
 80034ee:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6818      	ldr	r0, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f8:	461a      	mov	r2, r3
 80034fa:	2100      	movs	r1, #0
 80034fc:	f7ff fd83 	bl	8003006 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6818      	ldr	r0, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003508:	461a      	mov	r2, r3
 800350a:	4920      	ldr	r1, [pc, #128]	; (800358c <HAL_ADC_Init+0x2f0>)
 800350c:	f7ff fd7b 	bl	8003006 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d108      	bne.n	800352a <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f062 020f 	orn	r2, r2, #15
 8003526:	629a      	str	r2, [r3, #40]	; 0x28
 8003528:	e045      	b.n	80035b6 <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003532:	d140      	bne.n	80035b6 <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8003534:	2300      	movs	r3, #0
 8003536:	613b      	str	r3, [r7, #16]
 8003538:	e00c      	b.n	8003554 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	fa22 f303 	lsr.w	r3, r2, r3
 8003546:	f003 030f 	and.w	r3, r3, #15
 800354a:	2b0f      	cmp	r3, #15
 800354c:	d006      	beq.n	800355c <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	3301      	adds	r3, #1
 8003552:	613b      	str	r3, [r7, #16]
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	2b07      	cmp	r3, #7
 8003558:	d9ef      	bls.n	800353a <HAL_ADC_Init+0x29e>
 800355a:	e000      	b.n	800355e <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 800355c:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d115      	bne.n	8003590 <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f062 020f 	orn	r2, r2, #15
 8003572:	629a      	str	r2, [r3, #40]	; 0x28
 8003574:	e01f      	b.n	80035b6 <HAL_ADC_Init+0x31a>
 8003576:	bf00      	nop
 8003578:	20000074 	.word	0x20000074
 800357c:	053e2d63 	.word	0x053e2d63
 8003580:	1ffffc02 	.word	0x1ffffc02
 8003584:	40012708 	.word	0x40012708
 8003588:	dffffc02 	.word	0xdffffc02
 800358c:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	3b01      	subs	r3, #1
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	f003 031c 	and.w	r3, r3, #28
 80035a2:	f06f 020f 	mvn.w	r2, #15
 80035a6:	fa02 f103 	lsl.w	r1, r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68da      	ldr	r2, [r3, #12]
 80035bc:	4b17      	ldr	r3, [pc, #92]	; (800361c <HAL_ADC_Init+0x380>)
 80035be:	4013      	ands	r3, r2
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d10b      	bne.n	80035de <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d0:	f023 0303 	bic.w	r3, r3, #3
 80035d4:	f043 0201 	orr.w	r2, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80035dc:	e018      	b.n	8003610 <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e2:	f023 0312 	bic.w	r3, r3, #18
 80035e6:	f043 0210 	orr.w	r2, r3, #16
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f2:	f043 0201 	orr.w	r2, r3, #1
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80035fe:	e007      	b.n	8003610 <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003604:	f043 0210 	orr.w	r2, r3, #16
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003610:	7ffb      	ldrb	r3, [r7, #31]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3720      	adds	r7, #32
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	833fffe7 	.word	0x833fffe7

08003620 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e06a      	b.n	8003708 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003636:	f043 0202 	orr.w	r2, r3, #2
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 fab6 	bl	8003bb0 <ADC_ConversionStop>
 8003644:	4603      	mov	r3, r0
 8003646:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10f      	bne.n	800366e <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 fb6a 	bl	8003d28 <ADC_Disable>
 8003654:	4603      	mov	r3, r0
 8003656:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003658:	7bfb      	ldrb	r3, [r7, #15]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d102      	bne.n	8003664 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff fd71 	bl	8003150 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 800367c:	f023 0303 	bic.w	r3, r3, #3
 8003680:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f240 329f 	movw	r2, #927	; 0x39f
 800368a:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68d9      	ldr	r1, [r3, #12]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	4b1e      	ldr	r3, [pc, #120]	; (8003710 <HAL_ADC_DeInit+0xf0>)
 8003698:	400b      	ands	r3, r1
 800369a:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	691a      	ldr	r2, [r3, #16]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80036aa:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 0207 	bic.w	r2, r2, #7
 80036ba:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6a1a      	ldr	r2, [r3, #32]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 80036ca:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2200      	movs	r2, #0
 80036d8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80036da:	4b0e      	ldr	r3, [pc, #56]	; (8003714 <HAL_ADC_DeInit+0xf4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a0d      	ldr	r2, [pc, #52]	; (8003714 <HAL_ADC_DeInit+0xf4>)
 80036e0:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 80036e4:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7fe f806 	bl	80016f8 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	833e0200 	.word	0x833e0200
 8003714:	40012708 	.word	0x40012708

08003718 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff fda7 	bl	8003278 <LL_ADC_REG_IsConversionOngoing>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d132      	bne.n	8003796 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <HAL_ADC_Start+0x26>
 800373a:	2302      	movs	r3, #2
 800373c:	e02e      	b.n	800379c <HAL_ADC_Start+0x84>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2201      	movs	r2, #1
 8003742:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 fa70 	bl	8003c2c <ADC_Enable>
 800374c:	4603      	mov	r3, r0
 800374e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003750:	7bfb      	ldrb	r3, [r7, #15]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d11a      	bne.n	800378c <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800375e:	f023 0301 	bic.w	r3, r3, #1
 8003762:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	221c      	movs	r2, #28
 8003776:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff fd51 	bl	800322c <LL_ADC_REG_StartConversion>
 800378a:	e006      	b.n	800379a <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003794:	e001      	b.n	800379a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003796:	2302      	movs	r3, #2
 8003798:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_ADC_Stop+0x16>
 80037b6:	2302      	movs	r3, #2
 80037b8:	e022      	b.n	8003800 <HAL_ADC_Stop+0x5c>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 f9f4 	bl	8003bb0 <ADC_ConversionStop>
 80037c8:	4603      	mov	r3, r0
 80037ca:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d111      	bne.n	80037f6 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 faa8 	bl	8003d28 <ADC_Disable>
 80037d8:	4603      	mov	r3, r0
 80037da:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80037dc:	7bfb      	ldrb	r3, [r7, #15]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037ea:	f023 0301 	bic.w	r3, r3, #1
 80037ee:	f043 0201 	orr.w	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	2b08      	cmp	r3, #8
 8003818:	d102      	bne.n	8003820 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800381a:	2308      	movs	r3, #8
 800381c:	60fb      	str	r3, [r7, #12]
 800381e:	e010      	b.n	8003842 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d007      	beq.n	800383e <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003832:	f043 0220 	orr.w	r2, r3, #32
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e070      	b.n	8003920 <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800383e:	2304      	movs	r3, #4
 8003840:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003842:	f7fe fd6d 	bl	8002320 <HAL_GetTick>
 8003846:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003848:	e01a      	b.n	8003880 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003850:	d016      	beq.n	8003880 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003852:	f7fe fd65 	bl	8002320 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d302      	bcc.n	8003868 <HAL_ADC_PollForConversion+0x60>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10b      	bne.n	8003880 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800386c:	f043 0204 	orr.w	r2, r3, #4
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e04f      	b.n	8003920 <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0dd      	beq.n	800384a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003892:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fbcf 	bl	8003042 <LL_ADC_REG_IsTriggerSourceSWStart>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d031      	beq.n	800390e <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	7e9b      	ldrb	r3, [r3, #26]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d12d      	bne.n	800390e <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0308 	and.w	r3, r3, #8
 80038bc:	2b08      	cmp	r3, #8
 80038be:	d126      	bne.n	800390e <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff fcd7 	bl	8003278 <LL_ADC_REG_IsConversionOngoing>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d112      	bne.n	80038f6 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685a      	ldr	r2, [r3, #4]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 020c 	bic.w	r2, r2, #12
 80038de:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038e8:	f023 0301 	bic.w	r3, r3, #1
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	659a      	str	r2, [r3, #88]	; 0x58
 80038f4:	e00b      	b.n	800390e <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fa:	f043 0220 	orr.w	r2, r3, #32
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003906:	f043 0201 	orr.w	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	7e1b      	ldrb	r3, [r3, #24]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d103      	bne.n	800391e <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	220c      	movs	r2, #12
 800391c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3710      	adds	r7, #16
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003936:	4618      	mov	r0, r3
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	bc80      	pop	{r7}
 800393e:	4770      	bx	lr

08003940 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800394e:	2300      	movs	r3, #0
 8003950:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003960:	2b01      	cmp	r3, #1
 8003962:	d101      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x28>
 8003964:	2302      	movs	r3, #2
 8003966:	e110      	b.n	8003b8a <HAL_ADC_ConfigChannel+0x24a>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4618      	mov	r0, r3
 8003976:	f7ff fc7f 	bl	8003278 <LL_ADC_REG_IsConversionOngoing>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	f040 80f7 	bne.w	8003b70 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	2b02      	cmp	r3, #2
 8003988:	f000 80b1 	beq.w	8003aee <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003994:	d004      	beq.n	80039a0 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800399a:	4a7e      	ldr	r2, [pc, #504]	; (8003b94 <HAL_ADC_ConfigChannel+0x254>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d108      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4619      	mov	r1, r3
 80039aa:	4610      	mov	r0, r2
 80039ac:	f7ff fb7c 	bl	80030a8 <LL_ADC_REG_SetSequencerChAdd>
 80039b0:	e041      	b.n	8003a36 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f003 031f 	and.w	r3, r3, #31
 80039be:	210f      	movs	r1, #15
 80039c0:	fa01 f303 	lsl.w	r3, r1, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	401a      	ands	r2, r3
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d105      	bne.n	80039e0 <HAL_ADC_ConfigChannel+0xa0>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	0e9b      	lsrs	r3, r3, #26
 80039da:	f003 031f 	and.w	r3, r3, #31
 80039de:	e011      	b.n	8003a04 <HAL_ADC_ConfigChannel+0xc4>
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	fa93 f3a3 	rbit	r3, r3
 80039ec:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80039f8:	2320      	movs	r3, #32
 80039fa:	e003      	b.n	8003a04 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	fab3 f383 	clz	r3, r3
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	6839      	ldr	r1, [r7, #0]
 8003a06:	6849      	ldr	r1, [r1, #4]
 8003a08:	f001 011f 	and.w	r1, r1, #31
 8003a0c:	408b      	lsls	r3, r1
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	089b      	lsrs	r3, r3, #2
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d808      	bhi.n	8003a36 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6818      	ldr	r0, [r3, #0]
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	6859      	ldr	r1, [r3, #4]
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	461a      	mov	r2, r3
 8003a32:	f7ff fb18 	bl	8003066 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6818      	ldr	r0, [r3, #0]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	6819      	ldr	r1, [r3, #0]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	461a      	mov	r2, r3
 8003a44:	f7ff fb55 	bl	80030f2 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f280 8097 	bge.w	8003b80 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a52:	4851      	ldr	r0, [pc, #324]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003a54:	f7ff faca 	bl	8002fec <LL_ADC_GetCommonPathInternalCh>
 8003a58:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a4f      	ldr	r2, [pc, #316]	; (8003b9c <HAL_ADC_ConfigChannel+0x25c>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d120      	bne.n	8003aa6 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d11b      	bne.n	8003aa6 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a74:	4619      	mov	r1, r3
 8003a76:	4848      	ldr	r0, [pc, #288]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003a78:	f7ff faa6 	bl	8002fc8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003a7c:	4b48      	ldr	r3, [pc, #288]	; (8003ba0 <HAL_ADC_ConfigChannel+0x260>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	099b      	lsrs	r3, r3, #6
 8003a82:	4a48      	ldr	r2, [pc, #288]	; (8003ba4 <HAL_ADC_ConfigChannel+0x264>)
 8003a84:	fba2 2303 	umull	r2, r3, r2, r3
 8003a88:	099a      	lsrs	r2, r3, #6
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	4413      	add	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	3301      	adds	r3, #1
 8003a94:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a96:	e002      	b.n	8003a9e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d1f9      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003aa4:	e06c      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a3f      	ldr	r2, [pc, #252]	; (8003ba8 <HAL_ADC_ConfigChannel+0x268>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d10c      	bne.n	8003aca <HAL_ADC_ConfigChannel+0x18a>
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d107      	bne.n	8003aca <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4835      	ldr	r0, [pc, #212]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003ac4:	f7ff fa80 	bl	8002fc8 <LL_ADC_SetCommonPathInternalCh>
 8003ac8:	e05a      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a37      	ldr	r2, [pc, #220]	; (8003bac <HAL_ADC_ConfigChannel+0x26c>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d155      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d150      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	482c      	ldr	r0, [pc, #176]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003ae8:	f7ff fa6e 	bl	8002fc8 <LL_ADC_SetCommonPathInternalCh>
 8003aec:	e048      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003af6:	d004      	beq.n	8003b02 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003afc:	4a25      	ldr	r2, [pc, #148]	; (8003b94 <HAL_ADC_ConfigChannel+0x254>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d107      	bne.n	8003b12 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	f7ff fadd 	bl	80030cc <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	da32      	bge.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b1a:	481f      	ldr	r0, [pc, #124]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003b1c:	f7ff fa66 	bl	8002fec <LL_ADC_GetCommonPathInternalCh>
 8003b20:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a1d      	ldr	r2, [pc, #116]	; (8003b9c <HAL_ADC_ConfigChannel+0x25c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d107      	bne.n	8003b3c <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003b32:	4619      	mov	r1, r3
 8003b34:	4818      	ldr	r0, [pc, #96]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003b36:	f7ff fa47 	bl	8002fc8 <LL_ADC_SetCommonPathInternalCh>
 8003b3a:	e021      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a19      	ldr	r2, [pc, #100]	; (8003ba8 <HAL_ADC_ConfigChannel+0x268>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d107      	bne.n	8003b56 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4812      	ldr	r0, [pc, #72]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003b50:	f7ff fa3a 	bl	8002fc8 <LL_ADC_SetCommonPathInternalCh>
 8003b54:	e014      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a14      	ldr	r2, [pc, #80]	; (8003bac <HAL_ADC_ConfigChannel+0x26c>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d10f      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003b66:	4619      	mov	r1, r3
 8003b68:	480b      	ldr	r0, [pc, #44]	; (8003b98 <HAL_ADC_ConfigChannel+0x258>)
 8003b6a:	f7ff fa2d 	bl	8002fc8 <LL_ADC_SetCommonPathInternalCh>
 8003b6e:	e007      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b74:	f043 0220 	orr.w	r2, r3, #32
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003b88:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3720      	adds	r7, #32
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	80000004 	.word	0x80000004
 8003b98:	40012708 	.word	0x40012708
 8003b9c:	b0001000 	.word	0xb0001000
 8003ba0:	20000074 	.word	0x20000074
 8003ba4:	053e2d63 	.word	0x053e2d63
 8003ba8:	b8004000 	.word	0xb8004000
 8003bac:	b4002000 	.word	0xb4002000

08003bb0 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7ff fb5b 	bl	8003278 <LL_ADC_REG_IsConversionOngoing>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d02c      	beq.n	8003c22 <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff fb1b 	bl	8003208 <LL_ADC_IsDisableOngoing>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d104      	bne.n	8003be2 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff fb38 	bl	8003252 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003be2:	f7fe fb9d 	bl	8002320 <HAL_GetTick>
 8003be6:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003be8:	e014      	b.n	8003c14 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003bea:	f7fe fb99 	bl	8002320 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d90d      	bls.n	8003c14 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfc:	f043 0210 	orr.w	r2, r3, #16
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c08:	f043 0201 	orr.w	r2, r3, #1
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e007      	b.n	8003c24 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1e3      	bne.n	8003bea <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003c34:	2300      	movs	r3, #0
 8003c36:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7ff fad1 	bl	80031e4 <LL_ADC_IsEnabled>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d162      	bne.n	8003d0e <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689a      	ldr	r2, [r3, #8]
 8003c4e:	4b32      	ldr	r3, [pc, #200]	; (8003d18 <ADC_Enable+0xec>)
 8003c50:	4013      	ands	r3, r2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00d      	beq.n	8003c72 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5a:	f043 0210 	orr.w	r2, r3, #16
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c66:	f043 0201 	orr.w	r2, r3, #1
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e04e      	b.n	8003d10 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7ff fa8e 	bl	8003198 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003c7c:	4827      	ldr	r0, [pc, #156]	; (8003d1c <ADC_Enable+0xf0>)
 8003c7e:	f7ff f9b5 	bl	8002fec <LL_ADC_GetCommonPathInternalCh>
 8003c82:	4603      	mov	r3, r0
 8003c84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00f      	beq.n	8003cac <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003c8c:	4b24      	ldr	r3, [pc, #144]	; (8003d20 <ADC_Enable+0xf4>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	099b      	lsrs	r3, r3, #6
 8003c92:	4a24      	ldr	r2, [pc, #144]	; (8003d24 <ADC_Enable+0xf8>)
 8003c94:	fba2 2303 	umull	r2, r3, r2, r3
 8003c98:	099b      	lsrs	r3, r3, #6
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c9e:	e002      	b.n	8003ca6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1f9      	bne.n	8003ca0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	7e5b      	ldrb	r3, [r3, #25]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d02c      	beq.n	8003d0e <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003cb4:	f7fe fb34 	bl	8002320 <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cba:	e021      	b.n	8003d00 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7ff fa8f 	bl	80031e4 <LL_ADC_IsEnabled>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d104      	bne.n	8003cd6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff fa61 	bl	8003198 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003cd6:	f7fe fb23 	bl	8002320 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d90d      	bls.n	8003d00 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce8:	f043 0210 	orr.w	r2, r3, #16
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf4:	f043 0201 	orr.w	r2, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e007      	b.n	8003d10 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d1d6      	bne.n	8003cbc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	80000017 	.word	0x80000017
 8003d1c:	40012708 	.word	0x40012708
 8003d20:	20000074 	.word	0x20000074
 8003d24:	053e2d63 	.word	0x053e2d63

08003d28 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff fa67 	bl	8003208 <LL_ADC_IsDisableOngoing>
 8003d3a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff fa4f 	bl	80031e4 <LL_ADC_IsEnabled>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d040      	beq.n	8003dce <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d13d      	bne.n	8003dce <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 0305 	and.w	r3, r3, #5
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d10c      	bne.n	8003d7a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f7ff fa2a 	bl	80031be <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2203      	movs	r2, #3
 8003d70:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d72:	f7fe fad5 	bl	8002320 <HAL_GetTick>
 8003d76:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d78:	e022      	b.n	8003dc0 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d7e:	f043 0210 	orr.w	r2, r3, #16
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8a:	f043 0201 	orr.w	r2, r3, #1
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e01c      	b.n	8003dd0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d96:	f7fe fac3 	bl	8002320 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d90d      	bls.n	8003dc0 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da8:	f043 0210 	orr.w	r2, r3, #16
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db4:	f043 0201 	orr.w	r2, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e007      	b.n	8003dd0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1e3      	bne.n	8003d96 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <LL_ADC_IsEnabled>:
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d101      	bne.n	8003df0 <LL_ADC_IsEnabled+0x18>
 8003dec:	2301      	movs	r3, #1
 8003dee:	e000      	b.n	8003df2 <LL_ADC_IsEnabled+0x1a>
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bc80      	pop	{r7}
 8003dfa:	4770      	bx	lr

08003dfc <LL_ADC_IsCalibrationOnGoing>:
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e10:	d101      	bne.n	8003e16 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003e12:	2301      	movs	r3, #1
 8003e14:	e000      	b.n	8003e18 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr

08003e22 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b086      	sub	sp, #24
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d101      	bne.n	8003e3c <HAL_ADCEx_Calibration_Start+0x1a>
 8003e38:	2302      	movs	r3, #2
 8003e3a:	e068      	b.n	8003f0e <HAL_ADCEx_Calibration_Start+0xec>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f7ff ff6f 	bl	8003d28 <ADC_Disable>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7ff ffc0 	bl	8003dd8 <LL_ADC_IsEnabled>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d14c      	bne.n	8003ef8 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e62:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003e66:	f043 0202 	orr.w	r2, r3, #2
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f003 0303 	and.w	r3, r3, #3
 8003e78:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68da      	ldr	r2, [r3, #12]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 0203 	bic.w	r2, r2, #3
 8003e88:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003e98:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e9a:	e014      	b.n	8003ec6 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003ea8:	d30d      	bcc.n	8003ec6 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eae:	f023 0312 	bic.w	r3, r3, #18
 8003eb2:	f043 0210 	orr.w	r2, r3, #16
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e023      	b.n	8003f0e <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7ff ff96 	bl	8003dfc <LL_ADC_IsCalibrationOnGoing>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e2      	bne.n	8003e9c <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68d9      	ldr	r1, [r3, #12]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eea:	f023 0303 	bic.w	r3, r3, #3
 8003eee:	f043 0201 	orr.w	r2, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	659a      	str	r2, [r3, #88]	; 0x58
 8003ef6:	e005      	b.n	8003f04 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003efc:	f043 0210 	orr.w	r2, r3, #16
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f28:	4b0c      	ldr	r3, [pc, #48]	; (8003f5c <__NVIC_SetPriorityGrouping+0x44>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f34:	4013      	ands	r3, r2
 8003f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f4a:	4a04      	ldr	r2, [pc, #16]	; (8003f5c <__NVIC_SetPriorityGrouping+0x44>)
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	60d3      	str	r3, [r2, #12]
}
 8003f50:	bf00      	nop
 8003f52:	3714      	adds	r7, #20
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bc80      	pop	{r7}
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	e000ed00 	.word	0xe000ed00

08003f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f64:	4b04      	ldr	r3, [pc, #16]	; (8003f78 <__NVIC_GetPriorityGrouping+0x18>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	0a1b      	lsrs	r3, r3, #8
 8003f6a:	f003 0307 	and.w	r3, r3, #7
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bc80      	pop	{r7}
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	e000ed00 	.word	0xe000ed00

08003f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	4603      	mov	r3, r0
 8003f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	db0b      	blt.n	8003fa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f8e:	79fb      	ldrb	r3, [r7, #7]
 8003f90:	f003 021f 	and.w	r2, r3, #31
 8003f94:	4906      	ldr	r1, [pc, #24]	; (8003fb0 <__NVIC_EnableIRQ+0x34>)
 8003f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9a:	095b      	lsrs	r3, r3, #5
 8003f9c:	2001      	movs	r0, #1
 8003f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003fa6:	bf00      	nop
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bc80      	pop	{r7}
 8003fae:	4770      	bx	lr
 8003fb0:	e000e100 	.word	0xe000e100

08003fb4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	db12      	blt.n	8003fec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fc6:	79fb      	ldrb	r3, [r7, #7]
 8003fc8:	f003 021f 	and.w	r2, r3, #31
 8003fcc:	490a      	ldr	r1, [pc, #40]	; (8003ff8 <__NVIC_DisableIRQ+0x44>)
 8003fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd2:	095b      	lsrs	r3, r3, #5
 8003fd4:	2001      	movs	r0, #1
 8003fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8003fda:	3320      	adds	r3, #32
 8003fdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003fe0:	f3bf 8f4f 	dsb	sy
}
 8003fe4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003fe6:	f3bf 8f6f 	isb	sy
}
 8003fea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bc80      	pop	{r7}
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	e000e100 	.word	0xe000e100

08003ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	6039      	str	r1, [r7, #0]
 8004006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400c:	2b00      	cmp	r3, #0
 800400e:	db0a      	blt.n	8004026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	b2da      	uxtb	r2, r3
 8004014:	490c      	ldr	r1, [pc, #48]	; (8004048 <__NVIC_SetPriority+0x4c>)
 8004016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401a:	0112      	lsls	r2, r2, #4
 800401c:	b2d2      	uxtb	r2, r2
 800401e:	440b      	add	r3, r1
 8004020:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004024:	e00a      	b.n	800403c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	b2da      	uxtb	r2, r3
 800402a:	4908      	ldr	r1, [pc, #32]	; (800404c <__NVIC_SetPriority+0x50>)
 800402c:	79fb      	ldrb	r3, [r7, #7]
 800402e:	f003 030f 	and.w	r3, r3, #15
 8004032:	3b04      	subs	r3, #4
 8004034:	0112      	lsls	r2, r2, #4
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	440b      	add	r3, r1
 800403a:	761a      	strb	r2, [r3, #24]
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	bc80      	pop	{r7}
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	e000e100 	.word	0xe000e100
 800404c:	e000ed00 	.word	0xe000ed00

08004050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004050:	b480      	push	{r7}
 8004052:	b089      	sub	sp, #36	; 0x24
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	f1c3 0307 	rsb	r3, r3, #7
 800406a:	2b04      	cmp	r3, #4
 800406c:	bf28      	it	cs
 800406e:	2304      	movcs	r3, #4
 8004070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	3304      	adds	r3, #4
 8004076:	2b06      	cmp	r3, #6
 8004078:	d902      	bls.n	8004080 <NVIC_EncodePriority+0x30>
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3b03      	subs	r3, #3
 800407e:	e000      	b.n	8004082 <NVIC_EncodePriority+0x32>
 8004080:	2300      	movs	r3, #0
 8004082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004084:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43da      	mvns	r2, r3
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	401a      	ands	r2, r3
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004098:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	fa01 f303 	lsl.w	r3, r1, r3
 80040a2:	43d9      	mvns	r1, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a8:	4313      	orrs	r3, r2
         );
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3724      	adds	r7, #36	; 0x24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr

080040b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f7ff ff2b 	bl	8003f18 <__NVIC_SetPriorityGrouping>
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b086      	sub	sp, #24
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	4603      	mov	r3, r0
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	607a      	str	r2, [r7, #4]
 80040d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040d8:	f7ff ff42 	bl	8003f60 <__NVIC_GetPriorityGrouping>
 80040dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	68b9      	ldr	r1, [r7, #8]
 80040e2:	6978      	ldr	r0, [r7, #20]
 80040e4:	f7ff ffb4 	bl	8004050 <NVIC_EncodePriority>
 80040e8:	4602      	mov	r2, r0
 80040ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ee:	4611      	mov	r1, r2
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff ff83 	bl	8003ffc <__NVIC_SetPriority>
}
 80040f6:	bf00      	nop
 80040f8:	3718      	adds	r7, #24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	4603      	mov	r3, r0
 8004106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410c:	4618      	mov	r0, r3
 800410e:	f7ff ff35 	bl	8003f7c <__NVIC_EnableIRQ>
}
 8004112:	bf00      	nop
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b082      	sub	sp, #8
 800411e:	af00      	add	r7, sp, #0
 8004120:	4603      	mov	r3, r0
 8004122:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff ff43 	bl	8003fb4 <__NVIC_DisableIRQ>
}
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
	...

08004138 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e08e      	b.n	8004268 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	461a      	mov	r2, r3
 8004150:	4b47      	ldr	r3, [pc, #284]	; (8004270 <HAL_DMA_Init+0x138>)
 8004152:	429a      	cmp	r2, r3
 8004154:	d80f      	bhi.n	8004176 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	4b45      	ldr	r3, [pc, #276]	; (8004274 <HAL_DMA_Init+0x13c>)
 800415e:	4413      	add	r3, r2
 8004160:	4a45      	ldr	r2, [pc, #276]	; (8004278 <HAL_DMA_Init+0x140>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	091b      	lsrs	r3, r3, #4
 8004168:	009a      	lsls	r2, r3, #2
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a42      	ldr	r2, [pc, #264]	; (800427c <HAL_DMA_Init+0x144>)
 8004172:	641a      	str	r2, [r3, #64]	; 0x40
 8004174:	e00e      	b.n	8004194 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	461a      	mov	r2, r3
 800417c:	4b40      	ldr	r3, [pc, #256]	; (8004280 <HAL_DMA_Init+0x148>)
 800417e:	4413      	add	r3, r2
 8004180:	4a3d      	ldr	r2, [pc, #244]	; (8004278 <HAL_DMA_Init+0x140>)
 8004182:	fba2 2303 	umull	r2, r3, r2, r3
 8004186:	091b      	lsrs	r3, r3, #4
 8004188:	009a      	lsls	r2, r3, #2
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a3c      	ldr	r2, [pc, #240]	; (8004284 <HAL_DMA_Init+0x14c>)
 8004192:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6812      	ldr	r2, [r2, #0]
 80041a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80041aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ae:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6819      	ldr	r1, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	691b      	ldr	r3, [r3, #16]
 80041c4:	431a      	orrs	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	431a      	orrs	r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	431a      	orrs	r2, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a1b      	ldr	r3, [r3, #32]
 80041dc:	431a      	orrs	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fb52 	bl	8004890 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041f4:	d102      	bne.n	80041fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004204:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004208:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004212:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d010      	beq.n	800423e <HAL_DMA_Init+0x106>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	2b04      	cmp	r3, #4
 8004222:	d80c      	bhi.n	800423e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 fb7b 	bl	8004920 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800422e:	2200      	movs	r2, #0
 8004230:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800423a:	605a      	str	r2, [r3, #4]
 800423c:	e008      	b.n	8004250 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3708      	adds	r7, #8
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40020407 	.word	0x40020407
 8004274:	bffdfff8 	.word	0xbffdfff8
 8004278:	cccccccd 	.word	0xcccccccd
 800427c:	40020000 	.word	0x40020000
 8004280:	bffdfbf8 	.word	0xbffdfbf8
 8004284:	40020400 	.word	0x40020400

08004288 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e07b      	b.n	8004392 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 0201 	bic.w	r2, r2, #1
 80042a8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	4b3a      	ldr	r3, [pc, #232]	; (800439c <HAL_DMA_DeInit+0x114>)
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d80f      	bhi.n	80042d6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	461a      	mov	r2, r3
 80042bc:	4b38      	ldr	r3, [pc, #224]	; (80043a0 <HAL_DMA_DeInit+0x118>)
 80042be:	4413      	add	r3, r2
 80042c0:	4a38      	ldr	r2, [pc, #224]	; (80043a4 <HAL_DMA_DeInit+0x11c>)
 80042c2:	fba2 2303 	umull	r2, r3, r2, r3
 80042c6:	091b      	lsrs	r3, r3, #4
 80042c8:	009a      	lsls	r2, r3, #2
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a35      	ldr	r2, [pc, #212]	; (80043a8 <HAL_DMA_DeInit+0x120>)
 80042d2:	641a      	str	r2, [r3, #64]	; 0x40
 80042d4:	e00e      	b.n	80042f4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	461a      	mov	r2, r3
 80042dc:	4b33      	ldr	r3, [pc, #204]	; (80043ac <HAL_DMA_DeInit+0x124>)
 80042de:	4413      	add	r3, r2
 80042e0:	4a30      	ldr	r2, [pc, #192]	; (80043a4 <HAL_DMA_DeInit+0x11c>)
 80042e2:	fba2 2303 	umull	r2, r3, r2, r3
 80042e6:	091b      	lsrs	r3, r3, #4
 80042e8:	009a      	lsls	r2, r3, #2
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a2f      	ldr	r2, [pc, #188]	; (80043b0 <HAL_DMA_DeInit+0x128>)
 80042f2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004300:	f003 021c 	and.w	r2, r3, #28
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004308:	2101      	movs	r1, #1
 800430a:	fa01 f202 	lsl.w	r2, r1, r2
 800430e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 fabd 	bl	8004890 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004326:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00f      	beq.n	8004350 <HAL_DMA_DeInit+0xc8>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2b04      	cmp	r3, #4
 8004336:	d80b      	bhi.n	8004350 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 faf1 	bl	8004920 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004342:	2200      	movs	r2, #0
 8004344:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800434e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	40020407 	.word	0x40020407
 80043a0:	bffdfff8 	.word	0xbffdfff8
 80043a4:	cccccccd 	.word	0xcccccccd
 80043a8:	40020000 	.word	0x40020000
 80043ac:	bffdfbf8 	.word	0xbffdfbf8
 80043b0:	40020400 	.word	0x40020400

080043b4 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
 80043c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d101      	bne.n	80043d4 <HAL_DMA_Start_IT+0x20>
 80043d0:	2302      	movs	r3, #2
 80043d2:	e069      	b.n	80044a8 <HAL_DMA_Start_IT+0xf4>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d155      	bne.n	8004494 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2202      	movs	r2, #2
 80043ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 0201 	bic.w	r2, r2, #1
 8004404:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 fa02 	bl	8004816 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004416:	2b00      	cmp	r3, #0
 8004418:	d008      	beq.n	800442c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f042 020e 	orr.w	r2, r2, #14
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	e00f      	b.n	800444c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0204 	bic.w	r2, r2, #4
 800443a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 020a 	orr.w	r2, r2, #10
 800444a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d007      	beq.n	800446a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004464:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004468:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446e:	2b00      	cmp	r3, #0
 8004470:	d007      	beq.n	8004482 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004480:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f042 0201 	orr.w	r2, r2, #1
 8004490:	601a      	str	r2, [r3, #0]
 8004492:	e008      	b.n	80044a6 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2280      	movs	r2, #128	; 0x80
 8004498:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80044a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3718      	adds	r7, #24
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e04f      	b.n	8004562 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d008      	beq.n	80044e0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2204      	movs	r2, #4
 80044d2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e040      	b.n	8004562 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 020e 	bic.w	r2, r2, #14
 80044ee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0201 	bic.w	r2, r2, #1
 800450e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004514:	f003 021c 	and.w	r2, r3, #28
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451c:	2101      	movs	r1, #1
 800451e:	fa01 f202 	lsl.w	r2, r1, r2
 8004522:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800452c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00c      	beq.n	8004550 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004540:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004544:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800454e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr

0800456c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d005      	beq.n	8004590 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2204      	movs	r2, #4
 8004588:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	73fb      	strb	r3, [r7, #15]
 800458e:	e047      	b.n	8004620 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f022 020e 	bic.w	r2, r2, #14
 800459e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0201 	bic.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c4:	f003 021c 	and.w	r2, r3, #28
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045cc:	2101      	movs	r1, #1
 80045ce:	fa01 f202 	lsl.w	r2, r1, r2
 80045d2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80045dc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00c      	beq.n	8004600 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045f4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80045fe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	4798      	blx	r3
    }
  }
  return status;
 8004620:	7bfb      	ldrb	r3, [r7, #15]
}
 8004622:	4618      	mov	r0, r3
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
	...

0800462c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004648:	f003 031c 	and.w	r3, r3, #28
 800464c:	2204      	movs	r2, #4
 800464e:	409a      	lsls	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4013      	ands	r3, r2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d027      	beq.n	80046a8 <HAL_DMA_IRQHandler+0x7c>
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	2b00      	cmp	r3, #0
 8004660:	d022      	beq.n	80046a8 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0320 	and.w	r3, r3, #32
 800466c:	2b00      	cmp	r3, #0
 800466e:	d107      	bne.n	8004680 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0204 	bic.w	r2, r2, #4
 800467e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004684:	f003 021c 	and.w	r2, r3, #28
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	2104      	movs	r1, #4
 800468e:	fa01 f202 	lsl.w	r2, r1, r2
 8004692:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 8081 	beq.w	80047a0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80046a6:	e07b      	b.n	80047a0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ac:	f003 031c 	and.w	r3, r3, #28
 80046b0:	2202      	movs	r2, #2
 80046b2:	409a      	lsls	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4013      	ands	r3, r2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d03d      	beq.n	8004738 <HAL_DMA_IRQHandler+0x10c>
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d038      	beq.n	8004738 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0320 	and.w	r3, r3, #32
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10b      	bne.n	80046ec <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 020a 	bic.w	r2, r2, #10
 80046e2:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	461a      	mov	r2, r3
 80046f2:	4b2e      	ldr	r3, [pc, #184]	; (80047ac <HAL_DMA_IRQHandler+0x180>)
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d909      	bls.n	800470c <HAL_DMA_IRQHandler+0xe0>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fc:	f003 031c 	and.w	r3, r3, #28
 8004700:	4a2b      	ldr	r2, [pc, #172]	; (80047b0 <HAL_DMA_IRQHandler+0x184>)
 8004702:	2102      	movs	r1, #2
 8004704:	fa01 f303 	lsl.w	r3, r1, r3
 8004708:	6053      	str	r3, [r2, #4]
 800470a:	e008      	b.n	800471e <HAL_DMA_IRQHandler+0xf2>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004710:	f003 031c 	and.w	r3, r3, #28
 8004714:	4a27      	ldr	r2, [pc, #156]	; (80047b4 <HAL_DMA_IRQHandler+0x188>)
 8004716:	2102      	movs	r1, #2
 8004718:	fa01 f303 	lsl.w	r3, r1, r3
 800471c:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472a:	2b00      	cmp	r3, #0
 800472c:	d038      	beq.n	80047a0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004736:	e033      	b.n	80047a0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473c:	f003 031c 	and.w	r3, r3, #28
 8004740:	2208      	movs	r2, #8
 8004742:	409a      	lsls	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4013      	ands	r3, r2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d02a      	beq.n	80047a2 <HAL_DMA_IRQHandler+0x176>
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d025      	beq.n	80047a2 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 020e 	bic.w	r2, r2, #14
 8004764:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476a:	f003 021c 	and.w	r2, r3, #28
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	2101      	movs	r1, #1
 8004774:	fa01 f202 	lsl.w	r2, r1, r2
 8004778:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004794:	2b00      	cmp	r3, #0
 8004796:	d004      	beq.n	80047a2 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80047a0:	bf00      	nop
 80047a2:	bf00      	nop
}
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40020080 	.word	0x40020080
 80047b0:	40020400 	.word	0x40020400
 80047b4:	40020000 	.word	0x40020000

080047b8 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047c2:	2300      	movs	r3, #0
 80047c4:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d103      	bne.n	80047d4 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	72fb      	strb	r3, [r7, #11]
    return status;
 80047d0:	7afb      	ldrb	r3, [r7, #11]
 80047d2:	e01b      	b.n	800480c <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	f003 0310 	and.w	r3, r3, #16
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00d      	beq.n	8004802 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d004      	beq.n	80047fa <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	e003      	b.n	8004802 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004800:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	601a      	str	r2, [r3, #0]

  return status;
 800480a:	7afb      	ldrb	r3, [r7, #11]
}
 800480c:	4618      	mov	r0, r3
 800480e:	3714      	adds	r7, #20
 8004810:	46bd      	mov	sp, r7
 8004812:	bc80      	pop	{r7}
 8004814:	4770      	bx	lr

08004816 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004816:	b480      	push	{r7}
 8004818:	b085      	sub	sp, #20
 800481a:	af00      	add	r7, sp, #0
 800481c:	60f8      	str	r0, [r7, #12]
 800481e:	60b9      	str	r1, [r7, #8]
 8004820:	607a      	str	r2, [r7, #4]
 8004822:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800482c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004832:	2b00      	cmp	r3, #0
 8004834:	d004      	beq.n	8004840 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800483e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004844:	f003 021c 	and.w	r2, r3, #28
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484c:	2101      	movs	r1, #1
 800484e:	fa01 f202 	lsl.w	r2, r1, r2
 8004852:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b10      	cmp	r3, #16
 8004862:	d108      	bne.n	8004876 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004874:	e007      	b.n	8004886 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68ba      	ldr	r2, [r7, #8]
 800487c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	60da      	str	r2, [r3, #12]
}
 8004886:	bf00      	nop
 8004888:	3714      	adds	r7, #20
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr

08004890 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	461a      	mov	r2, r3
 800489e:	4b1c      	ldr	r3, [pc, #112]	; (8004910 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d813      	bhi.n	80048cc <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a8:	089b      	lsrs	r3, r3, #2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80048b0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	3b08      	subs	r3, #8
 80048c0:	4a14      	ldr	r2, [pc, #80]	; (8004914 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80048c2:	fba2 2303 	umull	r2, r3, r2, r3
 80048c6:	091b      	lsrs	r3, r3, #4
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	e011      	b.n	80048f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d0:	089b      	lsrs	r3, r3, #2
 80048d2:	009a      	lsls	r2, r3, #2
 80048d4:	4b10      	ldr	r3, [pc, #64]	; (8004918 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80048d6:	4413      	add	r3, r2
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	3b08      	subs	r3, #8
 80048e4:	4a0b      	ldr	r2, [pc, #44]	; (8004914 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80048e6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ea:	091b      	lsrs	r3, r3, #4
 80048ec:	3307      	adds	r3, #7
 80048ee:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a0a      	ldr	r2, [pc, #40]	; (800491c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80048f4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f003 031f 	and.w	r3, r3, #31
 80048fc:	2201      	movs	r2, #1
 80048fe:	409a      	lsls	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004904:	bf00      	nop
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	bc80      	pop	{r7}
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40020407 	.word	0x40020407
 8004914:	cccccccd 	.word	0xcccccccd
 8004918:	4002081c 	.word	0x4002081c
 800491c:	40020880 	.word	0x40020880

08004920 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004930:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4b0a      	ldr	r3, [pc, #40]	; (8004960 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004936:	4413      	add	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	461a      	mov	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a08      	ldr	r2, [pc, #32]	; (8004964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004944:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	3b01      	subs	r3, #1
 800494a:	f003 0303 	and.w	r3, r3, #3
 800494e:	2201      	movs	r2, #1
 8004950:	409a      	lsls	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004956:	bf00      	nop
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr
 8004960:	1000823f 	.word	0x1000823f
 8004964:	40020940 	.word	0x40020940

08004968 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	460b      	mov	r3, r1
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800497a:	7afb      	ldrb	r3, [r7, #11]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d103      	bne.n	8004988 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	605a      	str	r2, [r3, #4]
      break;
 8004986:	e002      	b.n	800498e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	75fb      	strb	r3, [r7, #23]
      break;
 800498c:	bf00      	nop
  }

  return status;
 800498e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004990:	4618      	mov	r0, r3
 8004992:	371c      	adds	r7, #28
 8004994:	46bd      	mov	sp, r7
 8004996:	bc80      	pop	{r7}
 8004998:	4770      	bx	lr

0800499a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
 80049a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e003      	b.n	80049b6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	683a      	ldr	r2, [r7, #0]
 80049b2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80049b4:	2300      	movs	r3, #0
  }
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr

080049c0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049ca:	2300      	movs	r3, #0
 80049cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049ce:	e140      	b.n	8004c52 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	2101      	movs	r1, #1
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	fa01 f303 	lsl.w	r3, r1, r3
 80049dc:	4013      	ands	r3, r2
 80049de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 8132 	beq.w	8004c4c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d00b      	beq.n	8004a08 <HAL_GPIO_Init+0x48>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d007      	beq.n	8004a08 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80049fc:	2b11      	cmp	r3, #17
 80049fe:	d003      	beq.n	8004a08 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b12      	cmp	r3, #18
 8004a06:	d130      	bne.n	8004a6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	2203      	movs	r2, #3
 8004a14:	fa02 f303 	lsl.w	r3, r2, r3
 8004a18:	43db      	mvns	r3, r3
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	68da      	ldr	r2, [r3, #12]
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	005b      	lsls	r3, r3, #1
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a3e:	2201      	movs	r2, #1
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	fa02 f303 	lsl.w	r3, r2, r3
 8004a46:	43db      	mvns	r3, r3
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	091b      	lsrs	r3, r3, #4
 8004a54:	f003 0201 	and.w	r2, r3, #1
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	005b      	lsls	r3, r3, #1
 8004a74:	2203      	movs	r2, #3
 8004a76:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d003      	beq.n	8004aaa <HAL_GPIO_Init+0xea>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b12      	cmp	r3, #18
 8004aa8:	d123      	bne.n	8004af2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	08da      	lsrs	r2, r3, #3
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	3208      	adds	r2, #8
 8004ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	220f      	movs	r2, #15
 8004ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac6:	43db      	mvns	r3, r3
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4013      	ands	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	691a      	ldr	r2, [r3, #16]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	08da      	lsrs	r2, r3, #3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	3208      	adds	r2, #8
 8004aec:	6939      	ldr	r1, [r7, #16]
 8004aee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	005b      	lsls	r3, r3, #1
 8004afc:	2203      	movs	r2, #3
 8004afe:	fa02 f303 	lsl.w	r3, r2, r3
 8004b02:	43db      	mvns	r3, r3
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	4013      	ands	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f003 0203 	and.w	r2, r3, #3
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 808c 	beq.w	8004c4c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004b34:	4a4e      	ldr	r2, [pc, #312]	; (8004c70 <HAL_GPIO_Init+0x2b0>)
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	089b      	lsrs	r3, r3, #2
 8004b3a:	3302      	adds	r3, #2
 8004b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f003 0303 	and.w	r3, r3, #3
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	2207      	movs	r2, #7
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	43db      	mvns	r3, r3
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	4013      	ands	r3, r2
 8004b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004b5e:	d00d      	beq.n	8004b7c <HAL_GPIO_Init+0x1bc>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a44      	ldr	r2, [pc, #272]	; (8004c74 <HAL_GPIO_Init+0x2b4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d007      	beq.n	8004b78 <HAL_GPIO_Init+0x1b8>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a43      	ldr	r2, [pc, #268]	; (8004c78 <HAL_GPIO_Init+0x2b8>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d101      	bne.n	8004b74 <HAL_GPIO_Init+0x1b4>
 8004b70:	2302      	movs	r3, #2
 8004b72:	e004      	b.n	8004b7e <HAL_GPIO_Init+0x1be>
 8004b74:	2307      	movs	r3, #7
 8004b76:	e002      	b.n	8004b7e <HAL_GPIO_Init+0x1be>
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e000      	b.n	8004b7e <HAL_GPIO_Init+0x1be>
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	f002 0203 	and.w	r2, r2, #3
 8004b84:	0092      	lsls	r2, r2, #2
 8004b86:	4093      	lsls	r3, r2
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004b8e:	4938      	ldr	r1, [pc, #224]	; (8004c70 <HAL_GPIO_Init+0x2b0>)
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	089b      	lsrs	r3, r3, #2
 8004b94:	3302      	adds	r3, #2
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004b9c:	4b37      	ldr	r3, [pc, #220]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ba2:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	43db      	mvns	r3, r3
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4013      	ands	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004bc2:	4a2e      	ldr	r2, [pc, #184]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004bca:	4b2c      	ldr	r3, [pc, #176]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004bcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bd0:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	43db      	mvns	r3, r3
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	4013      	ands	r3, r2
 8004bda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d003      	beq.n	8004bf0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004bf0:	4a22      	ldr	r2, [pc, #136]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bf8:	4b20      	ldr	r3, [pc, #128]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	43db      	mvns	r3, r3
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	4013      	ands	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d003      	beq.n	8004c1c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c1c:	4a17      	ldr	r2, [pc, #92]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004c22:	4b16      	ldr	r3, [pc, #88]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	43db      	mvns	r3, r3
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	4013      	ands	r3, r2
 8004c30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d003      	beq.n	8004c46 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004c46:	4a0d      	ldr	r2, [pc, #52]	; (8004c7c <HAL_GPIO_Init+0x2bc>)
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	fa22 f303 	lsr.w	r3, r2, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f47f aeb7 	bne.w	80049d0 <HAL_GPIO_Init+0x10>
  }
}
 8004c62:	bf00      	nop
 8004c64:	bf00      	nop
 8004c66:	371c      	adds	r7, #28
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40010000 	.word	0x40010000
 8004c74:	48000400 	.word	0x48000400
 8004c78:	48000800 	.word	0x48000800
 8004c7c:	58000800 	.word	0x58000800

08004c80 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004c8e:	e0af      	b.n	8004df0 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004c90:	2201      	movs	r2, #1
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f000 80a2 	beq.w	8004dea <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004ca6:	4a59      	ldr	r2, [pc, #356]	; (8004e0c <HAL_GPIO_DeInit+0x18c>)
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	089b      	lsrs	r3, r3, #2
 8004cac:	3302      	adds	r3, #2
 8004cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cb2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f003 0303 	and.w	r3, r3, #3
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	2207      	movs	r2, #7
 8004cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004cce:	d00d      	beq.n	8004cec <HAL_GPIO_DeInit+0x6c>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a4f      	ldr	r2, [pc, #316]	; (8004e10 <HAL_GPIO_DeInit+0x190>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d007      	beq.n	8004ce8 <HAL_GPIO_DeInit+0x68>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a4e      	ldr	r2, [pc, #312]	; (8004e14 <HAL_GPIO_DeInit+0x194>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d101      	bne.n	8004ce4 <HAL_GPIO_DeInit+0x64>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e004      	b.n	8004cee <HAL_GPIO_DeInit+0x6e>
 8004ce4:	2307      	movs	r3, #7
 8004ce6:	e002      	b.n	8004cee <HAL_GPIO_DeInit+0x6e>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <HAL_GPIO_DeInit+0x6e>
 8004cec:	2300      	movs	r3, #0
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	f002 0203 	and.w	r2, r2, #3
 8004cf4:	0092      	lsls	r2, r2, #2
 8004cf6:	4093      	lsls	r3, r2
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d136      	bne.n	8004d6c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8004cfe:	4b46      	ldr	r3, [pc, #280]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d00:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	43db      	mvns	r3, r3
 8004d08:	4943      	ldr	r1, [pc, #268]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004d10:	4b41      	ldr	r3, [pc, #260]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d12:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	43db      	mvns	r3, r3
 8004d1a:	493f      	ldr	r1, [pc, #252]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004d22:	4b3d      	ldr	r3, [pc, #244]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	493b      	ldr	r1, [pc, #236]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004d30:	4b39      	ldr	r3, [pc, #228]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d32:	685a      	ldr	r2, [r3, #4]
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	43db      	mvns	r3, r3
 8004d38:	4937      	ldr	r1, [pc, #220]	; (8004e18 <HAL_GPIO_DeInit+0x198>)
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f003 0303 	and.w	r3, r3, #3
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	2207      	movs	r2, #7
 8004d48:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004d4e:	4a2f      	ldr	r2, [pc, #188]	; (8004e0c <HAL_GPIO_DeInit+0x18c>)
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	089b      	lsrs	r3, r3, #2
 8004d54:	3302      	adds	r3, #2
 8004d56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	43da      	mvns	r2, r3
 8004d5e:	482b      	ldr	r0, [pc, #172]	; (8004e0c <HAL_GPIO_DeInit+0x18c>)
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	089b      	lsrs	r3, r3, #2
 8004d64:	400a      	ands	r2, r1
 8004d66:	3302      	adds	r3, #2
 8004d68:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	2103      	movs	r1, #3
 8004d76:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7a:	431a      	orrs	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	08da      	lsrs	r2, r3, #3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	3208      	adds	r2, #8
 8004d88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f003 0307 	and.w	r3, r3, #7
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	220f      	movs	r2, #15
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	43db      	mvns	r3, r3
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	08d2      	lsrs	r2, r2, #3
 8004da0:	4019      	ands	r1, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	3208      	adds	r2, #8
 8004da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	2103      	movs	r1, #3
 8004db4:	fa01 f303 	lsl.w	r3, r1, r3
 8004db8:	43db      	mvns	r3, r3
 8004dba:	401a      	ands	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dcc:	43db      	mvns	r3, r3
 8004dce:	401a      	ands	r2, r3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	68da      	ldr	r2, [r3, #12]
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	005b      	lsls	r3, r3, #1
 8004ddc:	2103      	movs	r1, #3
 8004dde:	fa01 f303 	lsl.w	r3, r1, r3
 8004de2:	43db      	mvns	r3, r3
 8004de4:	401a      	ands	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	3301      	adds	r3, #1
 8004dee:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	fa22 f303 	lsr.w	r3, r2, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f47f af49 	bne.w	8004c90 <HAL_GPIO_DeInit+0x10>
  }
}
 8004dfe:	bf00      	nop
 8004e00:	bf00      	nop
 8004e02:	371c      	adds	r7, #28
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bc80      	pop	{r7}
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	40010000 	.word	0x40010000
 8004e10:	48000400 	.word	0x48000400
 8004e14:	48000800 	.word	0x48000800
 8004e18:	58000800 	.word	0x58000800

08004e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	460b      	mov	r3, r1
 8004e26:	807b      	strh	r3, [r7, #2]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e2c:	787b      	ldrb	r3, [r7, #1]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d003      	beq.n	8004e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e32:	887a      	ldrh	r2, [r7, #2]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e38:	e002      	b.n	8004e40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e3a:	887a      	ldrh	r2, [r7, #2]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bc80      	pop	{r7}
 8004e48:	4770      	bx	lr

08004e4a <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	460b      	mov	r3, r1
 8004e54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e5c:	887a      	ldrh	r2, [r7, #2]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4013      	ands	r3, r2
 8004e62:	041a      	lsls	r2, r3, #16
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	43d9      	mvns	r1, r3
 8004e68:	887b      	ldrh	r3, [r7, #2]
 8004e6a:	400b      	ands	r3, r1
 8004e6c:	431a      	orrs	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	619a      	str	r2, [r3, #24]
}
 8004e72:	bf00      	nop
 8004e74:	3714      	adds	r7, #20
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr

08004e7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	4603      	mov	r3, r0
 8004e84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e86:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	88fb      	ldrh	r3, [r7, #6]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d006      	beq.n	8004ea0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e92:	4a05      	ldr	r2, [pc, #20]	; (8004ea8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e94:	88fb      	ldrh	r3, [r7, #6]
 8004e96:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e98:	88fb      	ldrh	r3, [r7, #6]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fc f8a8 	bl	8000ff0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ea0:	bf00      	nop
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	58000800 	.word	0x58000800

08004eac <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004eb0:	4b04      	ldr	r3, [pc, #16]	; (8004ec4 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a03      	ldr	r2, [pc, #12]	; (8004ec4 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eba:	6013      	str	r3, [r2, #0]
}
 8004ebc:	bf00      	nop
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr
 8004ec4:	58000400 	.word	0x58000400

08004ec8 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10c      	bne.n	8004ef4 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004eda:	4b13      	ldr	r3, [pc, #76]	; (8004f28 <HAL_PWR_EnterSLEEPMode+0x60>)
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ee2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ee6:	d10d      	bne.n	8004f04 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8004ee8:	f000 f83c 	bl	8004f64 <HAL_PWREx_DisableLowPowerRunMode>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d008      	beq.n	8004f04 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8004ef2:	e015      	b.n	8004f20 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8004ef4:	4b0c      	ldr	r3, [pc, #48]	; (8004f28 <HAL_PWR_EnterSLEEPMode+0x60>)
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d101      	bne.n	8004f04 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8004f00:	f000 f822 	bl	8004f48 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004f04:	4b09      	ldr	r3, [pc, #36]	; (8004f2c <HAL_PWR_EnterSLEEPMode+0x64>)
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	4a08      	ldr	r2, [pc, #32]	; (8004f2c <HAL_PWR_EnterSLEEPMode+0x64>)
 8004f0a:	f023 0304 	bic.w	r3, r3, #4
 8004f0e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004f10:	78fb      	ldrb	r3, [r7, #3]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004f16:	bf30      	wfi
 8004f18:	e002      	b.n	8004f20 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004f1a:	bf40      	sev
    __WFE();
 8004f1c:	bf20      	wfe
    __WFE();
 8004f1e:	bf20      	wfe
  }
}
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	58000400 	.word	0x58000400
 8004f2c:	e000ed00 	.word	0xe000ed00

08004f30 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004f34:	4b03      	ldr	r3, [pc, #12]	; (8004f44 <HAL_PWREx_GetVoltageRange+0x14>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr
 8004f44:	58000400 	.word	0x58000400

08004f48 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004f4c:	4b04      	ldr	r3, [pc, #16]	; (8004f60 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a03      	ldr	r2, [pc, #12]	; (8004f60 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004f52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f56:	6013      	str	r3, [r2, #0]
}
 8004f58:	bf00      	nop
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bc80      	pop	{r7}
 8004f5e:	4770      	bx	lr
 8004f60:	58000400 	.word	0x58000400

08004f64 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004f6a:	4b16      	ldr	r3, [pc, #88]	; (8004fc4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a15      	ldr	r2, [pc, #84]	; (8004fc4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004f70:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f74:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8004f76:	4b14      	ldr	r3, [pc, #80]	; (8004fc8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2232      	movs	r2, #50	; 0x32
 8004f7c:	fb02 f303 	mul.w	r3, r2, r3
 8004f80:	4a12      	ldr	r2, [pc, #72]	; (8004fcc <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8004f82:	fba2 2303 	umull	r2, r3, r2, r3
 8004f86:	0c9b      	lsrs	r3, r3, #18
 8004f88:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004f8a:	e002      	b.n	8004f92 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004f92:	4b0c      	ldr	r3, [pc, #48]	; (8004fc4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f9e:	d102      	bne.n	8004fa6 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1f2      	bne.n	8004f8c <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004fa6:	4b07      	ldr	r3, [pc, #28]	; (8004fc4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fb2:	d101      	bne.n	8004fb8 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e000      	b.n	8004fba <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr
 8004fc4:	58000400 	.word	0x58000400
 8004fc8:	20000074 	.word	0x20000074
 8004fcc:	431bde83 	.word	0x431bde83

08004fd0 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8004fda:	4b10      	ldr	r3, [pc, #64]	; (800501c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f023 0307 	bic.w	r3, r3, #7
 8004fe2:	4a0e      	ldr	r2, [pc, #56]	; (800501c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004fe4:	f043 0302 	orr.w	r3, r3, #2
 8004fe8:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004fea:	4b0d      	ldr	r3, [pc, #52]	; (8005020 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	4a0c      	ldr	r2, [pc, #48]	; (8005020 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004ff0:	f043 0304 	orr.w	r3, r3, #4
 8004ff4:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004ff6:	79fb      	ldrb	r3, [r7, #7]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d101      	bne.n	8005000 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004ffc:	bf30      	wfi
 8004ffe:	e002      	b.n	8005006 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005000:	bf40      	sev
    __WFE();
 8005002:	bf20      	wfe
    __WFE();
 8005004:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005006:	4b06      	ldr	r3, [pc, #24]	; (8005020 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	4a05      	ldr	r2, [pc, #20]	; (8005020 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800500c:	f023 0304 	bic.w	r3, r3, #4
 8005010:	6113      	str	r3, [r2, #16]
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	bc80      	pop	{r7}
 800501a:	4770      	bx	lr
 800501c:	58000400 	.word	0x58000400
 8005020:	e000ed00 	.word	0xe000ed00

08005024 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005024:	b480      	push	{r7}
 8005026:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005028:	4b06      	ldr	r3, [pc, #24]	; (8005044 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005030:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005034:	d101      	bne.n	800503a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <LL_PWR_IsEnabledBkUpAccess+0x18>
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr
 8005044:	58000400 	.word	0x58000400

08005048 <LL_RCC_HSE_EnableTcxo>:
{
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800504c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005056:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800505a:	6013      	str	r3, [r2, #0]
}
 800505c:	bf00      	nop
 800505e:	46bd      	mov	sp, r7
 8005060:	bc80      	pop	{r7}
 8005062:	4770      	bx	lr

08005064 <LL_RCC_HSE_DisableTcxo>:
{
 8005064:	b480      	push	{r7}
 8005066:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005072:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005076:	6013      	str	r3, [r2, #0]
}
 8005078:	bf00      	nop
 800507a:	46bd      	mov	sp, r7
 800507c:	bc80      	pop	{r7}
 800507e:	4770      	bx	lr

08005080 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800508e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005092:	d101      	bne.n	8005098 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005094:	2301      	movs	r3, #1
 8005096:	e000      	b.n	800509a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	46bd      	mov	sp, r7
 800509e:	bc80      	pop	{r7}
 80050a0:	4770      	bx	lr

080050a2 <LL_RCC_HSE_Enable>:
{
 80050a2:	b480      	push	{r7}
 80050a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80050a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050b4:	6013      	str	r3, [r2, #0]
}
 80050b6:	bf00      	nop
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bc80      	pop	{r7}
 80050bc:	4770      	bx	lr

080050be <LL_RCC_HSE_Disable>:
{
 80050be:	b480      	push	{r7}
 80050c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80050c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050d0:	6013      	str	r3, [r2, #0]
}
 80050d2:	bf00      	nop
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bc80      	pop	{r7}
 80050d8:	4770      	bx	lr

080050da <LL_RCC_HSE_IsReady>:
{
 80050da:	b480      	push	{r7}
 80050dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80050de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80050ec:	d101      	bne.n	80050f2 <LL_RCC_HSE_IsReady+0x18>
 80050ee:	2301      	movs	r3, #1
 80050f0:	e000      	b.n	80050f4 <LL_RCC_HSE_IsReady+0x1a>
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bc80      	pop	{r7}
 80050fa:	4770      	bx	lr

080050fc <LL_RCC_HSI_Enable>:
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800510a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800510e:	6013      	str	r3, [r2, #0]
}
 8005110:	bf00      	nop
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr

08005118 <LL_RCC_HSI_Disable>:
{
 8005118:	b480      	push	{r7}
 800511a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800511c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005126:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800512a:	6013      	str	r3, [r2, #0]
}
 800512c:	bf00      	nop
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	4770      	bx	lr

08005134 <LL_RCC_HSI_IsReady>:
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005138:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005146:	d101      	bne.n	800514c <LL_RCC_HSI_IsReady+0x18>
 8005148:	2301      	movs	r3, #1
 800514a:	e000      	b.n	800514e <LL_RCC_HSI_IsReady+0x1a>
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	46bd      	mov	sp, r7
 8005152:	bc80      	pop	{r7}
 8005154:	4770      	bx	lr

08005156 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005156:	b480      	push	{r7}
 8005158:	b083      	sub	sp, #12
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800515e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	061b      	lsls	r3, r3, #24
 800516c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005170:	4313      	orrs	r3, r2
 8005172:	604b      	str	r3, [r1, #4]
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	bc80      	pop	{r7}
 800517c:	4770      	bx	lr

0800517e <LL_RCC_LSE_IsReady>:
{
 800517e:	b480      	push	{r7}
 8005180:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b02      	cmp	r3, #2
 8005190:	d101      	bne.n	8005196 <LL_RCC_LSE_IsReady+0x18>
 8005192:	2301      	movs	r3, #1
 8005194:	e000      	b.n	8005198 <LL_RCC_LSE_IsReady+0x1a>
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	46bd      	mov	sp, r7
 800519c:	bc80      	pop	{r7}
 800519e:	4770      	bx	lr

080051a0 <LL_RCC_LSI_Enable>:
{
 80051a0:	b480      	push	{r7}
 80051a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80051a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80051b0:	f043 0301 	orr.w	r3, r3, #1
 80051b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80051b8:	bf00      	nop
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr

080051c0 <LL_RCC_LSI_Disable>:
{
 80051c0:	b480      	push	{r7}
 80051c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80051c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80051d0:	f023 0301 	bic.w	r3, r3, #1
 80051d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80051d8:	bf00      	nop
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr

080051e0 <LL_RCC_LSI_IsReady>:
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80051e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d101      	bne.n	80051f8 <LL_RCC_LSI_IsReady+0x18>
 80051f4:	2301      	movs	r3, #1
 80051f6:	e000      	b.n	80051fa <LL_RCC_LSI_IsReady+0x1a>
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bc80      	pop	{r7}
 8005200:	4770      	bx	lr

08005202 <LL_RCC_MSI_Enable>:
{
 8005202:	b480      	push	{r7}
 8005204:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005206:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005210:	f043 0301 	orr.w	r3, r3, #1
 8005214:	6013      	str	r3, [r2, #0]
}
 8005216:	bf00      	nop
 8005218:	46bd      	mov	sp, r7
 800521a:	bc80      	pop	{r7}
 800521c:	4770      	bx	lr

0800521e <LL_RCC_MSI_Disable>:
{
 800521e:	b480      	push	{r7}
 8005220:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005222:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800522c:	f023 0301 	bic.w	r3, r3, #1
 8005230:	6013      	str	r3, [r2, #0]
}
 8005232:	bf00      	nop
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr

0800523a <LL_RCC_MSI_IsReady>:
{
 800523a:	b480      	push	{r7}
 800523c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800523e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b02      	cmp	r3, #2
 800524a:	d101      	bne.n	8005250 <LL_RCC_MSI_IsReady+0x16>
 800524c:	2301      	movs	r3, #1
 800524e:	e000      	b.n	8005252 <LL_RCC_MSI_IsReady+0x18>
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	46bd      	mov	sp, r7
 8005256:	bc80      	pop	{r7}
 8005258:	4770      	bx	lr

0800525a <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800525a:	b480      	push	{r7}
 800525c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800525e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0308 	and.w	r3, r3, #8
 8005268:	2b08      	cmp	r3, #8
 800526a:	d101      	bne.n	8005270 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800526c:	2301      	movs	r3, #1
 800526e:	e000      	b.n	8005272 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	46bd      	mov	sp, r7
 8005276:	bc80      	pop	{r7}
 8005278:	4770      	bx	lr

0800527a <LL_RCC_MSI_GetRange>:
{
 800527a:	b480      	push	{r7}
 800527c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800527e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005288:	4618      	mov	r0, r3
 800528a:	46bd      	mov	sp, r7
 800528c:	bc80      	pop	{r7}
 800528e:	4770      	bx	lr

08005290 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005298:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800529c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bc80      	pop	{r7}
 80052a6:	4770      	bx	lr

080052a8 <LL_RCC_MSI_SetCalibTrimming>:
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80052b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	021b      	lsls	r3, r3, #8
 80052be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052c2:	4313      	orrs	r3, r2
 80052c4:	604b      	str	r3, [r1, #4]
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bc80      	pop	{r7}
 80052ce:	4770      	bx	lr

080052d0 <LL_RCC_SetSysClkSource>:
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80052d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f023 0203 	bic.w	r2, r3, #3
 80052e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	608b      	str	r3, [r1, #8]
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bc80      	pop	{r7}
 80052f4:	4770      	bx	lr

080052f6 <LL_RCC_GetSysClkSource>:
{
 80052f6:	b480      	push	{r7}
 80052f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80052fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f003 030c 	and.w	r3, r3, #12
}
 8005304:	4618      	mov	r0, r3
 8005306:	46bd      	mov	sp, r7
 8005308:	bc80      	pop	{r7}
 800530a:	4770      	bx	lr

0800530c <LL_RCC_SetAHBPrescaler>:
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005314:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800531e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4313      	orrs	r3, r2
 8005326:	608b      	str	r3, [r1, #8]
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	bc80      	pop	{r7}
 8005330:	4770      	bx	lr

08005332 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005332:	b480      	push	{r7}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800533a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800533e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005342:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005346:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4313      	orrs	r3, r2
 800534e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005352:	bf00      	nop
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	bc80      	pop	{r7}
 800535a:	4770      	bx	lr

0800535c <LL_RCC_SetAHB3Prescaler>:
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005364:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005368:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800536c:	f023 020f 	bic.w	r2, r3, #15
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	091b      	lsrs	r3, r3, #4
 8005374:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800537e:	bf00      	nop
 8005380:	370c      	adds	r7, #12
 8005382:	46bd      	mov	sp, r7
 8005384:	bc80      	pop	{r7}
 8005386:	4770      	bx	lr

08005388 <LL_RCC_SetAPB1Prescaler>:
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800539a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	608b      	str	r3, [r1, #8]
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bc80      	pop	{r7}
 80053ac:	4770      	bx	lr

080053ae <LL_RCC_SetAPB2Prescaler>:
{
 80053ae:	b480      	push	{r7}
 80053b0:	b083      	sub	sp, #12
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80053b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053c0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	608b      	str	r3, [r1, #8]
}
 80053ca:	bf00      	nop
 80053cc:	370c      	adds	r7, #12
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bc80      	pop	{r7}
 80053d2:	4770      	bx	lr

080053d4 <LL_RCC_GetAHBPrescaler>:
{
 80053d4:	b480      	push	{r7}
 80053d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80053d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr

080053ea <LL_RCC_GetAHB3Prescaler>:
{
 80053ea:	b480      	push	{r7}
 80053ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80053ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80053f6:	011b      	lsls	r3, r3, #4
 80053f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	46bd      	mov	sp, r7
 8005400:	bc80      	pop	{r7}
 8005402:	4770      	bx	lr

08005404 <LL_RCC_GetAPB1Prescaler>:
{
 8005404:	b480      	push	{r7}
 8005406:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005408:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005412:	4618      	mov	r0, r3
 8005414:	46bd      	mov	sp, r7
 8005416:	bc80      	pop	{r7}
 8005418:	4770      	bx	lr

0800541a <LL_RCC_GetAPB2Prescaler>:
{
 800541a:	b480      	push	{r7}
 800541c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800541e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005428:	4618      	mov	r0, r3
 800542a:	46bd      	mov	sp, r7
 800542c:	bc80      	pop	{r7}
 800542e:	4770      	bx	lr

08005430 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005434:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800543e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005442:	6013      	str	r3, [r2, #0]
}
 8005444:	bf00      	nop
 8005446:	46bd      	mov	sp, r7
 8005448:	bc80      	pop	{r7}
 800544a:	4770      	bx	lr

0800544c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005450:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800545a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800545e:	6013      	str	r3, [r2, #0]
}
 8005460:	bf00      	nop
 8005462:	46bd      	mov	sp, r7
 8005464:	bc80      	pop	{r7}
 8005466:	4770      	bx	lr

08005468 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800546c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005476:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800547a:	d101      	bne.n	8005480 <LL_RCC_PLL_IsReady+0x18>
 800547c:	2301      	movs	r3, #1
 800547e:	e000      	b.n	8005482 <LL_RCC_PLL_IsReady+0x1a>
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	46bd      	mov	sp, r7
 8005486:	bc80      	pop	{r7}
 8005488:	4770      	bx	lr

0800548a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800548a:	b480      	push	{r7}
 800548c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800548e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	0a1b      	lsrs	r3, r3, #8
 8005496:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800549a:	4618      	mov	r0, r3
 800549c:	46bd      	mov	sp, r7
 800549e:	bc80      	pop	{r7}
 80054a0:	4770      	bx	lr

080054a2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80054a2:	b480      	push	{r7}
 80054a4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80054a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bc80      	pop	{r7}
 80054b6:	4770      	bx	lr

080054b8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80054bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bc80      	pop	{r7}
 80054cc:	4770      	bx	lr

080054ce <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80054ce:	b480      	push	{r7}
 80054d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80054d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	f003 0303 	and.w	r3, r3, #3
}
 80054dc:	4618      	mov	r0, r3
 80054de:	46bd      	mov	sp, r7
 80054e0:	bc80      	pop	{r7}
 80054e2:	4770      	bx	lr

080054e4 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80054e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054f6:	d101      	bne.n	80054fc <LL_RCC_IsActiveFlag_HPRE+0x18>
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	46bd      	mov	sp, r7
 8005502:	bc80      	pop	{r7}
 8005504:	4770      	bx	lr

08005506 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8005506:	b480      	push	{r7}
 8005508:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800550a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800550e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005516:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800551a:	d101      	bne.n	8005520 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800551c:	2301      	movs	r3, #1
 800551e:	e000      	b.n	8005522 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	46bd      	mov	sp, r7
 8005526:	bc80      	pop	{r7}
 8005528:	4770      	bx	lr

0800552a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800552a:	b480      	push	{r7}
 800552c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800552e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005532:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005536:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800553a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800553e:	d101      	bne.n	8005544 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	46bd      	mov	sp, r7
 800554a:	bc80      	pop	{r7}
 800554c:	4770      	bx	lr

0800554e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800554e:	b480      	push	{r7}
 8005550:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005560:	d101      	bne.n	8005566 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005562:	2301      	movs	r3, #1
 8005564:	e000      	b.n	8005568 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr

08005570 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800557e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005582:	d101      	bne.n	8005588 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005584:	2301      	movs	r3, #1
 8005586:	e000      	b.n	800558a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	46bd      	mov	sp, r7
 800558e:	bc80      	pop	{r7}
 8005590:	4770      	bx	lr
	...

08005594 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e38a      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055a6:	f7ff fea6 	bl	80052f6 <LL_RCC_GetSysClkSource>
 80055aa:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055ac:	f7ff ff8f 	bl	80054ce <LL_RCC_PLL_GetMainSource>
 80055b0:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0320 	and.w	r3, r3, #32
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	f000 80c9 	beq.w	8005752 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d005      	beq.n	80055d2 <HAL_RCC_OscConfig+0x3e>
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	2b0c      	cmp	r3, #12
 80055ca:	d17b      	bne.n	80056c4 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d178      	bne.n	80056c4 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055d2:	f7ff fe32 	bl	800523a <LL_RCC_MSI_IsReady>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d005      	beq.n	80055e8 <HAL_RCC_OscConfig+0x54>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e369      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d005      	beq.n	8005606 <HAL_RCC_OscConfig+0x72>
 80055fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005604:	e006      	b.n	8005614 <HAL_RCC_OscConfig+0x80>
 8005606:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800560a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800560e:	091b      	lsrs	r3, r3, #4
 8005610:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005614:	4293      	cmp	r3, r2
 8005616:	d222      	bcs.n	800565e <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561c:	4618      	mov	r0, r3
 800561e:	f000 fd6d 	bl	80060fc <RCC_SetFlashLatencyFromMSIRange>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e347      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800562c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005636:	f043 0308 	orr.w	r3, r3, #8
 800563a:	6013      	str	r3, [r2, #0]
 800563c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800564e:	4313      	orrs	r3, r2
 8005650:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005656:	4618      	mov	r0, r3
 8005658:	f7ff fe26 	bl	80052a8 <LL_RCC_MSI_SetCalibTrimming>
 800565c:	e021      	b.n	80056a2 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800565e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005668:	f043 0308 	orr.w	r3, r3, #8
 800566c:	6013      	str	r3, [r2, #0]
 800566e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005680:	4313      	orrs	r3, r2
 8005682:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005688:	4618      	mov	r0, r3
 800568a:	f7ff fe0d 	bl	80052a8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005692:	4618      	mov	r0, r3
 8005694:	f000 fd32 	bl	80060fc <RCC_SetFlashLatencyFromMSIRange>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e30c      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80056a2:	f000 fcf3 	bl	800608c <HAL_RCC_GetHCLKFreq>
 80056a6:	4603      	mov	r3, r0
 80056a8:	4ab4      	ldr	r2, [pc, #720]	; (800597c <HAL_RCC_OscConfig+0x3e8>)
 80056aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80056ac:	4bb4      	ldr	r3, [pc, #720]	; (8005980 <HAL_RCC_OscConfig+0x3ec>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7fc fe2b 	bl	800230c <HAL_InitTick>
 80056b6:	4603      	mov	r3, r0
 80056b8:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80056ba:	7cfb      	ldrb	r3, [r7, #19]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d047      	beq.n	8005750 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80056c0:	7cfb      	ldrb	r3, [r7, #19]
 80056c2:	e2fb      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d02c      	beq.n	8005726 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80056cc:	f7ff fd99 	bl	8005202 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056d0:	f7fc fe26 	bl	8002320 <HAL_GetTick>
 80056d4:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80056d6:	e008      	b.n	80056ea <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056d8:	f7fc fe22 	bl	8002320 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e2e8      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 80056ea:	f7ff fda6 	bl	800523a <LL_RCC_MSI_IsReady>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d0f1      	beq.n	80056d8 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056fe:	f043 0308 	orr.w	r3, r3, #8
 8005702:	6013      	str	r3, [r2, #0]
 8005704:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005712:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005716:	4313      	orrs	r3, r2
 8005718:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571e:	4618      	mov	r0, r3
 8005720:	f7ff fdc2 	bl	80052a8 <LL_RCC_MSI_SetCalibTrimming>
 8005724:	e015      	b.n	8005752 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005726:	f7ff fd7a 	bl	800521e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800572a:	f7fc fdf9 	bl	8002320 <HAL_GetTick>
 800572e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005730:	e008      	b.n	8005744 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005732:	f7fc fdf5 	bl	8002320 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	2b02      	cmp	r3, #2
 800573e:	d901      	bls.n	8005744 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e2bb      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005744:	f7ff fd79 	bl	800523a <LL_RCC_MSI_IsReady>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1f1      	bne.n	8005732 <HAL_RCC_OscConfig+0x19e>
 800574e:	e000      	b.n	8005752 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005750:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	2b00      	cmp	r3, #0
 800575c:	d05f      	beq.n	800581e <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	2b08      	cmp	r3, #8
 8005762:	d005      	beq.n	8005770 <HAL_RCC_OscConfig+0x1dc>
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	2b0c      	cmp	r3, #12
 8005768:	d10d      	bne.n	8005786 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	2b03      	cmp	r3, #3
 800576e:	d10a      	bne.n	8005786 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005770:	f7ff fcb3 	bl	80050da <LL_RCC_HSE_IsReady>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d050      	beq.n	800581c <HAL_RCC_OscConfig+0x288>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d14c      	bne.n	800581c <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e29a      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005786:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005798:	4313      	orrs	r3, r2
 800579a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057a4:	d102      	bne.n	80057ac <HAL_RCC_OscConfig+0x218>
 80057a6:	f7ff fc7c 	bl	80050a2 <LL_RCC_HSE_Enable>
 80057aa:	e00d      	b.n	80057c8 <HAL_RCC_OscConfig+0x234>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80057b4:	d104      	bne.n	80057c0 <HAL_RCC_OscConfig+0x22c>
 80057b6:	f7ff fc47 	bl	8005048 <LL_RCC_HSE_EnableTcxo>
 80057ba:	f7ff fc72 	bl	80050a2 <LL_RCC_HSE_Enable>
 80057be:	e003      	b.n	80057c8 <HAL_RCC_OscConfig+0x234>
 80057c0:	f7ff fc7d 	bl	80050be <LL_RCC_HSE_Disable>
 80057c4:	f7ff fc4e 	bl	8005064 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d012      	beq.n	80057f6 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d0:	f7fc fda6 	bl	8002320 <HAL_GetTick>
 80057d4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80057d6:	e008      	b.n	80057ea <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057d8:	f7fc fda2 	bl	8002320 <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	2b64      	cmp	r3, #100	; 0x64
 80057e4:	d901      	bls.n	80057ea <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e268      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 80057ea:	f7ff fc76 	bl	80050da <LL_RCC_HSE_IsReady>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d0f1      	beq.n	80057d8 <HAL_RCC_OscConfig+0x244>
 80057f4:	e013      	b.n	800581e <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f6:	f7fc fd93 	bl	8002320 <HAL_GetTick>
 80057fa:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80057fc:	e008      	b.n	8005810 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057fe:	f7fc fd8f 	bl	8002320 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b64      	cmp	r3, #100	; 0x64
 800580a:	d901      	bls.n	8005810 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e255      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005810:	f7ff fc63 	bl	80050da <LL_RCC_HSE_IsReady>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1f1      	bne.n	80057fe <HAL_RCC_OscConfig+0x26a>
 800581a:	e000      	b.n	800581e <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800581c:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d04b      	beq.n	80058c2 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	2b04      	cmp	r3, #4
 800582e:	d005      	beq.n	800583c <HAL_RCC_OscConfig+0x2a8>
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	2b0c      	cmp	r3, #12
 8005834:	d113      	bne.n	800585e <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d110      	bne.n	800585e <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800583c:	f7ff fc7a 	bl	8005134 <LL_RCC_HSI_IsReady>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <HAL_RCC_OscConfig+0x2be>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e234      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	4618      	mov	r0, r3
 8005858:	f7ff fc7d 	bl	8005156 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800585c:	e031      	b.n	80058c2 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d019      	beq.n	800589a <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005866:	f7ff fc49 	bl	80050fc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586a:	f7fc fd59 	bl	8002320 <HAL_GetTick>
 800586e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005872:	f7fc fd55 	bl	8002320 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e21b      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005884:	f7ff fc56 	bl	8005134 <LL_RCC_HSI_IsReady>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d0f1      	beq.n	8005872 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	4618      	mov	r0, r3
 8005894:	f7ff fc5f 	bl	8005156 <LL_RCC_HSI_SetCalibTrimming>
 8005898:	e013      	b.n	80058c2 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800589a:	f7ff fc3d 	bl	8005118 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800589e:	f7fc fd3f 	bl	8002320 <HAL_GetTick>
 80058a2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80058a4:	e008      	b.n	80058b8 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058a6:	f7fc fd3b 	bl	8002320 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d901      	bls.n	80058b8 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e201      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 80058b8:	f7ff fc3c 	bl	8005134 <LL_RCC_HSI_IsReady>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1f1      	bne.n	80058a6 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0308 	and.w	r3, r3, #8
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d06e      	beq.n	80059ac <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d056      	beq.n	8005984 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80058d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058de:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69da      	ldr	r2, [r3, #28]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f003 0310 	and.w	r3, r3, #16
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d031      	beq.n	8005952 <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d006      	beq.n	8005906 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d101      	bne.n	8005906 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e1da      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	2b00      	cmp	r3, #0
 800590e:	d013      	beq.n	8005938 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8005910:	f7ff fc56 	bl	80051c0 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005914:	f7fc fd04 	bl	8002320 <HAL_GetTick>
 8005918:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800591a:	e008      	b.n	800592e <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800591c:	f7fc fd00 	bl	8002320 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	2b11      	cmp	r3, #17
 8005928:	d901      	bls.n	800592e <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e1c6      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 800592e:	f7ff fc57 	bl	80051e0 <LL_RCC_LSI_IsReady>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1f1      	bne.n	800591c <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005938:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800593c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005940:	f023 0210 	bic.w	r2, r3, #16
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	69db      	ldr	r3, [r3, #28]
 8005948:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800594c:	4313      	orrs	r3, r2
 800594e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005952:	f7ff fc25 	bl	80051a0 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005956:	f7fc fce3 	bl	8002320 <HAL_GetTick>
 800595a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800595c:	e008      	b.n	8005970 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800595e:	f7fc fcdf 	bl	8002320 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	2b11      	cmp	r3, #17
 800596a:	d901      	bls.n	8005970 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	e1a5      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8005970:	f7ff fc36 	bl	80051e0 <LL_RCC_LSI_IsReady>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d0f1      	beq.n	800595e <HAL_RCC_OscConfig+0x3ca>
 800597a:	e017      	b.n	80059ac <HAL_RCC_OscConfig+0x418>
 800597c:	20000074 	.word	0x20000074
 8005980:	20000078 	.word	0x20000078
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005984:	f7ff fc1c 	bl	80051c0 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005988:	f7fc fcca 	bl	8002320 <HAL_GetTick>
 800598c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800598e:	e008      	b.n	80059a2 <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005990:	f7fc fcc6 	bl	8002320 <HAL_GetTick>
 8005994:	4602      	mov	r2, r0
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	2b11      	cmp	r3, #17
 800599c:	d901      	bls.n	80059a2 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800599e:	2303      	movs	r3, #3
 80059a0:	e18c      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 80059a2:	f7ff fc1d 	bl	80051e0 <LL_RCC_LSI_IsReady>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1f1      	bne.n	8005990 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 80d8 	beq.w	8005b6a <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80059ba:	f7ff fb33 	bl	8005024 <LL_PWR_IsEnabledBkUpAccess>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d113      	bne.n	80059ec <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80059c4:	f7ff fa72 	bl	8004eac <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059c8:	f7fc fcaa 	bl	8002320 <HAL_GetTick>
 80059cc:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80059ce:	e008      	b.n	80059e2 <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059d0:	f7fc fca6 	bl	8002320 <HAL_GetTick>
 80059d4:	4602      	mov	r2, r0
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	2b02      	cmp	r3, #2
 80059dc:	d901      	bls.n	80059e2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80059de:	2303      	movs	r3, #3
 80059e0:	e16c      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80059e2:	f7ff fb1f 	bl	8005024 <LL_PWR_IsEnabledBkUpAccess>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0f1      	beq.n	80059d0 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d07b      	beq.n	8005aec <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	2b85      	cmp	r3, #133	; 0x85
 80059fa:	d003      	beq.n	8005a04 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	2b05      	cmp	r3, #5
 8005a02:	d109      	bne.n	8005a18 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a10:	f043 0304 	orr.w	r3, r3, #4
 8005a14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a18:	f7fc fc82 	bl	8002320 <HAL_GetTick>
 8005a1c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005a1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a2a:	f043 0301 	orr.w	r3, r3, #1
 8005a2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005a32:	e00a      	b.n	8005a4a <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a34:	f7fc fc74 	bl	8002320 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e138      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005a4a:	f7ff fb98 	bl	800517e <LL_RCC_LSE_IsReady>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0ef      	beq.n	8005a34 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	2b81      	cmp	r3, #129	; 0x81
 8005a5a:	d003      	beq.n	8005a64 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	2b85      	cmp	r3, #133	; 0x85
 8005a62:	d121      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a64:	f7fc fc5c 	bl	8002320 <HAL_GetTick>
 8005a68:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005a6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005a7e:	e00a      	b.n	8005a96 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a80:	f7fc fc4e 	bl	8002320 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e112      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005a96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d0ec      	beq.n	8005a80 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005aa6:	e060      	b.n	8005b6a <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa8:	f7fc fc3a 	bl	8002320 <HAL_GetTick>
 8005aac:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005aae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ab6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005aba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005abe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005ac2:	e00a      	b.n	8005ada <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ac4:	f7fc fc2c 	bl	8002320 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e0f0      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ae2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1ec      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x530>
 8005aea:	e03e      	b.n	8005b6a <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aec:	f7fc fc18 	bl	8002320 <HAL_GetTick>
 8005af0:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005af2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005afa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005afe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005b06:	e00a      	b.n	8005b1e <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b08:	f7fc fc0a 	bl	8002320 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e0ce      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005b1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1ec      	bne.n	8005b08 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b2e:	f7fc fbf7 	bl	8002320 <HAL_GetTick>
 8005b32:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b40:	f023 0301 	bic.w	r3, r3, #1
 8005b44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005b48:	e00a      	b.n	8005b60 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b4a:	f7fc fbe9 	bl	8002320 <HAL_GetTick>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d901      	bls.n	8005b60 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e0ad      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005b60:	f7ff fb0d 	bl	800517e <LL_RCC_LSE_IsReady>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1ef      	bne.n	8005b4a <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	f000 80a3 	beq.w	8005cba <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	2b0c      	cmp	r3, #12
 8005b78:	d076      	beq.n	8005c68 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d14b      	bne.n	8005c1a <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b82:	f7ff fc63 	bl	800544c <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b86:	f7fc fbcb 	bl	8002320 <HAL_GetTick>
 8005b8a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005b8c:	e008      	b.n	8005ba0 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b8e:	f7fc fbc7 	bl	8002320 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	2b0a      	cmp	r3, #10
 8005b9a:	d901      	bls.n	8005ba0 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e08d      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005ba0:	f7ff fc62 	bl	8005468 <LL_RCC_PLL_IsReady>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1f1      	bne.n	8005b8e <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005baa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bae:	68da      	ldr	r2, [r3, #12]
 8005bb0:	4b44      	ldr	r3, [pc, #272]	; (8005cc4 <HAL_RCC_OscConfig+0x730>)
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005bbc:	4311      	orrs	r1, r2
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bc2:	0212      	lsls	r2, r2, #8
 8005bc4:	4311      	orrs	r1, r2
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005bca:	4311      	orrs	r1, r2
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005bd0:	4311      	orrs	r1, r2
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005be0:	f7ff fc26 	bl	8005430 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005be4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bf2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bf4:	f7fc fb94 	bl	8002320 <HAL_GetTick>
 8005bf8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8005bfa:	e008      	b.n	8005c0e <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bfc:	f7fc fb90 	bl	8002320 <HAL_GetTick>
 8005c00:	4602      	mov	r2, r0
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	2b0a      	cmp	r3, #10
 8005c08:	d901      	bls.n	8005c0e <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e056      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8005c0e:	f7ff fc2b 	bl	8005468 <LL_RCC_PLL_IsReady>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d0f1      	beq.n	8005bfc <HAL_RCC_OscConfig+0x668>
 8005c18:	e04f      	b.n	8005cba <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c1a:	f7ff fc17 	bl	800544c <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005c1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c28:	f023 0303 	bic.w	r3, r3, #3
 8005c2c:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8005c2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c38:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8005c3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c40:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c42:	f7fc fb6d 	bl	8002320 <HAL_GetTick>
 8005c46:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005c48:	e008      	b.n	8005c5c <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c4a:	f7fc fb69 	bl	8002320 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	2b0a      	cmp	r3, #10
 8005c56:	d901      	bls.n	8005c5c <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e02f      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005c5c:	f7ff fc04 	bl	8005468 <LL_RCC_PLL_IsReady>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1f1      	bne.n	8005c4a <HAL_RCC_OscConfig+0x6b6>
 8005c66:	e028      	b.n	8005cba <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d101      	bne.n	8005c74 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e023      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	f003 0203 	and.w	r2, r3, #3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d115      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d10e      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca2:	021b      	lsls	r3, r3, #8
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d106      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d001      	beq.n	8005cba <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e000      	b.n	8005cbc <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3720      	adds	r7, #32
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	11c1808c 	.word	0x11c1808c

08005cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e12c      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cdc:	4b98      	ldr	r3, [pc, #608]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0307 	and.w	r3, r3, #7
 8005ce4:	683a      	ldr	r2, [r7, #0]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d91b      	bls.n	8005d22 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cea:	4b95      	ldr	r3, [pc, #596]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f023 0207 	bic.w	r2, r3, #7
 8005cf2:	4993      	ldr	r1, [pc, #588]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cfa:	f7fc fb11 	bl	8002320 <HAL_GetTick>
 8005cfe:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d00:	e008      	b.n	8005d14 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005d02:	f7fc fb0d 	bl	8002320 <HAL_GetTick>
 8005d06:	4602      	mov	r2, r0
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e110      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d14:	4b8a      	ldr	r3, [pc, #552]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f003 0307 	and.w	r3, r3, #7
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d1ef      	bne.n	8005d02 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0302 	and.w	r3, r3, #2
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d016      	beq.n	8005d5c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7ff faea 	bl	800530c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005d38:	f7fc faf2 	bl	8002320 <HAL_GetTick>
 8005d3c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005d3e:	e008      	b.n	8005d52 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005d40:	f7fc faee 	bl	8002320 <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d901      	bls.n	8005d52 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e0f1      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005d52:	f7ff fbc7 	bl	80054e4 <LL_RCC_IsActiveFlag_HPRE>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d0f1      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0320 	and.w	r3, r3, #32
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d016      	beq.n	8005d96 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7ff fae0 	bl	8005332 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005d72:	f7fc fad5 	bl	8002320 <HAL_GetTick>
 8005d76:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005d78:	e008      	b.n	8005d8c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005d7a:	f7fc fad1 	bl	8002320 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	2b02      	cmp	r3, #2
 8005d86:	d901      	bls.n	8005d8c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e0d4      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005d8c:	f7ff fbbb 	bl	8005506 <LL_RCC_IsActiveFlag_C2HPRE>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0f1      	beq.n	8005d7a <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d016      	beq.n	8005dd0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	4618      	mov	r0, r3
 8005da8:	f7ff fad8 	bl	800535c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005dac:	f7fc fab8 	bl	8002320 <HAL_GetTick>
 8005db0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005db2:	e008      	b.n	8005dc6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005db4:	f7fc fab4 	bl	8002320 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	d901      	bls.n	8005dc6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e0b7      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005dc6:	f7ff fbb0 	bl	800552a <LL_RCC_IsActiveFlag_SHDHPRE>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0f1      	beq.n	8005db4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0304 	and.w	r3, r3, #4
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d016      	beq.n	8005e0a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff fad1 	bl	8005388 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005de6:	f7fc fa9b 	bl	8002320 <HAL_GetTick>
 8005dea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005dec:	e008      	b.n	8005e00 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005dee:	f7fc fa97 	bl	8002320 <HAL_GetTick>
 8005df2:	4602      	mov	r2, r0
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	2b02      	cmp	r3, #2
 8005dfa:	d901      	bls.n	8005e00 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e09a      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005e00:	f7ff fba5 	bl	800554e <LL_RCC_IsActiveFlag_PPRE1>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0f1      	beq.n	8005dee <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0308 	and.w	r3, r3, #8
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d017      	beq.n	8005e46 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	00db      	lsls	r3, r3, #3
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7ff fac6 	bl	80053ae <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005e22:	f7fc fa7d 	bl	8002320 <HAL_GetTick>
 8005e26:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005e2a:	f7fc fa79 	bl	8002320 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e07c      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005e3c:	f7ff fb98 	bl	8005570 <LL_RCC_IsActiveFlag_PPRE2>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0f1      	beq.n	8005e2a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d043      	beq.n	8005eda <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d106      	bne.n	8005e68 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005e5a:	f7ff f93e 	bl	80050da <LL_RCC_HSE_IsReady>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d11e      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e066      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	2b03      	cmp	r3, #3
 8005e6e:	d106      	bne.n	8005e7e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005e70:	f7ff fafa 	bl	8005468 <LL_RCC_PLL_IsReady>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d113      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e05b      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d106      	bne.n	8005e94 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005e86:	f7ff f9d8 	bl	800523a <LL_RCC_MSI_IsReady>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d108      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e050      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005e94:	f7ff f94e 	bl	8005134 <LL_RCC_HSI_IsReady>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e049      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7ff fa12 	bl	80052d0 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eac:	f7fc fa38 	bl	8002320 <HAL_GetTick>
 8005eb0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eb2:	e00a      	b.n	8005eca <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eb4:	f7fc fa34 	bl	8002320 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d901      	bls.n	8005eca <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e035      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eca:	f7ff fa14 	bl	80052f6 <LL_RCC_GetSysClkSource>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d1ec      	bne.n	8005eb4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005eda:	4b19      	ldr	r3, [pc, #100]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0307 	and.w	r3, r3, #7
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d21b      	bcs.n	8005f20 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ee8:	4b15      	ldr	r3, [pc, #84]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f023 0207 	bic.w	r2, r3, #7
 8005ef0:	4913      	ldr	r1, [pc, #76]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ef8:	f7fc fa12 	bl	8002320 <HAL_GetTick>
 8005efc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efe:	e008      	b.n	8005f12 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005f00:	f7fc fa0e 	bl	8002320 <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e011      	b.n	8005f36 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f12:	4b0b      	ldr	r3, [pc, #44]	; (8005f40 <HAL_RCC_ClockConfig+0x278>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0307 	and.w	r3, r3, #7
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d1ef      	bne.n	8005f00 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005f20:	f000 f8b4 	bl	800608c <HAL_RCC_GetHCLKFreq>
 8005f24:	4603      	mov	r3, r0
 8005f26:	4a07      	ldr	r2, [pc, #28]	; (8005f44 <HAL_RCC_ClockConfig+0x27c>)
 8005f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005f2a:	4b07      	ldr	r3, [pc, #28]	; (8005f48 <HAL_RCC_ClockConfig+0x280>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7fc f9ec 	bl	800230c <HAL_InitTick>
 8005f34:	4603      	mov	r3, r0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	58004000 	.word	0x58004000
 8005f44:	20000074 	.word	0x20000074
 8005f48:	20000078 	.word	0x20000078

08005f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f4c:	b590      	push	{r4, r7, lr}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8005f52:	2300      	movs	r3, #0
 8005f54:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8005f56:	2300      	movs	r3, #0
 8005f58:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f5a:	f7ff f9cc 	bl	80052f6 <LL_RCC_GetSysClkSource>
 8005f5e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f60:	f7ff fab5 	bl	80054ce <LL_RCC_PLL_GetMainSource>
 8005f64:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d005      	beq.n	8005f78 <HAL_RCC_GetSysClockFreq+0x2c>
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	2b0c      	cmp	r3, #12
 8005f70:	d139      	bne.n	8005fe6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d136      	bne.n	8005fe6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005f78:	f7ff f96f 	bl	800525a <LL_RCC_MSI_IsEnabledRangeSelect>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d115      	bne.n	8005fae <HAL_RCC_GetSysClockFreq+0x62>
 8005f82:	f7ff f96a 	bl	800525a <LL_RCC_MSI_IsEnabledRangeSelect>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d106      	bne.n	8005f9a <HAL_RCC_GetSysClockFreq+0x4e>
 8005f8c:	f7ff f975 	bl	800527a <LL_RCC_MSI_GetRange>
 8005f90:	4603      	mov	r3, r0
 8005f92:	0a1b      	lsrs	r3, r3, #8
 8005f94:	f003 030f 	and.w	r3, r3, #15
 8005f98:	e005      	b.n	8005fa6 <HAL_RCC_GetSysClockFreq+0x5a>
 8005f9a:	f7ff f979 	bl	8005290 <LL_RCC_MSI_GetRangeAfterStandby>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	0a1b      	lsrs	r3, r3, #8
 8005fa2:	f003 030f 	and.w	r3, r3, #15
 8005fa6:	4a36      	ldr	r2, [pc, #216]	; (8006080 <HAL_RCC_GetSysClockFreq+0x134>)
 8005fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fac:	e014      	b.n	8005fd8 <HAL_RCC_GetSysClockFreq+0x8c>
 8005fae:	f7ff f954 	bl	800525a <LL_RCC_MSI_IsEnabledRangeSelect>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d106      	bne.n	8005fc6 <HAL_RCC_GetSysClockFreq+0x7a>
 8005fb8:	f7ff f95f 	bl	800527a <LL_RCC_MSI_GetRange>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	091b      	lsrs	r3, r3, #4
 8005fc0:	f003 030f 	and.w	r3, r3, #15
 8005fc4:	e005      	b.n	8005fd2 <HAL_RCC_GetSysClockFreq+0x86>
 8005fc6:	f7ff f963 	bl	8005290 <LL_RCC_MSI_GetRangeAfterStandby>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	091b      	lsrs	r3, r3, #4
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	4a2b      	ldr	r2, [pc, #172]	; (8006080 <HAL_RCC_GetSysClockFreq+0x134>)
 8005fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fd8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d115      	bne.n	800600c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005fe4:	e012      	b.n	800600c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	2b04      	cmp	r3, #4
 8005fea:	d102      	bne.n	8005ff2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005fec:	4b25      	ldr	r3, [pc, #148]	; (8006084 <HAL_RCC_GetSysClockFreq+0x138>)
 8005fee:	617b      	str	r3, [r7, #20]
 8005ff0:	e00c      	b.n	800600c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d109      	bne.n	800600c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005ff8:	f7ff f842 	bl	8005080 <LL_RCC_HSE_IsEnabledDiv2>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d102      	bne.n	8006008 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006002:	4b20      	ldr	r3, [pc, #128]	; (8006084 <HAL_RCC_GetSysClockFreq+0x138>)
 8006004:	617b      	str	r3, [r7, #20]
 8006006:	e001      	b.n	800600c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006008:	4b1f      	ldr	r3, [pc, #124]	; (8006088 <HAL_RCC_GetSysClockFreq+0x13c>)
 800600a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800600c:	f7ff f973 	bl	80052f6 <LL_RCC_GetSysClkSource>
 8006010:	4603      	mov	r3, r0
 8006012:	2b0c      	cmp	r3, #12
 8006014:	d12f      	bne.n	8006076 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006016:	f7ff fa5a 	bl	80054ce <LL_RCC_PLL_GetMainSource>
 800601a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2b02      	cmp	r3, #2
 8006020:	d003      	beq.n	800602a <HAL_RCC_GetSysClockFreq+0xde>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b03      	cmp	r3, #3
 8006026:	d003      	beq.n	8006030 <HAL_RCC_GetSysClockFreq+0xe4>
 8006028:	e00d      	b.n	8006046 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800602a:	4b16      	ldr	r3, [pc, #88]	; (8006084 <HAL_RCC_GetSysClockFreq+0x138>)
 800602c:	60fb      	str	r3, [r7, #12]
        break;
 800602e:	e00d      	b.n	800604c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006030:	f7ff f826 	bl	8005080 <LL_RCC_HSE_IsEnabledDiv2>
 8006034:	4603      	mov	r3, r0
 8006036:	2b01      	cmp	r3, #1
 8006038:	d102      	bne.n	8006040 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800603a:	4b12      	ldr	r3, [pc, #72]	; (8006084 <HAL_RCC_GetSysClockFreq+0x138>)
 800603c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800603e:	e005      	b.n	800604c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006040:	4b11      	ldr	r3, [pc, #68]	; (8006088 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006042:	60fb      	str	r3, [r7, #12]
        break;
 8006044:	e002      	b.n	800604c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	60fb      	str	r3, [r7, #12]
        break;
 800604a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800604c:	f7ff fa1d 	bl	800548a <LL_RCC_PLL_GetN>
 8006050:	4602      	mov	r2, r0
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	fb03 f402 	mul.w	r4, r3, r2
 8006058:	f7ff fa2e 	bl	80054b8 <LL_RCC_PLL_GetDivider>
 800605c:	4603      	mov	r3, r0
 800605e:	091b      	lsrs	r3, r3, #4
 8006060:	3301      	adds	r3, #1
 8006062:	fbb4 f4f3 	udiv	r4, r4, r3
 8006066:	f7ff fa1c 	bl	80054a2 <LL_RCC_PLL_GetR>
 800606a:	4603      	mov	r3, r0
 800606c:	0f5b      	lsrs	r3, r3, #29
 800606e:	3301      	adds	r3, #1
 8006070:	fbb4 f3f3 	udiv	r3, r4, r3
 8006074:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006076:	697b      	ldr	r3, [r7, #20]
}
 8006078:	4618      	mov	r0, r3
 800607a:	371c      	adds	r7, #28
 800607c:	46bd      	mov	sp, r7
 800607e:	bd90      	pop	{r4, r7, pc}
 8006080:	08019c20 	.word	0x08019c20
 8006084:	00f42400 	.word	0x00f42400
 8006088:	01e84800 	.word	0x01e84800

0800608c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800608c:	b598      	push	{r3, r4, r7, lr}
 800608e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006090:	f7ff ff5c 	bl	8005f4c <HAL_RCC_GetSysClockFreq>
 8006094:	4604      	mov	r4, r0
 8006096:	f7ff f99d 	bl	80053d4 <LL_RCC_GetAHBPrescaler>
 800609a:	4603      	mov	r3, r0
 800609c:	091b      	lsrs	r3, r3, #4
 800609e:	f003 030f 	and.w	r3, r3, #15
 80060a2:	4a03      	ldr	r2, [pc, #12]	; (80060b0 <HAL_RCC_GetHCLKFreq+0x24>)
 80060a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060a8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	bd98      	pop	{r3, r4, r7, pc}
 80060b0:	08019bc0 	.word	0x08019bc0

080060b4 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060b4:	b598      	push	{r3, r4, r7, lr}
 80060b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80060b8:	f7ff ffe8 	bl	800608c <HAL_RCC_GetHCLKFreq>
 80060bc:	4604      	mov	r4, r0
 80060be:	f7ff f9a1 	bl	8005404 <LL_RCC_GetAPB1Prescaler>
 80060c2:	4603      	mov	r3, r0
 80060c4:	0a1b      	lsrs	r3, r3, #8
 80060c6:	4a03      	ldr	r2, [pc, #12]	; (80060d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060cc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	bd98      	pop	{r3, r4, r7, pc}
 80060d4:	08019c00 	.word	0x08019c00

080060d8 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060d8:	b598      	push	{r3, r4, r7, lr}
 80060da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80060dc:	f7ff ffd6 	bl	800608c <HAL_RCC_GetHCLKFreq>
 80060e0:	4604      	mov	r4, r0
 80060e2:	f7ff f99a 	bl	800541a <LL_RCC_GetAPB2Prescaler>
 80060e6:	4603      	mov	r3, r0
 80060e8:	0adb      	lsrs	r3, r3, #11
 80060ea:	4a03      	ldr	r2, [pc, #12]	; (80060f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80060ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060f0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	bd98      	pop	{r3, r4, r7, pc}
 80060f8:	08019c00 	.word	0x08019c00

080060fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80060fc:	b590      	push	{r4, r7, lr}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	091b      	lsrs	r3, r3, #4
 8006108:	f003 030f 	and.w	r3, r3, #15
 800610c:	4a10      	ldr	r2, [pc, #64]	; (8006150 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800610e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006112:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006114:	f7ff f969 	bl	80053ea <LL_RCC_GetAHB3Prescaler>
 8006118:	4603      	mov	r3, r0
 800611a:	091b      	lsrs	r3, r3, #4
 800611c:	f003 030f 	and.w	r3, r3, #15
 8006120:	4a0c      	ldr	r2, [pc, #48]	; (8006154 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	fbb2 f3f3 	udiv	r3, r2, r3
 800612c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	4a09      	ldr	r2, [pc, #36]	; (8006158 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006132:	fba2 2303 	umull	r2, r3, r2, r3
 8006136:	0c9c      	lsrs	r4, r3, #18
 8006138:	f7fe fefa 	bl	8004f30 <HAL_PWREx_GetVoltageRange>
 800613c:	4603      	mov	r3, r0
 800613e:	4619      	mov	r1, r3
 8006140:	4620      	mov	r0, r4
 8006142:	f000 f80b 	bl	800615c <RCC_SetFlashLatency>
 8006146:	4603      	mov	r3, r0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3714      	adds	r7, #20
 800614c:	46bd      	mov	sp, r7
 800614e:	bd90      	pop	{r4, r7, pc}
 8006150:	08019c20 	.word	0x08019c20
 8006154:	08019bc0 	.word	0x08019bc0
 8006158:	431bde83 	.word	0x431bde83

0800615c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b08e      	sub	sp, #56	; 0x38
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006166:	4a3c      	ldr	r2, [pc, #240]	; (8006258 <RCC_SetFlashLatency+0xfc>)
 8006168:	f107 0320 	add.w	r3, r7, #32
 800616c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006170:	6018      	str	r0, [r3, #0]
 8006172:	3304      	adds	r3, #4
 8006174:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006176:	4a39      	ldr	r2, [pc, #228]	; (800625c <RCC_SetFlashLatency+0x100>)
 8006178:	f107 0318 	add.w	r3, r7, #24
 800617c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006180:	6018      	str	r0, [r3, #0]
 8006182:	3304      	adds	r3, #4
 8006184:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006186:	4a36      	ldr	r2, [pc, #216]	; (8006260 <RCC_SetFlashLatency+0x104>)
 8006188:	f107 030c 	add.w	r3, r7, #12
 800618c:	ca07      	ldmia	r2, {r0, r1, r2}
 800618e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006192:	2300      	movs	r3, #0
 8006194:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800619c:	d11d      	bne.n	80061da <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800619e:	2300      	movs	r3, #0
 80061a0:	633b      	str	r3, [r7, #48]	; 0x30
 80061a2:	e016      	b.n	80061d2 <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80061a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80061ac:	4413      	add	r3, r2
 80061ae:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80061b2:	461a      	mov	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d808      	bhi.n	80061cc <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80061ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80061c2:	4413      	add	r3, r2
 80061c4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80061c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061ca:	e023      	b.n	8006214 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80061cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ce:	3301      	adds	r3, #1
 80061d0:	633b      	str	r3, [r7, #48]	; 0x30
 80061d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	d9e5      	bls.n	80061a4 <RCC_SetFlashLatency+0x48>
 80061d8:	e01c      	b.n	8006214 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80061da:	2300      	movs	r3, #0
 80061dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061de:	e016      	b.n	800620e <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80061e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80061e8:	4413      	add	r3, r2
 80061ea:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80061ee:	461a      	mov	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d808      	bhi.n	8006208 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80061f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80061fe:	4413      	add	r3, r2
 8006200:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006204:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006206:	e005      	b.n	8006214 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800620a:	3301      	adds	r3, #1
 800620c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800620e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006210:	2b02      	cmp	r3, #2
 8006212:	d9e5      	bls.n	80061e0 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006214:	4b13      	ldr	r3, [pc, #76]	; (8006264 <RCC_SetFlashLatency+0x108>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f023 0207 	bic.w	r2, r3, #7
 800621c:	4911      	ldr	r1, [pc, #68]	; (8006264 <RCC_SetFlashLatency+0x108>)
 800621e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006220:	4313      	orrs	r3, r2
 8006222:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006224:	f7fc f87c 	bl	8002320 <HAL_GetTick>
 8006228:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800622a:	e008      	b.n	800623e <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800622c:	f7fc f878 	bl	8002320 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b02      	cmp	r3, #2
 8006238:	d901      	bls.n	800623e <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e007      	b.n	800624e <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800623e:	4b09      	ldr	r3, [pc, #36]	; (8006264 <RCC_SetFlashLatency+0x108>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0307 	and.w	r3, r3, #7
 8006246:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006248:	429a      	cmp	r2, r3
 800624a:	d1ef      	bne.n	800622c <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	3738      	adds	r7, #56	; 0x38
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	080196b0 	.word	0x080196b0
 800625c:	080196b8 	.word	0x080196b8
 8006260:	080196c0 	.word	0x080196c0
 8006264:	58004000 	.word	0x58004000

08006268 <LL_RCC_LSE_IsReady>:
{
 8006268:	b480      	push	{r7}
 800626a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800626c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006274:	f003 0302 	and.w	r3, r3, #2
 8006278:	2b02      	cmp	r3, #2
 800627a:	d101      	bne.n	8006280 <LL_RCC_LSE_IsReady+0x18>
 800627c:	2301      	movs	r3, #1
 800627e:	e000      	b.n	8006282 <LL_RCC_LSE_IsReady+0x1a>
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	46bd      	mov	sp, r7
 8006286:	bc80      	pop	{r7}
 8006288:	4770      	bx	lr

0800628a <LL_RCC_SetUSARTClockSource>:
{
 800628a:	b480      	push	{r7}
 800628c:	b083      	sub	sp, #12
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006292:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006296:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	0c1b      	lsrs	r3, r3, #16
 800629e:	43db      	mvns	r3, r3
 80062a0:	401a      	ands	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062aa:	4313      	orrs	r3, r2
 80062ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bc80      	pop	{r7}
 80062b8:	4770      	bx	lr

080062ba <LL_RCC_SetI2SClockSource>:
{
 80062ba:	b480      	push	{r7}
 80062bc:	b083      	sub	sp, #12
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80062c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80062da:	bf00      	nop
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	bc80      	pop	{r7}
 80062e2:	4770      	bx	lr

080062e4 <LL_RCC_SetLPUARTClockSource>:
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80062ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80062f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4313      	orrs	r3, r2
 8006300:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006304:	bf00      	nop
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	bc80      	pop	{r7}
 800630c:	4770      	bx	lr

0800630e <LL_RCC_SetI2CClockSource>:
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006316:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800631a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	091b      	lsrs	r3, r3, #4
 8006322:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006326:	43db      	mvns	r3, r3
 8006328:	401a      	ands	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	011b      	lsls	r3, r3, #4
 800632e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006332:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006336:	4313      	orrs	r3, r2
 8006338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	bc80      	pop	{r7}
 8006344:	4770      	bx	lr

08006346 <LL_RCC_SetLPTIMClockSource>:
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800634e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006352:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	0c1b      	lsrs	r3, r3, #16
 800635a:	041b      	lsls	r3, r3, #16
 800635c:	43db      	mvns	r3, r3
 800635e:	401a      	ands	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	041b      	lsls	r3, r3, #16
 8006364:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006368:	4313      	orrs	r3, r2
 800636a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800636e:	bf00      	nop
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	bc80      	pop	{r7}
 8006376:	4770      	bx	lr

08006378 <LL_RCC_SetRNGClockSource>:
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006388:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800638c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4313      	orrs	r3, r2
 8006394:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	bc80      	pop	{r7}
 80063a0:	4770      	bx	lr

080063a2 <LL_RCC_SetADCClockSource>:
{
 80063a2:	b480      	push	{r7}
 80063a4:	b083      	sub	sp, #12
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80063aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063b2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80063b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4313      	orrs	r3, r2
 80063be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80063c2:	bf00      	nop
 80063c4:	370c      	adds	r7, #12
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bc80      	pop	{r7}
 80063ca:	4770      	bx	lr

080063cc <LL_RCC_SetRTCClockSource>:
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80063d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bc80      	pop	{r7}
 80063f4:	4770      	bx	lr

080063f6 <LL_RCC_GetRTCClockSource>:
{
 80063f6:	b480      	push	{r7}
 80063f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80063fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006402:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006406:	4618      	mov	r0, r3
 8006408:	46bd      	mov	sp, r7
 800640a:	bc80      	pop	{r7}
 800640c:	4770      	bx	lr

0800640e <LL_RCC_ForceBackupDomainReset>:
{
 800640e:	b480      	push	{r7}
 8006410:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800641a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800641e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006426:	bf00      	nop
 8006428:	46bd      	mov	sp, r7
 800642a:	bc80      	pop	{r7}
 800642c:	4770      	bx	lr

0800642e <LL_RCC_ReleaseBackupDomainReset>:
{
 800642e:	b480      	push	{r7}
 8006430:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006432:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800643a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800643e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006442:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006446:	bf00      	nop
 8006448:	46bd      	mov	sp, r7
 800644a:	bc80      	pop	{r7}
 800644c:	4770      	bx	lr
	...

08006450 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006458:	2300      	movs	r3, #0
 800645a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800645c:	2300      	movs	r3, #0
 800645e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006460:	2300      	movs	r3, #0
 8006462:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d058      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006470:	f7fe fd1c 	bl	8004eac <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006474:	f7fb ff54 	bl	8002320 <HAL_GetTick>
 8006478:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800647a:	e009      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800647c:	f7fb ff50 	bl	8002320 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b02      	cmp	r3, #2
 8006488:	d902      	bls.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	74fb      	strb	r3, [r7, #19]
        break;
 800648e:	e006      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006490:	4b7b      	ldr	r3, [pc, #492]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800649c:	d1ee      	bne.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800649e:	7cfb      	ldrb	r3, [r7, #19]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d13c      	bne.n	800651e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80064a4:	f7ff ffa7 	bl	80063f6 <LL_RCC_GetRTCClockSource>
 80064a8:	4602      	mov	r2, r0
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d00f      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80064b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064be:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064c0:	f7ff ffa5 	bl	800640e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064c4:	f7ff ffb3 	bl	800642e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80064c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d014      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064dc:	f7fb ff20 	bl	8002320 <HAL_GetTick>
 80064e0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80064e2:	e00b      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064e4:	f7fb ff1c 	bl	8002320 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d902      	bls.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	74fb      	strb	r3, [r7, #19]
            break;
 80064fa:	e004      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80064fc:	f7ff feb4 	bl	8006268 <LL_RCC_LSE_IsReady>
 8006500:	4603      	mov	r3, r0
 8006502:	2b01      	cmp	r3, #1
 8006504:	d1ee      	bne.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006506:	7cfb      	ldrb	r3, [r7, #19]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d105      	bne.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006510:	4618      	mov	r0, r3
 8006512:	f7ff ff5b 	bl	80063cc <LL_RCC_SetRTCClockSource>
 8006516:	e004      	b.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006518:	7cfb      	ldrb	r3, [r7, #19]
 800651a:	74bb      	strb	r3, [r7, #18]
 800651c:	e001      	b.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800651e:	7cfb      	ldrb	r3, [r7, #19]
 8006520:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d004      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	4618      	mov	r0, r3
 8006534:	f7ff fea9 	bl	800628a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b00      	cmp	r3, #0
 8006542:	d004      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	4618      	mov	r0, r3
 800654a:	f7ff fe9e 	bl	800628a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0320 	and.w	r3, r3, #32
 8006556:	2b00      	cmp	r3, #0
 8006558:	d004      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	4618      	mov	r0, r3
 8006560:	f7ff fec0 	bl	80062e4 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800656c:	2b00      	cmp	r3, #0
 800656e:	d004      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a1b      	ldr	r3, [r3, #32]
 8006574:	4618      	mov	r0, r3
 8006576:	f7ff fee6 	bl	8006346 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006582:	2b00      	cmp	r3, #0
 8006584:	d004      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658a:	4618      	mov	r0, r3
 800658c:	f7ff fedb 	bl	8006346 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006598:	2b00      	cmp	r3, #0
 800659a:	d004      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7ff fed0 	bl	8006346 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d004      	beq.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7ff fea9 	bl	800630e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d004      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7ff fe9e 	bl	800630e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d004      	beq.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7ff fe93 	bl	800630e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0310 	and.w	r3, r3, #16
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d011      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7ff fe5e 	bl	80062ba <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006606:	d107      	bne.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006608:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006612:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006616:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d010      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006628:	4618      	mov	r0, r3
 800662a:	f7ff fea5 	bl	8006378 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006632:	2b00      	cmp	r3, #0
 8006634:	d107      	bne.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006636:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006640:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006644:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d011      	beq.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006656:	4618      	mov	r0, r3
 8006658:	f7ff fea3 	bl	80063a2 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006660:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006664:	d107      	bne.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006666:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006674:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006676:	7cbb      	ldrb	r3, [r7, #18]
}
 8006678:	4618      	mov	r0, r3
 800667a:	3718      	adds	r7, #24
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	58000400 	.word	0x58000400

08006684 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d068      	beq.n	8006768 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d106      	bne.n	80066b0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7fb fba0 	bl	8001df0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066b8:	4b2e      	ldr	r3, [pc, #184]	; (8006774 <HAL_RTC_Init+0xf0>)
 80066ba:	22ca      	movs	r2, #202	; 0xca
 80066bc:	625a      	str	r2, [r3, #36]	; 0x24
 80066be:	4b2d      	ldr	r3, [pc, #180]	; (8006774 <HAL_RTC_Init+0xf0>)
 80066c0:	2253      	movs	r2, #83	; 0x53
 80066c2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f000 f9fb 	bl	8006ac0 <RTC_EnterInitMode>
 80066ca:	4603      	mov	r3, r0
 80066cc:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80066ce:	7bfb      	ldrb	r3, [r7, #15]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d13f      	bne.n	8006754 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80066d4:	4b27      	ldr	r3, [pc, #156]	; (8006774 <HAL_RTC_Init+0xf0>)
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	4a26      	ldr	r2, [pc, #152]	; (8006774 <HAL_RTC_Init+0xf0>)
 80066da:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80066de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066e2:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80066e4:	4b23      	ldr	r3, [pc, #140]	; (8006774 <HAL_RTC_Init+0xf0>)
 80066e6:	699a      	ldr	r2, [r3, #24]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6859      	ldr	r1, [r3, #4]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	4319      	orrs	r1, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	430b      	orrs	r3, r1
 80066f8:	491e      	ldr	r1, [pc, #120]	; (8006774 <HAL_RTC_Init+0xf0>)
 80066fa:	4313      	orrs	r3, r2
 80066fc:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	68da      	ldr	r2, [r3, #12]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	041b      	lsls	r3, r3, #16
 8006708:	491a      	ldr	r1, [pc, #104]	; (8006774 <HAL_RTC_Init+0xf0>)
 800670a:	4313      	orrs	r3, r2
 800670c:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800670e:	4b19      	ldr	r3, [pc, #100]	; (8006774 <HAL_RTC_Init+0xf0>)
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671e:	430b      	orrs	r3, r1
 8006720:	4914      	ldr	r1, [pc, #80]	; (8006774 <HAL_RTC_Init+0xf0>)
 8006722:	4313      	orrs	r3, r2
 8006724:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f9fe 	bl	8006b28 <RTC_ExitInitMode>
 800672c:	4603      	mov	r3, r0
 800672e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006730:	7bfb      	ldrb	r3, [r7, #15]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d10e      	bne.n	8006754 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8006736:	4b0f      	ldr	r3, [pc, #60]	; (8006774 <HAL_RTC_Init+0xf0>)
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a19      	ldr	r1, [r3, #32]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	4319      	orrs	r1, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	430b      	orrs	r3, r1
 800674e:	4909      	ldr	r1, [pc, #36]	; (8006774 <HAL_RTC_Init+0xf0>)
 8006750:	4313      	orrs	r3, r2
 8006752:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006754:	4b07      	ldr	r3, [pc, #28]	; (8006774 <HAL_RTC_Init+0xf0>)
 8006756:	22ff      	movs	r2, #255	; 0xff
 8006758:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800675a:	7bfb      	ldrb	r3, [r7, #15]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d103      	bne.n	8006768 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8006768:	7bfb      	ldrb	r3, [r7, #15]
}
 800676a:	4618      	mov	r0, r3
 800676c:	3710      	adds	r7, #16
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	40002800 	.word	0x40002800

08006778 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006778:	b590      	push	{r4, r7, lr}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006784:	2300      	movs	r3, #0
 8006786:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800678e:	2b01      	cmp	r3, #1
 8006790:	d101      	bne.n	8006796 <HAL_RTC_SetAlarm_IT+0x1e>
 8006792:	2302      	movs	r3, #2
 8006794:	e0e5      	b.n	8006962 <HAL_RTC_SetAlarm_IT+0x1ea>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2201      	movs	r2, #1
 800679a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2202      	movs	r2, #2
 80067a2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80067a6:	4b71      	ldr	r3, [pc, #452]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067ae:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067b6:	d05c      	beq.n	8006872 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d136      	bne.n	800682c <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80067be:	4b6b      	ldr	r3, [pc, #428]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d102      	bne.n	80067d0 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	2200      	movs	r2, #0
 80067ce:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 f9e5 	bl	8006ba4 <RTC_ByteToBcd2>
 80067da:	4603      	mov	r3, r0
 80067dc:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	785b      	ldrb	r3, [r3, #1]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 f9de 	bl	8006ba4 <RTC_ByteToBcd2>
 80067e8:	4603      	mov	r3, r0
 80067ea:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80067ec:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	789b      	ldrb	r3, [r3, #2]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f000 f9d6 	bl	8006ba4 <RTC_ByteToBcd2>
 80067f8:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80067fa:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	78db      	ldrb	r3, [r3, #3]
 8006802:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006804:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800680e:	4618      	mov	r0, r3
 8006810:	f000 f9c8 	bl	8006ba4 <RTC_ByteToBcd2>
 8006814:	4603      	mov	r3, r0
 8006816:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006818:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006820:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006826:	4313      	orrs	r3, r2
 8006828:	617b      	str	r3, [r7, #20]
 800682a:	e022      	b.n	8006872 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800682c:	4b4f      	ldr	r3, [pc, #316]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006834:	2b00      	cmp	r3, #0
 8006836:	d102      	bne.n	800683e <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	2200      	movs	r2, #0
 800683c:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	785b      	ldrb	r3, [r3, #1]
 8006848:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800684a:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006850:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	78db      	ldrb	r3, [r3, #3]
 8006856:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006858:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006860:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006862:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006868:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800686e:	4313      	orrs	r3, r2
 8006870:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006872:	4b3e      	ldr	r3, [pc, #248]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006874:	22ca      	movs	r2, #202	; 0xca
 8006876:	625a      	str	r2, [r3, #36]	; 0x24
 8006878:	4b3c      	ldr	r3, [pc, #240]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800687a:	2253      	movs	r2, #83	; 0x53
 800687c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006882:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006886:	d12c      	bne.n	80068e2 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006888:	4b38      	ldr	r3, [pc, #224]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	4a37      	ldr	r2, [pc, #220]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800688e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006892:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006894:	4b35      	ldr	r3, [pc, #212]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006896:	2201      	movs	r2, #1
 8006898:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068a0:	d107      	bne.n	80068b2 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	699a      	ldr	r2, [r3, #24]
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	4930      	ldr	r1, [pc, #192]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068ac:	4313      	orrs	r3, r2
 80068ae:	644b      	str	r3, [r1, #68]	; 0x44
 80068b0:	e006      	b.n	80068c0 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80068b2:	4a2e      	ldr	r2, [pc, #184]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80068b8:	4a2c      	ldr	r2, [pc, #176]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80068c0:	4a2a      	ldr	r2, [pc, #168]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068cc:	f043 0201 	orr.w	r2, r3, #1
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80068d4:	4b25      	ldr	r3, [pc, #148]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068d6:	699b      	ldr	r3, [r3, #24]
 80068d8:	4a24      	ldr	r2, [pc, #144]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068da:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80068de:	6193      	str	r3, [r2, #24]
 80068e0:	e02b      	b.n	800693a <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80068e2:	4b22      	ldr	r3, [pc, #136]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	4a21      	ldr	r2, [pc, #132]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068e8:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80068ec:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80068ee:	4b1f      	ldr	r3, [pc, #124]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 80068f0:	2202      	movs	r2, #2
 80068f2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068fa:	d107      	bne.n	800690c <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	699a      	ldr	r2, [r3, #24]
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	4919      	ldr	r1, [pc, #100]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006906:	4313      	orrs	r3, r2
 8006908:	64cb      	str	r3, [r1, #76]	; 0x4c
 800690a:	e006      	b.n	800691a <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800690c:	4a17      	ldr	r2, [pc, #92]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8006912:	4a16      	ldr	r2, [pc, #88]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800691a:	4a14      	ldr	r2, [pc, #80]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006926:	f043 0202 	orr.w	r2, r3, #2
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800692e:	4b0f      	ldr	r3, [pc, #60]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	4a0e      	ldr	r2, [pc, #56]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006934:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8006938:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800693a:	4b0d      	ldr	r3, [pc, #52]	; (8006970 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800693c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006940:	4a0b      	ldr	r2, [pc, #44]	; (8006970 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8006942:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006946:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800694a:	4b08      	ldr	r3, [pc, #32]	; (800696c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800694c:	22ff      	movs	r2, #255	; 0xff
 800694e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	bd90      	pop	{r4, r7, pc}
 800696a:	bf00      	nop
 800696c:	40002800 	.word	0x40002800
 8006970:	58000800 	.word	0x58000800

08006974 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006984:	2b01      	cmp	r3, #1
 8006986:	d101      	bne.n	800698c <HAL_RTC_DeactivateAlarm+0x18>
 8006988:	2302      	movs	r3, #2
 800698a:	e042      	b.n	8006a12 <HAL_RTC_DeactivateAlarm+0x9e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800699c:	4b1f      	ldr	r3, [pc, #124]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 800699e:	22ca      	movs	r2, #202	; 0xca
 80069a0:	625a      	str	r2, [r3, #36]	; 0x24
 80069a2:	4b1e      	ldr	r3, [pc, #120]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069a4:	2253      	movs	r2, #83	; 0x53
 80069a6:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069ae:	d112      	bne.n	80069d6 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80069b0:	4b1a      	ldr	r3, [pc, #104]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b4:	4a19      	ldr	r2, [pc, #100]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069ba:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80069bc:	4b17      	ldr	r3, [pc, #92]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	4a16      	ldr	r2, [pc, #88]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80069c6:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069cc:	f023 0201 	bic.w	r2, r3, #1
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	631a      	str	r2, [r3, #48]	; 0x30
 80069d4:	e011      	b.n	80069fa <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80069d6:	4b11      	ldr	r3, [pc, #68]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069da:	4a10      	ldr	r2, [pc, #64]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069e0:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80069e2:	4b0e      	ldr	r3, [pc, #56]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	4a0d      	ldr	r2, [pc, #52]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069e8:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80069ec:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f2:	f023 0202 	bic.w	r2, r3, #2
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069fa:	4b08      	ldr	r3, [pc, #32]	; (8006a1c <HAL_RTC_DeactivateAlarm+0xa8>)
 80069fc:	22ff      	movs	r2, #255	; 0xff
 80069fe:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bc80      	pop	{r7}
 8006a1a:	4770      	bx	lr
 8006a1c:	40002800 	.word	0x40002800

08006a20 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006a28:	4b11      	ldr	r3, [pc, #68]	; (8006a70 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006a2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a30:	4013      	ands	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d005      	beq.n	8006a4a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006a3e:	4b0c      	ldr	r3, [pc, #48]	; (8006a70 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006a40:	2201      	movs	r2, #1
 8006a42:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7fb fe25 	bl	8002694 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f003 0302 	and.w	r3, r3, #2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d005      	beq.n	8006a60 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006a54:	4b06      	ldr	r3, [pc, #24]	; (8006a70 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006a56:	2202      	movs	r2, #2
 8006a58:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f94a 	bl	8006cf4 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006a68:	bf00      	nop
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	40002800 	.word	0x40002800

08006a74 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 8006a7c:	4b0f      	ldr	r3, [pc, #60]	; (8006abc <HAL_RTC_WaitForSynchro+0x48>)
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	4a0e      	ldr	r2, [pc, #56]	; (8006abc <HAL_RTC_WaitForSynchro+0x48>)
 8006a82:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 8006a86:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8006a88:	f7fb fc4a 	bl	8002320 <HAL_GetTick>
 8006a8c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006a8e:	e009      	b.n	8006aa4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006a90:	f7fb fc46 	bl	8002320 <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a9e:	d901      	bls.n	8006aa4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006aa0:	2303      	movs	r3, #3
 8006aa2:	e006      	b.n	8006ab2 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006aa4:	4b05      	ldr	r3, [pc, #20]	; (8006abc <HAL_RTC_WaitForSynchro+0x48>)
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	f003 0320 	and.w	r3, r3, #32
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d0ef      	beq.n	8006a90 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	40002800 	.word	0x40002800

08006ac0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8006acc:	4b15      	ldr	r3, [pc, #84]	; (8006b24 <RTC_EnterInitMode+0x64>)
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d120      	bne.n	8006b1a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006ad8:	4b12      	ldr	r3, [pc, #72]	; (8006b24 <RTC_EnterInitMode+0x64>)
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	4a11      	ldr	r2, [pc, #68]	; (8006b24 <RTC_EnterInitMode+0x64>)
 8006ade:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ae2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8006ae4:	f7fb fc1c 	bl	8002320 <HAL_GetTick>
 8006ae8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006aea:	e00d      	b.n	8006b08 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006aec:	f7fb fc18 	bl	8002320 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006afa:	d905      	bls.n	8006b08 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2203      	movs	r2, #3
 8006b04:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006b08:	4b06      	ldr	r3, [pc, #24]	; (8006b24 <RTC_EnterInitMode+0x64>)
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d102      	bne.n	8006b1a <RTC_EnterInitMode+0x5a>
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
 8006b16:	2b03      	cmp	r3, #3
 8006b18:	d1e8      	bne.n	8006aec <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3710      	adds	r7, #16
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40002800 	.word	0x40002800

08006b28 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006b34:	4b1a      	ldr	r3, [pc, #104]	; (8006ba0 <RTC_ExitInitMode+0x78>)
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	4a19      	ldr	r2, [pc, #100]	; (8006ba0 <RTC_ExitInitMode+0x78>)
 8006b3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b3e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006b40:	4b17      	ldr	r3, [pc, #92]	; (8006ba0 <RTC_ExitInitMode+0x78>)
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	f003 0320 	and.w	r3, r3, #32
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10c      	bne.n	8006b66 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f7ff ff91 	bl	8006a74 <HAL_RTC_WaitForSynchro>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d01e      	beq.n	8006b96 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2203      	movs	r2, #3
 8006b5c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	73fb      	strb	r3, [r7, #15]
 8006b64:	e017      	b.n	8006b96 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006b66:	4b0e      	ldr	r3, [pc, #56]	; (8006ba0 <RTC_ExitInitMode+0x78>)
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	4a0d      	ldr	r2, [pc, #52]	; (8006ba0 <RTC_ExitInitMode+0x78>)
 8006b6c:	f023 0320 	bic.w	r3, r3, #32
 8006b70:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff ff7e 	bl	8006a74 <HAL_RTC_WaitForSynchro>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d005      	beq.n	8006b8a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2203      	movs	r2, #3
 8006b82:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006b8a:	4b05      	ldr	r3, [pc, #20]	; (8006ba0 <RTC_ExitInitMode+0x78>)
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	4a04      	ldr	r2, [pc, #16]	; (8006ba0 <RTC_ExitInitMode+0x78>)
 8006b90:	f043 0320 	orr.w	r3, r3, #32
 8006b94:	6193      	str	r3, [r2, #24]
  }

  return status;
 8006b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3710      	adds	r7, #16
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	40002800 	.word	0x40002800

08006ba4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	4603      	mov	r3, r0
 8006bac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8006bb2:	79fb      	ldrb	r3, [r7, #7]
 8006bb4:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8006bb6:	e005      	b.n	8006bc4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8006bbe:	7afb      	ldrb	r3, [r7, #11]
 8006bc0:	3b0a      	subs	r3, #10
 8006bc2:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8006bc4:	7afb      	ldrb	r3, [r7, #11]
 8006bc6:	2b09      	cmp	r3, #9
 8006bc8:	d8f6      	bhi.n	8006bb8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	011b      	lsls	r3, r3, #4
 8006bd0:	b2da      	uxtb	r2, r3
 8006bd2:	7afb      	ldrb	r3, [r7, #11]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	b2db      	uxtb	r3, r3
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3714      	adds	r7, #20
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bc80      	pop	{r7}
 8006be0:	4770      	bx	lr
	...

08006be4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d101      	bne.n	8006bfa <HAL_RTCEx_EnableBypassShadow+0x16>
 8006bf6:	2302      	movs	r3, #2
 8006bf8:	e01f      	b.n	8006c3a <HAL_RTCEx_EnableBypassShadow+0x56>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2202      	movs	r2, #2
 8006c06:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c0a:	4b0e      	ldr	r3, [pc, #56]	; (8006c44 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006c0c:	22ca      	movs	r2, #202	; 0xca
 8006c0e:	625a      	str	r2, [r3, #36]	; 0x24
 8006c10:	4b0c      	ldr	r3, [pc, #48]	; (8006c44 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006c12:	2253      	movs	r2, #83	; 0x53
 8006c14:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006c16:	4b0b      	ldr	r3, [pc, #44]	; (8006c44 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	4a0a      	ldr	r2, [pc, #40]	; (8006c44 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006c1c:	f043 0320 	orr.w	r3, r3, #32
 8006c20:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c22:	4b08      	ldr	r3, [pc, #32]	; (8006c44 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006c24:	22ff      	movs	r2, #255	; 0xff
 8006c26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bc80      	pop	{r7}
 8006c42:	4770      	bx	lr
 8006c44:	40002800 	.word	0x40002800

08006c48 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d101      	bne.n	8006c5e <HAL_RTCEx_SetSSRU_IT+0x16>
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	e027      	b.n	8006cae <HAL_RTCEx_SetSSRU_IT+0x66>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2202      	movs	r2, #2
 8006c6a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c6e:	4b12      	ldr	r3, [pc, #72]	; (8006cb8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006c70:	22ca      	movs	r2, #202	; 0xca
 8006c72:	625a      	str	r2, [r3, #36]	; 0x24
 8006c74:	4b10      	ldr	r3, [pc, #64]	; (8006cb8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006c76:	2253      	movs	r2, #83	; 0x53
 8006c78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8006c7a:	4b0f      	ldr	r3, [pc, #60]	; (8006cb8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	4a0e      	ldr	r2, [pc, #56]	; (8006cb8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006c80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c84:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8006c86:	4b0d      	ldr	r3, [pc, #52]	; (8006cbc <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006c88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c8c:	4a0b      	ldr	r2, [pc, #44]	; (8006cbc <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006c8e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c92:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c96:	4b08      	ldr	r3, [pc, #32]	; (8006cb8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006c98:	22ff      	movs	r2, #255	; 0xff
 8006c9a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	370c      	adds	r7, #12
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bc80      	pop	{r7}
 8006cb6:	4770      	bx	lr
 8006cb8:	40002800 	.word	0x40002800
 8006cbc:	58000800 	.word	0x58000800

08006cc0 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b082      	sub	sp, #8
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8006cc8:	4b09      	ldr	r3, [pc, #36]	; (8006cf0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d005      	beq.n	8006ce0 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8006cd4:	4b06      	ldr	r3, [pc, #24]	; (8006cf0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006cd6:	2240      	movs	r2, #64	; 0x40
 8006cd8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fb fce4 	bl	80026a8 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006ce8:	bf00      	nop
 8006cea:	3708      	adds	r7, #8
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	40002800 	.word	0x40002800

08006cf4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bc80      	pop	{r7}
 8006d04:	4770      	bx	lr
	...

08006d08 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b087      	sub	sp, #28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006d14:	4b07      	ldr	r3, [pc, #28]	; (8006d34 <HAL_RTCEx_BKUPWrite+0x2c>)
 8006d16:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4413      	add	r3, r2
 8006d20:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	601a      	str	r2, [r3, #0]
}
 8006d28:	bf00      	nop
 8006d2a:	371c      	adds	r7, #28
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bc80      	pop	{r7}
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	4000b100 	.word	0x4000b100

08006d38 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b085      	sub	sp, #20
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006d42:	4b07      	ldr	r3, [pc, #28]	; (8006d60 <HAL_RTCEx_BKUPRead+0x28>)
 8006d44:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3714      	adds	r7, #20
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bc80      	pop	{r7}
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	4000b100 	.word	0x4000b100

08006d64 <LL_PWR_SetRadioBusyTrigger>:
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006d6c:	4b06      	ldr	r3, [pc, #24]	; (8006d88 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006d74:	4904      	ldr	r1, [pc, #16]	; (8006d88 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	608b      	str	r3, [r1, #8]
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bc80      	pop	{r7}
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	58000400 	.word	0x58000400

08006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006d90:	4b05      	ldr	r3, [pc, #20]	; (8006da8 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d96:	4a04      	ldr	r2, [pc, #16]	; (8006da8 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006d98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006da0:	bf00      	nop
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bc80      	pop	{r7}
 8006da6:	4770      	bx	lr
 8006da8:	58000400 	.word	0x58000400

08006dac <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8006dac:	b480      	push	{r7}
 8006dae:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006db0:	4b05      	ldr	r3, [pc, #20]	; (8006dc8 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db6:	4a04      	ldr	r2, [pc, #16]	; (8006dc8 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006db8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006dbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006dc0:	bf00      	nop
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bc80      	pop	{r7}
 8006dc6:	4770      	bx	lr
 8006dc8:	58000400 	.word	0x58000400

08006dcc <LL_PWR_ClearFlag_RFBUSY>:
{
 8006dcc:	b480      	push	{r7}
 8006dce:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006dd0:	4b03      	ldr	r3, [pc, #12]	; (8006de0 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8006dd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006dd6:	619a      	str	r2, [r3, #24]
}
 8006dd8:	bf00      	nop
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bc80      	pop	{r7}
 8006dde:	4770      	bx	lr
 8006de0:	58000400 	.word	0x58000400

08006de4 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8006de4:	b480      	push	{r7}
 8006de6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006de8:	4b06      	ldr	r3, [pc, #24]	; (8006e04 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	f003 0302 	and.w	r3, r3, #2
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	d101      	bne.n	8006df8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8006df4:	2301      	movs	r3, #1
 8006df6:	e000      	b.n	8006dfa <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bc80      	pop	{r7}
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	58000400 	.word	0x58000400

08006e08 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8006e08:	b480      	push	{r7}
 8006e0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006e0c:	4b06      	ldr	r3, [pc, #24]	; (8006e28 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8006e0e:	695b      	ldr	r3, [r3, #20]
 8006e10:	f003 0304 	and.w	r3, r3, #4
 8006e14:	2b04      	cmp	r3, #4
 8006e16:	d101      	bne.n	8006e1c <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e000      	b.n	8006e1e <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bc80      	pop	{r7}
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	58000400 	.word	0x58000400

08006e2c <LL_RCC_RF_DisableReset>:
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006e40:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006e44:	bf00      	nop
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bc80      	pop	{r7}
 8006e4a:	4770      	bx	lr

08006e4c <LL_RCC_IsRFUnderReset>:
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006e50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e60:	d101      	bne.n	8006e66 <LL_RCC_IsRFUnderReset+0x1a>
 8006e62:	2301      	movs	r3, #1
 8006e64:	e000      	b.n	8006e68 <LL_RCC_IsRFUnderReset+0x1c>
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bc80      	pop	{r7}
 8006e6e:	4770      	bx	lr

08006e70 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006e78:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <LL_EXTI_EnableIT_32_63+0x24>)
 8006e7a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006e7e:	4905      	ldr	r1, [pc, #20]	; (8006e94 <LL_EXTI_EnableIT_32_63+0x24>)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bc80      	pop	{r7}
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	58000800 	.word	0x58000800

08006e98 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d103      	bne.n	8006eae <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	73fb      	strb	r3, [r7, #15]
    return status;
 8006eaa:	7bfb      	ldrb	r3, [r7, #15]
 8006eac:	e04b      	b.n	8006f46 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	799b      	ldrb	r3, [r3, #6]
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d105      	bne.n	8006ec8 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f7fb f8a6 	bl	8002014 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2202      	movs	r2, #2
 8006ecc:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8006ece:	f7ff ffad 	bl	8006e2c <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006ed2:	4b1f      	ldr	r3, [pc, #124]	; (8006f50 <HAL_SUBGHZ_Init+0xb8>)
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	00db      	lsls	r3, r3, #3
 8006eda:	1a9b      	subs	r3, r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	0cdb      	lsrs	r3, r3, #19
 8006ee0:	2264      	movs	r2, #100	; 0x64
 8006ee2:	fb02 f303 	mul.w	r3, r2, r3
 8006ee6:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d105      	bne.n	8006efa <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	609a      	str	r2, [r3, #8]
      break;
 8006ef8:	e007      	b.n	8006f0a <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	3b01      	subs	r3, #1
 8006efe:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8006f00:	f7ff ffa4 	bl	8006e4c <LL_RCC_IsRFUnderReset>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1ee      	bne.n	8006ee8 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8006f0a:	f7ff ff3f 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8006f0e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006f12:	f7ff ffad 	bl	8006e70 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8006f16:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006f1a:	f7ff ff23 	bl	8006d64 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8006f1e:	f7ff ff55 	bl	8006dcc <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8006f22:	7bfb      	ldrb	r3, [r7, #15]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10a      	bne.n	8006f3e <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f000 faad 	bl	800748c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2201      	movs	r2, #1
 8006f36:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	719a      	strb	r2, [r3, #6]

  return status;
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3710      	adds	r7, #16
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	20000074 	.word	0x20000074

08006f54 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	607a      	str	r2, [r7, #4]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	460b      	mov	r3, r1
 8006f62:	817b      	strh	r3, [r7, #10]
 8006f64:	4613      	mov	r3, r2
 8006f66:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	799b      	ldrb	r3, [r3, #6]
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d14a      	bne.n	8007008 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	795b      	ldrb	r3, [r3, #5]
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d101      	bne.n	8006f7e <HAL_SUBGHZ_WriteRegisters+0x2a>
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	e045      	b.n	800700a <HAL_SUBGHZ_WriteRegisters+0xb6>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2201      	movs	r2, #1
 8006f82:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2202      	movs	r2, #2
 8006f88:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f000 fb4c 	bl	8007628 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006f90:	f7ff ff0c 	bl	8006dac <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006f94:	210d      	movs	r1, #13
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 fa98 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006f9c:	897b      	ldrh	r3, [r7, #10]
 8006f9e:	0a1b      	lsrs	r3, r3, #8
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f000 fa90 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006fac:	897b      	ldrh	r3, [r7, #10]
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f000 fa8a 	bl	80074cc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006fb8:	2300      	movs	r3, #0
 8006fba:	82bb      	strh	r3, [r7, #20]
 8006fbc:	e00a      	b.n	8006fd4 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006fbe:	8abb      	ldrh	r3, [r7, #20]
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 fa7f 	bl	80074cc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006fce:	8abb      	ldrh	r3, [r7, #20]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	82bb      	strh	r3, [r7, #20]
 8006fd4:	8aba      	ldrh	r2, [r7, #20]
 8006fd6:	893b      	ldrh	r3, [r7, #8]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d3f0      	bcc.n	8006fbe <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006fdc:	f7ff fed6 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006fe0:	68f8      	ldr	r0, [r7, #12]
 8006fe2:	f000 fb39 	bl	8007658 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	75fb      	strb	r3, [r7, #23]
 8006ff2:	e001      	b.n	8006ff8 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	715a      	strb	r2, [r3, #5]

    return status;
 8007004:	7dfb      	ldrb	r3, [r7, #23]
 8007006:	e000      	b.n	800700a <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007008:	2302      	movs	r3, #2
  }
}
 800700a:	4618      	mov	r0, r3
 800700c:	3718      	adds	r7, #24
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}

08007012 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007012:	b580      	push	{r7, lr}
 8007014:	b088      	sub	sp, #32
 8007016:	af00      	add	r7, sp, #0
 8007018:	60f8      	str	r0, [r7, #12]
 800701a:	607a      	str	r2, [r7, #4]
 800701c:	461a      	mov	r2, r3
 800701e:	460b      	mov	r3, r1
 8007020:	817b      	strh	r3, [r7, #10]
 8007022:	4613      	mov	r3, r2
 8007024:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	799b      	ldrb	r3, [r3, #6]
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b01      	cmp	r3, #1
 8007032:	d14a      	bne.n	80070ca <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	795b      	ldrb	r3, [r3, #5]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d101      	bne.n	8007040 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800703c:	2302      	movs	r3, #2
 800703e:	e045      	b.n	80070cc <HAL_SUBGHZ_ReadRegisters+0xba>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2201      	movs	r2, #1
 8007044:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 faee 	bl	8007628 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800704c:	f7ff feae 	bl	8006dac <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007050:	211d      	movs	r1, #29
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	f000 fa3a 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007058:	897b      	ldrh	r3, [r7, #10]
 800705a:	0a1b      	lsrs	r3, r3, #8
 800705c:	b29b      	uxth	r3, r3
 800705e:	b2db      	uxtb	r3, r3
 8007060:	4619      	mov	r1, r3
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fa32 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007068:	897b      	ldrh	r3, [r7, #10]
 800706a:	b2db      	uxtb	r3, r3
 800706c:	4619      	mov	r1, r3
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	f000 fa2c 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007074:	2100      	movs	r1, #0
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	f000 fa28 	bl	80074cc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800707c:	2300      	movs	r3, #0
 800707e:	82fb      	strh	r3, [r7, #22]
 8007080:	e009      	b.n	8007096 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007082:	69b9      	ldr	r1, [r7, #24]
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f000 fa77 	bl	8007578 <SUBGHZSPI_Receive>
      pData++;
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	3301      	adds	r3, #1
 800708e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007090:	8afb      	ldrh	r3, [r7, #22]
 8007092:	3301      	adds	r3, #1
 8007094:	82fb      	strh	r3, [r7, #22]
 8007096:	8afa      	ldrh	r2, [r7, #22]
 8007098:	893b      	ldrh	r3, [r7, #8]
 800709a:	429a      	cmp	r2, r3
 800709c:	d3f1      	bcc.n	8007082 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800709e:	f7ff fe75 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 fad8 	bl	8007658 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d002      	beq.n	80070b6 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	77fb      	strb	r3, [r7, #31]
 80070b4:	e001      	b.n	80070ba <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 80070b6:	2300      	movs	r3, #0
 80070b8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2201      	movs	r2, #1
 80070be:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2200      	movs	r2, #0
 80070c4:	715a      	strb	r2, [r3, #5]

    return status;
 80070c6:	7ffb      	ldrb	r3, [r7, #31]
 80070c8:	e000      	b.n	80070cc <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 80070ca:	2302      	movs	r3, #2
  }
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3720      	adds	r7, #32
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b086      	sub	sp, #24
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	607a      	str	r2, [r7, #4]
 80070de:	461a      	mov	r2, r3
 80070e0:	460b      	mov	r3, r1
 80070e2:	72fb      	strb	r3, [r7, #11]
 80070e4:	4613      	mov	r3, r2
 80070e6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	799b      	ldrb	r3, [r3, #6]
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d14a      	bne.n	8007188 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	795b      	ldrb	r3, [r3, #5]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d101      	bne.n	80070fe <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80070fa:	2302      	movs	r3, #2
 80070fc:	e045      	b.n	800718a <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2201      	movs	r2, #1
 8007102:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f000 fa8f 	bl	8007628 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800710a:	7afb      	ldrb	r3, [r7, #11]
 800710c:	2b84      	cmp	r3, #132	; 0x84
 800710e:	d002      	beq.n	8007116 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007110:	7afb      	ldrb	r3, [r7, #11]
 8007112:	2b94      	cmp	r3, #148	; 0x94
 8007114:	d103      	bne.n	800711e <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2201      	movs	r2, #1
 800711a:	711a      	strb	r2, [r3, #4]
 800711c:	e002      	b.n	8007124 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007124:	f7ff fe42 	bl	8006dac <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007128:	7afb      	ldrb	r3, [r7, #11]
 800712a:	4619      	mov	r1, r3
 800712c:	68f8      	ldr	r0, [r7, #12]
 800712e:	f000 f9cd 	bl	80074cc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007132:	2300      	movs	r3, #0
 8007134:	82bb      	strh	r3, [r7, #20]
 8007136:	e00a      	b.n	800714e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007138:	8abb      	ldrh	r3, [r7, #20]
 800713a:	687a      	ldr	r2, [r7, #4]
 800713c:	4413      	add	r3, r2
 800713e:	781b      	ldrb	r3, [r3, #0]
 8007140:	4619      	mov	r1, r3
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f000 f9c2 	bl	80074cc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007148:	8abb      	ldrh	r3, [r7, #20]
 800714a:	3301      	adds	r3, #1
 800714c:	82bb      	strh	r3, [r7, #20]
 800714e:	8aba      	ldrh	r2, [r7, #20]
 8007150:	893b      	ldrh	r3, [r7, #8]
 8007152:	429a      	cmp	r2, r3
 8007154:	d3f0      	bcc.n	8007138 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007156:	f7ff fe19 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800715a:	7afb      	ldrb	r3, [r7, #11]
 800715c:	2b84      	cmp	r3, #132	; 0x84
 800715e:	d002      	beq.n	8007166 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007160:	68f8      	ldr	r0, [r7, #12]
 8007162:	f000 fa79 	bl	8007658 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	75fb      	strb	r3, [r7, #23]
 8007172:	e001      	b.n	8007178 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007174:	2300      	movs	r3, #0
 8007176:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2201      	movs	r2, #1
 800717c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2200      	movs	r2, #0
 8007182:	715a      	strb	r2, [r3, #5]

    return status;
 8007184:	7dfb      	ldrb	r3, [r7, #23]
 8007186:	e000      	b.n	800718a <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007188:	2302      	movs	r3, #2
  }
}
 800718a:	4618      	mov	r0, r3
 800718c:	3718      	adds	r7, #24
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007192:	b580      	push	{r7, lr}
 8007194:	b088      	sub	sp, #32
 8007196:	af00      	add	r7, sp, #0
 8007198:	60f8      	str	r0, [r7, #12]
 800719a:	607a      	str	r2, [r7, #4]
 800719c:	461a      	mov	r2, r3
 800719e:	460b      	mov	r3, r1
 80071a0:	72fb      	strb	r3, [r7, #11]
 80071a2:	4613      	mov	r3, r2
 80071a4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	799b      	ldrb	r3, [r3, #6]
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d13d      	bne.n	8007230 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	795b      	ldrb	r3, [r3, #5]
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d101      	bne.n	80071c0 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 80071bc:	2302      	movs	r3, #2
 80071be:	e038      	b.n	8007232 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2201      	movs	r2, #1
 80071c4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80071c6:	68f8      	ldr	r0, [r7, #12]
 80071c8:	f000 fa2e 	bl	8007628 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80071cc:	f7ff fdee 	bl	8006dac <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80071d0:	7afb      	ldrb	r3, [r7, #11]
 80071d2:	4619      	mov	r1, r3
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	f000 f979 	bl	80074cc <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80071da:	2100      	movs	r1, #0
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f000 f975 	bl	80074cc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80071e2:	2300      	movs	r3, #0
 80071e4:	82fb      	strh	r3, [r7, #22]
 80071e6:	e009      	b.n	80071fc <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80071e8:	69b9      	ldr	r1, [r7, #24]
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f000 f9c4 	bl	8007578 <SUBGHZSPI_Receive>
      pData++;
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	3301      	adds	r3, #1
 80071f4:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80071f6:	8afb      	ldrh	r3, [r7, #22]
 80071f8:	3301      	adds	r3, #1
 80071fa:	82fb      	strh	r3, [r7, #22]
 80071fc:	8afa      	ldrh	r2, [r7, #22]
 80071fe:	893b      	ldrh	r3, [r7, #8]
 8007200:	429a      	cmp	r2, r3
 8007202:	d3f1      	bcc.n	80071e8 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007204:	f7ff fdc2 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f000 fa25 	bl	8007658 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d002      	beq.n	800721c <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	77fb      	strb	r3, [r7, #31]
 800721a:	e001      	b.n	8007220 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800721c:	2300      	movs	r3, #0
 800721e:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2201      	movs	r2, #1
 8007224:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	715a      	strb	r2, [r3, #5]

    return status;
 800722c:	7ffb      	ldrb	r3, [r7, #31]
 800722e:	e000      	b.n	8007232 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007230:	2302      	movs	r3, #2
  }
}
 8007232:	4618      	mov	r0, r3
 8007234:	3720      	adds	r7, #32
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}

0800723a <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800723a:	b580      	push	{r7, lr}
 800723c:	b086      	sub	sp, #24
 800723e:	af00      	add	r7, sp, #0
 8007240:	60f8      	str	r0, [r7, #12]
 8007242:	607a      	str	r2, [r7, #4]
 8007244:	461a      	mov	r2, r3
 8007246:	460b      	mov	r3, r1
 8007248:	72fb      	strb	r3, [r7, #11]
 800724a:	4613      	mov	r3, r2
 800724c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	799b      	ldrb	r3, [r3, #6]
 8007252:	b2db      	uxtb	r3, r3
 8007254:	2b01      	cmp	r3, #1
 8007256:	d13e      	bne.n	80072d6 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	795b      	ldrb	r3, [r3, #5]
 800725c:	2b01      	cmp	r3, #1
 800725e:	d101      	bne.n	8007264 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007260:	2302      	movs	r3, #2
 8007262:	e039      	b.n	80072d8 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2201      	movs	r2, #1
 8007268:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 f9dc 	bl	8007628 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007270:	f7ff fd9c 	bl	8006dac <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007274:	210e      	movs	r1, #14
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f000 f928 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800727c:	7afb      	ldrb	r3, [r7, #11]
 800727e:	4619      	mov	r1, r3
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f000 f923 	bl	80074cc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007286:	2300      	movs	r3, #0
 8007288:	82bb      	strh	r3, [r7, #20]
 800728a:	e00a      	b.n	80072a2 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800728c:	8abb      	ldrh	r3, [r7, #20]
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	4413      	add	r3, r2
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	4619      	mov	r1, r3
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 f918 	bl	80074cc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800729c:	8abb      	ldrh	r3, [r7, #20]
 800729e:	3301      	adds	r3, #1
 80072a0:	82bb      	strh	r3, [r7, #20]
 80072a2:	8aba      	ldrh	r2, [r7, #20]
 80072a4:	893b      	ldrh	r3, [r7, #8]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d3f0      	bcc.n	800728c <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80072aa:	f7ff fd6f 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f000 f9d2 	bl	8007658 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d002      	beq.n	80072c2 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	75fb      	strb	r3, [r7, #23]
 80072c0:	e001      	b.n	80072c6 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 80072c2:	2300      	movs	r3, #0
 80072c4:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2201      	movs	r2, #1
 80072ca:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	715a      	strb	r2, [r3, #5]

    return status;
 80072d2:	7dfb      	ldrb	r3, [r7, #23]
 80072d4:	e000      	b.n	80072d8 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80072d6:	2302      	movs	r3, #2
  }
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3718      	adds	r7, #24
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b088      	sub	sp, #32
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	607a      	str	r2, [r7, #4]
 80072ea:	461a      	mov	r2, r3
 80072ec:	460b      	mov	r3, r1
 80072ee:	72fb      	strb	r3, [r7, #11]
 80072f0:	4613      	mov	r3, r2
 80072f2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	799b      	ldrb	r3, [r3, #6]
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d141      	bne.n	8007386 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	795b      	ldrb	r3, [r3, #5]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d101      	bne.n	800730e <HAL_SUBGHZ_ReadBuffer+0x2e>
 800730a:	2302      	movs	r3, #2
 800730c:	e03c      	b.n	8007388 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2201      	movs	r2, #1
 8007312:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007314:	68f8      	ldr	r0, [r7, #12]
 8007316:	f000 f987 	bl	8007628 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800731a:	f7ff fd47 	bl	8006dac <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800731e:	211e      	movs	r1, #30
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f000 f8d3 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007326:	7afb      	ldrb	r3, [r7, #11]
 8007328:	4619      	mov	r1, r3
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f000 f8ce 	bl	80074cc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007330:	2100      	movs	r1, #0
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 f8ca 	bl	80074cc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007338:	2300      	movs	r3, #0
 800733a:	82fb      	strh	r3, [r7, #22]
 800733c:	e009      	b.n	8007352 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800733e:	69b9      	ldr	r1, [r7, #24]
 8007340:	68f8      	ldr	r0, [r7, #12]
 8007342:	f000 f919 	bl	8007578 <SUBGHZSPI_Receive>
      pData++;
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	3301      	adds	r3, #1
 800734a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800734c:	8afb      	ldrh	r3, [r7, #22]
 800734e:	3301      	adds	r3, #1
 8007350:	82fb      	strh	r3, [r7, #22]
 8007352:	8afa      	ldrh	r2, [r7, #22]
 8007354:	893b      	ldrh	r3, [r7, #8]
 8007356:	429a      	cmp	r2, r3
 8007358:	d3f1      	bcc.n	800733e <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800735a:	f7ff fd17 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 f97a 	bl	8007658 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d002      	beq.n	8007372 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	77fb      	strb	r3, [r7, #31]
 8007370:	e001      	b.n	8007376 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007372:	2300      	movs	r3, #0
 8007374:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2201      	movs	r2, #1
 800737a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	715a      	strb	r2, [r3, #5]

    return status;
 8007382:	7ffb      	ldrb	r3, [r7, #31]
 8007384:	e000      	b.n	8007388 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007386:	2302      	movs	r3, #2
  }
}
 8007388:	4618      	mov	r0, r3
 800738a:	3720      	adds	r7, #32
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8007398:	2300      	movs	r3, #0
 800739a:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800739c:	f107 020c 	add.w	r2, r7, #12
 80073a0:	2302      	movs	r3, #2
 80073a2:	2112      	movs	r1, #18
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f7ff fef4 	bl	8007192 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 80073aa:	7b3b      	ldrb	r3, [r7, #12]
 80073ac:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 80073ae:	89fb      	ldrh	r3, [r7, #14]
 80073b0:	021b      	lsls	r3, r3, #8
 80073b2:	b21a      	sxth	r2, r3
 80073b4:	7b7b      	ldrb	r3, [r7, #13]
 80073b6:	b21b      	sxth	r3, r3
 80073b8:	4313      	orrs	r3, r2
 80073ba:	b21b      	sxth	r3, r3
 80073bc:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 80073be:	89fb      	ldrh	r3, [r7, #14]
 80073c0:	f003 0301 	and.w	r3, r3, #1
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d002      	beq.n	80073ce <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f010 fba7 	bl	8017b1c <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 80073ce:	89fb      	ldrh	r3, [r7, #14]
 80073d0:	085b      	lsrs	r3, r3, #1
 80073d2:	f003 0301 	and.w	r3, r3, #1
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f010 fbac 	bl	8017b38 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80073e0:	89fb      	ldrh	r3, [r7, #14]
 80073e2:	089b      	lsrs	r3, r3, #2
 80073e4:	f003 0301 	and.w	r3, r3, #1
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d002      	beq.n	80073f2 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f010 fbfb 	bl	8017be8 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80073f2:	89fb      	ldrh	r3, [r7, #14]
 80073f4:	08db      	lsrs	r3, r3, #3
 80073f6:	f003 0301 	and.w	r3, r3, #1
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d002      	beq.n	8007404 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f010 fc00 	bl	8017c04 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007404:	89fb      	ldrh	r3, [r7, #14]
 8007406:	091b      	lsrs	r3, r3, #4
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	2b00      	cmp	r3, #0
 800740e:	d002      	beq.n	8007416 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f010 fc05 	bl	8017c20 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007416:	89fb      	ldrh	r3, [r7, #14]
 8007418:	095b      	lsrs	r3, r3, #5
 800741a:	f003 0301 	and.w	r3, r3, #1
 800741e:	2b00      	cmp	r3, #0
 8007420:	d002      	beq.n	8007428 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f010 fbd2 	bl	8017bcc <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007428:	89fb      	ldrh	r3, [r7, #14]
 800742a:	099b      	lsrs	r3, r3, #6
 800742c:	f003 0301 	and.w	r3, r3, #1
 8007430:	2b00      	cmp	r3, #0
 8007432:	d002      	beq.n	800743a <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f010 fb8d 	bl	8017b54 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800743a:	89fb      	ldrh	r3, [r7, #14]
 800743c:	09db      	lsrs	r3, r3, #7
 800743e:	f003 0301 	and.w	r3, r3, #1
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00e      	beq.n	8007464 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007446:	89fb      	ldrh	r3, [r7, #14]
 8007448:	0a1b      	lsrs	r3, r3, #8
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d004      	beq.n	800745c <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007452:	2101      	movs	r1, #1
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f010 fb8b 	bl	8017b70 <HAL_SUBGHZ_CADStatusCallback>
 800745a:	e003      	b.n	8007464 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800745c:	2100      	movs	r1, #0
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f010 fb86 	bl	8017b70 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007464:	89fb      	ldrh	r3, [r7, #14]
 8007466:	0a5b      	lsrs	r3, r3, #9
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f010 fb9b 	bl	8017bac <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007476:	f107 020c 	add.w	r2, r7, #12
 800747a:	2302      	movs	r3, #2
 800747c:	2102      	movs	r1, #2
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7ff fe28 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8007484:	bf00      	nop
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007494:	4b0c      	ldr	r3, [pc, #48]	; (80074c8 <SUBGHZSPI_Init+0x3c>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a0b      	ldr	r2, [pc, #44]	; (80074c8 <SUBGHZSPI_Init+0x3c>)
 800749a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800749e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80074a0:	4a09      	ldr	r2, [pc, #36]	; (80074c8 <SUBGHZSPI_Init+0x3c>)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 80074a8:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80074aa:	4b07      	ldr	r3, [pc, #28]	; (80074c8 <SUBGHZSPI_Init+0x3c>)
 80074ac:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 80074b0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80074b2:	4b05      	ldr	r3, [pc, #20]	; (80074c8 <SUBGHZSPI_Init+0x3c>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a04      	ldr	r2, [pc, #16]	; (80074c8 <SUBGHZSPI_Init+0x3c>)
 80074b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074bc:	6013      	str	r3, [r2, #0]
}
 80074be:	bf00      	nop
 80074c0:	370c      	adds	r7, #12
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bc80      	pop	{r7}
 80074c6:	4770      	bx	lr
 80074c8:	58010000 	.word	0x58010000

080074cc <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b087      	sub	sp, #28
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	460b      	mov	r3, r1
 80074d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80074d8:	2300      	movs	r3, #0
 80074da:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80074dc:	4b23      	ldr	r3, [pc, #140]	; (800756c <SUBGHZSPI_Transmit+0xa0>)
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	4613      	mov	r3, r2
 80074e2:	00db      	lsls	r3, r3, #3
 80074e4:	1a9b      	subs	r3, r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	0cdb      	lsrs	r3, r3, #19
 80074ea:	2264      	movs	r2, #100	; 0x64
 80074ec:	fb02 f303 	mul.w	r3, r2, r3
 80074f0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d105      	bne.n	8007504 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	609a      	str	r2, [r3, #8]
      break;
 8007502:	e008      	b.n	8007516 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	3b01      	subs	r3, #1
 8007508:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800750a:	4b19      	ldr	r3, [pc, #100]	; (8007570 <SUBGHZSPI_Transmit+0xa4>)
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f003 0302 	and.w	r3, r3, #2
 8007512:	2b02      	cmp	r3, #2
 8007514:	d1ed      	bne.n	80074f2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007516:	4b17      	ldr	r3, [pc, #92]	; (8007574 <SUBGHZSPI_Transmit+0xa8>)
 8007518:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	78fa      	ldrb	r2, [r7, #3]
 800751e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007520:	4b12      	ldr	r3, [pc, #72]	; (800756c <SUBGHZSPI_Transmit+0xa0>)
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	4613      	mov	r3, r2
 8007526:	00db      	lsls	r3, r3, #3
 8007528:	1a9b      	subs	r3, r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	0cdb      	lsrs	r3, r3, #19
 800752e:	2264      	movs	r2, #100	; 0x64
 8007530:	fb02 f303 	mul.w	r3, r2, r3
 8007534:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d105      	bne.n	8007548 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	609a      	str	r2, [r3, #8]
      break;
 8007546:	e008      	b.n	800755a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	3b01      	subs	r3, #1
 800754c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800754e:	4b08      	ldr	r3, [pc, #32]	; (8007570 <SUBGHZSPI_Transmit+0xa4>)
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b01      	cmp	r3, #1
 8007558:	d1ed      	bne.n	8007536 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800755a:	4b05      	ldr	r3, [pc, #20]	; (8007570 <SUBGHZSPI_Transmit+0xa4>)
 800755c:	68db      	ldr	r3, [r3, #12]

  return status;
 800755e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007560:	4618      	mov	r0, r3
 8007562:	371c      	adds	r7, #28
 8007564:	46bd      	mov	sp, r7
 8007566:	bc80      	pop	{r7}
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	20000074 	.word	0x20000074
 8007570:	58010000 	.word	0x58010000
 8007574:	5801000c 	.word	0x5801000c

08007578 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007578:	b480      	push	{r7}
 800757a:	b087      	sub	sp, #28
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007582:	2300      	movs	r3, #0
 8007584:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007586:	4b25      	ldr	r3, [pc, #148]	; (800761c <SUBGHZSPI_Receive+0xa4>)
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	4613      	mov	r3, r2
 800758c:	00db      	lsls	r3, r3, #3
 800758e:	1a9b      	subs	r3, r3, r2
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	0cdb      	lsrs	r3, r3, #19
 8007594:	2264      	movs	r2, #100	; 0x64
 8007596:	fb02 f303 	mul.w	r3, r2, r3
 800759a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d105      	bne.n	80075ae <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2201      	movs	r2, #1
 80075aa:	609a      	str	r2, [r3, #8]
      break;
 80075ac:	e008      	b.n	80075c0 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3b01      	subs	r3, #1
 80075b2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80075b4:	4b1a      	ldr	r3, [pc, #104]	; (8007620 <SUBGHZSPI_Receive+0xa8>)
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f003 0302 	and.w	r3, r3, #2
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d1ed      	bne.n	800759c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80075c0:	4b18      	ldr	r3, [pc, #96]	; (8007624 <SUBGHZSPI_Receive+0xac>)
 80075c2:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	22ff      	movs	r2, #255	; 0xff
 80075c8:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80075ca:	4b14      	ldr	r3, [pc, #80]	; (800761c <SUBGHZSPI_Receive+0xa4>)
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	4613      	mov	r3, r2
 80075d0:	00db      	lsls	r3, r3, #3
 80075d2:	1a9b      	subs	r3, r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	0cdb      	lsrs	r3, r3, #19
 80075d8:	2264      	movs	r2, #100	; 0x64
 80075da:	fb02 f303 	mul.w	r3, r2, r3
 80075de:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d105      	bne.n	80075f2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	609a      	str	r2, [r3, #8]
      break;
 80075f0:	e008      	b.n	8007604 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	3b01      	subs	r3, #1
 80075f6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80075f8:	4b09      	ldr	r3, [pc, #36]	; (8007620 <SUBGHZSPI_Receive+0xa8>)
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b01      	cmp	r3, #1
 8007602:	d1ed      	bne.n	80075e0 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007604:	4b06      	ldr	r3, [pc, #24]	; (8007620 <SUBGHZSPI_Receive+0xa8>)
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	b2da      	uxtb	r2, r3
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	701a      	strb	r2, [r3, #0]

  return status;
 800760e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007610:	4618      	mov	r0, r3
 8007612:	371c      	adds	r7, #28
 8007614:	46bd      	mov	sp, r7
 8007616:	bc80      	pop	{r7}
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	20000074 	.word	0x20000074
 8007620:	58010000 	.word	0x58010000
 8007624:	5801000c 	.word	0x5801000c

08007628 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	791b      	ldrb	r3, [r3, #4]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d106      	bne.n	8007646 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007638:	f7ff fbb8 	bl	8006dac <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800763c:	2001      	movs	r0, #1
 800763e:	f7fa fe76 	bl	800232e <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007642:	f7ff fba3 	bl	8006d8c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 f806 	bl	8007658 <SUBGHZ_WaitOnBusy>
 800764c:	4603      	mov	r3, r0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
	...

08007658 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007660:	2300      	movs	r3, #0
 8007662:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007664:	4b12      	ldr	r3, [pc, #72]	; (80076b0 <SUBGHZ_WaitOnBusy+0x58>)
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	4613      	mov	r3, r2
 800766a:	005b      	lsls	r3, r3, #1
 800766c:	4413      	add	r3, r2
 800766e:	00db      	lsls	r3, r3, #3
 8007670:	0d1b      	lsrs	r3, r3, #20
 8007672:	2264      	movs	r2, #100	; 0x64
 8007674:	fb02 f303 	mul.w	r3, r2, r3
 8007678:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800767a:	f7ff fbc5 	bl	8006e08 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800767e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d105      	bne.n	8007692 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2202      	movs	r2, #2
 800768e:	609a      	str	r2, [r3, #8]
      break;
 8007690:	e009      	b.n	80076a6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	3b01      	subs	r3, #1
 8007696:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007698:	f7ff fba4 	bl	8006de4 <LL_PWR_IsActiveFlag_RFBUSYS>
 800769c:	4602      	mov	r2, r0
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	4013      	ands	r3, r2
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d0e9      	beq.n	800767a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80076a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3718      	adds	r7, #24
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}
 80076b0:	20000074 	.word	0x20000074

080076b4 <LL_RCC_GetUSARTClockSource>:
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80076bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	401a      	ands	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	041b      	lsls	r3, r3, #16
 80076cc:	4313      	orrs	r3, r2
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bc80      	pop	{r7}
 80076d6:	4770      	bx	lr

080076d8 <LL_RCC_GetLPUARTClockSource>:
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80076e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076e4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4013      	ands	r3, r2
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bc80      	pop	{r7}
 80076f4:	4770      	bx	lr

080076f6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b082      	sub	sp, #8
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e042      	b.n	800778e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800770e:	2b00      	cmp	r3, #0
 8007710:	d106      	bne.n	8007720 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7fb f90e 	bl	800293c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2224      	movs	r2, #36	; 0x24
 8007724:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f022 0201 	bic.w	r2, r2, #1
 8007736:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fb2d 	bl	8007d98 <UART_SetConfig>
 800773e:	4603      	mov	r3, r0
 8007740:	2b01      	cmp	r3, #1
 8007742:	d101      	bne.n	8007748 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e022      	b.n	800778e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774c:	2b00      	cmp	r3, #0
 800774e:	d002      	beq.n	8007756 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 fd71 	bl	8008238 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007764:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	689a      	ldr	r2, [r3, #8]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007774:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f042 0201 	orr.w	r2, r2, #1
 8007784:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 fdf7 	bl	800837a <UART_CheckIdleState>
 800778c:	4603      	mov	r3, r0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007796:	b580      	push	{r7, lr}
 8007798:	b084      	sub	sp, #16
 800779a:	af00      	add	r7, sp, #0
 800779c:	60f8      	str	r0, [r7, #12]
 800779e:	60b9      	str	r1, [r7, #8]
 80077a0:	4613      	mov	r3, r2
 80077a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077aa:	2b20      	cmp	r3, #32
 80077ac:	d11d      	bne.n	80077ea <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d002      	beq.n	80077ba <HAL_UART_Receive_IT+0x24>
 80077b4:	88fb      	ldrh	r3, [r7, #6]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e016      	b.n	80077ec <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d101      	bne.n	80077cc <HAL_UART_Receive_IT+0x36>
 80077c8:	2302      	movs	r3, #2
 80077ca:	e00f      	b.n	80077ec <HAL_UART_Receive_IT+0x56>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 80077da:	88fb      	ldrh	r3, [r7, #6]
 80077dc:	461a      	mov	r2, r3
 80077de:	68b9      	ldr	r1, [r7, #8]
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 fe95 	bl	8008510 <UART_Start_Receive_IT>
 80077e6:	4603      	mov	r3, r0
 80077e8:	e000      	b.n	80077ec <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 80077ea:	2302      	movs	r3, #2
  }
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3710      	adds	r7, #16
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	4613      	mov	r3, r2
 8007800:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007808:	2b20      	cmp	r3, #32
 800780a:	d168      	bne.n	80078de <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d002      	beq.n	8007818 <HAL_UART_Transmit_DMA+0x24>
 8007812:	88fb      	ldrh	r3, [r7, #6]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d101      	bne.n	800781c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e061      	b.n	80078e0 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007822:	2b01      	cmp	r3, #1
 8007824:	d101      	bne.n	800782a <HAL_UART_Transmit_DMA+0x36>
 8007826:	2302      	movs	r3, #2
 8007828:	e05a      	b.n	80078e0 <HAL_UART_Transmit_DMA+0xec>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2201      	movs	r2, #1
 800782e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	88fa      	ldrh	r2, [r7, #6]
 800783c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	88fa      	ldrh	r2, [r7, #6]
 8007844:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2221      	movs	r2, #33	; 0x21
 8007854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800785c:	2b00      	cmp	r3, #0
 800785e:	d02c      	beq.n	80078ba <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007864:	4a20      	ldr	r2, [pc, #128]	; (80078e8 <HAL_UART_Transmit_DMA+0xf4>)
 8007866:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800786c:	4a1f      	ldr	r2, [pc, #124]	; (80078ec <HAL_UART_Transmit_DMA+0xf8>)
 800786e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007874:	4a1e      	ldr	r2, [pc, #120]	; (80078f0 <HAL_UART_Transmit_DMA+0xfc>)
 8007876:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800787c:	2200      	movs	r2, #0
 800787e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007888:	4619      	mov	r1, r3
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	3328      	adds	r3, #40	; 0x28
 8007890:	461a      	mov	r2, r3
 8007892:	88fb      	ldrh	r3, [r7, #6]
 8007894:	f7fc fd8e 	bl	80043b4 <HAL_DMA_Start_IT>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00d      	beq.n	80078ba <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2210      	movs	r2, #16
 80078a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2220      	movs	r2, #32
 80078b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e012      	b.n	80078e0 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2240      	movs	r2, #64	; 0x40
 80078c0:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80078d8:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80078da:	2300      	movs	r3, #0
 80078dc:	e000      	b.n	80078e0 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80078de:	2302      	movs	r3, #2
  }
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	08008725 	.word	0x08008725
 80078ec:	08008779 	.word	0x08008779
 80078f0:	08008795 	.word	0x08008795

080078f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b088      	sub	sp, #32
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	69db      	ldr	r3, [r3, #28]
 8007902:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007914:	69fa      	ldr	r2, [r7, #28]
 8007916:	f640 030f 	movw	r3, #2063	; 0x80f
 800791a:	4013      	ands	r3, r2
 800791c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d118      	bne.n	8007956 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	f003 0320 	and.w	r3, r3, #32
 800792a:	2b00      	cmp	r3, #0
 800792c:	d013      	beq.n	8007956 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	f003 0320 	and.w	r3, r3, #32
 8007934:	2b00      	cmp	r3, #0
 8007936:	d104      	bne.n	8007942 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800793e:	2b00      	cmp	r3, #0
 8007940:	d009      	beq.n	8007956 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007946:	2b00      	cmp	r3, #0
 8007948:	f000 81fb 	beq.w	8007d42 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	4798      	blx	r3
      }
      return;
 8007954:	e1f5      	b.n	8007d42 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 80ef 	beq.w	8007b3c <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	4b73      	ldr	r3, [pc, #460]	; (8007b30 <HAL_UART_IRQHandler+0x23c>)
 8007962:	4013      	ands	r3, r2
 8007964:	2b00      	cmp	r3, #0
 8007966:	d105      	bne.n	8007974 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	4b72      	ldr	r3, [pc, #456]	; (8007b34 <HAL_UART_IRQHandler+0x240>)
 800796c:	4013      	ands	r3, r2
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 80e4 	beq.w	8007b3c <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d010      	beq.n	80079a0 <HAL_UART_IRQHandler+0xac>
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00b      	beq.n	80079a0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2201      	movs	r2, #1
 800798e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007996:	f043 0201 	orr.w	r2, r3, #1
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	f003 0302 	and.w	r3, r3, #2
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d010      	beq.n	80079cc <HAL_UART_IRQHandler+0xd8>
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	f003 0301 	and.w	r3, r3, #1
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00b      	beq.n	80079cc <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	2202      	movs	r2, #2
 80079ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079c2:	f043 0204 	orr.w	r2, r3, #4
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	f003 0304 	and.w	r3, r3, #4
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d010      	beq.n	80079f8 <HAL_UART_IRQHandler+0x104>
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	f003 0301 	and.w	r3, r3, #1
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00b      	beq.n	80079f8 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2204      	movs	r2, #4
 80079e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079ee:	f043 0202 	orr.w	r2, r3, #2
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80079f8:	69fb      	ldr	r3, [r7, #28]
 80079fa:	f003 0308 	and.w	r3, r3, #8
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d015      	beq.n	8007a2e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	f003 0320 	and.w	r3, r3, #32
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d104      	bne.n	8007a16 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	4b48      	ldr	r3, [pc, #288]	; (8007b30 <HAL_UART_IRQHandler+0x23c>)
 8007a10:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00b      	beq.n	8007a2e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2208      	movs	r2, #8
 8007a1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a24:	f043 0208 	orr.w	r2, r3, #8
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d011      	beq.n	8007a5c <HAL_UART_IRQHandler+0x168>
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00c      	beq.n	8007a5c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007a4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a52:	f043 0220 	orr.w	r2, r3, #32
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f000 816f 	beq.w	8007d46 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	f003 0320 	and.w	r3, r3, #32
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d011      	beq.n	8007a96 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	f003 0320 	and.w	r3, r3, #32
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d104      	bne.n	8007a86 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d007      	beq.n	8007a96 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d003      	beq.n	8007a96 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a9c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aa8:	2b40      	cmp	r3, #64	; 0x40
 8007aaa:	d004      	beq.n	8007ab6 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d031      	beq.n	8007b1a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 fe03 	bl	80086c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ac6:	2b40      	cmp	r3, #64	; 0x40
 8007ac8:	d123      	bne.n	8007b12 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	689a      	ldr	r2, [r3, #8]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ad8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d013      	beq.n	8007b0a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ae6:	4a14      	ldr	r2, [pc, #80]	; (8007b38 <HAL_UART_IRQHandler+0x244>)
 8007ae8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7fc fd3c 	bl	800456c <HAL_DMA_Abort_IT>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d017      	beq.n	8007b2a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007b04:	4610      	mov	r0, r2
 8007b06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b08:	e00f      	b.n	8007b2a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 f92f 	bl	8007d6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b10:	e00b      	b.n	8007b2a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 f92b 	bl	8007d6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b18:	e007      	b.n	8007b2a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 f927 	bl	8007d6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007b28:	e10d      	b.n	8007d46 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b2a:	bf00      	nop
    return;
 8007b2c:	e10b      	b.n	8007d46 <HAL_UART_IRQHandler+0x452>
 8007b2e:	bf00      	nop
 8007b30:	10000001 	.word	0x10000001
 8007b34:	04000120 	.word	0x04000120
 8007b38:	08008815 	.word	0x08008815

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	f040 80ab 	bne.w	8007c9c <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8007b46:	69fb      	ldr	r3, [r7, #28]
 8007b48:	f003 0310 	and.w	r3, r3, #16
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f000 80a5 	beq.w	8007c9c <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	f003 0310 	and.w	r3, r3, #16
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 809f 	beq.w	8007c9c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2210      	movs	r2, #16
 8007b64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b70:	2b40      	cmp	r3, #64	; 0x40
 8007b72:	d155      	bne.n	8007c20 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8007b7e:	893b      	ldrh	r3, [r7, #8]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	f000 80e2 	beq.w	8007d4a <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b8c:	893a      	ldrh	r2, [r7, #8]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	f080 80db 	bcs.w	8007d4a <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	893a      	ldrh	r2, [r7, #8]
 8007b98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 0320 	and.w	r3, r3, #32
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d12b      	bne.n	8007c04 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007bba:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	689a      	ldr	r2, [r3, #8]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f022 0201 	bic.w	r2, r2, #1
 8007bca:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	689a      	ldr	r2, [r3, #8]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bda:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f022 0210 	bic.w	r2, r2, #16
 8007bf8:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7fc fc56 	bl	80044b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	4619      	mov	r1, r3
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 f8b1 	bl	8007d80 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007c1e:	e094      	b.n	8007d4a <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	1ad3      	subs	r3, r2, r3
 8007c30:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f000 8087 	beq.w	8007d4e <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8007c40:	897b      	ldrh	r3, [r7, #10]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f000 8083 	beq.w	8007d4e <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007c56:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	6812      	ldr	r2, [r2, #0]
 8007c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c66:	f023 0301 	bic.w	r3, r3, #1
 8007c6a:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2220      	movs	r2, #32
 8007c70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f022 0210 	bic.w	r2, r2, #16
 8007c8e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c90:	897b      	ldrh	r3, [r7, #10]
 8007c92:	4619      	mov	r1, r3
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 f873 	bl	8007d80 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007c9a:	e058      	b.n	8007d4e <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00d      	beq.n	8007cc2 <HAL_UART_IRQHandler+0x3ce>
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d008      	beq.n	8007cc2 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007cb8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f001 f8b6 	bl	8008e2c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007cc0:	e048      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d012      	beq.n	8007cf2 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d104      	bne.n	8007ce0 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d008      	beq.n	8007cf2 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d034      	beq.n	8007d52 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	4798      	blx	r3
    }
    return;
 8007cf0:	e02f      	b.n	8007d52 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d008      	beq.n	8007d0e <HAL_UART_IRQHandler+0x41a>
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d003      	beq.n	8007d0e <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fd9a 	bl	8008840 <UART_EndTransmit_IT>
    return;
 8007d0c:	e022      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d008      	beq.n	8007d2a <HAL_UART_IRQHandler+0x436>
 8007d18:	69bb      	ldr	r3, [r7, #24]
 8007d1a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d003      	beq.n	8007d2a <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f001 f894 	bl	8008e50 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d28:	e014      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00f      	beq.n	8007d54 <HAL_UART_IRQHandler+0x460>
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	da0c      	bge.n	8007d54 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f001 f87f 	bl	8008e3e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d40:	e008      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
      return;
 8007d42:	bf00      	nop
 8007d44:	e006      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
    return;
 8007d46:	bf00      	nop
 8007d48:	e004      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
      return;
 8007d4a:	bf00      	nop
 8007d4c:	e002      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
      return;
 8007d4e:	bf00      	nop
 8007d50:	e000      	b.n	8007d54 <HAL_UART_IRQHandler+0x460>
    return;
 8007d52:	bf00      	nop
  }
}
 8007d54:	3720      	adds	r7, #32
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop

08007d5c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bc80      	pop	{r7}
 8007d6c:	4770      	bx	lr

08007d6e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b083      	sub	sp, #12
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d76:	bf00      	nop
 8007d78:	370c      	adds	r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bc80      	pop	{r7}
 8007d7e:	4770      	bx	lr

08007d80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	460b      	mov	r3, r1
 8007d8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d8c:	bf00      	nop
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bc80      	pop	{r7}
 8007d94:	4770      	bx	lr
	...

08007d98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d98:	b5b0      	push	{r4, r5, r7, lr}
 8007d9a:	b088      	sub	sp, #32
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007da0:	2300      	movs	r3, #0
 8007da2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	689a      	ldr	r2, [r3, #8]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	431a      	orrs	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	69db      	ldr	r3, [r3, #28]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	4bab      	ldr	r3, [pc, #684]	; (8008070 <UART_SetConfig+0x2d8>)
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	6812      	ldr	r2, [r2, #0]
 8007dca:	69f9      	ldr	r1, [r7, #28]
 8007dcc:	430b      	orrs	r3, r1
 8007dce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	68da      	ldr	r2, [r3, #12]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	699b      	ldr	r3, [r3, #24]
 8007dea:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4aa0      	ldr	r2, [pc, #640]	; (8008074 <UART_SetConfig+0x2dc>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d004      	beq.n	8007e00 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	69fa      	ldr	r2, [r7, #28]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007e0a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007e0e:	687a      	ldr	r2, [r7, #4]
 8007e10:	6812      	ldr	r2, [r2, #0]
 8007e12:	69f9      	ldr	r1, [r7, #28]
 8007e14:	430b      	orrs	r3, r1
 8007e16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e1e:	f023 010f 	bic.w	r1, r3, #15
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a91      	ldr	r2, [pc, #580]	; (8008078 <UART_SetConfig+0x2e0>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d122      	bne.n	8007e7e <UART_SetConfig+0xe6>
 8007e38:	2003      	movs	r0, #3
 8007e3a:	f7ff fc3b 	bl	80076b4 <LL_RCC_GetUSARTClockSource>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007e44:	2b03      	cmp	r3, #3
 8007e46:	d817      	bhi.n	8007e78 <UART_SetConfig+0xe0>
 8007e48:	a201      	add	r2, pc, #4	; (adr r2, 8007e50 <UART_SetConfig+0xb8>)
 8007e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4e:	bf00      	nop
 8007e50:	08007e61 	.word	0x08007e61
 8007e54:	08007e6d 	.word	0x08007e6d
 8007e58:	08007e67 	.word	0x08007e67
 8007e5c:	08007e73 	.word	0x08007e73
 8007e60:	2301      	movs	r3, #1
 8007e62:	76fb      	strb	r3, [r7, #27]
 8007e64:	e072      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007e66:	2302      	movs	r3, #2
 8007e68:	76fb      	strb	r3, [r7, #27]
 8007e6a:	e06f      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007e6c:	2304      	movs	r3, #4
 8007e6e:	76fb      	strb	r3, [r7, #27]
 8007e70:	e06c      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007e72:	2308      	movs	r3, #8
 8007e74:	76fb      	strb	r3, [r7, #27]
 8007e76:	e069      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007e78:	2310      	movs	r3, #16
 8007e7a:	76fb      	strb	r3, [r7, #27]
 8007e7c:	e066      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a7e      	ldr	r2, [pc, #504]	; (800807c <UART_SetConfig+0x2e4>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d134      	bne.n	8007ef2 <UART_SetConfig+0x15a>
 8007e88:	200c      	movs	r0, #12
 8007e8a:	f7ff fc13 	bl	80076b4 <LL_RCC_GetUSARTClockSource>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8007e94:	2b0c      	cmp	r3, #12
 8007e96:	d829      	bhi.n	8007eec <UART_SetConfig+0x154>
 8007e98:	a201      	add	r2, pc, #4	; (adr r2, 8007ea0 <UART_SetConfig+0x108>)
 8007e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9e:	bf00      	nop
 8007ea0:	08007ed5 	.word	0x08007ed5
 8007ea4:	08007eed 	.word	0x08007eed
 8007ea8:	08007eed 	.word	0x08007eed
 8007eac:	08007eed 	.word	0x08007eed
 8007eb0:	08007ee1 	.word	0x08007ee1
 8007eb4:	08007eed 	.word	0x08007eed
 8007eb8:	08007eed 	.word	0x08007eed
 8007ebc:	08007eed 	.word	0x08007eed
 8007ec0:	08007edb 	.word	0x08007edb
 8007ec4:	08007eed 	.word	0x08007eed
 8007ec8:	08007eed 	.word	0x08007eed
 8007ecc:	08007eed 	.word	0x08007eed
 8007ed0:	08007ee7 	.word	0x08007ee7
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	76fb      	strb	r3, [r7, #27]
 8007ed8:	e038      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007eda:	2302      	movs	r3, #2
 8007edc:	76fb      	strb	r3, [r7, #27]
 8007ede:	e035      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007ee0:	2304      	movs	r3, #4
 8007ee2:	76fb      	strb	r3, [r7, #27]
 8007ee4:	e032      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007ee6:	2308      	movs	r3, #8
 8007ee8:	76fb      	strb	r3, [r7, #27]
 8007eea:	e02f      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007eec:	2310      	movs	r3, #16
 8007eee:	76fb      	strb	r3, [r7, #27]
 8007ef0:	e02c      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a5f      	ldr	r2, [pc, #380]	; (8008074 <UART_SetConfig+0x2dc>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d125      	bne.n	8007f48 <UART_SetConfig+0x1b0>
 8007efc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007f00:	f7ff fbea 	bl	80076d8 <LL_RCC_GetLPUARTClockSource>
 8007f04:	4603      	mov	r3, r0
 8007f06:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f0a:	d017      	beq.n	8007f3c <UART_SetConfig+0x1a4>
 8007f0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f10:	d817      	bhi.n	8007f42 <UART_SetConfig+0x1aa>
 8007f12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f16:	d00b      	beq.n	8007f30 <UART_SetConfig+0x198>
 8007f18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f1c:	d811      	bhi.n	8007f42 <UART_SetConfig+0x1aa>
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <UART_SetConfig+0x192>
 8007f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f26:	d006      	beq.n	8007f36 <UART_SetConfig+0x19e>
 8007f28:	e00b      	b.n	8007f42 <UART_SetConfig+0x1aa>
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	76fb      	strb	r3, [r7, #27]
 8007f2e:	e00d      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007f30:	2302      	movs	r3, #2
 8007f32:	76fb      	strb	r3, [r7, #27]
 8007f34:	e00a      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007f36:	2304      	movs	r3, #4
 8007f38:	76fb      	strb	r3, [r7, #27]
 8007f3a:	e007      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007f3c:	2308      	movs	r3, #8
 8007f3e:	76fb      	strb	r3, [r7, #27]
 8007f40:	e004      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007f42:	2310      	movs	r3, #16
 8007f44:	76fb      	strb	r3, [r7, #27]
 8007f46:	e001      	b.n	8007f4c <UART_SetConfig+0x1b4>
 8007f48:	2310      	movs	r3, #16
 8007f4a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a48      	ldr	r2, [pc, #288]	; (8008074 <UART_SetConfig+0x2dc>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	f040 8098 	bne.w	8008088 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f58:	7efb      	ldrb	r3, [r7, #27]
 8007f5a:	2b08      	cmp	r3, #8
 8007f5c:	d823      	bhi.n	8007fa6 <UART_SetConfig+0x20e>
 8007f5e:	a201      	add	r2, pc, #4	; (adr r2, 8007f64 <UART_SetConfig+0x1cc>)
 8007f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f64:	08007f89 	.word	0x08007f89
 8007f68:	08007fa7 	.word	0x08007fa7
 8007f6c:	08007f91 	.word	0x08007f91
 8007f70:	08007fa7 	.word	0x08007fa7
 8007f74:	08007f97 	.word	0x08007f97
 8007f78:	08007fa7 	.word	0x08007fa7
 8007f7c:	08007fa7 	.word	0x08007fa7
 8007f80:	08007fa7 	.word	0x08007fa7
 8007f84:	08007f9f 	.word	0x08007f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f88:	f7fe f894 	bl	80060b4 <HAL_RCC_GetPCLK1Freq>
 8007f8c:	6178      	str	r0, [r7, #20]
        break;
 8007f8e:	e00f      	b.n	8007fb0 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f90:	4b3b      	ldr	r3, [pc, #236]	; (8008080 <UART_SetConfig+0x2e8>)
 8007f92:	617b      	str	r3, [r7, #20]
        break;
 8007f94:	e00c      	b.n	8007fb0 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f96:	f7fd ffd9 	bl	8005f4c <HAL_RCC_GetSysClockFreq>
 8007f9a:	6178      	str	r0, [r7, #20]
        break;
 8007f9c:	e008      	b.n	8007fb0 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fa2:	617b      	str	r3, [r7, #20]
        break;
 8007fa4:	e004      	b.n	8007fb0 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	76bb      	strb	r3, [r7, #26]
        break;
 8007fae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	f000 8128 	beq.w	8008208 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fbc:	4a31      	ldr	r2, [pc, #196]	; (8008084 <UART_SetConfig+0x2ec>)
 8007fbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fca:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685a      	ldr	r2, [r3, #4]
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	005b      	lsls	r3, r3, #1
 8007fd4:	4413      	add	r3, r2
 8007fd6:	68ba      	ldr	r2, [r7, #8]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d305      	bcc.n	8007fe8 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d902      	bls.n	8007fee <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	76bb      	strb	r3, [r7, #26]
 8007fec:	e10c      	b.n	8008208 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f04f 0100 	mov.w	r1, #0
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffa:	4a22      	ldr	r2, [pc, #136]	; (8008084 <UART_SetConfig+0x2ec>)
 8007ffc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008000:	b29a      	uxth	r2, r3
 8008002:	f04f 0300 	mov.w	r3, #0
 8008006:	f7f8 fda9 	bl	8000b5c <__aeabi_uldivmod>
 800800a:	4602      	mov	r2, r0
 800800c:	460b      	mov	r3, r1
 800800e:	4610      	mov	r0, r2
 8008010:	4619      	mov	r1, r3
 8008012:	f04f 0200 	mov.w	r2, #0
 8008016:	f04f 0300 	mov.w	r3, #0
 800801a:	020b      	lsls	r3, r1, #8
 800801c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008020:	0202      	lsls	r2, r0, #8
 8008022:	6879      	ldr	r1, [r7, #4]
 8008024:	6849      	ldr	r1, [r1, #4]
 8008026:	0849      	lsrs	r1, r1, #1
 8008028:	4608      	mov	r0, r1
 800802a:	f04f 0100 	mov.w	r1, #0
 800802e:	1814      	adds	r4, r2, r0
 8008030:	eb43 0501 	adc.w	r5, r3, r1
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	461a      	mov	r2, r3
 800803a:	f04f 0300 	mov.w	r3, #0
 800803e:	4620      	mov	r0, r4
 8008040:	4629      	mov	r1, r5
 8008042:	f7f8 fd8b 	bl	8000b5c <__aeabi_uldivmod>
 8008046:	4602      	mov	r2, r0
 8008048:	460b      	mov	r3, r1
 800804a:	4613      	mov	r3, r2
 800804c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008054:	d308      	bcc.n	8008068 <UART_SetConfig+0x2d0>
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800805c:	d204      	bcs.n	8008068 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	60da      	str	r2, [r3, #12]
 8008066:	e0cf      	b.n	8008208 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	76bb      	strb	r3, [r7, #26]
 800806c:	e0cc      	b.n	8008208 <UART_SetConfig+0x470>
 800806e:	bf00      	nop
 8008070:	cfff69f3 	.word	0xcfff69f3
 8008074:	40008000 	.word	0x40008000
 8008078:	40013800 	.word	0x40013800
 800807c:	40004400 	.word	0x40004400
 8008080:	00f42400 	.word	0x00f42400
 8008084:	08019c60 	.word	0x08019c60
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	69db      	ldr	r3, [r3, #28]
 800808c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008090:	d165      	bne.n	800815e <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 8008092:	7efb      	ldrb	r3, [r7, #27]
 8008094:	2b08      	cmp	r3, #8
 8008096:	d828      	bhi.n	80080ea <UART_SetConfig+0x352>
 8008098:	a201      	add	r2, pc, #4	; (adr r2, 80080a0 <UART_SetConfig+0x308>)
 800809a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809e:	bf00      	nop
 80080a0:	080080c5 	.word	0x080080c5
 80080a4:	080080cd 	.word	0x080080cd
 80080a8:	080080d5 	.word	0x080080d5
 80080ac:	080080eb 	.word	0x080080eb
 80080b0:	080080db 	.word	0x080080db
 80080b4:	080080eb 	.word	0x080080eb
 80080b8:	080080eb 	.word	0x080080eb
 80080bc:	080080eb 	.word	0x080080eb
 80080c0:	080080e3 	.word	0x080080e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080c4:	f7fd fff6 	bl	80060b4 <HAL_RCC_GetPCLK1Freq>
 80080c8:	6178      	str	r0, [r7, #20]
        break;
 80080ca:	e013      	b.n	80080f4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080cc:	f7fe f804 	bl	80060d8 <HAL_RCC_GetPCLK2Freq>
 80080d0:	6178      	str	r0, [r7, #20]
        break;
 80080d2:	e00f      	b.n	80080f4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080d4:	4b56      	ldr	r3, [pc, #344]	; (8008230 <UART_SetConfig+0x498>)
 80080d6:	617b      	str	r3, [r7, #20]
        break;
 80080d8:	e00c      	b.n	80080f4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080da:	f7fd ff37 	bl	8005f4c <HAL_RCC_GetSysClockFreq>
 80080de:	6178      	str	r0, [r7, #20]
        break;
 80080e0:	e008      	b.n	80080f4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080e6:	617b      	str	r3, [r7, #20]
        break;
 80080e8:	e004      	b.n	80080f4 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80080ea:	2300      	movs	r3, #0
 80080ec:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	76bb      	strb	r3, [r7, #26]
        break;
 80080f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	f000 8086 	beq.w	8008208 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008100:	4a4c      	ldr	r2, [pc, #304]	; (8008234 <UART_SetConfig+0x49c>)
 8008102:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008106:	461a      	mov	r2, r3
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	fbb3 f3f2 	udiv	r3, r3, r2
 800810e:	005a      	lsls	r2, r3, #1
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	085b      	lsrs	r3, r3, #1
 8008116:	441a      	add	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008120:	b29b      	uxth	r3, r3
 8008122:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	2b0f      	cmp	r3, #15
 8008128:	d916      	bls.n	8008158 <UART_SetConfig+0x3c0>
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008130:	d212      	bcs.n	8008158 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	b29b      	uxth	r3, r3
 8008136:	f023 030f 	bic.w	r3, r3, #15
 800813a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	085b      	lsrs	r3, r3, #1
 8008140:	b29b      	uxth	r3, r3
 8008142:	f003 0307 	and.w	r3, r3, #7
 8008146:	b29a      	uxth	r2, r3
 8008148:	89fb      	ldrh	r3, [r7, #14]
 800814a:	4313      	orrs	r3, r2
 800814c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	89fa      	ldrh	r2, [r7, #14]
 8008154:	60da      	str	r2, [r3, #12]
 8008156:	e057      	b.n	8008208 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	76bb      	strb	r3, [r7, #26]
 800815c:	e054      	b.n	8008208 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 800815e:	7efb      	ldrb	r3, [r7, #27]
 8008160:	2b08      	cmp	r3, #8
 8008162:	d828      	bhi.n	80081b6 <UART_SetConfig+0x41e>
 8008164:	a201      	add	r2, pc, #4	; (adr r2, 800816c <UART_SetConfig+0x3d4>)
 8008166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816a:	bf00      	nop
 800816c:	08008191 	.word	0x08008191
 8008170:	08008199 	.word	0x08008199
 8008174:	080081a1 	.word	0x080081a1
 8008178:	080081b7 	.word	0x080081b7
 800817c:	080081a7 	.word	0x080081a7
 8008180:	080081b7 	.word	0x080081b7
 8008184:	080081b7 	.word	0x080081b7
 8008188:	080081b7 	.word	0x080081b7
 800818c:	080081af 	.word	0x080081af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008190:	f7fd ff90 	bl	80060b4 <HAL_RCC_GetPCLK1Freq>
 8008194:	6178      	str	r0, [r7, #20]
        break;
 8008196:	e013      	b.n	80081c0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008198:	f7fd ff9e 	bl	80060d8 <HAL_RCC_GetPCLK2Freq>
 800819c:	6178      	str	r0, [r7, #20]
        break;
 800819e:	e00f      	b.n	80081c0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081a0:	4b23      	ldr	r3, [pc, #140]	; (8008230 <UART_SetConfig+0x498>)
 80081a2:	617b      	str	r3, [r7, #20]
        break;
 80081a4:	e00c      	b.n	80081c0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081a6:	f7fd fed1 	bl	8005f4c <HAL_RCC_GetSysClockFreq>
 80081aa:	6178      	str	r0, [r7, #20]
        break;
 80081ac:	e008      	b.n	80081c0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081b2:	617b      	str	r3, [r7, #20]
        break;
 80081b4:	e004      	b.n	80081c0 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 80081b6:	2300      	movs	r3, #0
 80081b8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	76bb      	strb	r3, [r7, #26]
        break;
 80081be:	bf00      	nop
    }

    if (pclk != 0U)
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d020      	beq.n	8008208 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ca:	4a1a      	ldr	r2, [pc, #104]	; (8008234 <UART_SetConfig+0x49c>)
 80081cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081d0:	461a      	mov	r2, r3
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	fbb3 f2f2 	udiv	r2, r3, r2
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	085b      	lsrs	r3, r3, #1
 80081de:	441a      	add	r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	2b0f      	cmp	r3, #15
 80081f0:	d908      	bls.n	8008204 <UART_SetConfig+0x46c>
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081f8:	d204      	bcs.n	8008204 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	60da      	str	r2, [r3, #12]
 8008202:	e001      	b.n	8008208 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008224:	7ebb      	ldrb	r3, [r7, #26]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3720      	adds	r7, #32
 800822a:	46bd      	mov	sp, r7
 800822c:	bdb0      	pop	{r4, r5, r7, pc}
 800822e:	bf00      	nop
 8008230:	00f42400 	.word	0x00f42400
 8008234:	08019c60 	.word	0x08019c60

08008238 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008244:	f003 0301 	and.w	r3, r3, #1
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00a      	beq.n	8008262 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008266:	f003 0302 	and.w	r3, r3, #2
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00a      	beq.n	8008284 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	430a      	orrs	r2, r1
 8008282:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008288:	f003 0304 	and.w	r3, r3, #4
 800828c:	2b00      	cmp	r3, #0
 800828e:	d00a      	beq.n	80082a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	430a      	orrs	r2, r1
 80082a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082aa:	f003 0308 	and.w	r3, r3, #8
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00a      	beq.n	80082c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	430a      	orrs	r2, r1
 80082c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082cc:	f003 0310 	and.w	r3, r3, #16
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d00a      	beq.n	80082ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	430a      	orrs	r2, r1
 80082e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ee:	f003 0320 	and.w	r3, r3, #32
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d00a      	beq.n	800830c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	430a      	orrs	r2, r1
 800830a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008314:	2b00      	cmp	r3, #0
 8008316:	d01a      	beq.n	800834e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	430a      	orrs	r2, r1
 800832c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008332:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008336:	d10a      	bne.n	800834e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	430a      	orrs	r2, r1
 800834c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008356:	2b00      	cmp	r3, #0
 8008358:	d00a      	beq.n	8008370 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	430a      	orrs	r2, r1
 800836e:	605a      	str	r2, [r3, #4]
  }
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	bc80      	pop	{r7}
 8008378:	4770      	bx	lr

0800837a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800837a:	b580      	push	{r7, lr}
 800837c:	b086      	sub	sp, #24
 800837e:	af02      	add	r7, sp, #8
 8008380:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800838a:	f7f9 ffc9 	bl	8002320 <HAL_GetTick>
 800838e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 0308 	and.w	r3, r3, #8
 800839a:	2b08      	cmp	r3, #8
 800839c:	d10e      	bne.n	80083bc <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800839e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f000 f82f 	bl	8008410 <UART_WaitOnFlagUntilTimeout>
 80083b2:	4603      	mov	r3, r0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d001      	beq.n	80083bc <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e025      	b.n	8008408 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 0304 	and.w	r3, r3, #4
 80083c6:	2b04      	cmp	r3, #4
 80083c8:	d10e      	bne.n	80083e8 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083ca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083ce:	9300      	str	r3, [sp, #0]
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 f819 	bl	8008410 <UART_WaitOnFlagUntilTimeout>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083e4:	2303      	movs	r3, #3
 80083e6:	e00f      	b.n	8008408 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2220      	movs	r2, #32
 80083ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2220      	movs	r2, #32
 80083f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008406:	2300      	movs	r3, #0
}
 8008408:	4618      	mov	r0, r3
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	603b      	str	r3, [r7, #0]
 800841c:	4613      	mov	r3, r2
 800841e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008420:	e062      	b.n	80084e8 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008422:	69bb      	ldr	r3, [r7, #24]
 8008424:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008428:	d05e      	beq.n	80084e8 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800842a:	f7f9 ff79 	bl	8002320 <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	69ba      	ldr	r2, [r7, #24]
 8008436:	429a      	cmp	r2, r3
 8008438:	d302      	bcc.n	8008440 <UART_WaitOnFlagUntilTimeout+0x30>
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d11d      	bne.n	800847c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800844e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	689a      	ldr	r2, [r3, #8]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f022 0201 	bic.w	r2, r2, #1
 800845e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2220      	movs	r2, #32
 8008464:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2220      	movs	r2, #32
 800846c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2200      	movs	r2, #0
 8008474:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008478:	2303      	movs	r3, #3
 800847a:	e045      	b.n	8008508 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0304 	and.w	r3, r3, #4
 8008486:	2b00      	cmp	r3, #0
 8008488:	d02e      	beq.n	80084e8 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	69db      	ldr	r3, [r3, #28]
 8008490:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008494:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008498:	d126      	bne.n	80084e8 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084a2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80084b2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	689a      	ldr	r2, [r3, #8]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f022 0201 	bic.w	r2, r2, #1
 80084c2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2220      	movs	r2, #32
 80084c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2220      	movs	r2, #32
 80084d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2220      	movs	r2, #32
 80084d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2200      	movs	r2, #0
 80084e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80084e4:	2303      	movs	r3, #3
 80084e6:	e00f      	b.n	8008508 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	69da      	ldr	r2, [r3, #28]
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	4013      	ands	r3, r2
 80084f2:	68ba      	ldr	r2, [r7, #8]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	bf0c      	ite	eq
 80084f8:	2301      	moveq	r3, #1
 80084fa:	2300      	movne	r3, #0
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	461a      	mov	r2, r3
 8008500:	79fb      	ldrb	r3, [r7, #7]
 8008502:	429a      	cmp	r2, r3
 8008504:	d08d      	beq.n	8008422 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008506:	2300      	movs	r3, #0
}
 8008508:	4618      	mov	r0, r3
 800850a:	3710      	adds	r7, #16
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	4613      	mov	r3, r2
 800851c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	68ba      	ldr	r2, [r7, #8]
 8008522:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	88fa      	ldrh	r2, [r7, #6]
 8008528:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	88fa      	ldrh	r2, [r7, #6]
 8008530:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	2200      	movs	r2, #0
 8008538:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008542:	d10e      	bne.n	8008562 <UART_Start_Receive_IT+0x52>
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	691b      	ldr	r3, [r3, #16]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d105      	bne.n	8008558 <UART_Start_Receive_IT+0x48>
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008552:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008556:	e02d      	b.n	80085b4 <UART_Start_Receive_IT+0xa4>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	22ff      	movs	r2, #255	; 0xff
 800855c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008560:	e028      	b.n	80085b4 <UART_Start_Receive_IT+0xa4>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d10d      	bne.n	8008586 <UART_Start_Receive_IT+0x76>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d104      	bne.n	800857c <UART_Start_Receive_IT+0x6c>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	22ff      	movs	r2, #255	; 0xff
 8008576:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800857a:	e01b      	b.n	80085b4 <UART_Start_Receive_IT+0xa4>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	227f      	movs	r2, #127	; 0x7f
 8008580:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008584:	e016      	b.n	80085b4 <UART_Start_Receive_IT+0xa4>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800858e:	d10d      	bne.n	80085ac <UART_Start_Receive_IT+0x9c>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	691b      	ldr	r3, [r3, #16]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d104      	bne.n	80085a2 <UART_Start_Receive_IT+0x92>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	227f      	movs	r2, #127	; 0x7f
 800859c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80085a0:	e008      	b.n	80085b4 <UART_Start_Receive_IT+0xa4>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	223f      	movs	r2, #63	; 0x3f
 80085a6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80085aa:	e003      	b.n	80085b4 <UART_Start_Receive_IT+0xa4>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2222      	movs	r2, #34	; 0x22
 80085c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	689a      	ldr	r2, [r3, #8]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f042 0201 	orr.w	r2, r2, #1
 80085d2:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085dc:	d12a      	bne.n	8008634 <UART_Start_Receive_IT+0x124>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80085e4:	88fa      	ldrh	r2, [r7, #6]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d324      	bcc.n	8008634 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085f2:	d107      	bne.n	8008604 <UART_Start_Receive_IT+0xf4>
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d103      	bne.n	8008604 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	4a1e      	ldr	r2, [pc, #120]	; (8008678 <UART_Start_Receive_IT+0x168>)
 8008600:	671a      	str	r2, [r3, #112]	; 0x70
 8008602:	e002      	b.n	800860a <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	4a1d      	ldr	r2, [pc, #116]	; (800867c <UART_Start_Receive_IT+0x16c>)
 8008608:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2200      	movs	r2, #0
 800860e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	681a      	ldr	r2, [r3, #0]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008620:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	689a      	ldr	r2, [r3, #8]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008630:	609a      	str	r2, [r3, #8]
 8008632:	e01b      	b.n	800866c <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800863c:	d107      	bne.n	800864e <UART_Start_Receive_IT+0x13e>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d103      	bne.n	800864e <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	4a0d      	ldr	r2, [pc, #52]	; (8008680 <UART_Start_Receive_IT+0x170>)
 800864a:	671a      	str	r2, [r3, #112]	; 0x70
 800864c:	e002      	b.n	8008654 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	4a0c      	ldr	r2, [pc, #48]	; (8008684 <UART_Start_Receive_IT+0x174>)
 8008652:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800866a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	bc80      	pop	{r7}
 8008676:	4770      	bx	lr
 8008678:	08008c29 	.word	0x08008c29
 800867c:	08008a25 	.word	0x08008a25
 8008680:	0800894d 	.word	0x0800894d
 8008684:	08008875 	.word	0x08008875

08008688 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800869e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689a      	ldr	r2, [r3, #8]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80086ae:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2220      	movs	r2, #32
 80086b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	bc80      	pop	{r7}
 80086c0:	4770      	bx	lr

080086c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80086c2:	b480      	push	{r7}
 80086c4:	b083      	sub	sp, #12
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80086d8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	6812      	ldr	r2, [r2, #0]
 80086e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80086e8:	f023 0301 	bic.w	r3, r3, #1
 80086ec:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d107      	bne.n	8008706 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f022 0210 	bic.w	r2, r2, #16
 8008704:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2220      	movs	r2, #32
 800870a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2200      	movs	r2, #0
 8008718:	671a      	str	r2, [r3, #112]	; 0x70
}
 800871a:	bf00      	nop
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	bc80      	pop	{r7}
 8008722:	4770      	bx	lr

08008724 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008730:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f003 0320 	and.w	r3, r3, #32
 800873c:	2b00      	cmp	r3, #0
 800873e:	d114      	bne.n	800876a <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	689a      	ldr	r2, [r3, #8]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008756:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	681a      	ldr	r2, [r3, #0]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008766:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008768:	e002      	b.n	8008770 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800876a:	68f8      	ldr	r0, [r7, #12]
 800876c:	f7fa fa58 	bl	8002c20 <HAL_UART_TxCpltCallback>
}
 8008770:	bf00      	nop
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008784:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008786:	68f8      	ldr	r0, [r7, #12]
 8008788:	f7ff fae8 	bl	8007d5c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800878c:	bf00      	nop
 800878e:	3710      	adds	r7, #16
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087a0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087a8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087bc:	2b80      	cmp	r3, #128	; 0x80
 80087be:	d109      	bne.n	80087d4 <UART_DMAError+0x40>
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	2b21      	cmp	r3, #33	; 0x21
 80087c4:	d106      	bne.n	80087d4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80087ce:	6978      	ldr	r0, [r7, #20]
 80087d0:	f7ff ff5a 	bl	8008688 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087de:	2b40      	cmp	r3, #64	; 0x40
 80087e0:	d109      	bne.n	80087f6 <UART_DMAError+0x62>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2b22      	cmp	r3, #34	; 0x22
 80087e6:	d106      	bne.n	80087f6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80087f0:	6978      	ldr	r0, [r7, #20]
 80087f2:	f7ff ff66 	bl	80086c2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087fc:	f043 0210 	orr.w	r2, r3, #16
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008806:	6978      	ldr	r0, [r7, #20]
 8008808:	f7ff fab1 	bl	8007d6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800880c:	bf00      	nop
 800880e:	3718      	adds	r7, #24
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b084      	sub	sp, #16
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008820:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f7ff fa9b 	bl	8007d6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008838:	bf00      	nop
 800883a:	3710      	adds	r7, #16
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b082      	sub	sp, #8
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008856:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2220      	movs	r2, #32
 800885c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f7fa f9da 	bl	8002c20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800886c:	bf00      	nop
 800886e:	3708      	adds	r7, #8
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b084      	sub	sp, #16
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008882:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800888a:	2b22      	cmp	r3, #34	; 0x22
 800888c:	d152      	bne.n	8008934 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008894:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008896:	89bb      	ldrh	r3, [r7, #12]
 8008898:	b2d9      	uxtb	r1, r3
 800889a:	89fb      	ldrh	r3, [r7, #14]
 800889c:	b2da      	uxtb	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088a2:	400a      	ands	r2, r1
 80088a4:	b2d2      	uxtb	r2, r2
 80088a6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088ac:	1c5a      	adds	r2, r3, #1
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	3b01      	subs	r3, #1
 80088bc:	b29a      	uxth	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d139      	bne.n	8008944 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80088de:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	689a      	ldr	r2, [r3, #8]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f022 0201 	bic.w	r2, r2, #1
 80088ee:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2220      	movs	r2, #32
 80088f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008902:	2b01      	cmp	r3, #1
 8008904:	d10f      	bne.n	8008926 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f022 0210 	bic.w	r2, r2, #16
 8008914:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800891c:	4619      	mov	r1, r3
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f7ff fa2e 	bl	8007d80 <HAL_UARTEx_RxEventCallback>
 8008924:	e002      	b.n	800892c <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f7fa f988 	bl	8002c3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008932:	e007      	b.n	8008944 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	699a      	ldr	r2, [r3, #24]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f042 0208 	orr.w	r2, r2, #8
 8008942:	619a      	str	r2, [r3, #24]
}
 8008944:	bf00      	nop
 8008946:	3710      	adds	r7, #16
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800895a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008962:	2b22      	cmp	r3, #34	; 0x22
 8008964:	d152      	bne.n	8008a0c <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008972:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008974:	89ba      	ldrh	r2, [r7, #12]
 8008976:	89fb      	ldrh	r3, [r7, #14]
 8008978:	4013      	ands	r3, r2
 800897a:	b29a      	uxth	r2, r3
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008984:	1c9a      	adds	r2, r3, #2
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008990:	b29b      	uxth	r3, r3
 8008992:	3b01      	subs	r3, #1
 8008994:	b29a      	uxth	r2, r3
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d139      	bne.n	8008a1c <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80089b6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	689a      	ldr	r2, [r3, #8]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f022 0201 	bic.w	r2, r2, #1
 80089c6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2220      	movs	r2, #32
 80089cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d10f      	bne.n	80089fe <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f022 0210 	bic.w	r2, r2, #16
 80089ec:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80089f4:	4619      	mov	r1, r3
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7ff f9c2 	bl	8007d80 <HAL_UARTEx_RxEventCallback>
 80089fc:	e002      	b.n	8008a04 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7fa f91c 	bl	8002c3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a0a:	e007      	b.n	8008a1c <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	699a      	ldr	r2, [r3, #24]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f042 0208 	orr.w	r2, r2, #8
 8008a1a:	619a      	str	r2, [r3, #24]
}
 8008a1c:	bf00      	nop
 8008a1e:	3710      	adds	r7, #16
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}

08008a24 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b088      	sub	sp, #32
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008a32:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	69db      	ldr	r3, [r3, #28]
 8008a3a:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a52:	2b22      	cmp	r3, #34	; 0x22
 8008a54:	f040 80da 	bne.w	8008c0c <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008a5e:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a60:	e0aa      	b.n	8008bb8 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a68:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008a6a:	89bb      	ldrh	r3, [r7, #12]
 8008a6c:	b2d9      	uxtb	r1, r3
 8008a6e:	8b7b      	ldrh	r3, [r7, #26]
 8008a70:	b2da      	uxtb	r2, r3
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a76:	400a      	ands	r2, r1
 8008a78:	b2d2      	uxtb	r2, r2
 8008a7a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a80:	1c5a      	adds	r2, r3, #1
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	69db      	ldr	r3, [r3, #28]
 8008a9e:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	f003 0307 	and.w	r3, r3, #7
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d04d      	beq.n	8008b46 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008aaa:	69fb      	ldr	r3, [r7, #28]
 8008aac:	f003 0301 	and.w	r3, r3, #1
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d010      	beq.n	8008ad6 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d00b      	beq.n	8008ad6 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008acc:	f043 0201 	orr.w	r2, r3, #1
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	f003 0302 	and.w	r3, r3, #2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d010      	beq.n	8008b02 <UART_RxISR_8BIT_FIFOEN+0xde>
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	f003 0301 	and.w	r3, r3, #1
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d00b      	beq.n	8008b02 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2202      	movs	r2, #2
 8008af0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008af8:	f043 0204 	orr.w	r2, r3, #4
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	f003 0304 	and.w	r3, r3, #4
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d010      	beq.n	8008b2e <UART_RxISR_8BIT_FIFOEN+0x10a>
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	f003 0301 	and.w	r3, r3, #1
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00b      	beq.n	8008b2e <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	2204      	movs	r2, #4
 8008b1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b24:	f043 0202 	orr.w	r2, r3, #2
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d006      	beq.n	8008b46 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f7ff f918 	bl	8007d6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008b4c:	b29b      	uxth	r3, r3
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d132      	bne.n	8008bb8 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b60:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	6812      	ldr	r2, [r2, #0]
 8008b6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b70:	f023 0301 	bic.w	r3, r3, #1
 8008b74:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2220      	movs	r2, #32
 8008b7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d10f      	bne.n	8008bac <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f022 0210 	bic.w	r2, r2, #16
 8008b9a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f7ff f8eb 	bl	8007d80 <HAL_UARTEx_RxEventCallback>
 8008baa:	e002      	b.n	8008bb2 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f7fa f845 	bl	8002c3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008bb8:	89fb      	ldrh	r3, [r7, #14]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d005      	beq.n	8008bca <UART_RxISR_8BIT_FIFOEN+0x1a6>
 8008bbe:	69fb      	ldr	r3, [r7, #28]
 8008bc0:	f003 0320 	and.w	r3, r3, #32
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f47f af4c 	bne.w	8008a62 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008bd0:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008bd2:	897b      	ldrh	r3, [r7, #10]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d021      	beq.n	8008c1c <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008bde:	897a      	ldrh	r2, [r7, #10]
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d21b      	bcs.n	8008c1c <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	689a      	ldr	r2, [r3, #8]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008bf2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	4a0b      	ldr	r2, [pc, #44]	; (8008c24 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8008bf8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f042 0220 	orr.w	r2, r2, #32
 8008c08:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c0a:	e007      	b.n	8008c1c <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	699a      	ldr	r2, [r3, #24]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f042 0208 	orr.w	r2, r2, #8
 8008c1a:	619a      	str	r2, [r3, #24]
}
 8008c1c:	bf00      	nop
 8008c1e:	3720      	adds	r7, #32
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	08008875 	.word	0x08008875

08008c28 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b08a      	sub	sp, #40	; 0x28
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008c36:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c56:	2b22      	cmp	r3, #34	; 0x22
 8008c58:	f040 80da 	bne.w	8008e10 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008c62:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008c64:	e0aa      	b.n	8008dbc <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6c:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c72:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008c74:	8aba      	ldrh	r2, [r7, #20]
 8008c76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008c78:	4013      	ands	r3, r2
 8008c7a:	b29a      	uxth	r2, r3
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c84:	1c9a      	adds	r2, r3, #2
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	3b01      	subs	r3, #1
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	69db      	ldr	r3, [r3, #28]
 8008ca2:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca6:	f003 0307 	and.w	r3, r3, #7
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d04d      	beq.n	8008d4a <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb0:	f003 0301 	and.w	r3, r3, #1
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d010      	beq.n	8008cda <UART_RxISR_16BIT_FIFOEN+0xb2>
 8008cb8:	69fb      	ldr	r3, [r7, #28]
 8008cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d00b      	beq.n	8008cda <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008cd0:	f043 0201 	orr.w	r2, r3, #1
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cdc:	f003 0302 	and.w	r3, r3, #2
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d010      	beq.n	8008d06 <UART_RxISR_16BIT_FIFOEN+0xde>
 8008ce4:	69bb      	ldr	r3, [r7, #24]
 8008ce6:	f003 0301 	and.w	r3, r3, #1
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00b      	beq.n	8008d06 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008cfc:	f043 0204 	orr.w	r2, r3, #4
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d08:	f003 0304 	and.w	r3, r3, #4
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d010      	beq.n	8008d32 <UART_RxISR_16BIT_FIFOEN+0x10a>
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d00b      	beq.n	8008d32 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2204      	movs	r2, #4
 8008d20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d28:	f043 0202 	orr.w	r2, r3, #2
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d006      	beq.n	8008d4a <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f7ff f816 	bl	8007d6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d132      	bne.n	8008dbc <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d64:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	6812      	ldr	r2, [r2, #0]
 8008d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008d74:	f023 0301 	bic.w	r3, r3, #1
 8008d78:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d10f      	bne.n	8008db0 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f022 0210 	bic.w	r2, r2, #16
 8008d9e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008da6:	4619      	mov	r1, r3
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f7fe ffe9 	bl	8007d80 <HAL_UARTEx_RxEventCallback>
 8008dae:	e002      	b.n	8008db6 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f7f9 ff43 	bl	8002c3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008dbc:	8afb      	ldrh	r3, [r7, #22]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d005      	beq.n	8008dce <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc4:	f003 0320 	and.w	r3, r3, #32
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f47f af4c 	bne.w	8008c66 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008dd4:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008dd6:	89fb      	ldrh	r3, [r7, #14]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d021      	beq.n	8008e20 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008de2:	89fa      	ldrh	r2, [r7, #14]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d21b      	bcs.n	8008e20 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	689a      	ldr	r2, [r3, #8]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008df6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a0b      	ldr	r2, [pc, #44]	; (8008e28 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8008dfc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f042 0220 	orr.w	r2, r2, #32
 8008e0c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e0e:	e007      	b.n	8008e20 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	699a      	ldr	r2, [r3, #24]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f042 0208 	orr.w	r2, r2, #8
 8008e1e:	619a      	str	r2, [r3, #24]
}
 8008e20:	bf00      	nop
 8008e22:	3728      	adds	r7, #40	; 0x28
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}
 8008e28:	0800894d 	.word	0x0800894d

08008e2c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	bc80      	pop	{r7}
 8008e3c:	4770      	bx	lr

08008e3e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008e3e:	b480      	push	{r7}
 8008e40:	b083      	sub	sp, #12
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008e46:	bf00      	nop
 8008e48:	370c      	adds	r7, #12
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bc80      	pop	{r7}
 8008e4e:	4770      	bx	lr

08008e50 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008e58:	bf00      	nop
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bc80      	pop	{r7}
 8008e60:	4770      	bx	lr

08008e62 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b088      	sub	sp, #32
 8008e66:	af02      	add	r7, sp, #8
 8008e68:	60f8      	str	r0, [r7, #12]
 8008e6a:	1d3b      	adds	r3, r7, #4
 8008e6c:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8008e70:	2300      	movs	r3, #0
 8008e72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d101      	bne.n	8008e82 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8008e7e:	2302      	movs	r3, #2
 8008e80:	e046      	b.n	8008f10 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2224      	movs	r2, #36	; 0x24
 8008e8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f022 0201 	bic.w	r2, r2, #1
 8008ea0:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	430a      	orrs	r2, r1
 8008eb4:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d105      	bne.n	8008ec8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8008ebc:	1d3b      	adds	r3, r7, #4
 8008ebe:	e893 0006 	ldmia.w	r3, {r1, r2}
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f000 f900 	bl	80090c8 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f042 0201 	orr.w	r2, r2, #1
 8008ed6:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ed8:	f7f9 fa22 	bl	8002320 <HAL_GetTick>
 8008edc:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ede:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ee2:	9300      	str	r3, [sp, #0]
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	f7ff fa8f 	bl	8008410 <UART_WaitOnFlagUntilTimeout>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8008ef8:	2303      	movs	r3, #3
 8008efa:	75fb      	strb	r3, [r7, #23]
 8008efc:	e003      	b.n	8008f06 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2220      	movs	r2, #32
 8008f02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8008f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3718      	adds	r7, #24
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	d101      	bne.n	8008f2e <HAL_UARTEx_EnableStopMode+0x16>
 8008f2a:	2302      	movs	r3, #2
 8008f2c:	e010      	b.n	8008f50 <HAL_UARTEx_EnableStopMode+0x38>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2201      	movs	r2, #1
 8008f32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f042 0202 	orr.w	r2, r2, #2
 8008f44:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bc80      	pop	{r7}
 8008f58:	4770      	bx	lr

08008f5a <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b084      	sub	sp, #16
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <HAL_UARTEx_EnableFifoMode+0x16>
 8008f6c:	2302      	movs	r3, #2
 8008f6e:	e02b      	b.n	8008fc8 <HAL_UARTEx_EnableFifoMode+0x6e>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2224      	movs	r2, #36	; 0x24
 8008f7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f022 0201 	bic.w	r2, r2, #1
 8008f96:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008f9e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008fa6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	68fa      	ldr	r2, [r7, #12]
 8008fae:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f8ab 	bl	800910c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2220      	movs	r2, #32
 8008fba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3710      	adds	r7, #16
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b084      	sub	sp, #16
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	d101      	bne.n	8008fe8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008fe4:	2302      	movs	r3, #2
 8008fe6:	e02d      	b.n	8009044 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2201      	movs	r2, #1
 8008fec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2224      	movs	r2, #36	; 0x24
 8008ff4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f022 0201 	bic.w	r2, r2, #1
 800900e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	683a      	ldr	r2, [r7, #0]
 8009020:	430a      	orrs	r2, r1
 8009022:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 f871 	bl	800910c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2220      	movs	r2, #32
 8009036:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800905c:	2b01      	cmp	r3, #1
 800905e:	d101      	bne.n	8009064 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009060:	2302      	movs	r3, #2
 8009062:	e02d      	b.n	80090c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2224      	movs	r2, #36	; 0x24
 8009070:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f022 0201 	bic.w	r2, r2, #1
 800908a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	689b      	ldr	r3, [r3, #8]
 8009092:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	430a      	orrs	r2, r1
 800909e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f833 	bl	800910c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2220      	movs	r2, #32
 80090b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80090be:	2300      	movs	r3, #0
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3710      	adds	r7, #16
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b085      	sub	sp, #20
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	1d3b      	adds	r3, r7, #4
 80090d2:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	f023 0210 	bic.w	r2, r3, #16
 80090e0:	893b      	ldrh	r3, [r7, #8]
 80090e2:	4619      	mov	r1, r3
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	430a      	orrs	r2, r1
 80090ea:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 80090f6:	7abb      	ldrb	r3, [r7, #10]
 80090f8:	061a      	lsls	r2, r3, #24
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	430a      	orrs	r2, r1
 8009100:	605a      	str	r2, [r3, #4]
}
 8009102:	bf00      	nop
 8009104:	3714      	adds	r7, #20
 8009106:	46bd      	mov	sp, r7
 8009108:	bc80      	pop	{r7}
 800910a:	4770      	bx	lr

0800910c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800910c:	b480      	push	{r7}
 800910e:	b089      	sub	sp, #36	; 0x24
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009114:	4a2e      	ldr	r2, [pc, #184]	; (80091d0 <UARTEx_SetNbDataToProcess+0xc4>)
 8009116:	f107 0314 	add.w	r3, r7, #20
 800911a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800911e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009122:	4a2c      	ldr	r2, [pc, #176]	; (80091d4 <UARTEx_SetNbDataToProcess+0xc8>)
 8009124:	f107 030c 	add.w	r3, r7, #12
 8009128:	e892 0003 	ldmia.w	r2, {r0, r1}
 800912c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009134:	2b00      	cmp	r3, #0
 8009136:	d108      	bne.n	800914a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2201      	movs	r2, #1
 800913c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2201      	movs	r2, #1
 8009144:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009148:	e03d      	b.n	80091c6 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800914a:	2308      	movs	r3, #8
 800914c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800914e:	2308      	movs	r3, #8
 8009150:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	0e5b      	lsrs	r3, r3, #25
 800915a:	b2db      	uxtb	r3, r3
 800915c:	f003 0307 	and.w	r3, r3, #7
 8009160:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	0f5b      	lsrs	r3, r3, #29
 800916a:	b2db      	uxtb	r3, r3
 800916c:	f003 0307 	and.w	r3, r3, #7
 8009170:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009172:	7fbb      	ldrb	r3, [r7, #30]
 8009174:	7f3a      	ldrb	r2, [r7, #28]
 8009176:	f107 0120 	add.w	r1, r7, #32
 800917a:	440a      	add	r2, r1
 800917c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009180:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009184:	7f3a      	ldrb	r2, [r7, #28]
 8009186:	f107 0120 	add.w	r1, r7, #32
 800918a:	440a      	add	r2, r1
 800918c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009190:	fb93 f3f2 	sdiv	r3, r3, r2
 8009194:	b29a      	uxth	r2, r3
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800919c:	7ffb      	ldrb	r3, [r7, #31]
 800919e:	7f7a      	ldrb	r2, [r7, #29]
 80091a0:	f107 0120 	add.w	r1, r7, #32
 80091a4:	440a      	add	r2, r1
 80091a6:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80091aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80091ae:	7f7a      	ldrb	r2, [r7, #29]
 80091b0:	f107 0120 	add.w	r1, r7, #32
 80091b4:	440a      	add	r2, r1
 80091b6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80091be:	b29a      	uxth	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80091c6:	bf00      	nop
 80091c8:	3724      	adds	r7, #36	; 0x24
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bc80      	pop	{r7}
 80091ce:	4770      	bx	lr
 80091d0:	080196cc 	.word	0x080196cc
 80091d4:	080196d4 	.word	0x080196d4

080091d8 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	33f1      	adds	r3, #241	; 0xf1
 80091e4:	2210      	movs	r2, #16
 80091e6:	2100      	movs	r1, #0
 80091e8:	4618      	mov	r0, r3
 80091ea:	f00b fee3 	bl	8014fb4 <memset1>
    ctx->M_n = 0;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	22f0      	movs	r2, #240	; 0xf0
 80091fa:	2100      	movs	r1, #0
 80091fc:	4618      	mov	r0, r3
 80091fe:	f00b fed9 	bl	8014fb4 <memset1>
}
 8009202:	bf00      	nop
 8009204:	3708      	adds	r7, #8
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800920a:	b580      	push	{r7, lr}
 800920c:	b082      	sub	sp, #8
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
 8009212:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	461a      	mov	r2, r3
 8009218:	2110      	movs	r1, #16
 800921a:	6838      	ldr	r0, [r7, #0]
 800921c:	f000 fe60 	bl	8009ee0 <lorawan_aes_set_key>
}
 8009220:	bf00      	nop
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b08c      	sub	sp, #48	; 0x30
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800923a:	2b00      	cmp	r3, #0
 800923c:	f000 80a1 	beq.w	8009382 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009246:	f1c3 0310 	rsb	r3, r3, #16
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	4293      	cmp	r3, r2
 800924e:	bf28      	it	cs
 8009250:	4613      	movcs	r3, r2
 8009252:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f203 1201 	addw	r2, r3, #257	; 0x101
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009260:	4413      	add	r3, r2
 8009262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009264:	b292      	uxth	r2, r2
 8009266:	68b9      	ldr	r1, [r7, #8]
 8009268:	4618      	mov	r0, r3
 800926a:	f00b fe68 	bl	8014f3e <memcpy1>
        ctx->M_n += mlen;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8009274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009276:	441a      	add	r2, r3
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009284:	2b0f      	cmp	r3, #15
 8009286:	f240 808d 	bls.w	80093a4 <AES_CMAC_Update+0x17c>
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928e:	429a      	cmp	r2, r3
 8009290:	f000 8088 	beq.w	80093a4 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 8009294:	2300      	movs	r3, #0
 8009296:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009298:	e015      	b.n	80092c6 <AES_CMAC_Update+0x9e>
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800929e:	4413      	add	r3, r2
 80092a0:	33f1      	adds	r3, #241	; 0xf1
 80092a2:	781a      	ldrb	r2, [r3, #0]
 80092a4:	68f9      	ldr	r1, [r7, #12]
 80092a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a8:	440b      	add	r3, r1
 80092aa:	f203 1301 	addw	r3, r3, #257	; 0x101
 80092ae:	781b      	ldrb	r3, [r3, #0]
 80092b0:	4053      	eors	r3, r2
 80092b2:	b2d9      	uxtb	r1, r3
 80092b4:	68fa      	ldr	r2, [r7, #12]
 80092b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b8:	4413      	add	r3, r2
 80092ba:	33f1      	adds	r3, #241	; 0xf1
 80092bc:	460a      	mov	r2, r1
 80092be:	701a      	strb	r2, [r3, #0]
 80092c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c2:	3301      	adds	r3, #1
 80092c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c8:	2b0f      	cmp	r3, #15
 80092ca:	dde6      	ble.n	800929a <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 80092d2:	f107 0314 	add.w	r3, r7, #20
 80092d6:	2210      	movs	r2, #16
 80092d8:	4618      	mov	r0, r3
 80092da:	f00b fe30 	bl	8014f3e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	f107 0114 	add.w	r1, r7, #20
 80092e4:	f107 0314 	add.w	r3, r7, #20
 80092e8:	4618      	mov	r0, r3
 80092ea:	f000 fed7 	bl	800a09c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	33f1      	adds	r3, #241	; 0xf1
 80092f2:	f107 0114 	add.w	r1, r7, #20
 80092f6:	2210      	movs	r2, #16
 80092f8:	4618      	mov	r0, r3
 80092fa:	f00b fe20 	bl	8014f3e <memcpy1>

        data += mlen;
 80092fe:	68ba      	ldr	r2, [r7, #8]
 8009300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009302:	4413      	add	r3, r2
 8009304:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930a:	1ad3      	subs	r3, r2, r3
 800930c:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800930e:	e038      	b.n	8009382 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8009310:	2300      	movs	r3, #0
 8009312:	62bb      	str	r3, [r7, #40]	; 0x28
 8009314:	e013      	b.n	800933e <AES_CMAC_Update+0x116>
 8009316:	68fa      	ldr	r2, [r7, #12]
 8009318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800931a:	4413      	add	r3, r2
 800931c:	33f1      	adds	r3, #241	; 0xf1
 800931e:	781a      	ldrb	r2, [r3, #0]
 8009320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009322:	68b9      	ldr	r1, [r7, #8]
 8009324:	440b      	add	r3, r1
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	4053      	eors	r3, r2
 800932a:	b2d9      	uxtb	r1, r3
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009330:	4413      	add	r3, r2
 8009332:	33f1      	adds	r3, #241	; 0xf1
 8009334:	460a      	mov	r2, r1
 8009336:	701a      	strb	r2, [r3, #0]
 8009338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800933a:	3301      	adds	r3, #1
 800933c:	62bb      	str	r3, [r7, #40]	; 0x28
 800933e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009340:	2b0f      	cmp	r3, #15
 8009342:	dde8      	ble.n	8009316 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800934a:	f107 0314 	add.w	r3, r7, #20
 800934e:	2210      	movs	r2, #16
 8009350:	4618      	mov	r0, r3
 8009352:	f00b fdf4 	bl	8014f3e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8009356:	68fa      	ldr	r2, [r7, #12]
 8009358:	f107 0114 	add.w	r1, r7, #20
 800935c:	f107 0314 	add.w	r3, r7, #20
 8009360:	4618      	mov	r0, r3
 8009362:	f000 fe9b 	bl	800a09c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	33f1      	adds	r3, #241	; 0xf1
 800936a:	f107 0114 	add.w	r1, r7, #20
 800936e:	2210      	movs	r2, #16
 8009370:	4618      	mov	r0, r3
 8009372:	f00b fde4 	bl	8014f3e <memcpy1>

        data += 16;
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	3310      	adds	r3, #16
 800937a:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	3b10      	subs	r3, #16
 8009380:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2b10      	cmp	r3, #16
 8009386:	d8c3      	bhi.n	8009310 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	b292      	uxth	r2, r2
 8009392:	68b9      	ldr	r1, [r7, #8]
 8009394:	4618      	mov	r0, r3
 8009396:	f00b fdd2 	bl	8014f3e <memcpy1>
    ctx->M_n = len;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	687a      	ldr	r2, [r7, #4]
 800939e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80093a2:	e000      	b.n	80093a6 <AES_CMAC_Update+0x17e>
            return;
 80093a4:	bf00      	nop
}
 80093a6:	3730      	adds	r7, #48	; 0x30
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b092      	sub	sp, #72	; 0x48
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 80093b6:	f107 031c 	add.w	r3, r7, #28
 80093ba:	2210      	movs	r2, #16
 80093bc:	2100      	movs	r1, #0
 80093be:	4618      	mov	r0, r3
 80093c0:	f00b fdf8 	bl	8014fb4 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 80093c4:	683a      	ldr	r2, [r7, #0]
 80093c6:	f107 011c 	add.w	r1, r7, #28
 80093ca:	f107 031c 	add.w	r3, r7, #28
 80093ce:	4618      	mov	r0, r3
 80093d0:	f000 fe64 	bl	800a09c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 80093d4:	7f3b      	ldrb	r3, [r7, #28]
 80093d6:	b25b      	sxtb	r3, r3
 80093d8:	2b00      	cmp	r3, #0
 80093da:	da31      	bge.n	8009440 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 80093dc:	2300      	movs	r3, #0
 80093de:	647b      	str	r3, [r7, #68]	; 0x44
 80093e0:	e01c      	b.n	800941c <AES_CMAC_Final+0x70>
 80093e2:	f107 021c 	add.w	r2, r7, #28
 80093e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093e8:	4413      	add	r3, r2
 80093ea:	781b      	ldrb	r3, [r3, #0]
 80093ec:	005b      	lsls	r3, r3, #1
 80093ee:	b25a      	sxtb	r2, r3
 80093f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093f2:	3301      	adds	r3, #1
 80093f4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80093f8:	440b      	add	r3, r1
 80093fa:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80093fe:	09db      	lsrs	r3, r3, #7
 8009400:	b2db      	uxtb	r3, r3
 8009402:	b25b      	sxtb	r3, r3
 8009404:	4313      	orrs	r3, r2
 8009406:	b25b      	sxtb	r3, r3
 8009408:	b2d9      	uxtb	r1, r3
 800940a:	f107 021c 	add.w	r2, r7, #28
 800940e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009410:	4413      	add	r3, r2
 8009412:	460a      	mov	r2, r1
 8009414:	701a      	strb	r2, [r3, #0]
 8009416:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009418:	3301      	adds	r3, #1
 800941a:	647b      	str	r3, [r7, #68]	; 0x44
 800941c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800941e:	2b0e      	cmp	r3, #14
 8009420:	dddf      	ble.n	80093e2 <AES_CMAC_Final+0x36>
 8009422:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009426:	005b      	lsls	r3, r3, #1
 8009428:	b2db      	uxtb	r3, r3
 800942a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800942e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009432:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8009436:	43db      	mvns	r3, r3
 8009438:	b2db      	uxtb	r3, r3
 800943a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800943e:	e028      	b.n	8009492 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 8009440:	2300      	movs	r3, #0
 8009442:	643b      	str	r3, [r7, #64]	; 0x40
 8009444:	e01c      	b.n	8009480 <AES_CMAC_Final+0xd4>
 8009446:	f107 021c 	add.w	r2, r7, #28
 800944a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800944c:	4413      	add	r3, r2
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	005b      	lsls	r3, r3, #1
 8009452:	b25a      	sxtb	r2, r3
 8009454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009456:	3301      	adds	r3, #1
 8009458:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800945c:	440b      	add	r3, r1
 800945e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009462:	09db      	lsrs	r3, r3, #7
 8009464:	b2db      	uxtb	r3, r3
 8009466:	b25b      	sxtb	r3, r3
 8009468:	4313      	orrs	r3, r2
 800946a:	b25b      	sxtb	r3, r3
 800946c:	b2d9      	uxtb	r1, r3
 800946e:	f107 021c 	add.w	r2, r7, #28
 8009472:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009474:	4413      	add	r3, r2
 8009476:	460a      	mov	r2, r1
 8009478:	701a      	strb	r2, [r3, #0]
 800947a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800947c:	3301      	adds	r3, #1
 800947e:	643b      	str	r3, [r7, #64]	; 0x40
 8009480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009482:	2b0e      	cmp	r3, #14
 8009484:	dddf      	ble.n	8009446 <AES_CMAC_Final+0x9a>
 8009486:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800948a:	005b      	lsls	r3, r3, #1
 800948c:	b2db      	uxtb	r3, r3
 800948e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009498:	2b10      	cmp	r3, #16
 800949a:	d11d      	bne.n	80094d8 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800949c:	2300      	movs	r3, #0
 800949e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094a0:	e016      	b.n	80094d0 <AES_CMAC_Final+0x124>
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094a6:	4413      	add	r3, r2
 80094a8:	f203 1301 	addw	r3, r3, #257	; 0x101
 80094ac:	781a      	ldrb	r2, [r3, #0]
 80094ae:	f107 011c 	add.w	r1, r7, #28
 80094b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094b4:	440b      	add	r3, r1
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	4053      	eors	r3, r2
 80094ba:	b2d9      	uxtb	r1, r3
 80094bc:	683a      	ldr	r2, [r7, #0]
 80094be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094c0:	4413      	add	r3, r2
 80094c2:	f203 1301 	addw	r3, r3, #257	; 0x101
 80094c6:	460a      	mov	r2, r1
 80094c8:	701a      	strb	r2, [r3, #0]
 80094ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094cc:	3301      	adds	r3, #1
 80094ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094d2:	2b0f      	cmp	r3, #15
 80094d4:	dde5      	ble.n	80094a2 <AES_CMAC_Final+0xf6>
 80094d6:	e098      	b.n	800960a <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 80094d8:	7f3b      	ldrb	r3, [r7, #28]
 80094da:	b25b      	sxtb	r3, r3
 80094dc:	2b00      	cmp	r3, #0
 80094de:	da31      	bge.n	8009544 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 80094e0:	2300      	movs	r3, #0
 80094e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80094e4:	e01c      	b.n	8009520 <AES_CMAC_Final+0x174>
 80094e6:	f107 021c 	add.w	r2, r7, #28
 80094ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ec:	4413      	add	r3, r2
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	005b      	lsls	r3, r3, #1
 80094f2:	b25a      	sxtb	r2, r3
 80094f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f6:	3301      	adds	r3, #1
 80094f8:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80094fc:	440b      	add	r3, r1
 80094fe:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009502:	09db      	lsrs	r3, r3, #7
 8009504:	b2db      	uxtb	r3, r3
 8009506:	b25b      	sxtb	r3, r3
 8009508:	4313      	orrs	r3, r2
 800950a:	b25b      	sxtb	r3, r3
 800950c:	b2d9      	uxtb	r1, r3
 800950e:	f107 021c 	add.w	r2, r7, #28
 8009512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009514:	4413      	add	r3, r2
 8009516:	460a      	mov	r2, r1
 8009518:	701a      	strb	r2, [r3, #0]
 800951a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800951c:	3301      	adds	r3, #1
 800951e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009522:	2b0e      	cmp	r3, #14
 8009524:	dddf      	ble.n	80094e6 <AES_CMAC_Final+0x13a>
 8009526:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	b2db      	uxtb	r3, r3
 800952e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 8009532:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009536:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800953a:	43db      	mvns	r3, r3
 800953c:	b2db      	uxtb	r3, r3
 800953e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009542:	e028      	b.n	8009596 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 8009544:	2300      	movs	r3, #0
 8009546:	637b      	str	r3, [r7, #52]	; 0x34
 8009548:	e01c      	b.n	8009584 <AES_CMAC_Final+0x1d8>
 800954a:	f107 021c 	add.w	r2, r7, #28
 800954e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009550:	4413      	add	r3, r2
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	005b      	lsls	r3, r3, #1
 8009556:	b25a      	sxtb	r2, r3
 8009558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800955a:	3301      	adds	r3, #1
 800955c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009560:	440b      	add	r3, r1
 8009562:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009566:	09db      	lsrs	r3, r3, #7
 8009568:	b2db      	uxtb	r3, r3
 800956a:	b25b      	sxtb	r3, r3
 800956c:	4313      	orrs	r3, r2
 800956e:	b25b      	sxtb	r3, r3
 8009570:	b2d9      	uxtb	r1, r3
 8009572:	f107 021c 	add.w	r2, r7, #28
 8009576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009578:	4413      	add	r3, r2
 800957a:	460a      	mov	r2, r1
 800957c:	701a      	strb	r2, [r3, #0]
 800957e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009580:	3301      	adds	r3, #1
 8009582:	637b      	str	r3, [r7, #52]	; 0x34
 8009584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009586:	2b0e      	cmp	r3, #14
 8009588:	dddf      	ble.n	800954a <AES_CMAC_Final+0x19e>
 800958a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800958e:	005b      	lsls	r3, r3, #1
 8009590:	b2db      	uxtb	r3, r3
 8009592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800959c:	683a      	ldr	r2, [r7, #0]
 800959e:	4413      	add	r3, r2
 80095a0:	2280      	movs	r2, #128	; 0x80
 80095a2:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80095a6:	e007      	b.n	80095b8 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80095ae:	683a      	ldr	r2, [r7, #0]
 80095b0:	4413      	add	r3, r2
 80095b2:	2200      	movs	r2, #0
 80095b4:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80095be:	1c5a      	adds	r2, r3, #1
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80095cc:	2b0f      	cmp	r3, #15
 80095ce:	d9eb      	bls.n	80095a8 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 80095d0:	2300      	movs	r3, #0
 80095d2:	633b      	str	r3, [r7, #48]	; 0x30
 80095d4:	e016      	b.n	8009604 <AES_CMAC_Final+0x258>
 80095d6:	683a      	ldr	r2, [r7, #0]
 80095d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095da:	4413      	add	r3, r2
 80095dc:	f203 1301 	addw	r3, r3, #257	; 0x101
 80095e0:	781a      	ldrb	r2, [r3, #0]
 80095e2:	f107 011c 	add.w	r1, r7, #28
 80095e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e8:	440b      	add	r3, r1
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	4053      	eors	r3, r2
 80095ee:	b2d9      	uxtb	r1, r3
 80095f0:	683a      	ldr	r2, [r7, #0]
 80095f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f4:	4413      	add	r3, r2
 80095f6:	f203 1301 	addw	r3, r3, #257	; 0x101
 80095fa:	460a      	mov	r2, r1
 80095fc:	701a      	strb	r2, [r3, #0]
 80095fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009600:	3301      	adds	r3, #1
 8009602:	633b      	str	r3, [r7, #48]	; 0x30
 8009604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009606:	2b0f      	cmp	r3, #15
 8009608:	dde5      	ble.n	80095d6 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800960a:	2300      	movs	r3, #0
 800960c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800960e:	e015      	b.n	800963c <AES_CMAC_Final+0x290>
 8009610:	683a      	ldr	r2, [r7, #0]
 8009612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009614:	4413      	add	r3, r2
 8009616:	33f1      	adds	r3, #241	; 0xf1
 8009618:	781a      	ldrb	r2, [r3, #0]
 800961a:	6839      	ldr	r1, [r7, #0]
 800961c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800961e:	440b      	add	r3, r1
 8009620:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	4053      	eors	r3, r2
 8009628:	b2d9      	uxtb	r1, r3
 800962a:	683a      	ldr	r2, [r7, #0]
 800962c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800962e:	4413      	add	r3, r2
 8009630:	33f1      	adds	r3, #241	; 0xf1
 8009632:	460a      	mov	r2, r1
 8009634:	701a      	strb	r2, [r3, #0]
 8009636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009638:	3301      	adds	r3, #1
 800963a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800963c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800963e:	2b0f      	cmp	r3, #15
 8009640:	dde6      	ble.n	8009610 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8009648:	f107 030c 	add.w	r3, r7, #12
 800964c:	2210      	movs	r2, #16
 800964e:	4618      	mov	r0, r3
 8009650:	f00b fc75 	bl	8014f3e <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8009654:	683a      	ldr	r2, [r7, #0]
 8009656:	f107 030c 	add.w	r3, r7, #12
 800965a:	6879      	ldr	r1, [r7, #4]
 800965c:	4618      	mov	r0, r3
 800965e:	f000 fd1d 	bl	800a09c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 8009662:	f107 031c 	add.w	r3, r7, #28
 8009666:	2210      	movs	r2, #16
 8009668:	2100      	movs	r1, #0
 800966a:	4618      	mov	r0, r3
 800966c:	f00b fca2 	bl	8014fb4 <memset1>
}
 8009670:	bf00      	nop
 8009672:	3748      	adds	r7, #72	; 0x48
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 8009678:	b480      	push	{r7}
 800967a:	b083      	sub	sp, #12
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	781a      	ldrb	r2, [r3, #0]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	3301      	adds	r3, #1
 800968e:	683a      	ldr	r2, [r7, #0]
 8009690:	7852      	ldrb	r2, [r2, #1]
 8009692:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	3302      	adds	r3, #2
 8009698:	683a      	ldr	r2, [r7, #0]
 800969a:	7892      	ldrb	r2, [r2, #2]
 800969c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	3303      	adds	r3, #3
 80096a2:	683a      	ldr	r2, [r7, #0]
 80096a4:	78d2      	ldrb	r2, [r2, #3]
 80096a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	3304      	adds	r3, #4
 80096ac:	683a      	ldr	r2, [r7, #0]
 80096ae:	7912      	ldrb	r2, [r2, #4]
 80096b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	3305      	adds	r3, #5
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	7952      	ldrb	r2, [r2, #5]
 80096ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	3306      	adds	r3, #6
 80096c0:	683a      	ldr	r2, [r7, #0]
 80096c2:	7992      	ldrb	r2, [r2, #6]
 80096c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	3307      	adds	r3, #7
 80096ca:	683a      	ldr	r2, [r7, #0]
 80096cc:	79d2      	ldrb	r2, [r2, #7]
 80096ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	3308      	adds	r3, #8
 80096d4:	683a      	ldr	r2, [r7, #0]
 80096d6:	7a12      	ldrb	r2, [r2, #8]
 80096d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	3309      	adds	r3, #9
 80096de:	683a      	ldr	r2, [r7, #0]
 80096e0:	7a52      	ldrb	r2, [r2, #9]
 80096e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	330a      	adds	r3, #10
 80096e8:	683a      	ldr	r2, [r7, #0]
 80096ea:	7a92      	ldrb	r2, [r2, #10]
 80096ec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	330b      	adds	r3, #11
 80096f2:	683a      	ldr	r2, [r7, #0]
 80096f4:	7ad2      	ldrb	r2, [r2, #11]
 80096f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	330c      	adds	r3, #12
 80096fc:	683a      	ldr	r2, [r7, #0]
 80096fe:	7b12      	ldrb	r2, [r2, #12]
 8009700:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	330d      	adds	r3, #13
 8009706:	683a      	ldr	r2, [r7, #0]
 8009708:	7b52      	ldrb	r2, [r2, #13]
 800970a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	330e      	adds	r3, #14
 8009710:	683a      	ldr	r2, [r7, #0]
 8009712:	7b92      	ldrb	r2, [r2, #14]
 8009714:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	330f      	adds	r3, #15
 800971a:	683a      	ldr	r2, [r7, #0]
 800971c:	7bd2      	ldrb	r2, [r2, #15]
 800971e:	701a      	strb	r2, [r3, #0]
#endif
}
 8009720:	bf00      	nop
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	bc80      	pop	{r7}
 8009728:	4770      	bx	lr

0800972a <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800972a:	b480      	push	{r7}
 800972c:	b085      	sub	sp, #20
 800972e:	af00      	add	r7, sp, #0
 8009730:	60f8      	str	r0, [r7, #12]
 8009732:	60b9      	str	r1, [r7, #8]
 8009734:	4613      	mov	r3, r2
 8009736:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 8009738:	e007      	b.n	800974a <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800973a:	68ba      	ldr	r2, [r7, #8]
 800973c:	1c53      	adds	r3, r2, #1
 800973e:	60bb      	str	r3, [r7, #8]
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	1c59      	adds	r1, r3, #1
 8009744:	60f9      	str	r1, [r7, #12]
 8009746:	7812      	ldrb	r2, [r2, #0]
 8009748:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800974a:	79fb      	ldrb	r3, [r7, #7]
 800974c:	1e5a      	subs	r2, r3, #1
 800974e:	71fa      	strb	r2, [r7, #7]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1f2      	bne.n	800973a <copy_block_nn+0x10>
}
 8009754:	bf00      	nop
 8009756:	bf00      	nop
 8009758:	3714      	adds	r7, #20
 800975a:	46bd      	mov	sp, r7
 800975c:	bc80      	pop	{r7}
 800975e:	4770      	bx	lr

08009760 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	781a      	ldrb	r2, [r3, #0]
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	4053      	eors	r3, r2
 8009774:	b2da      	uxtb	r2, r3
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	3301      	adds	r3, #1
 800977e:	7819      	ldrb	r1, [r3, #0]
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	3301      	adds	r3, #1
 8009784:	781a      	ldrb	r2, [r3, #0]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	3301      	adds	r3, #1
 800978a:	404a      	eors	r2, r1
 800978c:	b2d2      	uxtb	r2, r2
 800978e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	3302      	adds	r3, #2
 8009794:	7819      	ldrb	r1, [r3, #0]
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	3302      	adds	r3, #2
 800979a:	781a      	ldrb	r2, [r3, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	3302      	adds	r3, #2
 80097a0:	404a      	eors	r2, r1
 80097a2:	b2d2      	uxtb	r2, r2
 80097a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	3303      	adds	r3, #3
 80097aa:	7819      	ldrb	r1, [r3, #0]
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	3303      	adds	r3, #3
 80097b0:	781a      	ldrb	r2, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	3303      	adds	r3, #3
 80097b6:	404a      	eors	r2, r1
 80097b8:	b2d2      	uxtb	r2, r2
 80097ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	3304      	adds	r3, #4
 80097c0:	7819      	ldrb	r1, [r3, #0]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	3304      	adds	r3, #4
 80097c6:	781a      	ldrb	r2, [r3, #0]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	3304      	adds	r3, #4
 80097cc:	404a      	eors	r2, r1
 80097ce:	b2d2      	uxtb	r2, r2
 80097d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	3305      	adds	r3, #5
 80097d6:	7819      	ldrb	r1, [r3, #0]
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	3305      	adds	r3, #5
 80097dc:	781a      	ldrb	r2, [r3, #0]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	3305      	adds	r3, #5
 80097e2:	404a      	eors	r2, r1
 80097e4:	b2d2      	uxtb	r2, r2
 80097e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	3306      	adds	r3, #6
 80097ec:	7819      	ldrb	r1, [r3, #0]
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	3306      	adds	r3, #6
 80097f2:	781a      	ldrb	r2, [r3, #0]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	3306      	adds	r3, #6
 80097f8:	404a      	eors	r2, r1
 80097fa:	b2d2      	uxtb	r2, r2
 80097fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	3307      	adds	r3, #7
 8009802:	7819      	ldrb	r1, [r3, #0]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	3307      	adds	r3, #7
 8009808:	781a      	ldrb	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	3307      	adds	r3, #7
 800980e:	404a      	eors	r2, r1
 8009810:	b2d2      	uxtb	r2, r2
 8009812:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	3308      	adds	r3, #8
 8009818:	7819      	ldrb	r1, [r3, #0]
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	3308      	adds	r3, #8
 800981e:	781a      	ldrb	r2, [r3, #0]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	3308      	adds	r3, #8
 8009824:	404a      	eors	r2, r1
 8009826:	b2d2      	uxtb	r2, r2
 8009828:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	3309      	adds	r3, #9
 800982e:	7819      	ldrb	r1, [r3, #0]
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	3309      	adds	r3, #9
 8009834:	781a      	ldrb	r2, [r3, #0]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	3309      	adds	r3, #9
 800983a:	404a      	eors	r2, r1
 800983c:	b2d2      	uxtb	r2, r2
 800983e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	330a      	adds	r3, #10
 8009844:	7819      	ldrb	r1, [r3, #0]
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	330a      	adds	r3, #10
 800984a:	781a      	ldrb	r2, [r3, #0]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	330a      	adds	r3, #10
 8009850:	404a      	eors	r2, r1
 8009852:	b2d2      	uxtb	r2, r2
 8009854:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	330b      	adds	r3, #11
 800985a:	7819      	ldrb	r1, [r3, #0]
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	330b      	adds	r3, #11
 8009860:	781a      	ldrb	r2, [r3, #0]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	330b      	adds	r3, #11
 8009866:	404a      	eors	r2, r1
 8009868:	b2d2      	uxtb	r2, r2
 800986a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	330c      	adds	r3, #12
 8009870:	7819      	ldrb	r1, [r3, #0]
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	330c      	adds	r3, #12
 8009876:	781a      	ldrb	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	330c      	adds	r3, #12
 800987c:	404a      	eors	r2, r1
 800987e:	b2d2      	uxtb	r2, r2
 8009880:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	330d      	adds	r3, #13
 8009886:	7819      	ldrb	r1, [r3, #0]
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	330d      	adds	r3, #13
 800988c:	781a      	ldrb	r2, [r3, #0]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	330d      	adds	r3, #13
 8009892:	404a      	eors	r2, r1
 8009894:	b2d2      	uxtb	r2, r2
 8009896:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	330e      	adds	r3, #14
 800989c:	7819      	ldrb	r1, [r3, #0]
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	330e      	adds	r3, #14
 80098a2:	781a      	ldrb	r2, [r3, #0]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	330e      	adds	r3, #14
 80098a8:	404a      	eors	r2, r1
 80098aa:	b2d2      	uxtb	r2, r2
 80098ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	330f      	adds	r3, #15
 80098b2:	7819      	ldrb	r1, [r3, #0]
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	330f      	adds	r3, #15
 80098b8:	781a      	ldrb	r2, [r3, #0]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	330f      	adds	r3, #15
 80098be:	404a      	eors	r2, r1
 80098c0:	b2d2      	uxtb	r2, r2
 80098c2:	701a      	strb	r2, [r3, #0]
#endif
}
 80098c4:	bf00      	nop
 80098c6:	370c      	adds	r7, #12
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bc80      	pop	{r7}
 80098cc:	4770      	bx	lr

080098ce <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 80098ce:	b480      	push	{r7}
 80098d0:	b085      	sub	sp, #20
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	60f8      	str	r0, [r7, #12]
 80098d6:	60b9      	str	r1, [r7, #8]
 80098d8:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	781a      	ldrb	r2, [r3, #0]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	4053      	eors	r3, r2
 80098e4:	b2da      	uxtb	r2, r3
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	3301      	adds	r3, #1
 80098ee:	7819      	ldrb	r1, [r3, #0]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	3301      	adds	r3, #1
 80098f4:	781a      	ldrb	r2, [r3, #0]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	3301      	adds	r3, #1
 80098fa:	404a      	eors	r2, r1
 80098fc:	b2d2      	uxtb	r2, r2
 80098fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	3302      	adds	r3, #2
 8009904:	7819      	ldrb	r1, [r3, #0]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	3302      	adds	r3, #2
 800990a:	781a      	ldrb	r2, [r3, #0]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	3302      	adds	r3, #2
 8009910:	404a      	eors	r2, r1
 8009912:	b2d2      	uxtb	r2, r2
 8009914:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	3303      	adds	r3, #3
 800991a:	7819      	ldrb	r1, [r3, #0]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	3303      	adds	r3, #3
 8009920:	781a      	ldrb	r2, [r3, #0]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	3303      	adds	r3, #3
 8009926:	404a      	eors	r2, r1
 8009928:	b2d2      	uxtb	r2, r2
 800992a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	3304      	adds	r3, #4
 8009930:	7819      	ldrb	r1, [r3, #0]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	3304      	adds	r3, #4
 8009936:	781a      	ldrb	r2, [r3, #0]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	3304      	adds	r3, #4
 800993c:	404a      	eors	r2, r1
 800993e:	b2d2      	uxtb	r2, r2
 8009940:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	3305      	adds	r3, #5
 8009946:	7819      	ldrb	r1, [r3, #0]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	3305      	adds	r3, #5
 800994c:	781a      	ldrb	r2, [r3, #0]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	3305      	adds	r3, #5
 8009952:	404a      	eors	r2, r1
 8009954:	b2d2      	uxtb	r2, r2
 8009956:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	3306      	adds	r3, #6
 800995c:	7819      	ldrb	r1, [r3, #0]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	3306      	adds	r3, #6
 8009962:	781a      	ldrb	r2, [r3, #0]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	3306      	adds	r3, #6
 8009968:	404a      	eors	r2, r1
 800996a:	b2d2      	uxtb	r2, r2
 800996c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	3307      	adds	r3, #7
 8009972:	7819      	ldrb	r1, [r3, #0]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	3307      	adds	r3, #7
 8009978:	781a      	ldrb	r2, [r3, #0]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	3307      	adds	r3, #7
 800997e:	404a      	eors	r2, r1
 8009980:	b2d2      	uxtb	r2, r2
 8009982:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	3308      	adds	r3, #8
 8009988:	7819      	ldrb	r1, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	3308      	adds	r3, #8
 800998e:	781a      	ldrb	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	3308      	adds	r3, #8
 8009994:	404a      	eors	r2, r1
 8009996:	b2d2      	uxtb	r2, r2
 8009998:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	3309      	adds	r3, #9
 800999e:	7819      	ldrb	r1, [r3, #0]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	3309      	adds	r3, #9
 80099a4:	781a      	ldrb	r2, [r3, #0]
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	3309      	adds	r3, #9
 80099aa:	404a      	eors	r2, r1
 80099ac:	b2d2      	uxtb	r2, r2
 80099ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	330a      	adds	r3, #10
 80099b4:	7819      	ldrb	r1, [r3, #0]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	330a      	adds	r3, #10
 80099ba:	781a      	ldrb	r2, [r3, #0]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	330a      	adds	r3, #10
 80099c0:	404a      	eors	r2, r1
 80099c2:	b2d2      	uxtb	r2, r2
 80099c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	330b      	adds	r3, #11
 80099ca:	7819      	ldrb	r1, [r3, #0]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	330b      	adds	r3, #11
 80099d0:	781a      	ldrb	r2, [r3, #0]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	330b      	adds	r3, #11
 80099d6:	404a      	eors	r2, r1
 80099d8:	b2d2      	uxtb	r2, r2
 80099da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	330c      	adds	r3, #12
 80099e0:	7819      	ldrb	r1, [r3, #0]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	330c      	adds	r3, #12
 80099e6:	781a      	ldrb	r2, [r3, #0]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	330c      	adds	r3, #12
 80099ec:	404a      	eors	r2, r1
 80099ee:	b2d2      	uxtb	r2, r2
 80099f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	330d      	adds	r3, #13
 80099f6:	7819      	ldrb	r1, [r3, #0]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	330d      	adds	r3, #13
 80099fc:	781a      	ldrb	r2, [r3, #0]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	330d      	adds	r3, #13
 8009a02:	404a      	eors	r2, r1
 8009a04:	b2d2      	uxtb	r2, r2
 8009a06:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	330e      	adds	r3, #14
 8009a0c:	7819      	ldrb	r1, [r3, #0]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	330e      	adds	r3, #14
 8009a12:	781a      	ldrb	r2, [r3, #0]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	330e      	adds	r3, #14
 8009a18:	404a      	eors	r2, r1
 8009a1a:	b2d2      	uxtb	r2, r2
 8009a1c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	330f      	adds	r3, #15
 8009a22:	7819      	ldrb	r1, [r3, #0]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	330f      	adds	r3, #15
 8009a28:	781a      	ldrb	r2, [r3, #0]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	330f      	adds	r3, #15
 8009a2e:	404a      	eors	r2, r1
 8009a30:	b2d2      	uxtb	r2, r2
 8009a32:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8009a34:	bf00      	nop
 8009a36:	3714      	adds	r7, #20
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bc80      	pop	{r7}
 8009a3c:	4770      	bx	lr

08009a3e <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8009a3e:	b580      	push	{r7, lr}
 8009a40:	b082      	sub	sp, #8
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
 8009a46:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 8009a48:	6839      	ldr	r1, [r7, #0]
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f7ff fe88 	bl	8009760 <xor_block>
}
 8009a50:	bf00      	nop
 8009a52:	3708      	adds	r7, #8
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8009a58:	b480      	push	{r7}
 8009a5a:	b085      	sub	sp, #20
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	461a      	mov	r2, r3
 8009a66:	4b48      	ldr	r3, [pc, #288]	; (8009b88 <shift_sub_rows+0x130>)
 8009a68:	5c9a      	ldrb	r2, [r3, r2]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	701a      	strb	r2, [r3, #0]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	3304      	adds	r3, #4
 8009a72:	781b      	ldrb	r3, [r3, #0]
 8009a74:	4619      	mov	r1, r3
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	3304      	adds	r3, #4
 8009a7a:	4a43      	ldr	r2, [pc, #268]	; (8009b88 <shift_sub_rows+0x130>)
 8009a7c:	5c52      	ldrb	r2, [r2, r1]
 8009a7e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	3308      	adds	r3, #8
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	4619      	mov	r1, r3
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	4a3e      	ldr	r2, [pc, #248]	; (8009b88 <shift_sub_rows+0x130>)
 8009a8e:	5c52      	ldrb	r2, [r2, r1]
 8009a90:	701a      	strb	r2, [r3, #0]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	330c      	adds	r3, #12
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	4619      	mov	r1, r3
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	330c      	adds	r3, #12
 8009a9e:	4a3a      	ldr	r2, [pc, #232]	; (8009b88 <shift_sub_rows+0x130>)
 8009aa0:	5c52      	ldrb	r2, [r2, r1]
 8009aa2:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	785b      	ldrb	r3, [r3, #1]
 8009aa8:	73fb      	strb	r3, [r7, #15]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	3305      	adds	r3, #5
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	4619      	mov	r1, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	4a34      	ldr	r2, [pc, #208]	; (8009b88 <shift_sub_rows+0x130>)
 8009ab8:	5c52      	ldrb	r2, [r2, r1]
 8009aba:	701a      	strb	r2, [r3, #0]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	3309      	adds	r3, #9
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	3305      	adds	r3, #5
 8009ac8:	4a2f      	ldr	r2, [pc, #188]	; (8009b88 <shift_sub_rows+0x130>)
 8009aca:	5c52      	ldrb	r2, [r2, r1]
 8009acc:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	330d      	adds	r3, #13
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	3309      	adds	r3, #9
 8009ada:	4a2b      	ldr	r2, [pc, #172]	; (8009b88 <shift_sub_rows+0x130>)
 8009adc:	5c52      	ldrb	r2, [r2, r1]
 8009ade:	701a      	strb	r2, [r3, #0]
 8009ae0:	7bfa      	ldrb	r2, [r7, #15]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	330d      	adds	r3, #13
 8009ae6:	4928      	ldr	r1, [pc, #160]	; (8009b88 <shift_sub_rows+0x130>)
 8009ae8:	5c8a      	ldrb	r2, [r1, r2]
 8009aea:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	789b      	ldrb	r3, [r3, #2]
 8009af0:	73fb      	strb	r3, [r7, #15]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	330a      	adds	r3, #10
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	4619      	mov	r1, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	3302      	adds	r3, #2
 8009afe:	4a22      	ldr	r2, [pc, #136]	; (8009b88 <shift_sub_rows+0x130>)
 8009b00:	5c52      	ldrb	r2, [r2, r1]
 8009b02:	701a      	strb	r2, [r3, #0]
 8009b04:	7bfa      	ldrb	r2, [r7, #15]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	330a      	adds	r3, #10
 8009b0a:	491f      	ldr	r1, [pc, #124]	; (8009b88 <shift_sub_rows+0x130>)
 8009b0c:	5c8a      	ldrb	r2, [r1, r2]
 8009b0e:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	799b      	ldrb	r3, [r3, #6]
 8009b14:	73fb      	strb	r3, [r7, #15]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	330e      	adds	r3, #14
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	3306      	adds	r3, #6
 8009b22:	4a19      	ldr	r2, [pc, #100]	; (8009b88 <shift_sub_rows+0x130>)
 8009b24:	5c52      	ldrb	r2, [r2, r1]
 8009b26:	701a      	strb	r2, [r3, #0]
 8009b28:	7bfa      	ldrb	r2, [r7, #15]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	330e      	adds	r3, #14
 8009b2e:	4916      	ldr	r1, [pc, #88]	; (8009b88 <shift_sub_rows+0x130>)
 8009b30:	5c8a      	ldrb	r2, [r1, r2]
 8009b32:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	7bdb      	ldrb	r3, [r3, #15]
 8009b38:	73fb      	strb	r3, [r7, #15]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	330b      	adds	r3, #11
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	4619      	mov	r1, r3
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	330f      	adds	r3, #15
 8009b46:	4a10      	ldr	r2, [pc, #64]	; (8009b88 <shift_sub_rows+0x130>)
 8009b48:	5c52      	ldrb	r2, [r2, r1]
 8009b4a:	701a      	strb	r2, [r3, #0]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	3307      	adds	r3, #7
 8009b50:	781b      	ldrb	r3, [r3, #0]
 8009b52:	4619      	mov	r1, r3
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	330b      	adds	r3, #11
 8009b58:	4a0b      	ldr	r2, [pc, #44]	; (8009b88 <shift_sub_rows+0x130>)
 8009b5a:	5c52      	ldrb	r2, [r2, r1]
 8009b5c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	3303      	adds	r3, #3
 8009b62:	781b      	ldrb	r3, [r3, #0]
 8009b64:	4619      	mov	r1, r3
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	3307      	adds	r3, #7
 8009b6a:	4a07      	ldr	r2, [pc, #28]	; (8009b88 <shift_sub_rows+0x130>)
 8009b6c:	5c52      	ldrb	r2, [r2, r1]
 8009b6e:	701a      	strb	r2, [r3, #0]
 8009b70:	7bfa      	ldrb	r2, [r7, #15]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	3303      	adds	r3, #3
 8009b76:	4904      	ldr	r1, [pc, #16]	; (8009b88 <shift_sub_rows+0x130>)
 8009b78:	5c8a      	ldrb	r2, [r1, r2]
 8009b7a:	701a      	strb	r2, [r3, #0]
}
 8009b7c:	bf00      	nop
 8009b7e:	3714      	adds	r7, #20
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bc80      	pop	{r7}
 8009b84:	4770      	bx	lr
 8009b86:	bf00      	nop
 8009b88:	08019c78 	.word	0x08019c78

08009b8c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b086      	sub	sp, #24
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 8009b94:	f107 0308 	add.w	r3, r7, #8
 8009b98:	6879      	ldr	r1, [r7, #4]
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7ff fd6c 	bl	8009678 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8009ba0:	7a3b      	ldrb	r3, [r7, #8]
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	4b9a      	ldr	r3, [pc, #616]	; (8009e10 <mix_sub_columns+0x284>)
 8009ba6:	5c9a      	ldrb	r2, [r3, r2]
 8009ba8:	7b7b      	ldrb	r3, [r7, #13]
 8009baa:	4619      	mov	r1, r3
 8009bac:	4b99      	ldr	r3, [pc, #612]	; (8009e14 <mix_sub_columns+0x288>)
 8009bae:	5c5b      	ldrb	r3, [r3, r1]
 8009bb0:	4053      	eors	r3, r2
 8009bb2:	b2da      	uxtb	r2, r3
 8009bb4:	7cbb      	ldrb	r3, [r7, #18]
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	4b97      	ldr	r3, [pc, #604]	; (8009e18 <mix_sub_columns+0x28c>)
 8009bba:	5c5b      	ldrb	r3, [r3, r1]
 8009bbc:	4053      	eors	r3, r2
 8009bbe:	b2da      	uxtb	r2, r3
 8009bc0:	7dfb      	ldrb	r3, [r7, #23]
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	4b94      	ldr	r3, [pc, #592]	; (8009e18 <mix_sub_columns+0x28c>)
 8009bc6:	5c5b      	ldrb	r3, [r3, r1]
 8009bc8:	4053      	eors	r3, r2
 8009bca:	b2da      	uxtb	r2, r3
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8009bd0:	7a3b      	ldrb	r3, [r7, #8]
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	4b90      	ldr	r3, [pc, #576]	; (8009e18 <mix_sub_columns+0x28c>)
 8009bd6:	5c9a      	ldrb	r2, [r3, r2]
 8009bd8:	7b7b      	ldrb	r3, [r7, #13]
 8009bda:	4619      	mov	r1, r3
 8009bdc:	4b8c      	ldr	r3, [pc, #560]	; (8009e10 <mix_sub_columns+0x284>)
 8009bde:	5c5b      	ldrb	r3, [r3, r1]
 8009be0:	4053      	eors	r3, r2
 8009be2:	b2da      	uxtb	r2, r3
 8009be4:	7cbb      	ldrb	r3, [r7, #18]
 8009be6:	4619      	mov	r1, r3
 8009be8:	4b8a      	ldr	r3, [pc, #552]	; (8009e14 <mix_sub_columns+0x288>)
 8009bea:	5c5b      	ldrb	r3, [r3, r1]
 8009bec:	4053      	eors	r3, r2
 8009bee:	b2d9      	uxtb	r1, r3
 8009bf0:	7dfb      	ldrb	r3, [r7, #23]
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	4b88      	ldr	r3, [pc, #544]	; (8009e18 <mix_sub_columns+0x28c>)
 8009bf6:	5c9a      	ldrb	r2, [r3, r2]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	404a      	eors	r2, r1
 8009bfe:	b2d2      	uxtb	r2, r2
 8009c00:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8009c02:	7a3b      	ldrb	r3, [r7, #8]
 8009c04:	461a      	mov	r2, r3
 8009c06:	4b84      	ldr	r3, [pc, #528]	; (8009e18 <mix_sub_columns+0x28c>)
 8009c08:	5c9a      	ldrb	r2, [r3, r2]
 8009c0a:	7b7b      	ldrb	r3, [r7, #13]
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	4b82      	ldr	r3, [pc, #520]	; (8009e18 <mix_sub_columns+0x28c>)
 8009c10:	5c5b      	ldrb	r3, [r3, r1]
 8009c12:	4053      	eors	r3, r2
 8009c14:	b2da      	uxtb	r2, r3
 8009c16:	7cbb      	ldrb	r3, [r7, #18]
 8009c18:	4619      	mov	r1, r3
 8009c1a:	4b7d      	ldr	r3, [pc, #500]	; (8009e10 <mix_sub_columns+0x284>)
 8009c1c:	5c5b      	ldrb	r3, [r3, r1]
 8009c1e:	4053      	eors	r3, r2
 8009c20:	b2d9      	uxtb	r1, r3
 8009c22:	7dfb      	ldrb	r3, [r7, #23]
 8009c24:	461a      	mov	r2, r3
 8009c26:	4b7b      	ldr	r3, [pc, #492]	; (8009e14 <mix_sub_columns+0x288>)
 8009c28:	5c9a      	ldrb	r2, [r3, r2]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	3302      	adds	r3, #2
 8009c2e:	404a      	eors	r2, r1
 8009c30:	b2d2      	uxtb	r2, r2
 8009c32:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8009c34:	7a3b      	ldrb	r3, [r7, #8]
 8009c36:	461a      	mov	r2, r3
 8009c38:	4b76      	ldr	r3, [pc, #472]	; (8009e14 <mix_sub_columns+0x288>)
 8009c3a:	5c9a      	ldrb	r2, [r3, r2]
 8009c3c:	7b7b      	ldrb	r3, [r7, #13]
 8009c3e:	4619      	mov	r1, r3
 8009c40:	4b75      	ldr	r3, [pc, #468]	; (8009e18 <mix_sub_columns+0x28c>)
 8009c42:	5c5b      	ldrb	r3, [r3, r1]
 8009c44:	4053      	eors	r3, r2
 8009c46:	b2da      	uxtb	r2, r3
 8009c48:	7cbb      	ldrb	r3, [r7, #18]
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	4b72      	ldr	r3, [pc, #456]	; (8009e18 <mix_sub_columns+0x28c>)
 8009c4e:	5c5b      	ldrb	r3, [r3, r1]
 8009c50:	4053      	eors	r3, r2
 8009c52:	b2d9      	uxtb	r1, r3
 8009c54:	7dfb      	ldrb	r3, [r7, #23]
 8009c56:	461a      	mov	r2, r3
 8009c58:	4b6d      	ldr	r3, [pc, #436]	; (8009e10 <mix_sub_columns+0x284>)
 8009c5a:	5c9a      	ldrb	r2, [r3, r2]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	3303      	adds	r3, #3
 8009c60:	404a      	eors	r2, r1
 8009c62:	b2d2      	uxtb	r2, r2
 8009c64:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8009c66:	7b3b      	ldrb	r3, [r7, #12]
 8009c68:	461a      	mov	r2, r3
 8009c6a:	4b69      	ldr	r3, [pc, #420]	; (8009e10 <mix_sub_columns+0x284>)
 8009c6c:	5c9a      	ldrb	r2, [r3, r2]
 8009c6e:	7c7b      	ldrb	r3, [r7, #17]
 8009c70:	4619      	mov	r1, r3
 8009c72:	4b68      	ldr	r3, [pc, #416]	; (8009e14 <mix_sub_columns+0x288>)
 8009c74:	5c5b      	ldrb	r3, [r3, r1]
 8009c76:	4053      	eors	r3, r2
 8009c78:	b2da      	uxtb	r2, r3
 8009c7a:	7dbb      	ldrb	r3, [r7, #22]
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	4b66      	ldr	r3, [pc, #408]	; (8009e18 <mix_sub_columns+0x28c>)
 8009c80:	5c5b      	ldrb	r3, [r3, r1]
 8009c82:	4053      	eors	r3, r2
 8009c84:	b2d9      	uxtb	r1, r3
 8009c86:	7afb      	ldrb	r3, [r7, #11]
 8009c88:	461a      	mov	r2, r3
 8009c8a:	4b63      	ldr	r3, [pc, #396]	; (8009e18 <mix_sub_columns+0x28c>)
 8009c8c:	5c9a      	ldrb	r2, [r3, r2]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	3304      	adds	r3, #4
 8009c92:	404a      	eors	r2, r1
 8009c94:	b2d2      	uxtb	r2, r2
 8009c96:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8009c98:	7b3b      	ldrb	r3, [r7, #12]
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	4b5e      	ldr	r3, [pc, #376]	; (8009e18 <mix_sub_columns+0x28c>)
 8009c9e:	5c9a      	ldrb	r2, [r3, r2]
 8009ca0:	7c7b      	ldrb	r3, [r7, #17]
 8009ca2:	4619      	mov	r1, r3
 8009ca4:	4b5a      	ldr	r3, [pc, #360]	; (8009e10 <mix_sub_columns+0x284>)
 8009ca6:	5c5b      	ldrb	r3, [r3, r1]
 8009ca8:	4053      	eors	r3, r2
 8009caa:	b2da      	uxtb	r2, r3
 8009cac:	7dbb      	ldrb	r3, [r7, #22]
 8009cae:	4619      	mov	r1, r3
 8009cb0:	4b58      	ldr	r3, [pc, #352]	; (8009e14 <mix_sub_columns+0x288>)
 8009cb2:	5c5b      	ldrb	r3, [r3, r1]
 8009cb4:	4053      	eors	r3, r2
 8009cb6:	b2d9      	uxtb	r1, r3
 8009cb8:	7afb      	ldrb	r3, [r7, #11]
 8009cba:	461a      	mov	r2, r3
 8009cbc:	4b56      	ldr	r3, [pc, #344]	; (8009e18 <mix_sub_columns+0x28c>)
 8009cbe:	5c9a      	ldrb	r2, [r3, r2]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	3305      	adds	r3, #5
 8009cc4:	404a      	eors	r2, r1
 8009cc6:	b2d2      	uxtb	r2, r2
 8009cc8:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8009cca:	7b3b      	ldrb	r3, [r7, #12]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	4b52      	ldr	r3, [pc, #328]	; (8009e18 <mix_sub_columns+0x28c>)
 8009cd0:	5c9a      	ldrb	r2, [r3, r2]
 8009cd2:	7c7b      	ldrb	r3, [r7, #17]
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	4b50      	ldr	r3, [pc, #320]	; (8009e18 <mix_sub_columns+0x28c>)
 8009cd8:	5c5b      	ldrb	r3, [r3, r1]
 8009cda:	4053      	eors	r3, r2
 8009cdc:	b2da      	uxtb	r2, r3
 8009cde:	7dbb      	ldrb	r3, [r7, #22]
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	4b4b      	ldr	r3, [pc, #300]	; (8009e10 <mix_sub_columns+0x284>)
 8009ce4:	5c5b      	ldrb	r3, [r3, r1]
 8009ce6:	4053      	eors	r3, r2
 8009ce8:	b2d9      	uxtb	r1, r3
 8009cea:	7afb      	ldrb	r3, [r7, #11]
 8009cec:	461a      	mov	r2, r3
 8009cee:	4b49      	ldr	r3, [pc, #292]	; (8009e14 <mix_sub_columns+0x288>)
 8009cf0:	5c9a      	ldrb	r2, [r3, r2]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	3306      	adds	r3, #6
 8009cf6:	404a      	eors	r2, r1
 8009cf8:	b2d2      	uxtb	r2, r2
 8009cfa:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8009cfc:	7b3b      	ldrb	r3, [r7, #12]
 8009cfe:	461a      	mov	r2, r3
 8009d00:	4b44      	ldr	r3, [pc, #272]	; (8009e14 <mix_sub_columns+0x288>)
 8009d02:	5c9a      	ldrb	r2, [r3, r2]
 8009d04:	7c7b      	ldrb	r3, [r7, #17]
 8009d06:	4619      	mov	r1, r3
 8009d08:	4b43      	ldr	r3, [pc, #268]	; (8009e18 <mix_sub_columns+0x28c>)
 8009d0a:	5c5b      	ldrb	r3, [r3, r1]
 8009d0c:	4053      	eors	r3, r2
 8009d0e:	b2da      	uxtb	r2, r3
 8009d10:	7dbb      	ldrb	r3, [r7, #22]
 8009d12:	4619      	mov	r1, r3
 8009d14:	4b40      	ldr	r3, [pc, #256]	; (8009e18 <mix_sub_columns+0x28c>)
 8009d16:	5c5b      	ldrb	r3, [r3, r1]
 8009d18:	4053      	eors	r3, r2
 8009d1a:	b2d9      	uxtb	r1, r3
 8009d1c:	7afb      	ldrb	r3, [r7, #11]
 8009d1e:	461a      	mov	r2, r3
 8009d20:	4b3b      	ldr	r3, [pc, #236]	; (8009e10 <mix_sub_columns+0x284>)
 8009d22:	5c9a      	ldrb	r2, [r3, r2]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	3307      	adds	r3, #7
 8009d28:	404a      	eors	r2, r1
 8009d2a:	b2d2      	uxtb	r2, r2
 8009d2c:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8009d2e:	7c3b      	ldrb	r3, [r7, #16]
 8009d30:	461a      	mov	r2, r3
 8009d32:	4b37      	ldr	r3, [pc, #220]	; (8009e10 <mix_sub_columns+0x284>)
 8009d34:	5c9a      	ldrb	r2, [r3, r2]
 8009d36:	7d7b      	ldrb	r3, [r7, #21]
 8009d38:	4619      	mov	r1, r3
 8009d3a:	4b36      	ldr	r3, [pc, #216]	; (8009e14 <mix_sub_columns+0x288>)
 8009d3c:	5c5b      	ldrb	r3, [r3, r1]
 8009d3e:	4053      	eors	r3, r2
 8009d40:	b2da      	uxtb	r2, r3
 8009d42:	7abb      	ldrb	r3, [r7, #10]
 8009d44:	4619      	mov	r1, r3
 8009d46:	4b34      	ldr	r3, [pc, #208]	; (8009e18 <mix_sub_columns+0x28c>)
 8009d48:	5c5b      	ldrb	r3, [r3, r1]
 8009d4a:	4053      	eors	r3, r2
 8009d4c:	b2d9      	uxtb	r1, r3
 8009d4e:	7bfb      	ldrb	r3, [r7, #15]
 8009d50:	461a      	mov	r2, r3
 8009d52:	4b31      	ldr	r3, [pc, #196]	; (8009e18 <mix_sub_columns+0x28c>)
 8009d54:	5c9a      	ldrb	r2, [r3, r2]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	3308      	adds	r3, #8
 8009d5a:	404a      	eors	r2, r1
 8009d5c:	b2d2      	uxtb	r2, r2
 8009d5e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8009d60:	7c3b      	ldrb	r3, [r7, #16]
 8009d62:	461a      	mov	r2, r3
 8009d64:	4b2c      	ldr	r3, [pc, #176]	; (8009e18 <mix_sub_columns+0x28c>)
 8009d66:	5c9a      	ldrb	r2, [r3, r2]
 8009d68:	7d7b      	ldrb	r3, [r7, #21]
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	4b28      	ldr	r3, [pc, #160]	; (8009e10 <mix_sub_columns+0x284>)
 8009d6e:	5c5b      	ldrb	r3, [r3, r1]
 8009d70:	4053      	eors	r3, r2
 8009d72:	b2da      	uxtb	r2, r3
 8009d74:	7abb      	ldrb	r3, [r7, #10]
 8009d76:	4619      	mov	r1, r3
 8009d78:	4b26      	ldr	r3, [pc, #152]	; (8009e14 <mix_sub_columns+0x288>)
 8009d7a:	5c5b      	ldrb	r3, [r3, r1]
 8009d7c:	4053      	eors	r3, r2
 8009d7e:	b2d9      	uxtb	r1, r3
 8009d80:	7bfb      	ldrb	r3, [r7, #15]
 8009d82:	461a      	mov	r2, r3
 8009d84:	4b24      	ldr	r3, [pc, #144]	; (8009e18 <mix_sub_columns+0x28c>)
 8009d86:	5c9a      	ldrb	r2, [r3, r2]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	3309      	adds	r3, #9
 8009d8c:	404a      	eors	r2, r1
 8009d8e:	b2d2      	uxtb	r2, r2
 8009d90:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8009d92:	7c3b      	ldrb	r3, [r7, #16]
 8009d94:	461a      	mov	r2, r3
 8009d96:	4b20      	ldr	r3, [pc, #128]	; (8009e18 <mix_sub_columns+0x28c>)
 8009d98:	5c9a      	ldrb	r2, [r3, r2]
 8009d9a:	7d7b      	ldrb	r3, [r7, #21]
 8009d9c:	4619      	mov	r1, r3
 8009d9e:	4b1e      	ldr	r3, [pc, #120]	; (8009e18 <mix_sub_columns+0x28c>)
 8009da0:	5c5b      	ldrb	r3, [r3, r1]
 8009da2:	4053      	eors	r3, r2
 8009da4:	b2da      	uxtb	r2, r3
 8009da6:	7abb      	ldrb	r3, [r7, #10]
 8009da8:	4619      	mov	r1, r3
 8009daa:	4b19      	ldr	r3, [pc, #100]	; (8009e10 <mix_sub_columns+0x284>)
 8009dac:	5c5b      	ldrb	r3, [r3, r1]
 8009dae:	4053      	eors	r3, r2
 8009db0:	b2d9      	uxtb	r1, r3
 8009db2:	7bfb      	ldrb	r3, [r7, #15]
 8009db4:	461a      	mov	r2, r3
 8009db6:	4b17      	ldr	r3, [pc, #92]	; (8009e14 <mix_sub_columns+0x288>)
 8009db8:	5c9a      	ldrb	r2, [r3, r2]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	330a      	adds	r3, #10
 8009dbe:	404a      	eors	r2, r1
 8009dc0:	b2d2      	uxtb	r2, r2
 8009dc2:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8009dc4:	7c3b      	ldrb	r3, [r7, #16]
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	4b12      	ldr	r3, [pc, #72]	; (8009e14 <mix_sub_columns+0x288>)
 8009dca:	5c9a      	ldrb	r2, [r3, r2]
 8009dcc:	7d7b      	ldrb	r3, [r7, #21]
 8009dce:	4619      	mov	r1, r3
 8009dd0:	4b11      	ldr	r3, [pc, #68]	; (8009e18 <mix_sub_columns+0x28c>)
 8009dd2:	5c5b      	ldrb	r3, [r3, r1]
 8009dd4:	4053      	eors	r3, r2
 8009dd6:	b2da      	uxtb	r2, r3
 8009dd8:	7abb      	ldrb	r3, [r7, #10]
 8009dda:	4619      	mov	r1, r3
 8009ddc:	4b0e      	ldr	r3, [pc, #56]	; (8009e18 <mix_sub_columns+0x28c>)
 8009dde:	5c5b      	ldrb	r3, [r3, r1]
 8009de0:	4053      	eors	r3, r2
 8009de2:	b2d9      	uxtb	r1, r3
 8009de4:	7bfb      	ldrb	r3, [r7, #15]
 8009de6:	461a      	mov	r2, r3
 8009de8:	4b09      	ldr	r3, [pc, #36]	; (8009e10 <mix_sub_columns+0x284>)
 8009dea:	5c9a      	ldrb	r2, [r3, r2]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	330b      	adds	r3, #11
 8009df0:	404a      	eors	r2, r1
 8009df2:	b2d2      	uxtb	r2, r2
 8009df4:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8009df6:	7d3b      	ldrb	r3, [r7, #20]
 8009df8:	461a      	mov	r2, r3
 8009dfa:	4b05      	ldr	r3, [pc, #20]	; (8009e10 <mix_sub_columns+0x284>)
 8009dfc:	5c9a      	ldrb	r2, [r3, r2]
 8009dfe:	7a7b      	ldrb	r3, [r7, #9]
 8009e00:	4619      	mov	r1, r3
 8009e02:	4b04      	ldr	r3, [pc, #16]	; (8009e14 <mix_sub_columns+0x288>)
 8009e04:	5c5b      	ldrb	r3, [r3, r1]
 8009e06:	4053      	eors	r3, r2
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	7bbb      	ldrb	r3, [r7, #14]
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	e005      	b.n	8009e1c <mix_sub_columns+0x290>
 8009e10:	08019d78 	.word	0x08019d78
 8009e14:	08019e78 	.word	0x08019e78
 8009e18:	08019c78 	.word	0x08019c78
 8009e1c:	4b2d      	ldr	r3, [pc, #180]	; (8009ed4 <mix_sub_columns+0x348>)
 8009e1e:	5c5b      	ldrb	r3, [r3, r1]
 8009e20:	4053      	eors	r3, r2
 8009e22:	b2d9      	uxtb	r1, r3
 8009e24:	7cfb      	ldrb	r3, [r7, #19]
 8009e26:	461a      	mov	r2, r3
 8009e28:	4b2a      	ldr	r3, [pc, #168]	; (8009ed4 <mix_sub_columns+0x348>)
 8009e2a:	5c9a      	ldrb	r2, [r3, r2]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	330c      	adds	r3, #12
 8009e30:	404a      	eors	r2, r1
 8009e32:	b2d2      	uxtb	r2, r2
 8009e34:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8009e36:	7d3b      	ldrb	r3, [r7, #20]
 8009e38:	461a      	mov	r2, r3
 8009e3a:	4b26      	ldr	r3, [pc, #152]	; (8009ed4 <mix_sub_columns+0x348>)
 8009e3c:	5c9a      	ldrb	r2, [r3, r2]
 8009e3e:	7a7b      	ldrb	r3, [r7, #9]
 8009e40:	4619      	mov	r1, r3
 8009e42:	4b25      	ldr	r3, [pc, #148]	; (8009ed8 <mix_sub_columns+0x34c>)
 8009e44:	5c5b      	ldrb	r3, [r3, r1]
 8009e46:	4053      	eors	r3, r2
 8009e48:	b2da      	uxtb	r2, r3
 8009e4a:	7bbb      	ldrb	r3, [r7, #14]
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	4b23      	ldr	r3, [pc, #140]	; (8009edc <mix_sub_columns+0x350>)
 8009e50:	5c5b      	ldrb	r3, [r3, r1]
 8009e52:	4053      	eors	r3, r2
 8009e54:	b2d9      	uxtb	r1, r3
 8009e56:	7cfb      	ldrb	r3, [r7, #19]
 8009e58:	461a      	mov	r2, r3
 8009e5a:	4b1e      	ldr	r3, [pc, #120]	; (8009ed4 <mix_sub_columns+0x348>)
 8009e5c:	5c9a      	ldrb	r2, [r3, r2]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	330d      	adds	r3, #13
 8009e62:	404a      	eors	r2, r1
 8009e64:	b2d2      	uxtb	r2, r2
 8009e66:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8009e68:	7d3b      	ldrb	r3, [r7, #20]
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	4b19      	ldr	r3, [pc, #100]	; (8009ed4 <mix_sub_columns+0x348>)
 8009e6e:	5c9a      	ldrb	r2, [r3, r2]
 8009e70:	7a7b      	ldrb	r3, [r7, #9]
 8009e72:	4619      	mov	r1, r3
 8009e74:	4b17      	ldr	r3, [pc, #92]	; (8009ed4 <mix_sub_columns+0x348>)
 8009e76:	5c5b      	ldrb	r3, [r3, r1]
 8009e78:	4053      	eors	r3, r2
 8009e7a:	b2da      	uxtb	r2, r3
 8009e7c:	7bbb      	ldrb	r3, [r7, #14]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	4b15      	ldr	r3, [pc, #84]	; (8009ed8 <mix_sub_columns+0x34c>)
 8009e82:	5c5b      	ldrb	r3, [r3, r1]
 8009e84:	4053      	eors	r3, r2
 8009e86:	b2d9      	uxtb	r1, r3
 8009e88:	7cfb      	ldrb	r3, [r7, #19]
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	4b13      	ldr	r3, [pc, #76]	; (8009edc <mix_sub_columns+0x350>)
 8009e8e:	5c9a      	ldrb	r2, [r3, r2]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	330e      	adds	r3, #14
 8009e94:	404a      	eors	r2, r1
 8009e96:	b2d2      	uxtb	r2, r2
 8009e98:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8009e9a:	7d3b      	ldrb	r3, [r7, #20]
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	4b0f      	ldr	r3, [pc, #60]	; (8009edc <mix_sub_columns+0x350>)
 8009ea0:	5c9a      	ldrb	r2, [r3, r2]
 8009ea2:	7a7b      	ldrb	r3, [r7, #9]
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	4b0b      	ldr	r3, [pc, #44]	; (8009ed4 <mix_sub_columns+0x348>)
 8009ea8:	5c5b      	ldrb	r3, [r3, r1]
 8009eaa:	4053      	eors	r3, r2
 8009eac:	b2da      	uxtb	r2, r3
 8009eae:	7bbb      	ldrb	r3, [r7, #14]
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	4b08      	ldr	r3, [pc, #32]	; (8009ed4 <mix_sub_columns+0x348>)
 8009eb4:	5c5b      	ldrb	r3, [r3, r1]
 8009eb6:	4053      	eors	r3, r2
 8009eb8:	b2d9      	uxtb	r1, r3
 8009eba:	7cfb      	ldrb	r3, [r7, #19]
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	4b06      	ldr	r3, [pc, #24]	; (8009ed8 <mix_sub_columns+0x34c>)
 8009ec0:	5c9a      	ldrb	r2, [r3, r2]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	330f      	adds	r3, #15
 8009ec6:	404a      	eors	r2, r1
 8009ec8:	b2d2      	uxtb	r2, r2
 8009eca:	701a      	strb	r2, [r3, #0]
  }
 8009ecc:	bf00      	nop
 8009ece:	3718      	adds	r7, #24
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	08019c78 	.word	0x08019c78
 8009ed8:	08019d78 	.word	0x08019d78
 8009edc:	08019e78 	.word	0x08019e78

08009ee0 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	460b      	mov	r3, r1
 8009eea:	607a      	str	r2, [r7, #4]
 8009eec:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 8009eee:	7afb      	ldrb	r3, [r7, #11]
 8009ef0:	3b10      	subs	r3, #16
 8009ef2:	2b10      	cmp	r3, #16
 8009ef4:	bf8c      	ite	hi
 8009ef6:	2201      	movhi	r2, #1
 8009ef8:	2200      	movls	r2, #0
 8009efa:	b2d2      	uxtb	r2, r2
 8009efc:	2a00      	cmp	r2, #0
 8009efe:	d10d      	bne.n	8009f1c <lorawan_aes_set_key+0x3c>
 8009f00:	2201      	movs	r2, #1
 8009f02:	fa02 f303 	lsl.w	r3, r2, r3
 8009f06:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009f0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	bf14      	ite	ne
 8009f12:	2301      	movne	r3, #1
 8009f14:	2300      	moveq	r3, #0
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d105      	bne.n	8009f28 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 8009f24:	23ff      	movs	r3, #255	; 0xff
 8009f26:	e0b2      	b.n	800a08e <lorawan_aes_set_key+0x1ae>
        break;
 8009f28:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	7afa      	ldrb	r2, [r7, #11]
 8009f2e:	68f9      	ldr	r1, [r7, #12]
 8009f30:	4618      	mov	r0, r3
 8009f32:	f7ff fbfa 	bl	800972a <copy_block_nn>
    hi = (keylen + 28) << 2;
 8009f36:	7afb      	ldrb	r3, [r7, #11]
 8009f38:	331c      	adds	r3, #28
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	009b      	lsls	r3, r3, #2
 8009f3e:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 8009f40:	7c7b      	ldrb	r3, [r7, #17]
 8009f42:	091b      	lsrs	r3, r3, #4
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	3b01      	subs	r3, #1
 8009f48:	b2da      	uxtb	r2, r3
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8009f50:	7afb      	ldrb	r3, [r7, #11]
 8009f52:	75fb      	strb	r3, [r7, #23]
 8009f54:	2301      	movs	r3, #1
 8009f56:	75bb      	strb	r3, [r7, #22]
 8009f58:	e093      	b.n	800a082 <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 8009f5a:	7dfb      	ldrb	r3, [r7, #23]
 8009f5c:	3b04      	subs	r3, #4
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	5cd3      	ldrb	r3, [r2, r3]
 8009f62:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 8009f64:	7dfb      	ldrb	r3, [r7, #23]
 8009f66:	3b03      	subs	r3, #3
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	5cd3      	ldrb	r3, [r2, r3]
 8009f6c:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 8009f6e:	7dfb      	ldrb	r3, [r7, #23]
 8009f70:	3b02      	subs	r3, #2
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	5cd3      	ldrb	r3, [r2, r3]
 8009f76:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8009f78:	7dfb      	ldrb	r3, [r7, #23]
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	5cd3      	ldrb	r3, [r2, r3]
 8009f80:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 8009f82:	7dfb      	ldrb	r3, [r7, #23]
 8009f84:	7afa      	ldrb	r2, [r7, #11]
 8009f86:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f8a:	fb02 f201 	mul.w	r2, r2, r1
 8009f8e:	1a9b      	subs	r3, r3, r2
 8009f90:	b2db      	uxtb	r3, r3
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d127      	bne.n	8009fe6 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 8009f96:	7d7b      	ldrb	r3, [r7, #21]
 8009f98:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 8009f9a:	7d3b      	ldrb	r3, [r7, #20]
 8009f9c:	4a3e      	ldr	r2, [pc, #248]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 8009f9e:	5cd2      	ldrb	r2, [r2, r3]
 8009fa0:	7dbb      	ldrb	r3, [r7, #22]
 8009fa2:	4053      	eors	r3, r2
 8009fa4:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 8009fa6:	7cfb      	ldrb	r3, [r7, #19]
 8009fa8:	4a3b      	ldr	r2, [pc, #236]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 8009faa:	5cd3      	ldrb	r3, [r2, r3]
 8009fac:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 8009fae:	7cbb      	ldrb	r3, [r7, #18]
 8009fb0:	4a39      	ldr	r2, [pc, #228]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 8009fb2:	5cd3      	ldrb	r3, [r2, r3]
 8009fb4:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 8009fb6:	7c3b      	ldrb	r3, [r7, #16]
 8009fb8:	4a37      	ldr	r2, [pc, #220]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 8009fba:	5cd3      	ldrb	r3, [r2, r3]
 8009fbc:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 8009fbe:	7dbb      	ldrb	r3, [r7, #22]
 8009fc0:	005b      	lsls	r3, r3, #1
 8009fc2:	b25a      	sxtb	r2, r3
 8009fc4:	7dbb      	ldrb	r3, [r7, #22]
 8009fc6:	09db      	lsrs	r3, r3, #7
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	4619      	mov	r1, r3
 8009fcc:	0049      	lsls	r1, r1, #1
 8009fce:	440b      	add	r3, r1
 8009fd0:	4619      	mov	r1, r3
 8009fd2:	00c8      	lsls	r0, r1, #3
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	440b      	add	r3, r1
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	b25b      	sxtb	r3, r3
 8009fde:	4053      	eors	r3, r2
 8009fe0:	b25b      	sxtb	r3, r3
 8009fe2:	75bb      	strb	r3, [r7, #22]
 8009fe4:	e01c      	b.n	800a020 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 8009fe6:	7afb      	ldrb	r3, [r7, #11]
 8009fe8:	2b18      	cmp	r3, #24
 8009fea:	d919      	bls.n	800a020 <lorawan_aes_set_key+0x140>
 8009fec:	7dfb      	ldrb	r3, [r7, #23]
 8009fee:	7afa      	ldrb	r2, [r7, #11]
 8009ff0:	fbb3 f1f2 	udiv	r1, r3, r2
 8009ff4:	fb02 f201 	mul.w	r2, r2, r1
 8009ff8:	1a9b      	subs	r3, r3, r2
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	2b10      	cmp	r3, #16
 8009ffe:	d10f      	bne.n	800a020 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 800a000:	7d7b      	ldrb	r3, [r7, #21]
 800a002:	4a25      	ldr	r2, [pc, #148]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 800a004:	5cd3      	ldrb	r3, [r2, r3]
 800a006:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800a008:	7d3b      	ldrb	r3, [r7, #20]
 800a00a:	4a23      	ldr	r2, [pc, #140]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 800a00c:	5cd3      	ldrb	r3, [r2, r3]
 800a00e:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800a010:	7cfb      	ldrb	r3, [r7, #19]
 800a012:	4a21      	ldr	r2, [pc, #132]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 800a014:	5cd3      	ldrb	r3, [r2, r3]
 800a016:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800a018:	7cbb      	ldrb	r3, [r7, #18]
 800a01a:	4a1f      	ldr	r2, [pc, #124]	; (800a098 <lorawan_aes_set_key+0x1b8>)
 800a01c:	5cd3      	ldrb	r3, [r2, r3]
 800a01e:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800a020:	7dfa      	ldrb	r2, [r7, #23]
 800a022:	7afb      	ldrb	r3, [r7, #11]
 800a024:	1ad3      	subs	r3, r2, r3
 800a026:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800a028:	7c3b      	ldrb	r3, [r7, #16]
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	5cd1      	ldrb	r1, [r2, r3]
 800a02e:	7dfb      	ldrb	r3, [r7, #23]
 800a030:	7d7a      	ldrb	r2, [r7, #21]
 800a032:	404a      	eors	r2, r1
 800a034:	b2d1      	uxtb	r1, r2
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800a03a:	7c3b      	ldrb	r3, [r7, #16]
 800a03c:	3301      	adds	r3, #1
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	5cd1      	ldrb	r1, [r2, r3]
 800a042:	7dfb      	ldrb	r3, [r7, #23]
 800a044:	3301      	adds	r3, #1
 800a046:	7d3a      	ldrb	r2, [r7, #20]
 800a048:	404a      	eors	r2, r1
 800a04a:	b2d1      	uxtb	r1, r2
 800a04c:	687a      	ldr	r2, [r7, #4]
 800a04e:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800a050:	7c3b      	ldrb	r3, [r7, #16]
 800a052:	3302      	adds	r3, #2
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	5cd1      	ldrb	r1, [r2, r3]
 800a058:	7dfb      	ldrb	r3, [r7, #23]
 800a05a:	3302      	adds	r3, #2
 800a05c:	7cfa      	ldrb	r2, [r7, #19]
 800a05e:	404a      	eors	r2, r1
 800a060:	b2d1      	uxtb	r1, r2
 800a062:	687a      	ldr	r2, [r7, #4]
 800a064:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800a066:	7c3b      	ldrb	r3, [r7, #16]
 800a068:	3303      	adds	r3, #3
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	5cd1      	ldrb	r1, [r2, r3]
 800a06e:	7dfb      	ldrb	r3, [r7, #23]
 800a070:	3303      	adds	r3, #3
 800a072:	7cba      	ldrb	r2, [r7, #18]
 800a074:	404a      	eors	r2, r1
 800a076:	b2d1      	uxtb	r1, r2
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800a07c:	7dfb      	ldrb	r3, [r7, #23]
 800a07e:	3304      	adds	r3, #4
 800a080:	75fb      	strb	r3, [r7, #23]
 800a082:	7dfa      	ldrb	r2, [r7, #23]
 800a084:	7c7b      	ldrb	r3, [r7, #17]
 800a086:	429a      	cmp	r2, r3
 800a088:	f4ff af67 	bcc.w	8009f5a <lorawan_aes_set_key+0x7a>
    }
    return 0;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3718      	adds	r7, #24
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	08019c78 	.word	0x08019c78

0800a09c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b08a      	sub	sp, #40	; 0x28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d038      	beq.n	800a124 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	f107 0314 	add.w	r3, r7, #20
 800a0b8:	68f9      	ldr	r1, [r7, #12]
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff fc07 	bl	80098ce <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a0c6:	e014      	b.n	800a0f2 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800a0c8:	f107 0314 	add.w	r3, r7, #20
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7ff fd5d 	bl	8009b8c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a0d8:	0112      	lsls	r2, r2, #4
 800a0da:	441a      	add	r2, r3
 800a0dc:	f107 0314 	add.w	r3, r7, #20
 800a0e0:	4611      	mov	r1, r2
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7ff fcab 	bl	8009a3e <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800a0e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a0f8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d3e3      	bcc.n	800a0c8 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800a100:	f107 0314 	add.w	r3, r7, #20
 800a104:	4618      	mov	r0, r3
 800a106:	f7ff fca7 	bl	8009a58 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a110:	0112      	lsls	r2, r2, #4
 800a112:	441a      	add	r2, r3
 800a114:	f107 0314 	add.w	r3, r7, #20
 800a118:	4619      	mov	r1, r3
 800a11a:	68b8      	ldr	r0, [r7, #8]
 800a11c:	f7ff fbd7 	bl	80098ce <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800a120:	2300      	movs	r3, #0
 800a122:	e000      	b.n	800a126 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800a124:	23ff      	movs	r3, #255	; 0xff
}
 800a126:	4618      	mov	r0, r3
 800a128:	3728      	adds	r7, #40	; 0x28
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
	...

0800a130 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 800a130:	b480      	push	{r7}
 800a132:	b085      	sub	sp, #20
 800a134:	af00      	add	r7, sp, #0
 800a136:	4603      	mov	r3, r0
 800a138:	6039      	str	r1, [r7, #0]
 800a13a:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a13c:	2300      	movs	r3, #0
 800a13e:	73fb      	strb	r3, [r7, #15]
 800a140:	e018      	b.n	800a174 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a142:	7bfa      	ldrb	r2, [r7, #15]
 800a144:	4910      	ldr	r1, [pc, #64]	; (800a188 <GetKeyByID+0x58>)
 800a146:	4613      	mov	r3, r2
 800a148:	011b      	lsls	r3, r3, #4
 800a14a:	4413      	add	r3, r2
 800a14c:	440b      	add	r3, r1
 800a14e:	3310      	adds	r3, #16
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	79fa      	ldrb	r2, [r7, #7]
 800a154:	429a      	cmp	r2, r3
 800a156:	d10a      	bne.n	800a16e <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 800a158:	7bfa      	ldrb	r2, [r7, #15]
 800a15a:	4613      	mov	r3, r2
 800a15c:	011b      	lsls	r3, r3, #4
 800a15e:	4413      	add	r3, r2
 800a160:	3310      	adds	r3, #16
 800a162:	4a09      	ldr	r2, [pc, #36]	; (800a188 <GetKeyByID+0x58>)
 800a164:	441a      	add	r2, r3
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 800a16a:	2300      	movs	r3, #0
 800a16c:	e006      	b.n	800a17c <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a16e:	7bfb      	ldrb	r3, [r7, #15]
 800a170:	3301      	adds	r3, #1
 800a172:	73fb      	strb	r3, [r7, #15]
 800a174:	7bfb      	ldrb	r3, [r7, #15]
 800a176:	2b09      	cmp	r3, #9
 800a178:	d9e3      	bls.n	800a142 <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a17a:	2303      	movs	r3, #3
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3714      	adds	r7, #20
 800a180:	46bd      	mov	sp, r7
 800a182:	bc80      	pop	{r7}
 800a184:	4770      	bx	lr
 800a186:	bf00      	nop
 800a188:	20000080 	.word	0x20000080

0800a18c <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 800a18c:	b480      	push	{r7}
 800a18e:	af00      	add	r7, sp, #0
  return;
 800a190:	bf00      	nop
}
 800a192:	46bd      	mov	sp, r7
 800a194:	bc80      	pop	{r7}
 800a196:	4770      	bx	lr

0800a198 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 800a198:	b590      	push	{r4, r7, lr}
 800a19a:	b0d1      	sub	sp, #324	; 0x144
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	f107 040c 	add.w	r4, r7, #12
 800a1a2:	6020      	str	r0, [r4, #0]
 800a1a4:	f107 0008 	add.w	r0, r7, #8
 800a1a8:	6001      	str	r1, [r0, #0]
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	1dbb      	adds	r3, r7, #6
 800a1ae:	801a      	strh	r2, [r3, #0]
 800a1b0:	1d7b      	adds	r3, r7, #5
 800a1b2:	460a      	mov	r2, r1
 800a1b4:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a1b6:	2306      	movs	r3, #6
 800a1b8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 800a1bc:	f107 0308 	add.w	r3, r7, #8
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d003      	beq.n	800a1ce <ComputeCmac+0x36>
 800a1c6:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d101      	bne.n	800a1d2 <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a1ce:	2302      	movs	r3, #2
 800a1d0:	e04e      	b.n	800a270 <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 800a1d2:	f107 0314 	add.w	r3, r7, #20
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f7fe fffe 	bl	80091d8 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 800a1dc:	f107 0210 	add.w	r2, r7, #16
 800a1e0:	1d7b      	adds	r3, r7, #5
 800a1e2:	781b      	ldrb	r3, [r3, #0]
 800a1e4:	4611      	mov	r1, r2
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f7ff ffa2 	bl	800a130 <GetKeyByID>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a1f2:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d138      	bne.n	800a26c <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 800a1fa:	f107 0310 	add.w	r3, r7, #16
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	1c5a      	adds	r2, r3, #1
 800a202:	f107 0314 	add.w	r3, r7, #20
 800a206:	4611      	mov	r1, r2
 800a208:	4618      	mov	r0, r3
 800a20a:	f7fe fffe 	bl	800920a <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 800a20e:	f107 030c 	add.w	r3, r7, #12
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d007      	beq.n	800a228 <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 800a218:	f107 030c 	add.w	r3, r7, #12
 800a21c:	f107 0014 	add.w	r0, r7, #20
 800a220:	2210      	movs	r2, #16
 800a222:	6819      	ldr	r1, [r3, #0]
 800a224:	f7ff f800 	bl	8009228 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 800a228:	1dbb      	adds	r3, r7, #6
 800a22a:	881a      	ldrh	r2, [r3, #0]
 800a22c:	f107 0308 	add.w	r3, r7, #8
 800a230:	f107 0014 	add.w	r0, r7, #20
 800a234:	6819      	ldr	r1, [r3, #0]
 800a236:	f7fe fff7 	bl	8009228 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 800a23a:	f107 0214 	add.w	r2, r7, #20
 800a23e:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800a242:	4611      	mov	r1, r2
 800a244:	4618      	mov	r0, r3
 800a246:	f7ff f8b1 	bl	80093ac <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a24a:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800a24e:	061a      	lsls	r2, r3, #24
 800a250:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800a254:	041b      	lsls	r3, r3, #16
 800a256:	431a      	orrs	r2, r3
 800a258:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800a25c:	021b      	lsls	r3, r3, #8
 800a25e:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 800a260:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a264:	431a      	orrs	r2, r3
 800a266:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a26a:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a26c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800a270:	4618      	mov	r0, r3
 800a272:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800a276:	46bd      	mov	sp, r7
 800a278:	bd90      	pop	{r4, r7, pc}
	...

0800a27c <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 800a27c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a27e:	b09d      	sub	sp, #116	; 0x74
 800a280:	af10      	add	r7, sp, #64	; 0x40
 800a282:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a284:	2306      	movs	r3, #6
 800a286:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 800a28a:	22aa      	movs	r2, #170	; 0xaa
 800a28c:	4990      	ldr	r1, [pc, #576]	; (800a4d0 <SecureElementInit+0x254>)
 800a28e:	4891      	ldr	r0, [pc, #580]	; (800a4d4 <SecureElementInit+0x258>)
 800a290:	f00a fe55 	bl	8014f3e <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 800a294:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a298:	4619      	mov	r1, r3
 800a29a:	2000      	movs	r0, #0
 800a29c:	f7ff ff48 	bl	800a130 <GetKeyByID>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800a2a6:	4b8c      	ldr	r3, [pc, #560]	; (800a4d8 <SecureElementInit+0x25c>)
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	2100      	movs	r1, #0
 800a2ac:	2002      	movs	r0, #2
 800a2ae:	f00d fd03 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a2b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d14d      	bne.n	800a356 <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2bc:	785b      	ldrb	r3, [r3, #1]
 800a2be:	4618      	mov	r0, r3
 800a2c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c2:	789b      	ldrb	r3, [r3, #2]
 800a2c4:	461c      	mov	r4, r3
 800a2c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c8:	78db      	ldrb	r3, [r3, #3]
 800a2ca:	461d      	mov	r5, r3
 800a2cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ce:	791b      	ldrb	r3, [r3, #4]
 800a2d0:	461e      	mov	r6, r3
 800a2d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d4:	795b      	ldrb	r3, [r3, #5]
 800a2d6:	623b      	str	r3, [r7, #32]
 800a2d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2da:	799b      	ldrb	r3, [r3, #6]
 800a2dc:	61fb      	str	r3, [r7, #28]
 800a2de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e0:	79db      	ldrb	r3, [r3, #7]
 800a2e2:	61bb      	str	r3, [r7, #24]
 800a2e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e6:	7a1b      	ldrb	r3, [r3, #8]
 800a2e8:	617b      	str	r3, [r7, #20]
 800a2ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ec:	7a5b      	ldrb	r3, [r3, #9]
 800a2ee:	613b      	str	r3, [r7, #16]
 800a2f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2f2:	7a9b      	ldrb	r3, [r3, #10]
 800a2f4:	60fb      	str	r3, [r7, #12]
 800a2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2f8:	7adb      	ldrb	r3, [r3, #11]
 800a2fa:	60bb      	str	r3, [r7, #8]
 800a2fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2fe:	7b1b      	ldrb	r3, [r3, #12]
 800a300:	607b      	str	r3, [r7, #4]
 800a302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a304:	7b5b      	ldrb	r3, [r3, #13]
 800a306:	603b      	str	r3, [r7, #0]
 800a308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a30a:	7b9b      	ldrb	r3, [r3, #14]
 800a30c:	4619      	mov	r1, r3
 800a30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a310:	7bdb      	ldrb	r3, [r3, #15]
 800a312:	461a      	mov	r2, r3
 800a314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a316:	7c1b      	ldrb	r3, [r3, #16]
 800a318:	930f      	str	r3, [sp, #60]	; 0x3c
 800a31a:	920e      	str	r2, [sp, #56]	; 0x38
 800a31c:	910d      	str	r1, [sp, #52]	; 0x34
 800a31e:	683a      	ldr	r2, [r7, #0]
 800a320:	920c      	str	r2, [sp, #48]	; 0x30
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	920b      	str	r2, [sp, #44]	; 0x2c
 800a326:	68ba      	ldr	r2, [r7, #8]
 800a328:	920a      	str	r2, [sp, #40]	; 0x28
 800a32a:	68fa      	ldr	r2, [r7, #12]
 800a32c:	9209      	str	r2, [sp, #36]	; 0x24
 800a32e:	693a      	ldr	r2, [r7, #16]
 800a330:	9208      	str	r2, [sp, #32]
 800a332:	697a      	ldr	r2, [r7, #20]
 800a334:	9207      	str	r2, [sp, #28]
 800a336:	69ba      	ldr	r2, [r7, #24]
 800a338:	9206      	str	r2, [sp, #24]
 800a33a:	69fa      	ldr	r2, [r7, #28]
 800a33c:	9205      	str	r2, [sp, #20]
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	9304      	str	r3, [sp, #16]
 800a342:	9603      	str	r6, [sp, #12]
 800a344:	9502      	str	r5, [sp, #8]
 800a346:	9401      	str	r4, [sp, #4]
 800a348:	9000      	str	r0, [sp, #0]
 800a34a:	4b64      	ldr	r3, [pc, #400]	; (800a4dc <SecureElementInit+0x260>)
 800a34c:	2200      	movs	r2, #0
 800a34e:	2100      	movs	r1, #0
 800a350:	2002      	movs	r0, #2
 800a352:	f00d fcb1 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 800a356:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a35a:	4619      	mov	r1, r3
 800a35c:	2001      	movs	r0, #1
 800a35e:	f7ff fee7 	bl	800a130 <GetKeyByID>
 800a362:	4603      	mov	r3, r0
 800a364:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a368:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d14d      	bne.n	800a40c <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a372:	785b      	ldrb	r3, [r3, #1]
 800a374:	4618      	mov	r0, r3
 800a376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a378:	789b      	ldrb	r3, [r3, #2]
 800a37a:	461c      	mov	r4, r3
 800a37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a37e:	78db      	ldrb	r3, [r3, #3]
 800a380:	461d      	mov	r5, r3
 800a382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a384:	791b      	ldrb	r3, [r3, #4]
 800a386:	461e      	mov	r6, r3
 800a388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a38a:	795b      	ldrb	r3, [r3, #5]
 800a38c:	623b      	str	r3, [r7, #32]
 800a38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a390:	799b      	ldrb	r3, [r3, #6]
 800a392:	61fb      	str	r3, [r7, #28]
 800a394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a396:	79db      	ldrb	r3, [r3, #7]
 800a398:	61bb      	str	r3, [r7, #24]
 800a39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39c:	7a1b      	ldrb	r3, [r3, #8]
 800a39e:	617b      	str	r3, [r7, #20]
 800a3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a2:	7a5b      	ldrb	r3, [r3, #9]
 800a3a4:	613b      	str	r3, [r7, #16]
 800a3a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a8:	7a9b      	ldrb	r3, [r3, #10]
 800a3aa:	60fb      	str	r3, [r7, #12]
 800a3ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ae:	7adb      	ldrb	r3, [r3, #11]
 800a3b0:	60bb      	str	r3, [r7, #8]
 800a3b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b4:	7b1b      	ldrb	r3, [r3, #12]
 800a3b6:	607b      	str	r3, [r7, #4]
 800a3b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ba:	7b5b      	ldrb	r3, [r3, #13]
 800a3bc:	603b      	str	r3, [r7, #0]
 800a3be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c0:	7b9b      	ldrb	r3, [r3, #14]
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c6:	7bdb      	ldrb	r3, [r3, #15]
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3cc:	7c1b      	ldrb	r3, [r3, #16]
 800a3ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3d0:	920e      	str	r2, [sp, #56]	; 0x38
 800a3d2:	910d      	str	r1, [sp, #52]	; 0x34
 800a3d4:	683a      	ldr	r2, [r7, #0]
 800a3d6:	920c      	str	r2, [sp, #48]	; 0x30
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	920b      	str	r2, [sp, #44]	; 0x2c
 800a3dc:	68ba      	ldr	r2, [r7, #8]
 800a3de:	920a      	str	r2, [sp, #40]	; 0x28
 800a3e0:	68fa      	ldr	r2, [r7, #12]
 800a3e2:	9209      	str	r2, [sp, #36]	; 0x24
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	9208      	str	r2, [sp, #32]
 800a3e8:	697a      	ldr	r2, [r7, #20]
 800a3ea:	9207      	str	r2, [sp, #28]
 800a3ec:	69ba      	ldr	r2, [r7, #24]
 800a3ee:	9206      	str	r2, [sp, #24]
 800a3f0:	69fa      	ldr	r2, [r7, #28]
 800a3f2:	9205      	str	r2, [sp, #20]
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	9304      	str	r3, [sp, #16]
 800a3f8:	9603      	str	r6, [sp, #12]
 800a3fa:	9502      	str	r5, [sp, #8]
 800a3fc:	9401      	str	r4, [sp, #4]
 800a3fe:	9000      	str	r0, [sp, #0]
 800a400:	4b37      	ldr	r3, [pc, #220]	; (800a4e0 <SecureElementInit+0x264>)
 800a402:	2200      	movs	r2, #0
 800a404:	2100      	movs	r1, #0
 800a406:	2002      	movs	r0, #2
 800a408:	f00d fc56 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800a40c:	4b35      	ldr	r3, [pc, #212]	; (800a4e4 <SecureElementInit+0x268>)
 800a40e:	2200      	movs	r2, #0
 800a410:	2100      	movs	r1, #0
 800a412:	2002      	movs	r0, #2
 800a414:	f00d fc50 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 800a418:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a41c:	4619      	mov	r1, r3
 800a41e:	2003      	movs	r0, #3
 800a420:	f7ff fe86 	bl	800a130 <GetKeyByID>
 800a424:	4603      	mov	r3, r0
 800a426:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a42a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d15c      	bne.n	800a4ec <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a434:	785b      	ldrb	r3, [r3, #1]
 800a436:	4618      	mov	r0, r3
 800a438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a43a:	789b      	ldrb	r3, [r3, #2]
 800a43c:	461c      	mov	r4, r3
 800a43e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a440:	78db      	ldrb	r3, [r3, #3]
 800a442:	461d      	mov	r5, r3
 800a444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a446:	791b      	ldrb	r3, [r3, #4]
 800a448:	461e      	mov	r6, r3
 800a44a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a44c:	795b      	ldrb	r3, [r3, #5]
 800a44e:	623b      	str	r3, [r7, #32]
 800a450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a452:	799b      	ldrb	r3, [r3, #6]
 800a454:	61fb      	str	r3, [r7, #28]
 800a456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a458:	79db      	ldrb	r3, [r3, #7]
 800a45a:	61bb      	str	r3, [r7, #24]
 800a45c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a45e:	7a1b      	ldrb	r3, [r3, #8]
 800a460:	617b      	str	r3, [r7, #20]
 800a462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a464:	7a5b      	ldrb	r3, [r3, #9]
 800a466:	613b      	str	r3, [r7, #16]
 800a468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a46a:	7a9b      	ldrb	r3, [r3, #10]
 800a46c:	60fb      	str	r3, [r7, #12]
 800a46e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a470:	7adb      	ldrb	r3, [r3, #11]
 800a472:	60bb      	str	r3, [r7, #8]
 800a474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a476:	7b1b      	ldrb	r3, [r3, #12]
 800a478:	607b      	str	r3, [r7, #4]
 800a47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a47c:	7b5b      	ldrb	r3, [r3, #13]
 800a47e:	603b      	str	r3, [r7, #0]
 800a480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a482:	7b9b      	ldrb	r3, [r3, #14]
 800a484:	4619      	mov	r1, r3
 800a486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a488:	7bdb      	ldrb	r3, [r3, #15]
 800a48a:	461a      	mov	r2, r3
 800a48c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a48e:	7c1b      	ldrb	r3, [r3, #16]
 800a490:	930f      	str	r3, [sp, #60]	; 0x3c
 800a492:	920e      	str	r2, [sp, #56]	; 0x38
 800a494:	910d      	str	r1, [sp, #52]	; 0x34
 800a496:	683a      	ldr	r2, [r7, #0]
 800a498:	920c      	str	r2, [sp, #48]	; 0x30
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	920b      	str	r2, [sp, #44]	; 0x2c
 800a49e:	68ba      	ldr	r2, [r7, #8]
 800a4a0:	920a      	str	r2, [sp, #40]	; 0x28
 800a4a2:	68fa      	ldr	r2, [r7, #12]
 800a4a4:	9209      	str	r2, [sp, #36]	; 0x24
 800a4a6:	693a      	ldr	r2, [r7, #16]
 800a4a8:	9208      	str	r2, [sp, #32]
 800a4aa:	697a      	ldr	r2, [r7, #20]
 800a4ac:	9207      	str	r2, [sp, #28]
 800a4ae:	69ba      	ldr	r2, [r7, #24]
 800a4b0:	9206      	str	r2, [sp, #24]
 800a4b2:	69fa      	ldr	r2, [r7, #28]
 800a4b4:	9205      	str	r2, [sp, #20]
 800a4b6:	6a3b      	ldr	r3, [r7, #32]
 800a4b8:	9304      	str	r3, [sp, #16]
 800a4ba:	9603      	str	r6, [sp, #12]
 800a4bc:	9502      	str	r5, [sp, #8]
 800a4be:	9401      	str	r4, [sp, #4]
 800a4c0:	9000      	str	r0, [sp, #0]
 800a4c2:	4b09      	ldr	r3, [pc, #36]	; (800a4e8 <SecureElementInit+0x26c>)
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	2100      	movs	r1, #0
 800a4c8:	2002      	movs	r0, #2
 800a4ca:	f00d fbf5 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
 800a4ce:	e00d      	b.n	800a4ec <SecureElementInit+0x270>
 800a4d0:	08019f78 	.word	0x08019f78
 800a4d4:	20000090 	.word	0x20000090
 800a4d8:	080196dc 	.word	0x080196dc
 800a4dc:	080196f4 	.word	0x080196f4
 800a4e0:	08019758 	.word	0x08019758
 800a4e4:	080197bc 	.word	0x080197bc
 800a4e8:	080197d4 	.word	0x080197d4
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 800a4ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	2002      	movs	r0, #2
 800a4f4:	f7ff fe1c 	bl	800a130 <GetKeyByID>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a4fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a502:	2b00      	cmp	r3, #0
 800a504:	d14d      	bne.n	800a5a2 <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a508:	785b      	ldrb	r3, [r3, #1]
 800a50a:	4618      	mov	r0, r3
 800a50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a50e:	789b      	ldrb	r3, [r3, #2]
 800a510:	461c      	mov	r4, r3
 800a512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a514:	78db      	ldrb	r3, [r3, #3]
 800a516:	461d      	mov	r5, r3
 800a518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a51a:	791b      	ldrb	r3, [r3, #4]
 800a51c:	461e      	mov	r6, r3
 800a51e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a520:	795b      	ldrb	r3, [r3, #5]
 800a522:	623b      	str	r3, [r7, #32]
 800a524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a526:	799b      	ldrb	r3, [r3, #6]
 800a528:	61fb      	str	r3, [r7, #28]
 800a52a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a52c:	79db      	ldrb	r3, [r3, #7]
 800a52e:	61bb      	str	r3, [r7, #24]
 800a530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a532:	7a1b      	ldrb	r3, [r3, #8]
 800a534:	617b      	str	r3, [r7, #20]
 800a536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a538:	7a5b      	ldrb	r3, [r3, #9]
 800a53a:	613b      	str	r3, [r7, #16]
 800a53c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a53e:	7a9b      	ldrb	r3, [r3, #10]
 800a540:	60fb      	str	r3, [r7, #12]
 800a542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a544:	7adb      	ldrb	r3, [r3, #11]
 800a546:	60bb      	str	r3, [r7, #8]
 800a548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a54a:	7b1b      	ldrb	r3, [r3, #12]
 800a54c:	607b      	str	r3, [r7, #4]
 800a54e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a550:	7b5b      	ldrb	r3, [r3, #13]
 800a552:	603b      	str	r3, [r7, #0]
 800a554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a556:	7b9b      	ldrb	r3, [r3, #14]
 800a558:	4619      	mov	r1, r3
 800a55a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a55c:	7bdb      	ldrb	r3, [r3, #15]
 800a55e:	461a      	mov	r2, r3
 800a560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a562:	7c1b      	ldrb	r3, [r3, #16]
 800a564:	930f      	str	r3, [sp, #60]	; 0x3c
 800a566:	920e      	str	r2, [sp, #56]	; 0x38
 800a568:	910d      	str	r1, [sp, #52]	; 0x34
 800a56a:	683a      	ldr	r2, [r7, #0]
 800a56c:	920c      	str	r2, [sp, #48]	; 0x30
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	920b      	str	r2, [sp, #44]	; 0x2c
 800a572:	68ba      	ldr	r2, [r7, #8]
 800a574:	920a      	str	r2, [sp, #40]	; 0x28
 800a576:	68fa      	ldr	r2, [r7, #12]
 800a578:	9209      	str	r2, [sp, #36]	; 0x24
 800a57a:	693a      	ldr	r2, [r7, #16]
 800a57c:	9208      	str	r2, [sp, #32]
 800a57e:	697a      	ldr	r2, [r7, #20]
 800a580:	9207      	str	r2, [sp, #28]
 800a582:	69ba      	ldr	r2, [r7, #24]
 800a584:	9206      	str	r2, [sp, #24]
 800a586:	69fa      	ldr	r2, [r7, #28]
 800a588:	9205      	str	r2, [sp, #20]
 800a58a:	6a3b      	ldr	r3, [r7, #32]
 800a58c:	9304      	str	r3, [sp, #16]
 800a58e:	9603      	str	r6, [sp, #12]
 800a590:	9502      	str	r5, [sp, #8]
 800a592:	9401      	str	r4, [sp, #4]
 800a594:	9000      	str	r0, [sp, #0]
 800a596:	4b0c      	ldr	r3, [pc, #48]	; (800a5c8 <SecureElementInit+0x34c>)
 800a598:	2200      	movs	r2, #0
 800a59a:	2100      	movs	r1, #0
 800a59c:	2002      	movs	r0, #2
 800a59e:	f00d fb8b 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 800a5a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d003      	beq.n	800a5b0 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 800a5a8:	4a08      	ldr	r2, [pc, #32]	; (800a5cc <SecureElementInit+0x350>)
 800a5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ac:	6013      	str	r3, [r2, #0]
 800a5ae:	e002      	b.n	800a5b6 <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 800a5b0:	4b06      	ldr	r3, [pc, #24]	; (800a5cc <SecureElementInit+0x350>)
 800a5b2:	4a07      	ldr	r2, [pc, #28]	; (800a5d0 <SecureElementInit+0x354>)
 800a5b4:	601a      	str	r2, [r3, #0]
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 800a5b6:	4b05      	ldr	r3, [pc, #20]	; (800a5cc <SecureElementInit+0x350>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3734      	adds	r7, #52	; 0x34
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	08019838 	.word	0x08019838
 800a5cc:	20000358 	.word	0x20000358
 800a5d0:	0800a18d 	.word	0x0800a18d

0800a5d4 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d006      	beq.n	800a5f0 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 800a5e2:	22ba      	movs	r2, #186	; 0xba
 800a5e4:	6879      	ldr	r1, [r7, #4]
 800a5e6:	4805      	ldr	r0, [pc, #20]	; (800a5fc <SecureElementRestoreNvmCtx+0x28>)
 800a5e8:	f00a fca9 	bl	8014f3e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	e000      	b.n	800a5f2 <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a5f0:	2302      	movs	r3, #2
  }
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3708      	adds	r7, #8
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
 800a5fa:	bf00      	nop
 800a5fc:	20000080 	.word	0x20000080

0800a600 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	22ba      	movs	r2, #186	; 0xba
 800a60c:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 800a60e:	4b03      	ldr	r3, [pc, #12]	; (800a61c <SecureElementGetNvmCtx+0x1c>)
}
 800a610:	4618      	mov	r0, r3
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	bc80      	pop	{r7}
 800a618:	4770      	bx	lr
 800a61a:	bf00      	nop
 800a61c:	20000080 	.word	0x20000080

0800a620 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b088      	sub	sp, #32
 800a624:	af00      	add	r7, sp, #0
 800a626:	4603      	mov	r3, r0
 800a628:	6039      	str	r1, [r7, #0]
 800a62a:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d101      	bne.n	800a636 <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a632:	2302      	movs	r3, #2
 800a634:	e04f      	b.n	800a6d6 <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a636:	2300      	movs	r3, #0
 800a638:	77fb      	strb	r3, [r7, #31]
 800a63a:	e048      	b.n	800a6ce <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a63c:	7ffa      	ldrb	r2, [r7, #31]
 800a63e:	4928      	ldr	r1, [pc, #160]	; (800a6e0 <SecureElementSetKey+0xc0>)
 800a640:	4613      	mov	r3, r2
 800a642:	011b      	lsls	r3, r3, #4
 800a644:	4413      	add	r3, r2
 800a646:	440b      	add	r3, r1
 800a648:	3310      	adds	r3, #16
 800a64a:	781b      	ldrb	r3, [r3, #0]
 800a64c:	79fa      	ldrb	r2, [r7, #7]
 800a64e:	429a      	cmp	r2, r3
 800a650:	d13a      	bne.n	800a6c8 <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 800a652:	79fb      	ldrb	r3, [r7, #7]
 800a654:	2b80      	cmp	r3, #128	; 0x80
 800a656:	d125      	bne.n	800a6a4 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a658:	2306      	movs	r3, #6
 800a65a:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 800a65c:	2300      	movs	r3, #0
 800a65e:	60fb      	str	r3, [r7, #12]
 800a660:	f107 0310 	add.w	r3, r7, #16
 800a664:	2200      	movs	r2, #0
 800a666:	601a      	str	r2, [r3, #0]
 800a668:	605a      	str	r2, [r3, #4]
 800a66a:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 800a66c:	f107 030c 	add.w	r3, r7, #12
 800a670:	227f      	movs	r2, #127	; 0x7f
 800a672:	2110      	movs	r1, #16
 800a674:	6838      	ldr	r0, [r7, #0]
 800a676:	f000 f884 	bl	800a782 <SecureElementAesEncrypt>
 800a67a:	4603      	mov	r3, r0
 800a67c:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 800a67e:	7ffa      	ldrb	r2, [r7, #31]
 800a680:	4613      	mov	r3, r2
 800a682:	011b      	lsls	r3, r3, #4
 800a684:	4413      	add	r3, r2
 800a686:	3310      	adds	r3, #16
 800a688:	4a15      	ldr	r2, [pc, #84]	; (800a6e0 <SecureElementSetKey+0xc0>)
 800a68a:	4413      	add	r3, r2
 800a68c:	3301      	adds	r3, #1
 800a68e:	f107 010c 	add.w	r1, r7, #12
 800a692:	2210      	movs	r2, #16
 800a694:	4618      	mov	r0, r3
 800a696:	f00a fc52 	bl	8014f3e <memcpy1>
        SeNvmCtxChanged();
 800a69a:	4b12      	ldr	r3, [pc, #72]	; (800a6e4 <SecureElementSetKey+0xc4>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	4798      	blx	r3

        return retval;
 800a6a0:	7fbb      	ldrb	r3, [r7, #30]
 800a6a2:	e018      	b.n	800a6d6 <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 800a6a4:	7ffa      	ldrb	r2, [r7, #31]
 800a6a6:	4613      	mov	r3, r2
 800a6a8:	011b      	lsls	r3, r3, #4
 800a6aa:	4413      	add	r3, r2
 800a6ac:	3310      	adds	r3, #16
 800a6ae:	4a0c      	ldr	r2, [pc, #48]	; (800a6e0 <SecureElementSetKey+0xc0>)
 800a6b0:	4413      	add	r3, r2
 800a6b2:	3301      	adds	r3, #1
 800a6b4:	2210      	movs	r2, #16
 800a6b6:	6839      	ldr	r1, [r7, #0]
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f00a fc40 	bl	8014f3e <memcpy1>
        SeNvmCtxChanged();
 800a6be:	4b09      	ldr	r3, [pc, #36]	; (800a6e4 <SecureElementSetKey+0xc4>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	e006      	b.n	800a6d6 <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a6c8:	7ffb      	ldrb	r3, [r7, #31]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	77fb      	strb	r3, [r7, #31]
 800a6ce:	7ffb      	ldrb	r3, [r7, #31]
 800a6d0:	2b09      	cmp	r3, #9
 800a6d2:	d9b3      	bls.n	800a63c <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a6d4:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3720      	adds	r7, #32
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	20000080 	.word	0x20000080
 800a6e4:	20000358 	.word	0x20000358

0800a6e8 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b086      	sub	sp, #24
 800a6ec:	af02      	add	r7, sp, #8
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	60b9      	str	r1, [r7, #8]
 800a6f2:	4611      	mov	r1, r2
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	460b      	mov	r3, r1
 800a6f8:	80fb      	strh	r3, [r7, #6]
 800a6fa:	4613      	mov	r3, r2
 800a6fc:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 800a6fe:	797b      	ldrb	r3, [r7, #5]
 800a700:	2b7e      	cmp	r3, #126	; 0x7e
 800a702:	d901      	bls.n	800a708 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a704:	2303      	movs	r3, #3
 800a706:	e009      	b.n	800a71c <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 800a708:	7979      	ldrb	r1, [r7, #5]
 800a70a:	88fa      	ldrh	r2, [r7, #6]
 800a70c:	69bb      	ldr	r3, [r7, #24]
 800a70e:	9300      	str	r3, [sp, #0]
 800a710:	460b      	mov	r3, r1
 800a712:	68b9      	ldr	r1, [r7, #8]
 800a714:	68f8      	ldr	r0, [r7, #12]
 800a716:	f7ff fd3f 	bl	800a198 <ComputeCmac>
 800a71a:	4603      	mov	r3, r0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3710      	adds	r7, #16
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b088      	sub	sp, #32
 800a728:	af02      	add	r7, sp, #8
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	607a      	str	r2, [r7, #4]
 800a72e:	461a      	mov	r2, r3
 800a730:	460b      	mov	r3, r1
 800a732:	817b      	strh	r3, [r7, #10]
 800a734:	4613      	mov	r3, r2
 800a736:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a738:	2306      	movs	r3, #6
 800a73a:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d101      	bne.n	800a746 <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a742:	2302      	movs	r3, #2
 800a744:	e019      	b.n	800a77a <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 800a746:	2300      	movs	r3, #0
 800a748:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 800a74a:	7a79      	ldrb	r1, [r7, #9]
 800a74c:	897a      	ldrh	r2, [r7, #10]
 800a74e:	f107 0310 	add.w	r3, r7, #16
 800a752:	9300      	str	r3, [sp, #0]
 800a754:	460b      	mov	r3, r1
 800a756:	68f9      	ldr	r1, [r7, #12]
 800a758:	2000      	movs	r0, #0
 800a75a:	f7ff fd1d 	bl	800a198 <ComputeCmac>
 800a75e:	4603      	mov	r3, r0
 800a760:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a762:	7dfb      	ldrb	r3, [r7, #23]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d001      	beq.n	800a76c <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 800a768:	7dfb      	ldrb	r3, [r7, #23]
 800a76a:	e006      	b.n	800a77a <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	687a      	ldr	r2, [r7, #4]
 800a770:	429a      	cmp	r2, r3
 800a772:	d001      	beq.n	800a778 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 800a774:	2301      	movs	r3, #1
 800a776:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 800a778:	7dfb      	ldrb	r3, [r7, #23]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3718      	adds	r7, #24
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b0c2      	sub	sp, #264	; 0x108
 800a786:	af00      	add	r7, sp, #0
 800a788:	60f8      	str	r0, [r7, #12]
 800a78a:	4608      	mov	r0, r1
 800a78c:	4611      	mov	r1, r2
 800a78e:	1d3a      	adds	r2, r7, #4
 800a790:	6013      	str	r3, [r2, #0]
 800a792:	4603      	mov	r3, r0
 800a794:	817b      	strh	r3, [r7, #10]
 800a796:	460b      	mov	r3, r1
 800a798:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a79a:	2306      	movs	r3, #6
 800a79c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d003      	beq.n	800a7ae <SecureElementAesEncrypt+0x2c>
 800a7a6:	1d3b      	adds	r3, r7, #4
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d101      	bne.n	800a7b2 <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a7ae:	2302      	movs	r3, #2
 800a7b0:	e043      	b.n	800a83a <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 800a7b2:	897b      	ldrh	r3, [r7, #10]
 800a7b4:	f003 030f 	and.w	r3, r3, #15
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d001      	beq.n	800a7c2 <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a7be:	2305      	movs	r3, #5
 800a7c0:	e03b      	b.n	800a83a <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 800a7c2:	f107 0314 	add.w	r3, r7, #20
 800a7c6:	22f0      	movs	r2, #240	; 0xf0
 800a7c8:	2100      	movs	r1, #0
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f00a fbf2 	bl	8014fb4 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 800a7d0:	f107 0210 	add.w	r2, r7, #16
 800a7d4:	7a7b      	ldrb	r3, [r7, #9]
 800a7d6:	4611      	mov	r1, r2
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f7ff fca9 	bl	800a130 <GetKeyByID>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a7e4:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d124      	bne.n	800a836 <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	3301      	adds	r3, #1
 800a7f0:	f107 0214 	add.w	r2, r7, #20
 800a7f4:	2110      	movs	r1, #16
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7ff fb72 	bl	8009ee0 <lorawan_aes_set_key>

    uint8_t block = 0;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 800a802:	e015      	b.n	800a830 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800a804:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	18d0      	adds	r0, r2, r3
 800a80c:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a810:	1d3a      	adds	r2, r7, #4
 800a812:	6812      	ldr	r2, [r2, #0]
 800a814:	4413      	add	r3, r2
 800a816:	f107 0214 	add.w	r2, r7, #20
 800a81a:	4619      	mov	r1, r3
 800a81c:	f7ff fc3e 	bl	800a09c <lorawan_aes_encrypt>
      block = block + 16;
 800a820:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a824:	3310      	adds	r3, #16
 800a826:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 800a82a:	897b      	ldrh	r3, [r7, #10]
 800a82c:	3b10      	subs	r3, #16
 800a82e:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 800a830:	897b      	ldrh	r3, [r7, #10]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d1e6      	bne.n	800a804 <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a836:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b08a      	sub	sp, #40	; 0x28
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	4611      	mov	r1, r2
 800a850:	461a      	mov	r2, r3
 800a852:	460b      	mov	r3, r1
 800a854:	71fb      	strb	r3, [r7, #7]
 800a856:	4613      	mov	r3, r2
 800a858:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a85a:	2306      	movs	r3, #6
 800a85c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d101      	bne.n	800a86a <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a866:	2302      	movs	r3, #2
 800a868:	e033      	b.n	800a8d2 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 800a86a:	79bb      	ldrb	r3, [r7, #6]
 800a86c:	2b7f      	cmp	r3, #127	; 0x7f
 800a86e:	d104      	bne.n	800a87a <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 800a870:	79fb      	ldrb	r3, [r7, #7]
 800a872:	2b04      	cmp	r3, #4
 800a874:	d001      	beq.n	800a87a <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a876:	2303      	movs	r3, #3
 800a878:	e02b      	b.n	800a8d2 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 800a87a:	2300      	movs	r3, #0
 800a87c:	617b      	str	r3, [r7, #20]
 800a87e:	f107 0318 	add.w	r3, r7, #24
 800a882:	2200      	movs	r2, #0
 800a884:	601a      	str	r2, [r3, #0]
 800a886:	605a      	str	r2, [r3, #4]
 800a888:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 800a88a:	f107 0314 	add.w	r3, r7, #20
 800a88e:	79fa      	ldrb	r2, [r7, #7]
 800a890:	2110      	movs	r1, #16
 800a892:	68b8      	ldr	r0, [r7, #8]
 800a894:	f7ff ff75 	bl	800a782 <SecureElementAesEncrypt>
 800a898:	4603      	mov	r3, r0
 800a89a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a89e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d002      	beq.n	800a8ac <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 800a8a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a8aa:	e012      	b.n	800a8d2 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 800a8ac:	f107 0214 	add.w	r2, r7, #20
 800a8b0:	79bb      	ldrb	r3, [r7, #6]
 800a8b2:	4611      	mov	r1, r2
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7ff feb3 	bl	800a620 <SecureElementSetKey>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a8c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d002      	beq.n	800a8ce <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 800a8c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a8cc:	e001      	b.n	800a8d2 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a8ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3728      	adds	r7, #40	; 0x28
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}

0800a8da <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b086      	sub	sp, #24
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	60b9      	str	r1, [r7, #8]
 800a8e2:	607b      	str	r3, [r7, #4]
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	73fb      	strb	r3, [r7, #15]
 800a8e8:	4613      	mov	r3, r2
 800a8ea:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d005      	beq.n	800a8fe <SecureElementProcessJoinAccept+0x24>
 800a8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d002      	beq.n	800a8fe <SecureElementProcessJoinAccept+0x24>
 800a8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d101      	bne.n	800a902 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a8fe:	2302      	movs	r3, #2
 800a900:	e064      	b.n	800a9cc <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 800a902:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a906:	2b21      	cmp	r3, #33	; 0x21
 800a908:	d901      	bls.n	800a90e <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a90a:	2305      	movs	r3, #5
 800a90c:	e05e      	b.n	800a9cc <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 800a90e:	2301      	movs	r3, #1
 800a910:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 800a912:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a916:	b29b      	uxth	r3, r3
 800a918:	461a      	mov	r2, r3
 800a91a:	6879      	ldr	r1, [r7, #4]
 800a91c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a91e:	f00a fb0e 	bl	8014f3e <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	1c58      	adds	r0, r3, #1
 800a926:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	3b01      	subs	r3, #1
 800a92e:	b299      	uxth	r1, r3
 800a930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a932:	3301      	adds	r3, #1
 800a934:	7dfa      	ldrb	r2, [r7, #23]
 800a936:	f7ff ff24 	bl	800a782 <SecureElementAesEncrypt>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d001      	beq.n	800a944 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 800a940:	2307      	movs	r3, #7
 800a942:	e043      	b.n	800a9cc <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 800a944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a946:	330b      	adds	r3, #11
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	09db      	lsrs	r3, r3, #7
 800a94c:	b2da      	uxtb	r2, r3
 800a94e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a950:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 800a952:	2300      	movs	r3, #0
 800a954:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 800a956:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a95a:	3b04      	subs	r3, #4
 800a95c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a95e:	4413      	add	r3, r2
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 800a964:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a968:	3b03      	subs	r3, #3
 800a96a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a96c:	4413      	add	r3, r2
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	021b      	lsls	r3, r3, #8
 800a972:	693a      	ldr	r2, [r7, #16]
 800a974:	4313      	orrs	r3, r2
 800a976:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 800a978:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a97c:	3b02      	subs	r3, #2
 800a97e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a980:	4413      	add	r3, r2
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	041b      	lsls	r3, r3, #16
 800a986:	693a      	ldr	r2, [r7, #16]
 800a988:	4313      	orrs	r3, r2
 800a98a:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 800a98c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a990:	3b01      	subs	r3, #1
 800a992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a994:	4413      	add	r3, r2
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	061b      	lsls	r3, r3, #24
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 800a9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d10e      	bne.n	800a9c6 <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 800a9a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	3b04      	subs	r3, #4
 800a9b0:	b299      	uxth	r1, r3
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	693a      	ldr	r2, [r7, #16]
 800a9b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a9b8:	f7ff feb4 	bl	800a724 <SecureElementVerifyAesCmac>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d003      	beq.n	800a9ca <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e002      	b.n	800a9cc <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800a9c6:	2304      	movs	r3, #4
 800a9c8:	e000      	b.n	800a9cc <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 800a9ca:	2300      	movs	r3, #0
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3718      	adds	r7, #24
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b082      	sub	sp, #8
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d101      	bne.n	800a9e6 <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a9e2:	2302      	movs	r3, #2
 800a9e4:	e006      	b.n	800a9f4 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 800a9e6:	4b05      	ldr	r3, [pc, #20]	; (800a9fc <SecureElementRandomNumber+0x28>)
 800a9e8:	695b      	ldr	r3, [r3, #20]
 800a9ea:	4798      	blx	r3
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 800a9f2:	2300      	movs	r3, #0
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3708      	adds	r7, #8
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}
 800a9fc:	0801a0b8 	.word	0x0801a0b8

0800aa00 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b082      	sub	sp, #8
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d101      	bne.n	800aa12 <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800aa0e:	2302      	movs	r3, #2
 800aa10:	e008      	b.n	800aa24 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 800aa12:	2208      	movs	r2, #8
 800aa14:	6879      	ldr	r1, [r7, #4]
 800aa16:	4805      	ldr	r0, [pc, #20]	; (800aa2c <SecureElementSetDevEui+0x2c>)
 800aa18:	f00a fa91 	bl	8014f3e <memcpy1>
  SeNvmCtxChanged();
 800aa1c:	4b04      	ldr	r3, [pc, #16]	; (800aa30 <SecureElementSetDevEui+0x30>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800aa22:	2300      	movs	r3, #0
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3708      	adds	r7, #8
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	20000080 	.word	0x20000080
 800aa30:	20000358 	.word	0x20000358

0800aa34 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 800aa34:	b480      	push	{r7}
 800aa36:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 800aa38:	4b02      	ldr	r3, [pc, #8]	; (800aa44 <SecureElementGetDevEui+0x10>)
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bc80      	pop	{r7}
 800aa40:	4770      	bx	lr
 800aa42:	bf00      	nop
 800aa44:	20000080 	.word	0x20000080

0800aa48 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b082      	sub	sp, #8
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d101      	bne.n	800aa5a <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800aa56:	2302      	movs	r3, #2
 800aa58:	e008      	b.n	800aa6c <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 800aa5a:	2208      	movs	r2, #8
 800aa5c:	6879      	ldr	r1, [r7, #4]
 800aa5e:	4805      	ldr	r0, [pc, #20]	; (800aa74 <SecureElementSetJoinEui+0x2c>)
 800aa60:	f00a fa6d 	bl	8014f3e <memcpy1>
  SeNvmCtxChanged();
 800aa64:	4b04      	ldr	r3, [pc, #16]	; (800aa78 <SecureElementSetJoinEui+0x30>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800aa6a:	2300      	movs	r3, #0
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3708      	adds	r7, #8
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	20000088 	.word	0x20000088
 800aa78:	20000358 	.word	0x20000358

0800aa7c <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 800aa80:	4b02      	ldr	r3, [pc, #8]	; (800aa8c <SecureElementGetJoinEui+0x10>)
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bc80      	pop	{r7}
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	20000088 	.word	0x20000088

0800aa90 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 800aa98:	2218      	movs	r2, #24
 800aa9a:	6879      	ldr	r1, [r7, #4]
 800aa9c:	4816      	ldr	r0, [pc, #88]	; (800aaf8 <LmHandlerInit+0x68>)
 800aa9e:	f00d fc27 	bl	80182f0 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800aaa2:	4b16      	ldr	r3, [pc, #88]	; (800aafc <LmHandlerInit+0x6c>)
 800aaa4:	4a16      	ldr	r2, [pc, #88]	; (800ab00 <LmHandlerInit+0x70>)
 800aaa6:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800aaa8:	4b14      	ldr	r3, [pc, #80]	; (800aafc <LmHandlerInit+0x6c>)
 800aaaa:	4a16      	ldr	r2, [pc, #88]	; (800ab04 <LmHandlerInit+0x74>)
 800aaac:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800aaae:	4b13      	ldr	r3, [pc, #76]	; (800aafc <LmHandlerInit+0x6c>)
 800aab0:	4a15      	ldr	r2, [pc, #84]	; (800ab08 <LmHandlerInit+0x78>)
 800aab2:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800aab4:	4b11      	ldr	r3, [pc, #68]	; (800aafc <LmHandlerInit+0x6c>)
 800aab6:	4a15      	ldr	r2, [pc, #84]	; (800ab0c <LmHandlerInit+0x7c>)
 800aab8:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 800aaba:	4b0f      	ldr	r3, [pc, #60]	; (800aaf8 <LmHandlerInit+0x68>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	4a14      	ldr	r2, [pc, #80]	; (800ab10 <LmHandlerInit+0x80>)
 800aac0:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 800aac2:	4b0d      	ldr	r3, [pc, #52]	; (800aaf8 <LmHandlerInit+0x68>)
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	4a12      	ldr	r2, [pc, #72]	; (800ab10 <LmHandlerInit+0x80>)
 800aac8:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 800aaca:	4b11      	ldr	r3, [pc, #68]	; (800ab10 <LmHandlerInit+0x80>)
 800aacc:	4a11      	ldr	r2, [pc, #68]	; (800ab14 <LmHandlerInit+0x84>)
 800aace:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 800aad0:	4b09      	ldr	r3, [pc, #36]	; (800aaf8 <LmHandlerInit+0x68>)
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	4a0e      	ldr	r2, [pc, #56]	; (800ab10 <LmHandlerInit+0x80>)
 800aad6:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800aad8:	490f      	ldr	r1, [pc, #60]	; (800ab18 <LmHandlerInit+0x88>)
 800aada:	2000      	movs	r0, #0
 800aadc:	f000 fb22 	bl	800b124 <LmHandlerPackageRegister>
 800aae0:	4603      	mov	r3, r0
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d002      	beq.n	800aaec <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 800aae6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aaea:	e000      	b.n	800aaee <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 800aaec:	2300      	movs	r3, #0
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3708      	adds	r7, #8
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}
 800aaf6:	bf00      	nop
 800aaf8:	20000378 	.word	0x20000378
 800aafc:	20000390 	.word	0x20000390
 800ab00:	0800b269 	.word	0x0800b269
 800ab04:	0800b2d1 	.word	0x0800b2d1
 800ab08:	0800b395 	.word	0x0800b395
 800ab0c:	0800b435 	.word	0x0800b435
 800ab10:	200003a0 	.word	0x200003a0
 800ab14:	0800bb99 	.word	0x0800bb99
 800ab18:	20000154 	.word	0x20000154

0800ab1c <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 800ab1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab1e:	b099      	sub	sp, #100	; 0x64
 800ab20:	af08      	add	r7, sp, #32
 800ab22:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800ab24:	2206      	movs	r2, #6
 800ab26:	6879      	ldr	r1, [r7, #4]
 800ab28:	486c      	ldr	r0, [pc, #432]	; (800acdc <LmHandlerConfigure+0x1c0>)
 800ab2a:	f00d fbe1 	bl	80182f0 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 800ab2e:	f7f6 fd4d 	bl	80015cc <LoraInfo_GetPtr>
 800ab32:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800ab34:	4b69      	ldr	r3, [pc, #420]	; (800acdc <LmHandlerConfigure+0x1c0>)
 800ab36:	781b      	ldrb	r3, [r3, #0]
 800ab38:	461a      	mov	r2, r3
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	4093      	lsls	r3, r2
 800ab3e:	461a      	mov	r2, r3
 800ab40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	4013      	ands	r3, r2
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d00c      	beq.n	800ab64 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800ab4a:	4b64      	ldr	r3, [pc, #400]	; (800acdc <LmHandlerConfigure+0x1c0>)
 800ab4c:	781b      	ldrb	r3, [r3, #0]
 800ab4e:	461a      	mov	r2, r3
 800ab50:	4963      	ldr	r1, [pc, #396]	; (800ace0 <LmHandlerConfigure+0x1c4>)
 800ab52:	4864      	ldr	r0, [pc, #400]	; (800ace4 <LmHandlerConfigure+0x1c8>)
 800ab54:	f004 fb22 	bl	800f19c <LoRaMacInitialization>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d009      	beq.n	800ab72 <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 800ab5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab62:	e0b7      	b.n	800acd4 <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800ab64:	4b60      	ldr	r3, [pc, #384]	; (800ace8 <LmHandlerConfigure+0x1cc>)
 800ab66:	2201      	movs	r2, #1
 800ab68:	2100      	movs	r1, #0
 800ab6a:	2000      	movs	r0, #0
 800ab6c:	f00d f8a4 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 800ab70:	e7fe      	b.n	800ab70 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 800ab72:	f001 f822 	bl	800bbba <NvmCtxMgmtRestore>
 800ab76:	4603      	mov	r3, r0
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d103      	bne.n	800ab84 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 800ab7c:	4b5b      	ldr	r3, [pc, #364]	; (800acec <LmHandlerConfigure+0x1d0>)
 800ab7e:	2201      	movs	r2, #1
 800ab80:	701a      	strb	r2, [r3, #0]
 800ab82:	e01c      	b.n	800abbe <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 800ab84:	4b59      	ldr	r3, [pc, #356]	; (800acec <LmHandlerConfigure+0x1d0>)
 800ab86:	2200      	movs	r2, #0
 800ab88:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 800ab8a:	2302      	movs	r3, #2
 800ab8c:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800ab8e:	f107 0318 	add.w	r3, r7, #24
 800ab92:	4618      	mov	r0, r3
 800ab94:	f004 fefa 	bl	800f98c <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	2208      	movs	r2, #8
 800ab9c:	4619      	mov	r1, r3
 800ab9e:	4854      	ldr	r0, [pc, #336]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800aba0:	f00a f9cd 	bl	8014f3e <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800aba4:	2303      	movs	r3, #3
 800aba6:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800aba8:	f107 0318 	add.w	r3, r7, #24
 800abac:	4618      	mov	r0, r3
 800abae:	f004 feed 	bl	800f98c <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 800abb2:	69fb      	ldr	r3, [r7, #28]
 800abb4:	2208      	movs	r2, #8
 800abb6:	4619      	mov	r1, r3
 800abb8:	484e      	ldr	r0, [pc, #312]	; (800acf4 <LmHandlerConfigure+0x1d8>)
 800abba:	f00a f9c0 	bl	8014f3e <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800abbe:	4b4c      	ldr	r3, [pc, #304]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	461a      	mov	r2, r3
 800abc4:	4b4a      	ldr	r3, [pc, #296]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abc6:	785b      	ldrb	r3, [r3, #1]
 800abc8:	4619      	mov	r1, r3
 800abca:	4b49      	ldr	r3, [pc, #292]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abcc:	789b      	ldrb	r3, [r3, #2]
 800abce:	4618      	mov	r0, r3
 800abd0:	4b47      	ldr	r3, [pc, #284]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abd2:	78db      	ldrb	r3, [r3, #3]
 800abd4:	461c      	mov	r4, r3
 800abd6:	4b46      	ldr	r3, [pc, #280]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abd8:	791b      	ldrb	r3, [r3, #4]
 800abda:	461d      	mov	r5, r3
 800abdc:	4b44      	ldr	r3, [pc, #272]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abde:	795b      	ldrb	r3, [r3, #5]
 800abe0:	461e      	mov	r6, r3
 800abe2:	4b43      	ldr	r3, [pc, #268]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abe4:	799b      	ldrb	r3, [r3, #6]
 800abe6:	603b      	str	r3, [r7, #0]
 800abe8:	4b41      	ldr	r3, [pc, #260]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800abea:	79db      	ldrb	r3, [r3, #7]
 800abec:	9307      	str	r3, [sp, #28]
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	9306      	str	r3, [sp, #24]
 800abf2:	9605      	str	r6, [sp, #20]
 800abf4:	9504      	str	r5, [sp, #16]
 800abf6:	9403      	str	r4, [sp, #12]
 800abf8:	9002      	str	r0, [sp, #8]
 800abfa:	9101      	str	r1, [sp, #4]
 800abfc:	9200      	str	r2, [sp, #0]
 800abfe:	4b3e      	ldr	r3, [pc, #248]	; (800acf8 <LmHandlerConfigure+0x1dc>)
 800ac00:	2200      	movs	r2, #0
 800ac02:	2100      	movs	r1, #0
 800ac04:	2002      	movs	r0, #2
 800ac06:	f00d f857 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800ac0a:	4b39      	ldr	r3, [pc, #228]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac0c:	7a1b      	ldrb	r3, [r3, #8]
 800ac0e:	461a      	mov	r2, r3
 800ac10:	4b37      	ldr	r3, [pc, #220]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac12:	7a5b      	ldrb	r3, [r3, #9]
 800ac14:	4619      	mov	r1, r3
 800ac16:	4b36      	ldr	r3, [pc, #216]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac18:	7a9b      	ldrb	r3, [r3, #10]
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	4b34      	ldr	r3, [pc, #208]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac1e:	7adb      	ldrb	r3, [r3, #11]
 800ac20:	461c      	mov	r4, r3
 800ac22:	4b33      	ldr	r3, [pc, #204]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac24:	7b1b      	ldrb	r3, [r3, #12]
 800ac26:	461d      	mov	r5, r3
 800ac28:	4b31      	ldr	r3, [pc, #196]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac2a:	7b5b      	ldrb	r3, [r3, #13]
 800ac2c:	461e      	mov	r6, r3
 800ac2e:	4b30      	ldr	r3, [pc, #192]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac30:	7b9b      	ldrb	r3, [r3, #14]
 800ac32:	603b      	str	r3, [r7, #0]
 800ac34:	4b2e      	ldr	r3, [pc, #184]	; (800acf0 <LmHandlerConfigure+0x1d4>)
 800ac36:	7bdb      	ldrb	r3, [r3, #15]
 800ac38:	9307      	str	r3, [sp, #28]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	9306      	str	r3, [sp, #24]
 800ac3e:	9605      	str	r6, [sp, #20]
 800ac40:	9504      	str	r5, [sp, #16]
 800ac42:	9403      	str	r4, [sp, #12]
 800ac44:	9002      	str	r0, [sp, #8]
 800ac46:	9101      	str	r1, [sp, #4]
 800ac48:	9200      	str	r2, [sp, #0]
 800ac4a:	4b2c      	ldr	r3, [pc, #176]	; (800acfc <LmHandlerConfigure+0x1e0>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	2100      	movs	r1, #0
 800ac50:	2002      	movs	r0, #2
 800ac52:	f00d f831 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 800ac56:	230f      	movs	r3, #15
 800ac58:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ac5e:	f107 0318 	add.w	r3, r7, #24
 800ac62:	4618      	mov	r0, r3
 800ac64:	f005 f82a 	bl	800fcbc <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 800ac68:	2310      	movs	r3, #16
 800ac6a:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ac70:	f107 0318 	add.w	r3, r7, #24
 800ac74:	4618      	mov	r0, r3
 800ac76:	f005 f821 	bl	800fcbc <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 800ac7a:	2304      	movs	r3, #4
 800ac7c:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800ac7e:	4b17      	ldr	r3, [pc, #92]	; (800acdc <LmHandlerConfigure+0x1c0>)
 800ac80:	789b      	ldrb	r3, [r3, #2]
 800ac82:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ac84:	f107 0318 	add.w	r3, r7, #24
 800ac88:	4618      	mov	r0, r3
 800ac8a:	f005 f817 	bl	800fcbc <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800ac8e:	2322      	movs	r3, #34	; 0x22
 800ac90:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 800ac92:	2314      	movs	r3, #20
 800ac94:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ac96:	f107 0318 	add.w	r3, r7, #24
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f005 f80e 	bl	800fcbc <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 800aca0:	230f      	movs	r3, #15
 800aca2:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 800aca4:	4b0d      	ldr	r3, [pc, #52]	; (800acdc <LmHandlerConfigure+0x1c0>)
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	f107 0210 	add.w	r2, r7, #16
 800acac:	4611      	mov	r1, r2
 800acae:	4618      	mov	r0, r3
 800acb0:	f007 fec8 	bl	8012a44 <RegionGetPhyParam>
 800acb4:	4603      	mov	r3, r0
 800acb6:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	bf14      	ite	ne
 800acbe:	2301      	movne	r3, #1
 800acc0:	2300      	moveq	r3, #0
 800acc2:	b2da      	uxtb	r2, r3
 800acc4:	4b05      	ldr	r3, [pc, #20]	; (800acdc <LmHandlerConfigure+0x1c0>)
 800acc6:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 800acc8:	4b04      	ldr	r3, [pc, #16]	; (800acdc <LmHandlerConfigure+0x1c0>)
 800acca:	791b      	ldrb	r3, [r3, #4]
 800accc:	4618      	mov	r0, r3
 800acce:	f005 fdc3 	bl	8010858 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 800acd2:	2300      	movs	r3, #0
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3744      	adds	r7, #68	; 0x44
 800acd8:	46bd      	mov	sp, r7
 800acda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acdc:	20000370 	.word	0x20000370
 800ace0:	200003a0 	.word	0x200003a0
 800ace4:	20000390 	.word	0x20000390
 800ace8:	0801989c 	.word	0x0801989c
 800acec:	200004ba 	.word	0x200004ba
 800acf0:	2000013c 	.word	0x2000013c
 800acf4:	20000144 	.word	0x20000144
 800acf8:	080198e8 	.word	0x080198e8
 800acfc:	08019924 	.word	0x08019924

0800ad00 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b082      	sub	sp, #8
 800ad04:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 800ad06:	f004 fa09 	bl	800f11c <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	71fb      	strb	r3, [r7, #7]
 800ad0e:	e022      	b.n	800ad56 <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 800ad10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad14:	4a15      	ldr	r2, [pc, #84]	; (800ad6c <LmHandlerProcess+0x6c>)
 800ad16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d015      	beq.n	800ad4a <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 800ad1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad22:	4a12      	ldr	r2, [pc, #72]	; (800ad6c <LmHandlerProcess+0x6c>)
 800ad24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad28:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d00d      	beq.n	800ad4a <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 800ad2e:	79fb      	ldrb	r3, [r7, #7]
 800ad30:	4618      	mov	r0, r3
 800ad32:	f000 fb93 	bl	800b45c <LmHandlerPackageIsInitialized>
 800ad36:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d006      	beq.n	800ad4a <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 800ad3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad40:	4a0a      	ldr	r2, [pc, #40]	; (800ad6c <LmHandlerProcess+0x6c>)
 800ad42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad46:	691b      	ldr	r3, [r3, #16]
 800ad48:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800ad4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	3301      	adds	r3, #1
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	71fb      	strb	r3, [r7, #7]
 800ad56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad5a:	2b04      	cmp	r3, #4
 800ad5c:	ddd8      	ble.n	800ad10 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 800ad5e:	f000 ff25 	bl	800bbac <NvmCtxMgmtStore>
}
 800ad62:	bf00      	nop
 800ad64:	3708      	adds	r7, #8
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd80      	pop	{r7, pc}
 800ad6a:	bf00      	nop
 800ad6c:	2000035c 	.word	0x2000035c

0800ad70 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b08a      	sub	sp, #40	; 0x28
 800ad74:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ad76:	2301      	movs	r3, #1
 800ad78:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 800ad7a:	463b      	mov	r3, r7
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f004 fe05 	bl	800f98c <LoRaMacMibGetRequestConfirm>
 800ad82:	4603      	mov	r3, r0
 800ad84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 800ad88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d106      	bne.n	800ad9e <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 800ad90:	793b      	ldrb	r3, [r7, #4]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d101      	bne.n	800ad9a <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 800ad96:	2300      	movs	r3, #0
 800ad98:	e002      	b.n	800ada0 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e000      	b.n	800ada0 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 800ad9e:	2300      	movs	r3, #0
  }
}
 800ada0:	4618      	mov	r0, r3
 800ada2:	3728      	adds	r7, #40	; 0x28
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b092      	sub	sp, #72	; 0x48
 800adac:	af02      	add	r7, sp, #8
 800adae:	4603      	mov	r3, r0
 800adb0:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 800adb2:	79fb      	ldrb	r3, [r7, #7]
 800adb4:	2b02      	cmp	r3, #2
 800adb6:	d111      	bne.n	800addc <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800adb8:	4b31      	ldr	r3, [pc, #196]	; (800ae80 <LmHandlerJoin+0xd8>)
 800adba:	2202      	movs	r2, #2
 800adbc:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 800adbe:	f004 fd3d 	bl	800f83c <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 800adc2:	2301      	movs	r3, #1
 800adc4:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800adc6:	4b2f      	ldr	r3, [pc, #188]	; (800ae84 <LmHandlerJoin+0xdc>)
 800adc8:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800adcc:	b2db      	uxtb	r3, r3
 800adce:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 800add0:	f107 0308 	add.w	r3, r7, #8
 800add4:	4618      	mov	r0, r3
 800add6:	f005 fafd 	bl	80103d4 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 800adda:	e04c      	b.n	800ae76 <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800addc:	4b28      	ldr	r3, [pc, #160]	; (800ae80 <LmHandlerJoin+0xd8>)
 800adde:	2201      	movs	r2, #1
 800ade0:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800ade2:	4b27      	ldr	r3, [pc, #156]	; (800ae80 <LmHandlerJoin+0xd8>)
 800ade4:	2200      	movs	r2, #0
 800ade6:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 800ade8:	4b27      	ldr	r3, [pc, #156]	; (800ae88 <LmHandlerJoin+0xe0>)
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	f083 0301 	eor.w	r3, r3, #1
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d02a      	beq.n	800ae4c <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800adf6:	2327      	movs	r3, #39	; 0x27
 800adf8:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800adfa:	4b24      	ldr	r3, [pc, #144]	; (800ae8c <LmHandlerJoin+0xe4>)
 800adfc:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800adfe:	f107 031c 	add.w	r3, r7, #28
 800ae02:	4618      	mov	r0, r3
 800ae04:	f004 ff5a 	bl	800fcbc <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 800ae08:	2305      	movs	r3, #5
 800ae0a:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 800ae0c:	4b20      	ldr	r3, [pc, #128]	; (800ae90 <LmHandlerJoin+0xe8>)
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ae12:	f107 031c 	add.w	r3, r7, #28
 800ae16:	4618      	mov	r0, r3
 800ae18:	f004 ff50 	bl	800fcbc <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 800ae1c:	f7f7 f9c7 	bl	80021ae <GetDevAddr>
 800ae20:	4603      	mov	r3, r0
 800ae22:	4a1b      	ldr	r2, [pc, #108]	; (800ae90 <LmHandlerJoin+0xe8>)
 800ae24:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 800ae26:	2306      	movs	r3, #6
 800ae28:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800ae2a:	4b19      	ldr	r3, [pc, #100]	; (800ae90 <LmHandlerJoin+0xe8>)
 800ae2c:	695b      	ldr	r3, [r3, #20]
 800ae2e:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ae30:	f107 031c 	add.w	r3, r7, #28
 800ae34:	4618      	mov	r0, r3
 800ae36:	f004 ff41 	bl	800fcbc <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 800ae3a:	4b15      	ldr	r3, [pc, #84]	; (800ae90 <LmHandlerJoin+0xe8>)
 800ae3c:	695b      	ldr	r3, [r3, #20]
 800ae3e:	9300      	str	r3, [sp, #0]
 800ae40:	4b14      	ldr	r3, [pc, #80]	; (800ae94 <LmHandlerJoin+0xec>)
 800ae42:	2200      	movs	r2, #0
 800ae44:	2100      	movs	r1, #0
 800ae46:	2002      	movs	r0, #2
 800ae48:	f00c ff36 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 800ae4c:	f004 fcf6 	bl	800f83c <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ae50:	2301      	movs	r3, #1
 800ae52:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800ae54:	2301      	movs	r3, #1
 800ae56:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800ae5a:	f107 031c 	add.w	r3, r7, #28
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f004 ff2c 	bl	800fcbc <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800ae64:	4b0c      	ldr	r3, [pc, #48]	; (800ae98 <LmHandlerJoin+0xf0>)
 800ae66:	68db      	ldr	r3, [r3, #12]
 800ae68:	4805      	ldr	r0, [pc, #20]	; (800ae80 <LmHandlerJoin+0xd8>)
 800ae6a:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800ae6c:	4b05      	ldr	r3, [pc, #20]	; (800ae84 <LmHandlerJoin+0xdc>)
 800ae6e:	785b      	ldrb	r3, [r3, #1]
 800ae70:	4618      	mov	r0, r3
 800ae72:	f000 f8e9 	bl	800b048 <LmHandlerRequestClass>
}
 800ae76:	bf00      	nop
 800ae78:	3740      	adds	r7, #64	; 0x40
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}
 800ae7e:	bf00      	nop
 800ae80:	20000160 	.word	0x20000160
 800ae84:	20000370 	.word	0x20000370
 800ae88:	200004ba 	.word	0x200004ba
 800ae8c:	01000300 	.word	0x01000300
 800ae90:	2000013c 	.word	0x2000013c
 800ae94:	08019960 	.word	0x08019960
 800ae98:	20000378 	.word	0x20000378

0800ae9c <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b08c      	sub	sp, #48	; 0x30
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	607a      	str	r2, [r7, #4]
 800aea6:	461a      	mov	r2, r3
 800aea8:	460b      	mov	r3, r1
 800aeaa:	72fb      	strb	r3, [r7, #11]
 800aeac:	4613      	mov	r3, r2
 800aeae:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800aeb0:	23ff      	movs	r3, #255	; 0xff
 800aeb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 800aeb6:	f004 f91b 	bl	800f0f0 <LoRaMacIsBusy>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d002      	beq.n	800aec6 <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 800aec0:	f06f 0301 	mvn.w	r3, #1
 800aec4:	e0b4      	b.n	800b030 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800aec6:	f7ff ff53 	bl	800ad70 <LmHandlerJoinStatus>
 800aeca:	4603      	mov	r3, r0
 800aecc:	2b01      	cmp	r3, #1
 800aece:	d007      	beq.n	800aee0 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 800aed0:	4b59      	ldr	r3, [pc, #356]	; (800b038 <LmHandlerSend+0x19c>)
 800aed2:	789b      	ldrb	r3, [r3, #2]
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7ff ff67 	bl	800ada8 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800aeda:	f06f 0302 	mvn.w	r3, #2
 800aede:	e0a7      	b.n	800b030 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 800aee0:	4b56      	ldr	r3, [pc, #344]	; (800b03c <LmHandlerSend+0x1a0>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	68db      	ldr	r3, [r3, #12]
 800aee6:	4798      	blx	r3
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d00d      	beq.n	800af0a <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	781a      	ldrb	r2, [r3, #0]
 800aef2:	4b52      	ldr	r3, [pc, #328]	; (800b03c <LmHandlerSend+0x1a0>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	781b      	ldrb	r3, [r3, #0]
 800aef8:	429a      	cmp	r2, r3
 800aefa:	d006      	beq.n	800af0a <LmHandlerSend+0x6e>
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d002      	beq.n	800af0a <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800af04:	f06f 0303 	mvn.w	r3, #3
 800af08:	e092      	b.n	800b030 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800af0a:	4b4d      	ldr	r3, [pc, #308]	; (800b040 <LmHandlerSend+0x1a4>)
 800af0c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800af10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	785b      	ldrb	r3, [r3, #1]
 800af18:	f107 0214 	add.w	r2, r7, #20
 800af1c:	4611      	mov	r1, r2
 800af1e:	4618      	mov	r0, r3
 800af20:	f004 fc9a 	bl	800f858 <LoRaMacQueryTxPossible>
 800af24:	4603      	mov	r3, r0
 800af26:	2b00      	cmp	r3, #0
 800af28:	d009      	beq.n	800af3e <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800af2a:	4b46      	ldr	r3, [pc, #280]	; (800b044 <LmHandlerSend+0x1a8>)
 800af2c:	2200      	movs	r2, #0
 800af2e:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 800af30:	2300      	movs	r3, #0
 800af32:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800af34:	2300      	movs	r3, #0
 800af36:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800af38:	2300      	movs	r3, #0
 800af3a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800af3c:	e017      	b.n	800af6e <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 800af3e:	4a41      	ldr	r2, [pc, #260]	; (800b044 <LmHandlerSend+0x1a8>)
 800af40:	7afb      	ldrb	r3, [r7, #11]
 800af42:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	785b      	ldrb	r3, [r3, #1]
 800af4e:	b29b      	uxth	r3, r3
 800af50:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	685b      	ldr	r3, [r3, #4]
 800af56:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 800af58:	7afb      	ldrb	r3, [r7, #11]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d102      	bne.n	800af64 <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 800af5e:	2300      	movs	r3, #0
 800af60:	763b      	strb	r3, [r7, #24]
 800af62:	e004      	b.n	800af6e <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 800af64:	2301      	movs	r3, #1
 800af66:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 800af68:	2308      	movs	r3, #8
 800af6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 800af6e:	4b35      	ldr	r3, [pc, #212]	; (800b044 <LmHandlerSend+0x1a8>)
 800af70:	68fa      	ldr	r2, [r7, #12]
 800af72:	330c      	adds	r3, #12
 800af74:	e892 0003 	ldmia.w	r2, {r0, r1}
 800af78:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 800af7c:	4b30      	ldr	r3, [pc, #192]	; (800b040 <LmHandlerSend+0x1a4>)
 800af7e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800af82:	4b30      	ldr	r3, [pc, #192]	; (800b044 <LmHandlerSend+0x1a8>)
 800af84:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800af86:	7aba      	ldrb	r2, [r7, #10]
 800af88:	f107 0318 	add.w	r3, r7, #24
 800af8c:	4611      	mov	r1, r2
 800af8e:	4618      	mov	r0, r3
 800af90:	f005 fb64 	bl	801065c <LoRaMacMcpsRequest>
 800af94:	4603      	mov	r3, r0
 800af96:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d002      	beq.n	800afa6 <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800afa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 800afa6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800afaa:	2b11      	cmp	r3, #17
 800afac:	d83a      	bhi.n	800b024 <LmHandlerSend+0x188>
 800afae:	a201      	add	r2, pc, #4	; (adr r2, 800afb4 <LmHandlerSend+0x118>)
 800afb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afb4:	0800affd 	.word	0x0800affd
 800afb8:	0800b005 	.word	0x0800b005
 800afbc:	0800b025 	.word	0x0800b025
 800afc0:	0800b025 	.word	0x0800b025
 800afc4:	0800b025 	.word	0x0800b025
 800afc8:	0800b025 	.word	0x0800b025
 800afcc:	0800b025 	.word	0x0800b025
 800afd0:	0800b00d 	.word	0x0800b00d
 800afd4:	0800b025 	.word	0x0800b025
 800afd8:	0800b025 	.word	0x0800b025
 800afdc:	0800b025 	.word	0x0800b025
 800afe0:	0800b01d 	.word	0x0800b01d
 800afe4:	0800b025 	.word	0x0800b025
 800afe8:	0800b025 	.word	0x0800b025
 800afec:	0800b005 	.word	0x0800b005
 800aff0:	0800b005 	.word	0x0800b005
 800aff4:	0800b005 	.word	0x0800b005
 800aff8:	0800b015 	.word	0x0800b015
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800affc:	2300      	movs	r3, #0
 800affe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b002:	e013      	b.n	800b02c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800b004:	23fe      	movs	r3, #254	; 0xfe
 800b006:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b00a:	e00f      	b.n	800b02c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b00c:	23fd      	movs	r3, #253	; 0xfd
 800b00e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b012:	e00b      	b.n	800b02c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800b014:	23fb      	movs	r3, #251	; 0xfb
 800b016:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b01a:	e007      	b.n	800b02c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800b01c:	23fa      	movs	r3, #250	; 0xfa
 800b01e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b022:	e003      	b.n	800b02c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 800b024:	23ff      	movs	r3, #255	; 0xff
 800b026:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b02a:	bf00      	nop
  }
      
  return lmhStatus;
 800b02c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b030:	4618      	mov	r0, r3
 800b032:	3730      	adds	r7, #48	; 0x30
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}
 800b038:	20000160 	.word	0x20000160
 800b03c:	2000035c 	.word	0x2000035c
 800b040:	20000370 	.word	0x20000370
 800b044:	200003b0 	.word	0x200003b0

0800b048 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b08c      	sub	sp, #48	; 0x30
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	4603      	mov	r3, r0
 800b050:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800b052:	2300      	movs	r3, #0
 800b054:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800b058:	f7ff fe8a 	bl	800ad70 <LmHandlerJoinStatus>
 800b05c:	4603      	mov	r3, r0
 800b05e:	2b01      	cmp	r3, #1
 800b060:	d002      	beq.n	800b068 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b062:	f06f 0302 	mvn.w	r3, #2
 800b066:	e059      	b.n	800b11c <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800b068:	2300      	movs	r3, #0
 800b06a:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800b06c:	f107 0308 	add.w	r3, r7, #8
 800b070:	4618      	mov	r0, r3
 800b072:	f004 fc8b 	bl	800f98c <LoRaMacMibGetRequestConfirm>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d002      	beq.n	800b082 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 800b07c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b080:	e04c      	b.n	800b11c <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 800b082:	7b3b      	ldrb	r3, [r7, #12]
 800b084:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 800b088:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800b08c:	79fb      	ldrb	r3, [r7, #7]
 800b08e:	429a      	cmp	r2, r3
 800b090:	d03d      	beq.n	800b10e <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 800b092:	79fb      	ldrb	r3, [r7, #7]
 800b094:	2b02      	cmp	r3, #2
 800b096:	d020      	beq.n	800b0da <LmHandlerRequestClass+0x92>
 800b098:	2b02      	cmp	r3, #2
 800b09a:	dc3a      	bgt.n	800b112 <LmHandlerRequestClass+0xca>
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d002      	beq.n	800b0a6 <LmHandlerRequestClass+0x5e>
 800b0a0:	2b01      	cmp	r3, #1
 800b0a2:	d016      	beq.n	800b0d2 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 800b0a4:	e035      	b.n	800b112 <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 800b0a6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d033      	beq.n	800b116 <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800b0b2:	f107 0308 	add.w	r3, r7, #8
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f004 fe00 	bl	800fcbc <LoRaMacMibSetRequestConfirm>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d103      	bne.n	800b0ca <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 800b0c2:	2000      	movs	r0, #0
 800b0c4:	f000 fa64 	bl	800b590 <DisplayClassUpdate>
      break;
 800b0c8:	e025      	b.n	800b116 <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800b0ca:	23ff      	movs	r3, #255	; 0xff
 800b0cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b0d0:	e021      	b.n	800b116 <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 800b0d2:	23ff      	movs	r3, #255	; 0xff
 800b0d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b0d8:	e01e      	b.n	800b118 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 800b0da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d003      	beq.n	800b0ea <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 800b0e2:	23ff      	movs	r3, #255	; 0xff
 800b0e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b0e8:	e016      	b.n	800b118 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 800b0ea:	2302      	movs	r3, #2
 800b0ec:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800b0ee:	f107 0308 	add.w	r3, r7, #8
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f004 fde2 	bl	800fcbc <LoRaMacMibSetRequestConfirm>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d103      	bne.n	800b106 <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 800b0fe:	2002      	movs	r0, #2
 800b100:	f000 fa46 	bl	800b590 <DisplayClassUpdate>
      break;
 800b104:	e008      	b.n	800b118 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800b106:	23ff      	movs	r3, #255	; 0xff
 800b108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800b10c:	e004      	b.n	800b118 <LmHandlerRequestClass+0xd0>
    }
  }
 800b10e:	bf00      	nop
 800b110:	e002      	b.n	800b118 <LmHandlerRequestClass+0xd0>
        break;
 800b112:	bf00      	nop
 800b114:	e000      	b.n	800b118 <LmHandlerRequestClass+0xd0>
      break;
 800b116:	bf00      	nop
  return errorStatus;
 800b118:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3730      	adds	r7, #48	; 0x30
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b084      	sub	sp, #16
 800b128:	af00      	add	r7, sp, #0
 800b12a:	4603      	mov	r3, r0
 800b12c:	6039      	str	r1, [r7, #0]
 800b12e:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 800b130:	2300      	movs	r3, #0
 800b132:	60fb      	str	r3, [r7, #12]
  switch (id)
 800b134:	79fb      	ldrb	r3, [r7, #7]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d103      	bne.n	800b142 <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 800b13a:	f000 fa41 	bl	800b5c0 <LmphCompliancePackageFactory>
 800b13e:	60f8      	str	r0, [r7, #12]
      break;
 800b140:	e000      	b.n	800b144 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 800b142:	bf00      	nop
  }

  if (package != NULL)
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d022      	beq.n	800b190 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 800b14a:	79fb      	ldrb	r3, [r7, #7]
 800b14c:	4913      	ldr	r1, [pc, #76]	; (800b19c <LmHandlerPackageRegister+0x78>)
 800b14e:	68fa      	ldr	r2, [r7, #12]
 800b150:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800b154:	79fb      	ldrb	r3, [r7, #7]
 800b156:	4a11      	ldr	r2, [pc, #68]	; (800b19c <LmHandlerPackageRegister+0x78>)
 800b158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b15c:	4a10      	ldr	r2, [pc, #64]	; (800b1a0 <LmHandlerPackageRegister+0x7c>)
 800b15e:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800b160:	79fb      	ldrb	r3, [r7, #7]
 800b162:	4a0e      	ldr	r2, [pc, #56]	; (800b19c <LmHandlerPackageRegister+0x78>)
 800b164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b168:	4a0e      	ldr	r2, [pc, #56]	; (800b1a4 <LmHandlerPackageRegister+0x80>)
 800b16a:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800b16c:	79fb      	ldrb	r3, [r7, #7]
 800b16e:	4a0b      	ldr	r2, [pc, #44]	; (800b19c <LmHandlerPackageRegister+0x78>)
 800b170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b174:	4a0c      	ldr	r2, [pc, #48]	; (800b1a8 <LmHandlerPackageRegister+0x84>)
 800b176:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 800b178:	79fb      	ldrb	r3, [r7, #7]
 800b17a:	4a08      	ldr	r2, [pc, #32]	; (800b19c <LmHandlerPackageRegister+0x78>)
 800b17c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b180:	685b      	ldr	r3, [r3, #4]
 800b182:	4a0a      	ldr	r2, [pc, #40]	; (800b1ac <LmHandlerPackageRegister+0x88>)
 800b184:	6851      	ldr	r1, [r2, #4]
 800b186:	22f2      	movs	r2, #242	; 0xf2
 800b188:	6838      	ldr	r0, [r7, #0]
 800b18a:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 800b18c:	2300      	movs	r3, #0
 800b18e:	e001      	b.n	800b194 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800b190:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 800b194:	4618      	mov	r0, r3
 800b196:	3710      	adds	r7, #16
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	2000035c 	.word	0x2000035c
 800b1a0:	0800ada9 	.word	0x0800ada9
 800b1a4:	0800ae9d 	.word	0x0800ae9d
 800b1a8:	0800b23d 	.word	0x0800b23d
 800b1ac:	20000174 	.word	0x20000174

0800b1b0 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b08c      	sub	sp, #48	; 0x30
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d102      	bne.n	800b1c4 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800b1be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b1c2:	e010      	b.n	800b1e6 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800b1c8:	f107 030c 	add.w	r3, r7, #12
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f004 fbdd 	bl	800f98c <LoRaMacMibGetRequestConfirm>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d002      	beq.n	800b1de <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800b1d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b1dc:	e003      	b.n	800b1e6 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 800b1de:	7c3a      	ldrb	r2, [r7, #16]
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 800b1e4:	2300      	movs	r3, #0
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3730      	adds	r7, #48	; 0x30
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}
	...

0800b1f0 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b08c      	sub	sp, #48	; 0x30
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d102      	bne.n	800b204 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800b1fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b202:	e015      	b.n	800b230 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 800b204:	231f      	movs	r3, #31
 800b206:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 800b208:	f107 030c 	add.w	r3, r7, #12
 800b20c:	4618      	mov	r0, r3
 800b20e:	f004 fbbd 	bl	800f98c <LoRaMacMibGetRequestConfirm>
 800b212:	4603      	mov	r3, r0
 800b214:	2b00      	cmp	r3, #0
 800b216:	d002      	beq.n	800b21e <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800b218:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b21c:	e008      	b.n	800b230 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 800b21e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 800b226:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b22a:	4b03      	ldr	r3, [pc, #12]	; (800b238 <LmHandlerGetTxDatarate+0x48>)
 800b22c:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	4618      	mov	r0, r3
 800b232:	3730      	adds	r7, #48	; 0x30
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}
 800b238:	20000370 	.word	0x20000370

0800b23c <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b086      	sub	sp, #24
 800b240:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 800b242:	230a      	movs	r3, #10
 800b244:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 800b246:	463b      	mov	r3, r7
 800b248:	4618      	mov	r0, r3
 800b24a:	f005 f8c3 	bl	80103d4 <LoRaMacMlmeRequest>
 800b24e:	4603      	mov	r3, r0
 800b250:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 800b252:	7dfb      	ldrb	r3, [r7, #23]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d101      	bne.n	800b25c <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 800b258:	2300      	movs	r3, #0
 800b25a:	e001      	b.n	800b260 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800b25c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 800b260:	4618      	mov	r0, r3
 800b262:	3718      	adds	r7, #24
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 800b270:	4b15      	ldr	r3, [pc, #84]	; (800b2c8 <McpsConfirm+0x60>)
 800b272:	2201      	movs	r2, #1
 800b274:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	785a      	ldrb	r2, [r3, #1]
 800b27a:	4b13      	ldr	r3, [pc, #76]	; (800b2c8 <McpsConfirm+0x60>)
 800b27c:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	789b      	ldrb	r3, [r3, #2]
 800b282:	b25a      	sxtb	r2, r3
 800b284:	4b10      	ldr	r3, [pc, #64]	; (800b2c8 <McpsConfirm+0x60>)
 800b286:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	68db      	ldr	r3, [r3, #12]
 800b28c:	4a0e      	ldr	r2, [pc, #56]	; (800b2c8 <McpsConfirm+0x60>)
 800b28e:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800b296:	4b0c      	ldr	r3, [pc, #48]	; (800b2c8 <McpsConfirm+0x60>)
 800b298:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	691b      	ldr	r3, [r3, #16]
 800b29e:	b2da      	uxtb	r2, r3
 800b2a0:	4b09      	ldr	r3, [pc, #36]	; (800b2c8 <McpsConfirm+0x60>)
 800b2a2:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	791b      	ldrb	r3, [r3, #4]
 800b2a8:	461a      	mov	r2, r3
 800b2aa:	4b07      	ldr	r3, [pc, #28]	; (800b2c8 <McpsConfirm+0x60>)
 800b2ac:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 800b2ae:	4b07      	ldr	r3, [pc, #28]	; (800b2cc <McpsConfirm+0x64>)
 800b2b0:	691b      	ldr	r3, [r3, #16]
 800b2b2:	4805      	ldr	r0, [pc, #20]	; (800b2c8 <McpsConfirm+0x60>)
 800b2b4:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 800b2b6:	6879      	ldr	r1, [r7, #4]
 800b2b8:	2000      	movs	r0, #0
 800b2ba:	f000 f8ed 	bl	800b498 <LmHandlerPackagesNotify>
}
 800b2be:	bf00      	nop
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	200003b0 	.word	0x200003b0
 800b2cc:	20000378 	.word	0x20000378

0800b2d0 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b088      	sub	sp, #32
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 800b2d8:	4b2c      	ldr	r3, [pc, #176]	; (800b38c <McpsIndication+0xbc>)
 800b2da:	2201      	movs	r2, #1
 800b2dc:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	785a      	ldrb	r2, [r3, #1]
 800b2e2:	4b2a      	ldr	r3, [pc, #168]	; (800b38c <McpsIndication+0xbc>)
 800b2e4:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 800b2e6:	4b29      	ldr	r3, [pc, #164]	; (800b38c <McpsIndication+0xbc>)
 800b2e8:	785b      	ldrb	r3, [r3, #1]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d14a      	bne.n	800b384 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	7b1b      	ldrb	r3, [r3, #12]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d028      	beq.n	800b348 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	791b      	ldrb	r3, [r3, #4]
 800b2fa:	b25a      	sxtb	r2, r3
 800b2fc:	4b23      	ldr	r3, [pc, #140]	; (800b38c <McpsIndication+0xbc>)
 800b2fe:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800b306:	b25a      	sxtb	r2, r3
 800b308:	4b20      	ldr	r3, [pc, #128]	; (800b38c <McpsIndication+0xbc>)
 800b30a:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f993 2010 	ldrsb.w	r2, [r3, #16]
 800b312:	4b1e      	ldr	r3, [pc, #120]	; (800b38c <McpsIndication+0xbc>)
 800b314:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	695b      	ldr	r3, [r3, #20]
 800b31a:	4a1c      	ldr	r2, [pc, #112]	; (800b38c <McpsIndication+0xbc>)
 800b31c:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	7c5b      	ldrb	r3, [r3, #17]
 800b322:	b25a      	sxtb	r2, r3
 800b324:	4b19      	ldr	r3, [pc, #100]	; (800b38c <McpsIndication+0xbc>)
 800b326:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	78db      	ldrb	r3, [r3, #3]
 800b32c:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	7b1b      	ldrb	r3, [r3, #12]
 800b332:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	689b      	ldr	r3, [r3, #8]
 800b338:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 800b33a:	4b15      	ldr	r3, [pc, #84]	; (800b390 <McpsIndication+0xc0>)
 800b33c:	695b      	ldr	r3, [r3, #20]
 800b33e:	f107 0218 	add.w	r2, r7, #24
 800b342:	4912      	ldr	r1, [pc, #72]	; (800b38c <McpsIndication+0xbc>)
 800b344:	4610      	mov	r0, r2
 800b346:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 800b348:	6879      	ldr	r1, [r7, #4]
 800b34a:	2001      	movs	r0, #1
 800b34c:	f000 f8a4 	bl	800b498 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 800b350:	f107 0317 	add.w	r3, r7, #23
 800b354:	4618      	mov	r0, r3
 800b356:	f7ff ff2b 	bl	800b1b0 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	795b      	ldrb	r3, [r3, #5]
 800b35e:	2b01      	cmp	r3, #1
 800b360:	d111      	bne.n	800b386 <McpsIndication+0xb6>
 800b362:	7dfb      	ldrb	r3, [r7, #23]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d10e      	bne.n	800b386 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 800b368:	2300      	movs	r3, #0
 800b36a:	733b      	strb	r3, [r7, #12]
 800b36c:	2300      	movs	r3, #0
 800b36e:	737b      	strb	r3, [r7, #13]
 800b370:	2300      	movs	r3, #0
 800b372:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800b374:	f107 000c 	add.w	r0, r7, #12
 800b378:	2301      	movs	r3, #1
 800b37a:	2200      	movs	r2, #0
 800b37c:	2100      	movs	r1, #0
 800b37e:	f7ff fd8d 	bl	800ae9c <LmHandlerSend>
 800b382:	e000      	b.n	800b386 <McpsIndication+0xb6>
    return;
 800b384:	bf00      	nop
  }
}
 800b386:	3720      	adds	r7, #32
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	20000164 	.word	0x20000164
 800b390:	20000378 	.word	0x20000378

0800b394 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b08c      	sub	sp, #48	; 0x30
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 800b39c:	4b20      	ldr	r3, [pc, #128]	; (800b420 <MlmeConfirm+0x8c>)
 800b39e:	2200      	movs	r2, #0
 800b3a0:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	785a      	ldrb	r2, [r3, #1]
 800b3a6:	4b1e      	ldr	r3, [pc, #120]	; (800b420 <MlmeConfirm+0x8c>)
 800b3a8:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 800b3aa:	6879      	ldr	r1, [r7, #4]
 800b3ac:	2002      	movs	r0, #2
 800b3ae:	f000 f873 	bl	800b498 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	2b0a      	cmp	r3, #10
 800b3b8:	d028      	beq.n	800b40c <MlmeConfirm+0x78>
 800b3ba:	2b0a      	cmp	r3, #10
 800b3bc:	dc28      	bgt.n	800b410 <MlmeConfirm+0x7c>
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	d002      	beq.n	800b3c8 <MlmeConfirm+0x34>
 800b3c2:	2b04      	cmp	r3, #4
 800b3c4:	d026      	beq.n	800b414 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b3c6:	e023      	b.n	800b410 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 800b3c8:	2306      	movs	r3, #6
 800b3ca:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 800b3cc:	f107 030c 	add.w	r3, r7, #12
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f004 fadb 	bl	800f98c <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	4a12      	ldr	r2, [pc, #72]	; (800b424 <MlmeConfirm+0x90>)
 800b3da:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 800b3dc:	4812      	ldr	r0, [pc, #72]	; (800b428 <MlmeConfirm+0x94>)
 800b3de:	f7ff ff07 	bl	800b1f0 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	785b      	ldrb	r3, [r3, #1]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d108      	bne.n	800b3fc <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b3ea:	4b0f      	ldr	r3, [pc, #60]	; (800b428 <MlmeConfirm+0x94>)
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b3f0:	4b0e      	ldr	r3, [pc, #56]	; (800b42c <MlmeConfirm+0x98>)
 800b3f2:	785b      	ldrb	r3, [r3, #1]
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f7ff fe27 	bl	800b048 <LmHandlerRequestClass>
 800b3fa:	e002      	b.n	800b402 <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800b3fc:	4b0a      	ldr	r3, [pc, #40]	; (800b428 <MlmeConfirm+0x94>)
 800b3fe:	22ff      	movs	r2, #255	; 0xff
 800b400:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b402:	4b0b      	ldr	r3, [pc, #44]	; (800b430 <MlmeConfirm+0x9c>)
 800b404:	68db      	ldr	r3, [r3, #12]
 800b406:	4808      	ldr	r0, [pc, #32]	; (800b428 <MlmeConfirm+0x94>)
 800b408:	4798      	blx	r3
    break;
 800b40a:	e004      	b.n	800b416 <MlmeConfirm+0x82>
    break;
 800b40c:	bf00      	nop
 800b40e:	e002      	b.n	800b416 <MlmeConfirm+0x82>
      break;
 800b410:	bf00      	nop
 800b412:	e000      	b.n	800b416 <MlmeConfirm+0x82>
    break;
 800b414:	bf00      	nop
  }
}
 800b416:	bf00      	nop
 800b418:	3730      	adds	r7, #48	; 0x30
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}
 800b41e:	bf00      	nop
 800b420:	200003b0 	.word	0x200003b0
 800b424:	2000013c 	.word	0x2000013c
 800b428:	20000160 	.word	0x20000160
 800b42c:	20000370 	.word	0x20000370
 800b430:	20000378 	.word	0x20000378

0800b434 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 800b434:	b480      	push	{r7}
 800b436:	b083      	sub	sp, #12
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 800b43c:	4b06      	ldr	r3, [pc, #24]	; (800b458 <MlmeIndication+0x24>)
 800b43e:	2200      	movs	r2, #0
 800b440:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	785a      	ldrb	r2, [r3, #1]
 800b446:	4b04      	ldr	r3, [pc, #16]	; (800b458 <MlmeIndication+0x24>)
 800b448:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b44a:	bf00      	nop
  }
}
 800b44c:	bf00      	nop
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	bc80      	pop	{r7}
 800b454:	4770      	bx	lr
 800b456:	bf00      	nop
 800b458:	20000164 	.word	0x20000164

0800b45c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b082      	sub	sp, #8
 800b460:	af00      	add	r7, sp, #0
 800b462:	4603      	mov	r3, r0
 800b464:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 800b466:	79fb      	ldrb	r3, [r7, #7]
 800b468:	2b04      	cmp	r3, #4
 800b46a:	d80e      	bhi.n	800b48a <LmHandlerPackageIsInitialized+0x2e>
 800b46c:	79fb      	ldrb	r3, [r7, #7]
 800b46e:	4a09      	ldr	r2, [pc, #36]	; (800b494 <LmHandlerPackageIsInitialized+0x38>)
 800b470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b474:	689b      	ldr	r3, [r3, #8]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d007      	beq.n	800b48a <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 800b47a:	79fb      	ldrb	r3, [r7, #7]
 800b47c:	4a05      	ldr	r2, [pc, #20]	; (800b494 <LmHandlerPackageIsInitialized+0x38>)
 800b47e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	4798      	blx	r3
 800b486:	4603      	mov	r3, r0
 800b488:	e000      	b.n	800b48c <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 800b48a:	2300      	movs	r3, #0
  }
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3708      	adds	r7, #8
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}
 800b494:	2000035c 	.word	0x2000035c

0800b498 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	4603      	mov	r3, r0
 800b4a0:	6039      	str	r1, [r7, #0]
 800b4a2:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	73fb      	strb	r3, [r7, #15]
 800b4a8:	e067      	b.n	800b57a <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 800b4aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4ae:	4a37      	ldr	r2, [pc, #220]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b4b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d051      	beq.n	800b55c <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 800b4b8:	79fb      	ldrb	r3, [r7, #7]
 800b4ba:	2b02      	cmp	r3, #2
 800b4bc:	d03d      	beq.n	800b53a <LmHandlerPackagesNotify+0xa2>
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	dc4e      	bgt.n	800b560 <LmHandlerPackagesNotify+0xc8>
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d002      	beq.n	800b4cc <LmHandlerPackagesNotify+0x34>
 800b4c6:	2b01      	cmp	r3, #1
 800b4c8:	d011      	beq.n	800b4ee <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 800b4ca:	e049      	b.n	800b560 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 800b4cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4d0:	4a2e      	ldr	r2, [pc, #184]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b4d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4d6:	695b      	ldr	r3, [r3, #20]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d043      	beq.n	800b564 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 800b4dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4e0:	4a2a      	ldr	r2, [pc, #168]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b4e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4e6:	695b      	ldr	r3, [r3, #20]
 800b4e8:	6838      	ldr	r0, [r7, #0]
 800b4ea:	4798      	blx	r3
          break;
 800b4ec:	e03a      	b.n	800b564 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b4ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4f2:	4a26      	ldr	r2, [pc, #152]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b4f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4f8:	699b      	ldr	r3, [r3, #24]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d034      	beq.n	800b568 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b4fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b502:	4a22      	ldr	r2, [pc, #136]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b508:	781a      	ldrb	r2, [r3, #0]
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b50e:	429a      	cmp	r2, r3
 800b510:	d00a      	beq.n	800b528 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d126      	bne.n	800b568 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 800b51a:	4b1c      	ldr	r3, [pc, #112]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	68db      	ldr	r3, [r3, #12]
 800b520:	4798      	blx	r3
 800b522:	4603      	mov	r3, r0
 800b524:	2b00      	cmp	r3, #0
 800b526:	d01f      	beq.n	800b568 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 800b528:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b52c:	4a17      	ldr	r2, [pc, #92]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b52e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b532:	699b      	ldr	r3, [r3, #24]
 800b534:	6838      	ldr	r0, [r7, #0]
 800b536:	4798      	blx	r3
          break;
 800b538:	e016      	b.n	800b568 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 800b53a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b53e:	4a13      	ldr	r2, [pc, #76]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b544:	69db      	ldr	r3, [r3, #28]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d010      	beq.n	800b56c <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 800b54a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b54e:	4a0f      	ldr	r2, [pc, #60]	; (800b58c <LmHandlerPackagesNotify+0xf4>)
 800b550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b554:	69db      	ldr	r3, [r3, #28]
 800b556:	6838      	ldr	r0, [r7, #0]
 800b558:	4798      	blx	r3
          break;
 800b55a:	e007      	b.n	800b56c <LmHandlerPackagesNotify+0xd4>
      }
    }
 800b55c:	bf00      	nop
 800b55e:	e006      	b.n	800b56e <LmHandlerPackagesNotify+0xd6>
          break;
 800b560:	bf00      	nop
 800b562:	e004      	b.n	800b56e <LmHandlerPackagesNotify+0xd6>
          break;
 800b564:	bf00      	nop
 800b566:	e002      	b.n	800b56e <LmHandlerPackagesNotify+0xd6>
          break;
 800b568:	bf00      	nop
 800b56a:	e000      	b.n	800b56e <LmHandlerPackagesNotify+0xd6>
          break;
 800b56c:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b56e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b572:	b2db      	uxtb	r3, r3
 800b574:	3301      	adds	r3, #1
 800b576:	b2db      	uxtb	r3, r3
 800b578:	73fb      	strb	r3, [r7, #15]
 800b57a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b57e:	2b04      	cmp	r3, #4
 800b580:	dd93      	ble.n	800b4aa <LmHandlerPackagesNotify+0x12>
  }
}
 800b582:	bf00      	nop
 800b584:	bf00      	nop
 800b586:	3710      	adds	r7, #16
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}
 800b58c:	2000035c 	.word	0x2000035c

0800b590 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af02      	add	r7, sp, #8
 800b596:	4603      	mov	r3, r0
 800b598:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b59a:	79fb      	ldrb	r3, [r7, #7]
 800b59c:	4a06      	ldr	r2, [pc, #24]	; (800b5b8 <DisplayClassUpdate+0x28>)
 800b59e:	5cd3      	ldrb	r3, [r2, r3]
 800b5a0:	9300      	str	r3, [sp, #0]
 800b5a2:	4b06      	ldr	r3, [pc, #24]	; (800b5bc <DisplayClassUpdate+0x2c>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	2100      	movs	r1, #0
 800b5a8:	2002      	movs	r0, #2
 800b5aa:	f00c fb85 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 800b5ae:	bf00      	nop
 800b5b0:	3708      	adds	r7, #8
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	08019998 	.word	0x08019998
 800b5bc:	0801997c 	.word	0x0801997c

0800b5c0 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 800b5c4:	4b02      	ldr	r3, [pc, #8]	; (800b5d0 <LmphCompliancePackageFactory+0x10>)
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bc80      	pop	{r7}
 800b5cc:	4770      	bx	lr
 800b5ce:	bf00      	nop
 800b5d0:	2000017c 	.word	0x2000017c

0800b5d4 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	4613      	mov	r3, r2
 800b5e0:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d00f      	beq.n	800b608 <LmhpComplianceInit+0x34>
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d00c      	beq.n	800b608 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 800b5ee:	4a0c      	ldr	r2, [pc, #48]	; (800b620 <LmhpComplianceInit+0x4c>)
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 800b5f4:	4a0b      	ldr	r2, [pc, #44]	; (800b624 <LmhpComplianceInit+0x50>)
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800b5fa:	4a0a      	ldr	r2, [pc, #40]	; (800b624 <LmhpComplianceInit+0x50>)
 800b5fc:	79fb      	ldrb	r3, [r7, #7]
 800b5fe:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 800b600:	4b08      	ldr	r3, [pc, #32]	; (800b624 <LmhpComplianceInit+0x50>)
 800b602:	2201      	movs	r2, #1
 800b604:	701a      	strb	r2, [r3, #0]
 800b606:	e006      	b.n	800b616 <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 800b608:	4b05      	ldr	r3, [pc, #20]	; (800b620 <LmhpComplianceInit+0x4c>)
 800b60a:	2200      	movs	r2, #0
 800b60c:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 800b60e:	4b05      	ldr	r3, [pc, #20]	; (800b624 <LmhpComplianceInit+0x50>)
 800b610:	2200      	movs	r2, #0
 800b612:	701a      	strb	r2, [r3, #0]
  }
}
 800b614:	bf00      	nop
 800b616:	bf00      	nop
 800b618:	3714      	adds	r7, #20
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bc80      	pop	{r7}
 800b61e:	4770      	bx	lr
 800b620:	200004e8 	.word	0x200004e8
 800b624:	200004d4 	.word	0x200004d4

0800b628 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 800b628:	b480      	push	{r7}
 800b62a:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 800b62c:	4b02      	ldr	r3, [pc, #8]	; (800b638 <LmhpComplianceIsInitialized+0x10>)
 800b62e:	781b      	ldrb	r3, [r3, #0]
}
 800b630:	4618      	mov	r0, r3
 800b632:	46bd      	mov	sp, r7
 800b634:	bc80      	pop	{r7}
 800b636:	4770      	bx	lr
 800b638:	200004d4 	.word	0x200004d4

0800b63c <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 800b63c:	b480      	push	{r7}
 800b63e:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b640:	4b07      	ldr	r3, [pc, #28]	; (800b660 <LmhpComplianceIsRunning+0x24>)
 800b642:	781b      	ldrb	r3, [r3, #0]
 800b644:	f083 0301 	eor.w	r3, r3, #1
 800b648:	b2db      	uxtb	r3, r3
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d001      	beq.n	800b652 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 800b64e:	2300      	movs	r3, #0
 800b650:	e001      	b.n	800b656 <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 800b652:	4b03      	ldr	r3, [pc, #12]	; (800b660 <LmhpComplianceIsRunning+0x24>)
 800b654:	785b      	ldrb	r3, [r3, #1]
}
 800b656:	4618      	mov	r0, r3
 800b658:	46bd      	mov	sp, r7
 800b65a:	bc80      	pop	{r7}
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	200004d4 	.word	0x200004d4

0800b664 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b664:	b480      	push	{r7}
 800b666:	b083      	sub	sp, #12
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b66c:	4b0f      	ldr	r3, [pc, #60]	; (800b6ac <LmhpComplianceOnMcpsConfirm+0x48>)
 800b66e:	781b      	ldrb	r3, [r3, #0]
 800b670:	f083 0301 	eor.w	r3, r3, #1
 800b674:	b2db      	uxtb	r3, r3
 800b676:	2b00      	cmp	r3, #0
 800b678:	d112      	bne.n	800b6a0 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b67a:	4b0c      	ldr	r3, [pc, #48]	; (800b6ac <LmhpComplianceOnMcpsConfirm+0x48>)
 800b67c:	785b      	ldrb	r3, [r3, #1]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d00f      	beq.n	800b6a2 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 800b686:	2b01      	cmp	r3, #1
 800b688:	d10b      	bne.n	800b6a2 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d007      	beq.n	800b6a2 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b692:	4b06      	ldr	r3, [pc, #24]	; (800b6ac <LmhpComplianceOnMcpsConfirm+0x48>)
 800b694:	899b      	ldrh	r3, [r3, #12]
 800b696:	3301      	adds	r3, #1
 800b698:	b29a      	uxth	r2, r3
 800b69a:	4b04      	ldr	r3, [pc, #16]	; (800b6ac <LmhpComplianceOnMcpsConfirm+0x48>)
 800b69c:	819a      	strh	r2, [r3, #12]
 800b69e:	e000      	b.n	800b6a2 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 800b6a0:	bf00      	nop
  }
}
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bc80      	pop	{r7}
 800b6a8:	4770      	bx	lr
 800b6aa:	bf00      	nop
 800b6ac:	200004d4 	.word	0x200004d4

0800b6b0 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b6b0:	b480      	push	{r7}
 800b6b2:	b083      	sub	sp, #12
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b6b8:	4b0d      	ldr	r3, [pc, #52]	; (800b6f0 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b6ba:	781b      	ldrb	r3, [r3, #0]
 800b6bc:	f083 0301 	eor.w	r3, r3, #1
 800b6c0:	b2db      	uxtb	r3, r3
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d10f      	bne.n	800b6e6 <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	781b      	ldrb	r3, [r3, #0]
 800b6ca:	2b04      	cmp	r3, #4
 800b6cc:	d10c      	bne.n	800b6e8 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 800b6ce:	4b08      	ldr	r3, [pc, #32]	; (800b6f0 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	7a1a      	ldrb	r2, [r3, #8]
 800b6d8:	4b05      	ldr	r3, [pc, #20]	; (800b6f0 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b6da:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	7a5a      	ldrb	r2, [r3, #9]
 800b6e0:	4b03      	ldr	r3, [pc, #12]	; (800b6f0 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b6e2:	741a      	strb	r2, [r3, #16]
 800b6e4:	e000      	b.n	800b6e8 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 800b6e6:	bf00      	nop
  }
}
 800b6e8:	370c      	adds	r7, #12
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bc80      	pop	{r7}
 800b6ee:	4770      	bx	lr
 800b6f0:	200004d4 	.word	0x200004d4

0800b6f4 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 800b6f4:	b590      	push	{r4, r7, lr}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b6fa:	4b30      	ldr	r3, [pc, #192]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	f083 0301 	eor.w	r3, r3, #1
 800b702:	b2db      	uxtb	r3, r3
 800b704:	2b00      	cmp	r3, #0
 800b706:	d002      	beq.n	800b70e <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 800b708:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b70c:	e052      	b.n	800b7b4 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 800b70e:	4b2b      	ldr	r3, [pc, #172]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b710:	7b9b      	ldrb	r3, [r3, #14]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d019      	beq.n	800b74a <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 800b716:	4b29      	ldr	r3, [pc, #164]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b718:	2200      	movs	r2, #0
 800b71a:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 800b71c:	4b27      	ldr	r3, [pc, #156]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b71e:	2203      	movs	r2, #3
 800b720:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 800b722:	4b26      	ldr	r3, [pc, #152]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b724:	689b      	ldr	r3, [r3, #8]
 800b726:	2205      	movs	r2, #5
 800b728:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800b72a:	4b24      	ldr	r3, [pc, #144]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b72c:	689b      	ldr	r3, [r3, #8]
 800b72e:	3301      	adds	r3, #1
 800b730:	4a22      	ldr	r2, [pc, #136]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b732:	7bd2      	ldrb	r2, [r2, #15]
 800b734:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800b736:	4b21      	ldr	r3, [pc, #132]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b738:	689b      	ldr	r3, [r3, #8]
 800b73a:	3302      	adds	r3, #2
 800b73c:	4a1f      	ldr	r2, [pc, #124]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b73e:	7c12      	ldrb	r2, [r2, #16]
 800b740:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 800b742:	4b1e      	ldr	r3, [pc, #120]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b744:	2201      	movs	r2, #1
 800b746:	709a      	strb	r2, [r3, #2]
 800b748:	e01c      	b.n	800b784 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 800b74a:	4b1c      	ldr	r3, [pc, #112]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b74c:	789b      	ldrb	r3, [r3, #2]
 800b74e:	2b01      	cmp	r3, #1
 800b750:	d005      	beq.n	800b75e <LmhpComplianceTxProcess+0x6a>
 800b752:	2b04      	cmp	r3, #4
 800b754:	d116      	bne.n	800b784 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 800b756:	4b19      	ldr	r3, [pc, #100]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b758:	2201      	movs	r2, #1
 800b75a:	709a      	strb	r2, [r3, #2]
        break;
 800b75c:	e012      	b.n	800b784 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 800b75e:	4b17      	ldr	r3, [pc, #92]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b760:	2202      	movs	r2, #2
 800b762:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800b764:	4b15      	ldr	r3, [pc, #84]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b766:	899b      	ldrh	r3, [r3, #12]
 800b768:	0a1b      	lsrs	r3, r3, #8
 800b76a:	b29a      	uxth	r2, r3
 800b76c:	4b13      	ldr	r3, [pc, #76]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b76e:	689b      	ldr	r3, [r3, #8]
 800b770:	b2d2      	uxtb	r2, r2
 800b772:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800b774:	4b11      	ldr	r3, [pc, #68]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b776:	899a      	ldrh	r2, [r3, #12]
 800b778:	4b10      	ldr	r3, [pc, #64]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	3301      	adds	r3, #1
 800b77e:	b2d2      	uxtb	r2, r2
 800b780:	701a      	strb	r2, [r3, #0]
        break;
 800b782:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 800b784:	23e0      	movs	r3, #224	; 0xe0
 800b786:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 800b788:	4b0c      	ldr	r3, [pc, #48]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b78a:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 800b78c:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 800b78e:	4b0b      	ldr	r3, [pc, #44]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b790:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 800b792:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 800b794:	2300      	movs	r3, #0
 800b796:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 800b798:	4809      	ldr	r0, [pc, #36]	; (800b7c0 <LmhpComplianceTxProcess+0xcc>)
 800b79a:	f00d f897 	bl	80188cc <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 800b79e:	4b09      	ldr	r3, [pc, #36]	; (800b7c4 <LmhpComplianceTxProcess+0xd0>)
 800b7a0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b7a2:	4b06      	ldr	r3, [pc, #24]	; (800b7bc <LmhpComplianceTxProcess+0xc8>)
 800b7a4:	791b      	ldrb	r3, [r3, #4]
 800b7a6:	4619      	mov	r1, r3
 800b7a8:	1d3a      	adds	r2, r7, #4
 800b7aa:	f107 0008 	add.w	r0, r7, #8
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	47a0      	blx	r4
 800b7b2:	4603      	mov	r3, r0
                                             true);
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3714      	adds	r7, #20
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd90      	pop	{r4, r7, pc}
 800b7bc:	200004d4 	.word	0x200004d4
 800b7c0:	200004bc 	.word	0x200004bc
 800b7c4:	2000017c 	.word	0x2000017c

0800b7c8 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b0a2      	sub	sp, #136	; 0x88
 800b7cc:	af02      	add	r7, sp, #8
 800b7ce:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b7d0:	4bae      	ldr	r3, [pc, #696]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	f083 0301 	eor.w	r3, r3, #1
 800b7d8:	b2db      	uxtb	r3, r3
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	f040 81be 	bne.w	800bb5c <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	7b5b      	ldrb	r3, [r3, #13]
 800b7e4:	f083 0301 	eor.w	r3, r3, #1
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	f040 81b8 	bne.w	800bb60 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b7f0:	4ba6      	ldr	r3, [pc, #664]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7f2:	785b      	ldrb	r3, [r3, #1]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d00c      	beq.n	800b812 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	7c9b      	ldrb	r3, [r3, #18]
 800b7fc:	f083 0301 	eor.w	r3, r3, #1
 800b800:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 800b802:	2b00      	cmp	r3, #0
 800b804:	d005      	beq.n	800b812 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b806:	4ba1      	ldr	r3, [pc, #644]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b808:	899b      	ldrh	r3, [r3, #12]
 800b80a:	3301      	adds	r3, #1
 800b80c:	b29a      	uxth	r2, r3
 800b80e:	4b9f      	ldr	r3, [pc, #636]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b810:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	78db      	ldrb	r3, [r3, #3]
 800b816:	2be0      	cmp	r3, #224	; 0xe0
 800b818:	f040 81a4 	bne.w	800bb64 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 800b81c:	4b9b      	ldr	r3, [pc, #620]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b81e:	785b      	ldrb	r3, [r3, #1]
 800b820:	f083 0301 	eor.w	r3, r3, #1
 800b824:	b2db      	uxtb	r3, r3
 800b826:	2b00      	cmp	r3, #0
 800b828:	d060      	beq.n	800b8ec <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	7b1b      	ldrb	r3, [r3, #12]
 800b82e:	2b04      	cmp	r3, #4
 800b830:	f040 819d 	bne.w	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	f040 8197 	bne.w	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	3301      	adds	r3, #1
 800b846:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 800b848:	2b01      	cmp	r3, #1
 800b84a:	f040 8190 	bne.w	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	689b      	ldr	r3, [r3, #8]
 800b852:	3302      	adds	r3, #2
 800b854:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 800b856:	2b01      	cmp	r3, #1
 800b858:	f040 8189 	bne.w	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	3303      	adds	r3, #3
 800b862:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 800b864:	2b01      	cmp	r3, #1
 800b866:	f040 8182 	bne.w	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 800b86a:	4b88      	ldr	r3, [pc, #544]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b86c:	2200      	movs	r2, #0
 800b86e:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 800b870:	4b86      	ldr	r3, [pc, #536]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b872:	22e0      	movs	r2, #224	; 0xe0
 800b874:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 800b876:	4b85      	ldr	r3, [pc, #532]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b878:	2202      	movs	r2, #2
 800b87a:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 800b87c:	4b83      	ldr	r3, [pc, #524]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b87e:	2200      	movs	r2, #0
 800b880:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 800b882:	4b82      	ldr	r3, [pc, #520]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b884:	2200      	movs	r2, #0
 800b886:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 800b888:	4b80      	ldr	r3, [pc, #512]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b88a:	2200      	movs	r2, #0
 800b88c:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 800b88e:	4b7f      	ldr	r3, [pc, #508]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b890:	2200      	movs	r2, #0
 800b892:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 800b894:	4b7d      	ldr	r3, [pc, #500]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b896:	2201      	movs	r2, #1
 800b898:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 800b89a:	4b7c      	ldr	r3, [pc, #496]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b89c:	2201      	movs	r2, #1
 800b89e:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 800b8a0:	2304      	movs	r3, #4
 800b8a2:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b8a8:	f107 0308 	add.w	r3, r7, #8
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f004 fa05 	bl	800fcbc <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 800b8b2:	2000      	movs	r0, #0
 800b8b4:	f004 ffd0 	bl	8010858 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 800b8b8:	4b75      	ldr	r3, [pc, #468]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d003      	beq.n	800b8ca <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 800b8c2:	4b73      	ldr	r3, [pc, #460]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	9300      	str	r3, [sp, #0]
 800b8ce:	4b71      	ldr	r3, [pc, #452]	; (800ba94 <LmhpComplianceOnMcpsIndication+0x2cc>)
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b8d6:	4870      	ldr	r0, [pc, #448]	; (800ba98 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b8d8:	f00c ffc2 	bl	8018860 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 800b8dc:	f241 3188 	movw	r1, #5000	; 0x1388
 800b8e0:	486d      	ldr	r0, [pc, #436]	; (800ba98 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b8e2:	f00d f8d1 	bl	8018a88 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 800b8e6:	f7ff ff05 	bl	800b6f4 <LmhpComplianceTxProcess>
 800b8ea:	e140      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	689b      	ldr	r3, [r3, #8]
 800b8f0:	781a      	ldrb	r2, [r3, #0]
 800b8f2:	4b66      	ldr	r3, [pc, #408]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b8f4:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 800b8f6:	4b65      	ldr	r3, [pc, #404]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b8f8:	789b      	ldrb	r3, [r3, #2]
 800b8fa:	2b0a      	cmp	r3, #10
 800b8fc:	f200 8134 	bhi.w	800bb68 <LmhpComplianceOnMcpsIndication+0x3a0>
 800b900:	a201      	add	r2, pc, #4	; (adr r2, 800b908 <LmhpComplianceOnMcpsIndication+0x140>)
 800b902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b906:	bf00      	nop
 800b908:	0800b935 	.word	0x0800b935
 800b90c:	0800b97f 	.word	0x0800b97f
 800b910:	0800b987 	.word	0x0800b987
 800b914:	0800b995 	.word	0x0800b995
 800b918:	0800b9a3 	.word	0x0800b9a3
 800b91c:	0800b9fb 	.word	0x0800b9fb
 800b920:	0800ba0d 	.word	0x0800ba0d
 800b924:	0800ba5d 	.word	0x0800ba5d
 800b928:	0800bb15 	.word	0x0800bb15
 800b92c:	0800bb27 	.word	0x0800bb27
 800b930:	0800bb41 	.word	0x0800bb41
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800b934:	4858      	ldr	r0, [pc, #352]	; (800ba98 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b936:	f00d f837 	bl	80189a8 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800b93a:	4b54      	ldr	r3, [pc, #336]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b93c:	2200      	movs	r2, #0
 800b93e:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800b940:	4b52      	ldr	r3, [pc, #328]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b942:	2200      	movs	r2, #0
 800b944:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800b946:	2304      	movs	r3, #4
 800b948:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800b94a:	4b51      	ldr	r3, [pc, #324]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	781b      	ldrb	r3, [r3, #0]
 800b950:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800b952:	f107 0308 	add.w	r3, r7, #8
 800b956:	4618      	mov	r0, r3
 800b958:	f004 f9b0 	bl	800fcbc <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800b95c:	4b4c      	ldr	r3, [pc, #304]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	785b      	ldrb	r3, [r3, #1]
 800b962:	4618      	mov	r0, r3
 800b964:	f004 ff78 	bl	8010858 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800b968:	4b49      	ldr	r3, [pc, #292]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	689b      	ldr	r3, [r3, #8]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f000 80fc 	beq.w	800bb6c <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 800b974:	4b46      	ldr	r3, [pc, #280]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	689b      	ldr	r3, [r3, #8]
 800b97a:	4798      	blx	r3
        }
      }
      break;
 800b97c:	e0f6      	b.n	800bb6c <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 800b97e:	4b43      	ldr	r3, [pc, #268]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b980:	2202      	movs	r2, #2
 800b982:	71da      	strb	r2, [r3, #7]
        break;
 800b984:	e0f3      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 800b986:	4b41      	ldr	r3, [pc, #260]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b988:	2201      	movs	r2, #1
 800b98a:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800b98c:	4b3f      	ldr	r3, [pc, #252]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b98e:	2201      	movs	r2, #1
 800b990:	709a      	strb	r2, [r3, #2]
        break;
 800b992:	e0ec      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 800b994:	4b3d      	ldr	r3, [pc, #244]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b996:	2200      	movs	r2, #0
 800b998:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800b99a:	4b3c      	ldr	r3, [pc, #240]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b99c:	2201      	movs	r2, #1
 800b99e:	709a      	strb	r2, [r3, #2]
        break;
 800b9a0:	e0e5      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	7b1a      	ldrb	r2, [r3, #12]
 800b9a6:	4b39      	ldr	r3, [pc, #228]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b9a8:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 800b9aa:	4b38      	ldr	r3, [pc, #224]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b9ac:	689b      	ldr	r3, [r3, #8]
 800b9ae:	2204      	movs	r2, #4
 800b9b0:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b9b8:	e012      	b.n	800b9e0 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	689a      	ldr	r2, [r3, #8]
 800b9be:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b9c2:	4413      	add	r3, r2
 800b9c4:	781a      	ldrb	r2, [r3, #0]
 800b9c6:	4b31      	ldr	r3, [pc, #196]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b9c8:	6899      	ldr	r1, [r3, #8]
 800b9ca:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b9ce:	440b      	add	r3, r1
 800b9d0:	3201      	adds	r2, #1
 800b9d2:	b2d2      	uxtb	r2, r2
 800b9d4:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800b9d6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b9da:	3301      	adds	r3, #1
 800b9dc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b9e0:	4b2a      	ldr	r3, [pc, #168]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b9e2:	799a      	ldrb	r2, [r3, #6]
 800b9e4:	4b29      	ldr	r3, [pc, #164]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b9e6:	79db      	ldrb	r3, [r3, #7]
 800b9e8:	4293      	cmp	r3, r2
 800b9ea:	bf28      	it	cs
 800b9ec:	4613      	movcs	r3, r2
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d3e0      	bcc.n	800b9ba <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 800b9f8:	e0b9      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 800b9fa:	2304      	movs	r3, #4
 800b9fc:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 800ba00:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800ba04:	4618      	mov	r0, r3
 800ba06:	f004 fce5 	bl	80103d4 <LoRaMacMlmeRequest>
      }
      break;
 800ba0a:	e0b0      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800ba0c:	4822      	ldr	r0, [pc, #136]	; (800ba98 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800ba0e:	f00c ffcb 	bl	80189a8 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800ba12:	4b1e      	ldr	r3, [pc, #120]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800ba14:	2200      	movs	r2, #0
 800ba16:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800ba18:	4b1c      	ldr	r3, [pc, #112]	; (800ba8c <LmhpComplianceOnMcpsIndication+0x2c4>)
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800ba1e:	2304      	movs	r3, #4
 800ba20:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800ba22:	4b1b      	ldr	r3, [pc, #108]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800ba2a:	f107 0308 	add.w	r3, r7, #8
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f004 f944 	bl	800fcbc <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800ba34:	4b16      	ldr	r3, [pc, #88]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	785b      	ldrb	r3, [r3, #1]
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	f004 ff0c 	bl	8010858 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800ba40:	4b13      	ldr	r3, [pc, #76]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d003      	beq.n	800ba52 <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 800ba4a:	4b11      	ldr	r3, [pc, #68]	; (800ba90 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	689b      	ldr	r3, [r3, #8]
 800ba50:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 800ba52:	4b12      	ldr	r3, [pc, #72]	; (800ba9c <LmhpComplianceOnMcpsIndication+0x2d4>)
 800ba54:	6a1b      	ldr	r3, [r3, #32]
 800ba56:	2002      	movs	r0, #2
 800ba58:	4798      	blx	r3
      }
      break;
 800ba5a:	e088      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	7b1b      	ldrb	r3, [r3, #12]
 800ba60:	2b03      	cmp	r3, #3
 800ba62:	d11d      	bne.n	800baa0 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 800ba64:	2305      	movs	r3, #5
 800ba66:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	689b      	ldr	r3, [r3, #8]
 800ba6e:	3301      	adds	r3, #1
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	021b      	lsls	r3, r3, #8
 800ba74:	b21a      	sxth	r2, r3
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	689b      	ldr	r3, [r3, #8]
 800ba7a:	3302      	adds	r3, #2
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	b21b      	sxth	r3, r3
 800ba80:	4313      	orrs	r3, r2
 800ba82:	b21b      	sxth	r3, r3
 800ba84:	b29b      	uxth	r3, r3
 800ba86:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800ba8a:	e03a      	b.n	800bb02 <LmhpComplianceOnMcpsIndication+0x33a>
 800ba8c:	200004d4 	.word	0x200004d4
 800ba90:	200004e8 	.word	0x200004e8
 800ba94:	0800bb85 	.word	0x0800bb85
 800ba98:	200004bc 	.word	0x200004bc
 800ba9c:	2000017c 	.word	0x2000017c
        }
        else if (mcpsIndication->BufferSize == 7)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	7b1b      	ldrb	r3, [r3, #12]
 800baa4:	2b07      	cmp	r3, #7
 800baa6:	d12c      	bne.n	800bb02 <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 800baa8:	2306      	movs	r3, #6
 800baaa:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	3301      	adds	r3, #1
 800bab4:	781b      	ldrb	r3, [r3, #0]
 800bab6:	021b      	lsls	r3, r3, #8
 800bab8:	b21a      	sxth	r2, r3
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	689b      	ldr	r3, [r3, #8]
 800babe:	3302      	adds	r3, #2
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	b21b      	sxth	r3, r3
 800bac4:	4313      	orrs	r3, r2
 800bac6:	b21b      	sxth	r3, r3
 800bac8:	b29b      	uxth	r3, r3
 800baca:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	689b      	ldr	r3, [r3, #8]
 800bad2:	3303      	adds	r3, #3
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	041a      	lsls	r2, r3, #16
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	689b      	ldr	r3, [r3, #8]
 800badc:	3304      	adds	r3, #4
 800bade:	781b      	ldrb	r3, [r3, #0]
 800bae0:	021b      	lsls	r3, r3, #8
 800bae2:	4313      	orrs	r3, r2
 800bae4:	687a      	ldr	r2, [r7, #4]
 800bae6:	6892      	ldr	r2, [r2, #8]
 800bae8:	3205      	adds	r2, #5
 800baea:	7812      	ldrb	r2, [r2, #0]
 800baec:	4313      	orrs	r3, r2
 800baee:	461a      	mov	r2, r3
 800baf0:	2364      	movs	r3, #100	; 0x64
 800baf2:	fb03 f302 	mul.w	r3, r3, r2
 800baf6:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	689b      	ldr	r3, [r3, #8]
 800bafc:	799b      	ldrb	r3, [r3, #6]
 800bafe:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 800bb02:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800bb06:	4618      	mov	r0, r3
 800bb08:	f004 fc64 	bl	80103d4 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 800bb0c:	4b19      	ldr	r3, [pc, #100]	; (800bb74 <LmhpComplianceOnMcpsIndication+0x3ac>)
 800bb0e:	2201      	movs	r2, #1
 800bb10:	709a      	strb	r2, [r3, #2]
      }
      break;
 800bb12:	e02c      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 800bb14:	230a      	movs	r3, #10
 800bb16:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 800bb1a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f004 fc58 	bl	80103d4 <LoRaMacMlmeRequest>
      }
      break;
 800bb24:	e023      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 800bb26:	2300      	movs	r3, #0
 800bb28:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	689b      	ldr	r3, [r3, #8]
 800bb2e:	3301      	adds	r3, #1
 800bb30:	781b      	ldrb	r3, [r3, #0]
 800bb32:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800bb34:	f107 0308 	add.w	r3, r7, #8
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f004 f8bf 	bl	800fcbc <LoRaMacMibSetRequestConfirm>
      }
      break;
 800bb3e:	e016      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 800bb40:	230d      	movs	r3, #13
 800bb42:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	689b      	ldr	r3, [r3, #8]
 800bb4a:	785b      	ldrb	r3, [r3, #1]
 800bb4c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 800bb50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800bb54:	4618      	mov	r0, r3
 800bb56:	f004 fc3d 	bl	80103d4 <LoRaMacMlmeRequest>
      }
      break;
 800bb5a:	e008      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800bb5c:	bf00      	nop
 800bb5e:	e006      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800bb60:	bf00      	nop
 800bb62:	e004      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800bb64:	bf00      	nop
 800bb66:	e002      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 800bb68:	bf00      	nop
 800bb6a:	e000      	b.n	800bb6e <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 800bb6c:	bf00      	nop
    }
  }
}
 800bb6e:	3780      	adds	r7, #128	; 0x80
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	200004d4 	.word	0x200004d4

0800bb78 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 800bb7c:	bf00      	nop
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bc80      	pop	{r7}
 800bb82:	4770      	bx	lr

0800bb84 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b082      	sub	sp, #8
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 800bb8c:	f7ff fdb2 	bl	800b6f4 <LmhpComplianceTxProcess>
}
 800bb90:	bf00      	nop
 800bb92:	3708      	adds	r7, #8
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}

0800bb98 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b083      	sub	sp, #12
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	4603      	mov	r3, r0
 800bba0:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800bba2:	bf00      	nop
 800bba4:	370c      	adds	r7, #12
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bc80      	pop	{r7}
 800bbaa:	4770      	bx	lr

0800bbac <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 800bbac:	b480      	push	{r7}
 800bbae:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800bbb0:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bc80      	pop	{r7}
 800bbb8:	4770      	bx	lr

0800bbba <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 800bbba:	b480      	push	{r7}
 800bbbc:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800bbbe:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bc80      	pop	{r7}
 800bbc6:	4770      	bx	lr

0800bbc8 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 800bbc8:	b590      	push	{r4, r7, lr}
 800bbca:	b083      	sub	sp, #12
 800bbcc:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800bbce:	f00d f805 	bl	8018bdc <UTIL_TIMER_GetCurrentTime>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	4a16      	ldr	r2, [pc, #88]	; (800bc30 <OnRadioTxDone+0x68>)
 800bbd6:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800bbd8:	4c16      	ldr	r4, [pc, #88]	; (800bc34 <OnRadioTxDone+0x6c>)
 800bbda:	463b      	mov	r3, r7
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f00c fdd7 	bl	8018790 <SysTimeGet>
 800bbe2:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800bbe6:	463a      	mov	r2, r7
 800bbe8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bbec:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800bbf0:	4a11      	ldr	r2, [pc, #68]	; (800bc38 <OnRadioTxDone+0x70>)
 800bbf2:	7813      	ldrb	r3, [r2, #0]
 800bbf4:	f043 0310 	orr.w	r3, r3, #16
 800bbf8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bbfa:	4b0e      	ldr	r3, [pc, #56]	; (800bc34 <OnRadioTxDone+0x6c>)
 800bbfc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d00a      	beq.n	800bc1a <OnRadioTxDone+0x52>
 800bc04:	4b0b      	ldr	r3, [pc, #44]	; (800bc34 <OnRadioTxDone+0x6c>)
 800bc06:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d004      	beq.n	800bc1a <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bc10:	4b08      	ldr	r3, [pc, #32]	; (800bc34 <OnRadioTxDone+0x6c>)
 800bc12:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800bc1a:	4b08      	ldr	r3, [pc, #32]	; (800bc3c <OnRadioTxDone+0x74>)
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	2100      	movs	r1, #0
 800bc20:	2002      	movs	r0, #2
 800bc22:	f00c f849 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bc26:	bf00      	nop
 800bc28:	370c      	adds	r7, #12
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd90      	pop	{r4, r7, pc}
 800bc2e:	bf00      	nop
 800bc30:	200016a4 	.word	0x200016a4
 800bc34:	200004ec 	.word	0x200004ec
 800bc38:	20000b1c 	.word	0x20000b1c
 800bc3c:	0801999c 	.word	0x0801999c

0800bc40 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b084      	sub	sp, #16
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60f8      	str	r0, [r7, #12]
 800bc48:	4608      	mov	r0, r1
 800bc4a:	4611      	mov	r1, r2
 800bc4c:	461a      	mov	r2, r3
 800bc4e:	4603      	mov	r3, r0
 800bc50:	817b      	strh	r3, [r7, #10]
 800bc52:	460b      	mov	r3, r1
 800bc54:	813b      	strh	r3, [r7, #8]
 800bc56:	4613      	mov	r3, r2
 800bc58:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800bc5a:	f00c ffbf 	bl	8018bdc <UTIL_TIMER_GetCurrentTime>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	4a16      	ldr	r2, [pc, #88]	; (800bcbc <OnRadioRxDone+0x7c>)
 800bc62:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800bc64:	4a15      	ldr	r2, [pc, #84]	; (800bcbc <OnRadioRxDone+0x7c>)
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800bc6a:	4a14      	ldr	r2, [pc, #80]	; (800bcbc <OnRadioRxDone+0x7c>)
 800bc6c:	897b      	ldrh	r3, [r7, #10]
 800bc6e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800bc70:	4a12      	ldr	r2, [pc, #72]	; (800bcbc <OnRadioRxDone+0x7c>)
 800bc72:	893b      	ldrh	r3, [r7, #8]
 800bc74:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800bc76:	4a11      	ldr	r2, [pc, #68]	; (800bcbc <OnRadioRxDone+0x7c>)
 800bc78:	79fb      	ldrb	r3, [r7, #7]
 800bc7a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800bc7c:	4a10      	ldr	r2, [pc, #64]	; (800bcc0 <OnRadioRxDone+0x80>)
 800bc7e:	7813      	ldrb	r3, [r2, #0]
 800bc80:	f043 0308 	orr.w	r3, r3, #8
 800bc84:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bc86:	4b0f      	ldr	r3, [pc, #60]	; (800bcc4 <OnRadioRxDone+0x84>)
 800bc88:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d00a      	beq.n	800bca6 <OnRadioRxDone+0x66>
 800bc90:	4b0c      	ldr	r3, [pc, #48]	; (800bcc4 <OnRadioRxDone+0x84>)
 800bc92:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bc96:	68db      	ldr	r3, [r3, #12]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d004      	beq.n	800bca6 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bc9c:	4b09      	ldr	r3, [pc, #36]	; (800bcc4 <OnRadioRxDone+0x84>)
 800bc9e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bca2:	68db      	ldr	r3, [r3, #12]
 800bca4:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800bca6:	4b08      	ldr	r3, [pc, #32]	; (800bcc8 <OnRadioRxDone+0x88>)
 800bca8:	2201      	movs	r2, #1
 800bcaa:	2100      	movs	r1, #0
 800bcac:	2002      	movs	r0, #2
 800bcae:	f00c f803 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bcb2:	bf00      	nop
 800bcb4:	3710      	adds	r7, #16
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
 800bcba:	bf00      	nop
 800bcbc:	200016a8 	.word	0x200016a8
 800bcc0:	20000b1c 	.word	0x20000b1c
 800bcc4:	200004ec 	.word	0x200004ec
 800bcc8:	080199ac 	.word	0x080199ac

0800bccc <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800bcd0:	4a0e      	ldr	r2, [pc, #56]	; (800bd0c <OnRadioTxTimeout+0x40>)
 800bcd2:	7813      	ldrb	r3, [r2, #0]
 800bcd4:	f043 0304 	orr.w	r3, r3, #4
 800bcd8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bcda:	4b0d      	ldr	r3, [pc, #52]	; (800bd10 <OnRadioTxTimeout+0x44>)
 800bcdc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d00a      	beq.n	800bcfa <OnRadioTxTimeout+0x2e>
 800bce4:	4b0a      	ldr	r3, [pc, #40]	; (800bd10 <OnRadioTxTimeout+0x44>)
 800bce6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d004      	beq.n	800bcfa <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bcf0:	4b07      	ldr	r3, [pc, #28]	; (800bd10 <OnRadioTxTimeout+0x44>)
 800bcf2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bcf6:	68db      	ldr	r3, [r3, #12]
 800bcf8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800bcfa:	4b06      	ldr	r3, [pc, #24]	; (800bd14 <OnRadioTxTimeout+0x48>)
 800bcfc:	2201      	movs	r2, #1
 800bcfe:	2100      	movs	r1, #0
 800bd00:	2002      	movs	r0, #2
 800bd02:	f00b ffd9 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bd06:	bf00      	nop
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	20000b1c 	.word	0x20000b1c
 800bd10:	200004ec 	.word	0x200004ec
 800bd14:	080199bc 	.word	0x080199bc

0800bd18 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800bd1c:	4a0b      	ldr	r2, [pc, #44]	; (800bd4c <OnRadioRxError+0x34>)
 800bd1e:	7813      	ldrb	r3, [r2, #0]
 800bd20:	f043 0302 	orr.w	r3, r3, #2
 800bd24:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bd26:	4b0a      	ldr	r3, [pc, #40]	; (800bd50 <OnRadioRxError+0x38>)
 800bd28:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d00a      	beq.n	800bd46 <OnRadioRxError+0x2e>
 800bd30:	4b07      	ldr	r3, [pc, #28]	; (800bd50 <OnRadioRxError+0x38>)
 800bd32:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bd36:	68db      	ldr	r3, [r3, #12]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d004      	beq.n	800bd46 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bd3c:	4b04      	ldr	r3, [pc, #16]	; (800bd50 <OnRadioRxError+0x38>)
 800bd3e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bd42:	68db      	ldr	r3, [r3, #12]
 800bd44:	4798      	blx	r3
    }
}
 800bd46:	bf00      	nop
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	20000b1c 	.word	0x20000b1c
 800bd50:	200004ec 	.word	0x200004ec

0800bd54 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800bd58:	4a0e      	ldr	r2, [pc, #56]	; (800bd94 <OnRadioRxTimeout+0x40>)
 800bd5a:	7813      	ldrb	r3, [r2, #0]
 800bd5c:	f043 0301 	orr.w	r3, r3, #1
 800bd60:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bd62:	4b0d      	ldr	r3, [pc, #52]	; (800bd98 <OnRadioRxTimeout+0x44>)
 800bd64:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d00a      	beq.n	800bd82 <OnRadioRxTimeout+0x2e>
 800bd6c:	4b0a      	ldr	r3, [pc, #40]	; (800bd98 <OnRadioRxTimeout+0x44>)
 800bd6e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bd72:	68db      	ldr	r3, [r3, #12]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d004      	beq.n	800bd82 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bd78:	4b07      	ldr	r3, [pc, #28]	; (800bd98 <OnRadioRxTimeout+0x44>)
 800bd7a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bd7e:	68db      	ldr	r3, [r3, #12]
 800bd80:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800bd82:	4b06      	ldr	r3, [pc, #24]	; (800bd9c <OnRadioRxTimeout+0x48>)
 800bd84:	2201      	movs	r2, #1
 800bd86:	2100      	movs	r1, #0
 800bd88:	2002      	movs	r0, #2
 800bd8a:	f00b ff95 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bd8e:	bf00      	nop
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	20000b1c 	.word	0x20000b1c
 800bd98:	200004ec 	.word	0x200004ec
 800bd9c:	080199cc 	.word	0x080199cc

0800bda0 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800bda0:	b480      	push	{r7}
 800bda2:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bda4:	4b09      	ldr	r3, [pc, #36]	; (800bdcc <UpdateRxSlotIdleState+0x2c>)
 800bda6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bdaa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bdae:	2b02      	cmp	r3, #2
 800bdb0:	d004      	beq.n	800bdbc <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800bdb2:	4b06      	ldr	r3, [pc, #24]	; (800bdcc <UpdateRxSlotIdleState+0x2c>)
 800bdb4:	2206      	movs	r2, #6
 800bdb6:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800bdba:	e003      	b.n	800bdc4 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bdbc:	4b03      	ldr	r3, [pc, #12]	; (800bdcc <UpdateRxSlotIdleState+0x2c>)
 800bdbe:	2202      	movs	r2, #2
 800bdc0:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800bdc4:	bf00      	nop
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bc80      	pop	{r7}
 800bdca:	4770      	bx	lr
 800bdcc:	200004ec 	.word	0x200004ec

0800bdd0 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b08e      	sub	sp, #56	; 0x38
 800bdd4:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bdd6:	4b4b      	ldr	r3, [pc, #300]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800bdd8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bddc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bde0:	2b02      	cmp	r3, #2
 800bde2:	d002      	beq.n	800bdea <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 800bde4:	4b48      	ldr	r3, [pc, #288]	; (800bf08 <ProcessRadioTxDone+0x138>)
 800bde6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde8:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800bdea:	4b46      	ldr	r3, [pc, #280]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800bdec:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	4846      	ldr	r0, [pc, #280]	; (800bf0c <ProcessRadioTxDone+0x13c>)
 800bdf4:	f00c fe48 	bl	8018a88 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800bdf8:	4844      	ldr	r0, [pc, #272]	; (800bf0c <ProcessRadioTxDone+0x13c>)
 800bdfa:	f00c fd67 	bl	80188cc <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800bdfe:	4b41      	ldr	r3, [pc, #260]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be00:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800be04:	4619      	mov	r1, r3
 800be06:	4842      	ldr	r0, [pc, #264]	; (800bf10 <ProcessRadioTxDone+0x140>)
 800be08:	f00c fe3e 	bl	8018a88 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800be0c:	4840      	ldr	r0, [pc, #256]	; (800bf10 <ProcessRadioTxDone+0x140>)
 800be0e:	f00c fd5d 	bl	80188cc <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800be12:	4b3c      	ldr	r3, [pc, #240]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800be18:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800be1c:	2b02      	cmp	r3, #2
 800be1e:	d004      	beq.n	800be2a <ProcessRadioTxDone+0x5a>
 800be20:	4b38      	ldr	r3, [pc, #224]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be22:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800be26:	2b00      	cmp	r3, #0
 800be28:	d01a      	beq.n	800be60 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800be2a:	2316      	movs	r3, #22
 800be2c:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800be30:	4b34      	ldr	r3, [pc, #208]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800be36:	781b      	ldrb	r3, [r3, #0]
 800be38:	f107 0220 	add.w	r2, r7, #32
 800be3c:	4611      	mov	r1, r2
 800be3e:	4618      	mov	r0, r3
 800be40:	f006 fe00 	bl	8012a44 <RegionGetPhyParam>
 800be44:	4603      	mov	r3, r0
 800be46:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800be48:	4b2e      	ldr	r3, [pc, #184]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be4a:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800be4e:	69fb      	ldr	r3, [r7, #28]
 800be50:	4413      	add	r3, r2
 800be52:	4619      	mov	r1, r3
 800be54:	482f      	ldr	r0, [pc, #188]	; (800bf14 <ProcessRadioTxDone+0x144>)
 800be56:	f00c fe17 	bl	8018a88 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800be5a:	482e      	ldr	r0, [pc, #184]	; (800bf14 <ProcessRadioTxDone+0x144>)
 800be5c:	f00c fd36 	bl	80188cc <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 800be60:	4b28      	ldr	r3, [pc, #160]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800be66:	4a2c      	ldr	r2, [pc, #176]	; (800bf18 <ProcessRadioTxDone+0x148>)
 800be68:	6812      	ldr	r2, [r2, #0]
 800be6a:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800be6e:	4b25      	ldr	r3, [pc, #148]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be70:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800be74:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800be76:	4b28      	ldr	r3, [pc, #160]	; (800bf18 <ProcessRadioTxDone+0x148>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800be7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800be80:	4618      	mov	r0, r3
 800be82:	f00c fcbd 	bl	8018800 <SysTimeGetMcuTime>
 800be86:	4b1f      	ldr	r3, [pc, #124]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800be88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800be8c:	4638      	mov	r0, r7
 800be8e:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800be92:	9200      	str	r2, [sp, #0]
 800be94:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800be98:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800be9c:	ca06      	ldmia	r2, {r1, r2}
 800be9e:	f00c fc10 	bl	80186c2 <SysTimeSub>
 800bea2:	f107 0314 	add.w	r3, r7, #20
 800bea6:	463a      	mov	r2, r7
 800bea8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800beac:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800beb0:	4b14      	ldr	r3, [pc, #80]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800beb2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800beb6:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800beb8:	2301      	movs	r3, #1
 800beba:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800bebc:	4b11      	ldr	r3, [pc, #68]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800bebe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bec2:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d101      	bne.n	800bece <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 800beca:	2300      	movs	r3, #0
 800becc:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 800bece:	4b0d      	ldr	r3, [pc, #52]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800bed0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bed4:	781b      	ldrb	r3, [r3, #0]
 800bed6:	f107 0208 	add.w	r2, r7, #8
 800beda:	4611      	mov	r1, r2
 800bedc:	4618      	mov	r0, r3
 800bede:	f006 fdca 	bl	8012a76 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800bee2:	4b08      	ldr	r3, [pc, #32]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800bee4:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bee8:	f083 0301 	eor.w	r3, r3, #1
 800beec:	b2db      	uxtb	r3, r3
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d003      	beq.n	800befa <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800bef2:	4b04      	ldr	r3, [pc, #16]	; (800bf04 <ProcessRadioTxDone+0x134>)
 800bef4:	2200      	movs	r2, #0
 800bef6:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 800befa:	bf00      	nop
 800befc:	3730      	adds	r7, #48	; 0x30
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	bf00      	nop
 800bf04:	200004ec 	.word	0x200004ec
 800bf08:	0801a0b8 	.word	0x0801a0b8
 800bf0c:	2000086c 	.word	0x2000086c
 800bf10:	20000884 	.word	0x20000884
 800bf14:	200008e4 	.word	0x200008e4
 800bf18:	200016a4 	.word	0x200016a4

0800bf1c <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800bf20:	4b10      	ldr	r3, [pc, #64]	; (800bf64 <PrepareRxDoneAbort+0x48>)
 800bf22:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800bf26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf2a:	4a0e      	ldr	r2, [pc, #56]	; (800bf64 <PrepareRxDoneAbort+0x48>)
 800bf2c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800bf30:	4b0c      	ldr	r3, [pc, #48]	; (800bf64 <PrepareRxDoneAbort+0x48>)
 800bf32:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d002      	beq.n	800bf40 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800bf3a:	2000      	movs	r0, #0
 800bf3c:	f001 f846 	bl	800cfcc <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800bf40:	4a08      	ldr	r2, [pc, #32]	; (800bf64 <PrepareRxDoneAbort+0x48>)
 800bf42:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bf46:	f043 0302 	orr.w	r3, r3, #2
 800bf4a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800bf4e:	4a05      	ldr	r2, [pc, #20]	; (800bf64 <PrepareRxDoneAbort+0x48>)
 800bf50:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bf54:	f043 0320 	orr.w	r3, r3, #32
 800bf58:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800bf5c:	f7ff ff20 	bl	800bda0 <UpdateRxSlotIdleState>
}
 800bf60:	bf00      	nop
 800bf62:	bd80      	pop	{r7, pc}
 800bf64:	200004ec 	.word	0x200004ec

0800bf68 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800bf68:	b5b0      	push	{r4, r5, r7, lr}
 800bf6a:	b0a6      	sub	sp, #152	; 0x98
 800bf6c:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800bf6e:	2313      	movs	r3, #19
 800bf70:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800bf74:	4bcb      	ldr	r3, [pc, #812]	; (800c2a4 <ProcessRadioRxDone+0x33c>)
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800bf7a:	4bca      	ldr	r3, [pc, #808]	; (800c2a4 <ProcessRadioRxDone+0x33c>)
 800bf7c:	891b      	ldrh	r3, [r3, #8]
 800bf7e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800bf82:	4bc8      	ldr	r3, [pc, #800]	; (800c2a4 <ProcessRadioRxDone+0x33c>)
 800bf84:	895b      	ldrh	r3, [r3, #10]
 800bf86:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800bf8a:	4bc6      	ldr	r3, [pc, #792]	; (800c2a4 <ProcessRadioRxDone+0x33c>)
 800bf8c:	7b1b      	ldrb	r3, [r3, #12]
 800bf8e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800bf92:	2300      	movs	r3, #0
 800bf94:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 800bf9c:	4bc2      	ldr	r3, [pc, #776]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bf9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfa4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800bfb4:	4bbc      	ldr	r3, [pc, #752]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 800bfbc:	4aba      	ldr	r2, [pc, #744]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfbe:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800bfc2:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 800bfc6:	4ab8      	ldr	r2, [pc, #736]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfc8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800bfcc:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 800bfd0:	4bb5      	ldr	r3, [pc, #724]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfd2:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800bfd6:	4bb4      	ldr	r3, [pc, #720]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfd8:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 800bfdc:	4bb2      	ldr	r3, [pc, #712]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800bfe4:	4bb0      	ldr	r3, [pc, #704]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800bfec:	4bae      	ldr	r3, [pc, #696]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800bff4:	4bac      	ldr	r3, [pc, #688]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bff6:	2200      	movs	r2, #0
 800bff8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800bffc:	4baa      	ldr	r3, [pc, #680]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800bffe:	2200      	movs	r2, #0
 800c000:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800c004:	4ba8      	ldr	r3, [pc, #672]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c006:	2200      	movs	r2, #0
 800c008:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800c00c:	4ba6      	ldr	r3, [pc, #664]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c00e:	2200      	movs	r2, #0
 800c010:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800c014:	4ba4      	ldr	r3, [pc, #656]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c016:	2200      	movs	r2, #0
 800c018:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c01c:	4ba2      	ldr	r3, [pc, #648]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c01e:	2200      	movs	r2, #0
 800c020:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800c024:	4ba0      	ldr	r3, [pc, #640]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c026:	2200      	movs	r2, #0
 800c028:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800c02c:	4b9e      	ldr	r3, [pc, #632]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c02e:	2200      	movs	r2, #0
 800c030:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 800c034:	4b9d      	ldr	r3, [pc, #628]	; (800c2ac <ProcessRadioRxDone+0x344>)
 800c036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c038:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800c03a:	489d      	ldr	r0, [pc, #628]	; (800c2b0 <ProcessRadioRxDone+0x348>)
 800c03c:	f00c fcb4 	bl	80189a8 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800c040:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c044:	4619      	mov	r1, r3
 800c046:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c048:	f004 fd4e 	bl	8010ae8 <LoRaMacClassBRxBeacon>
 800c04c:	4603      	mov	r3, r0
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d00b      	beq.n	800c06a <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800c052:	4a95      	ldr	r2, [pc, #596]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c054:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800c058:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800c05c:	4a92      	ldr	r2, [pc, #584]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c05e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800c062:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 800c066:	f000 bc09 	b.w	800c87c <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800c06a:	4b8f      	ldr	r3, [pc, #572]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c06c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c070:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c074:	2b01      	cmp	r3, #1
 800c076:	d11e      	bne.n	800c0b6 <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c078:	f004 fd49 	bl	8010b0e <LoRaMacClassBIsPingExpected>
 800c07c:	4603      	mov	r3, r0
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d00a      	beq.n	800c098 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c082:	2000      	movs	r0, #0
 800c084:	f004 fcfa 	bl	8010a7c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c088:	2000      	movs	r0, #0
 800c08a:	f004 fd1b 	bl	8010ac4 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800c08e:	4b86      	ldr	r3, [pc, #536]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c090:	2204      	movs	r2, #4
 800c092:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 800c096:	e00e      	b.n	800c0b6 <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c098:	f004 fd40 	bl	8010b1c <LoRaMacClassBIsMulticastExpected>
 800c09c:	4603      	mov	r3, r0
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d009      	beq.n	800c0b6 <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c0a2:	2000      	movs	r0, #0
 800c0a4:	f004 fcf4 	bl	8010a90 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c0a8:	2000      	movs	r0, #0
 800c0aa:	f004 fd14 	bl	8010ad6 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800c0ae:	4b7e      	ldr	r3, [pc, #504]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c0b0:	2205      	movs	r2, #5
 800c0b2:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800c0b6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c0ba:	1c5a      	adds	r2, r3, #1
 800c0bc:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c0c4:	4413      	add	r3, r2
 800c0c6:	781b      	ldrb	r3, [r3, #0]
 800c0c8:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800c0cc:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c0d0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800c0d4:	b2db      	uxtb	r3, r3
 800c0d6:	3b01      	subs	r3, #1
 800c0d8:	2b06      	cmp	r3, #6
 800c0da:	f200 83a6 	bhi.w	800c82a <ProcessRadioRxDone+0x8c2>
 800c0de:	a201      	add	r2, pc, #4	; (adr r2, 800c0e4 <ProcessRadioRxDone+0x17c>)
 800c0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0e4:	0800c101 	.word	0x0800c101
 800c0e8:	0800c82b 	.word	0x0800c82b
 800c0ec:	0800c2bd 	.word	0x0800c2bd
 800c0f0:	0800c82b 	.word	0x0800c82b
 800c0f4:	0800c2b5 	.word	0x0800c2b5
 800c0f8:	0800c82b 	.word	0x0800c82b
 800c0fc:	0800c7d1 	.word	0x0800c7d1
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800c100:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c104:	2b10      	cmp	r3, #16
 800c106:	d806      	bhi.n	800c116 <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c108:	4b67      	ldr	r3, [pc, #412]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c10a:	2201      	movs	r2, #1
 800c10c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c110:	f7ff ff04 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c114:	e3b2      	b.n	800c87c <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 800c116:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c118:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800c11a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800c122:	4b61      	ldr	r3, [pc, #388]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c124:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c128:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d006      	beq.n	800c13e <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c130:	4b5d      	ldr	r3, [pc, #372]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c132:	2201      	movs	r2, #1
 800c134:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c138:	f7ff fef0 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c13c:	e39e      	b.n	800c87c <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800c13e:	f7fe fc9d 	bl	800aa7c <SecureElementGetJoinEui>
 800c142:	4601      	mov	r1, r0
 800c144:	f107 0308 	add.w	r3, r7, #8
 800c148:	461a      	mov	r2, r3
 800c14a:	20ff      	movs	r0, #255	; 0xff
 800c14c:	f005 ff14 	bl	8011f78 <LoRaMacCryptoHandleJoinAccept>
 800c150:	4603      	mov	r3, r0
 800c152:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800c156:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	f040 8095 	bne.w	800c28a <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800c160:	7c7a      	ldrb	r2, [r7, #17]
 800c162:	4b51      	ldr	r3, [pc, #324]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c164:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c168:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800c16a:	4b4f      	ldr	r3, [pc, #316]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c16c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c170:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800c172:	7cbb      	ldrb	r3, [r7, #18]
 800c174:	021a      	lsls	r2, r3, #8
 800c176:	4b4c      	ldr	r3, [pc, #304]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c178:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c17c:	430a      	orrs	r2, r1
 800c17e:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800c180:	4b49      	ldr	r3, [pc, #292]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c182:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c186:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800c188:	7cfb      	ldrb	r3, [r7, #19]
 800c18a:	041a      	lsls	r2, r3, #16
 800c18c:	4b46      	ldr	r3, [pc, #280]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c18e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c192:	430a      	orrs	r2, r1
 800c194:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 800c196:	4b44      	ldr	r3, [pc, #272]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c198:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c19c:	697a      	ldr	r2, [r7, #20]
 800c19e:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800c1a0:	7e3b      	ldrb	r3, [r7, #24]
 800c1a2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c1a6:	b2da      	uxtb	r2, r3
 800c1a8:	4b3f      	ldr	r3, [pc, #252]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c1aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1ae:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c1b2:	7e3b      	ldrb	r3, [r7, #24]
 800c1b4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c1b8:	b2da      	uxtb	r2, r3
 800c1ba:	4b3b      	ldr	r3, [pc, #236]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c1bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1c0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c1c4:	7e3b      	ldrb	r3, [r7, #24]
 800c1c6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c1ca:	b2da      	uxtb	r2, r3
 800c1cc:	4b36      	ldr	r3, [pc, #216]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c1ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1d2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800c1d6:	7e7a      	ldrb	r2, [r7, #25]
 800c1d8:	4b33      	ldr	r3, [pc, #204]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c1da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1de:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 800c1e2:	4b31      	ldr	r3, [pc, #196]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c1e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d105      	bne.n	800c1fc <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 800c1f0:	4b2d      	ldr	r3, [pc, #180]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c1f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c1f6:	2201      	movs	r2, #1
 800c1f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 800c1fc:	4b2a      	ldr	r3, [pc, #168]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c1fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c202:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c206:	4b28      	ldr	r3, [pc, #160]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c208:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c20c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c210:	fb01 f202 	mul.w	r2, r1, r2
 800c214:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800c218:	4b23      	ldr	r3, [pc, #140]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c21a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c21e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c222:	4b21      	ldr	r3, [pc, #132]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c224:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c228:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800c22c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 800c230:	4b1d      	ldr	r3, [pc, #116]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c232:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c236:	2200      	movs	r2, #0
 800c238:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800c23c:	f107 0308 	add.w	r3, r7, #8
 800c240:	3312      	adds	r3, #18
 800c242:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800c244:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c248:	b2db      	uxtb	r3, r3
 800c24a:	3b11      	subs	r3, #17
 800c24c:	b2db      	uxtb	r3, r3
 800c24e:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 800c252:	4b15      	ldr	r3, [pc, #84]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c254:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c258:	781b      	ldrb	r3, [r3, #0]
 800c25a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800c25e:	4611      	mov	r1, r2
 800c260:	4618      	mov	r0, r3
 800c262:	f006 fc55 	bl	8012b10 <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c266:	4b10      	ldr	r3, [pc, #64]	; (800c2a8 <ProcessRadioRxDone+0x340>)
 800c268:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c26c:	2202      	movs	r2, #2
 800c26e:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c272:	2001      	movs	r0, #1
 800c274:	f005 f98e 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800c278:	4603      	mov	r3, r0
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	f000 82dc 	beq.w	800c838 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800c280:	2101      	movs	r1, #1
 800c282:	2000      	movs	r0, #0
 800c284:	f005 f8fa 	bl	801147c <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 800c288:	e2d6      	b.n	800c838 <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c28a:	2001      	movs	r0, #1
 800c28c:	f005 f982 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800c290:	4603      	mov	r3, r0
 800c292:	2b00      	cmp	r3, #0
 800c294:	f000 82d0 	beq.w	800c838 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800c298:	2101      	movs	r1, #1
 800c29a:	2007      	movs	r0, #7
 800c29c:	f005 f8ee 	bl	801147c <LoRaMacConfirmQueueSetStatus>
            break;
 800c2a0:	e2ca      	b.n	800c838 <ProcessRadioRxDone+0x8d0>
 800c2a2:	bf00      	nop
 800c2a4:	200016a8 	.word	0x200016a8
 800c2a8:	200004ec 	.word	0x200004ec
 800c2ac:	0801a0b8 	.word	0x0801a0b8
 800c2b0:	20000884 	.word	0x20000884
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c2b4:	4bbc      	ldr	r3, [pc, #752]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c2b6:	2201      	movs	r2, #1
 800c2b8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800c2bc:	4bba      	ldr	r3, [pc, #744]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c2be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c2c2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c2c6:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800c2ca:	4bb7      	ldr	r3, [pc, #732]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c2cc:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800c2d0:	b25b      	sxtb	r3, r3
 800c2d2:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800c2d6:	230d      	movs	r3, #13
 800c2d8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 800c2dc:	4bb2      	ldr	r3, [pc, #712]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c2de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c2e2:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d002      	beq.n	800c2f0 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800c2ea:	230e      	movs	r3, #14
 800c2ec:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c2f0:	4bad      	ldr	r3, [pc, #692]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c2f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c2fc:	4611      	mov	r1, r2
 800c2fe:	4618      	mov	r0, r3
 800c300:	f006 fba0 	bl	8012a44 <RegionGetPhyParam>
 800c304:	4603      	mov	r3, r0
 800c306:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c308:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c30c:	3b0d      	subs	r3, #13
 800c30e:	b29b      	uxth	r3, r3
 800c310:	b21b      	sxth	r3, r3
 800c312:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c316:	b21a      	sxth	r2, r3
 800c318:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c31a:	b21b      	sxth	r3, r3
 800c31c:	429a      	cmp	r2, r3
 800c31e:	dc03      	bgt.n	800c328 <ProcessRadioRxDone+0x3c0>
 800c320:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c324:	2b0b      	cmp	r3, #11
 800c326:	d806      	bhi.n	800c336 <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c328:	4b9f      	ldr	r3, [pc, #636]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c32a:	2201      	movs	r2, #1
 800c32c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c330:	f7ff fdf4 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c334:	e2a2      	b.n	800c87c <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 800c336:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c338:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800c33a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c33e:	b2db      	uxtb	r3, r3
 800c340:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c344:	4b99      	ldr	r3, [pc, #612]	; (800c5ac <ProcessRadioRxDone+0x644>)
 800c346:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c348:	23ff      	movs	r3, #255	; 0xff
 800c34a:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c34e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c352:	4618      	mov	r0, r3
 800c354:	f006 f8f9 	bl	801254a <LoRaMacParserData>
 800c358:	4603      	mov	r3, r0
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d006      	beq.n	800c36c <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c35e:	4b92      	ldr	r3, [pc, #584]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c360:	2201      	movs	r2, #1
 800c362:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c366:	f7ff fdd9 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c36a:	e287      	b.n	800c87c <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c36c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c36e:	4a8e      	ldr	r2, [pc, #568]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c370:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800c374:	1cba      	adds	r2, r7, #2
 800c376:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c37a:	4611      	mov	r1, r2
 800c37c:	4618      	mov	r0, r3
 800c37e:	f002 fcfd 	bl	800ed7c <DetermineFrameType>
 800c382:	4603      	mov	r3, r0
 800c384:	2b00      	cmp	r3, #0
 800c386:	d006      	beq.n	800c396 <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c388:	4b87      	ldr	r3, [pc, #540]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c38a:	2201      	movs	r2, #1
 800c38c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c390:	f7ff fdc4 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c394:	e272      	b.n	800c87c <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 800c396:	2300      	movs	r3, #0
 800c398:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800c39c:	2300      	movs	r3, #0
 800c39e:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c3a6:	e055      	b.n	800c454 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c3a8:	4b7f      	ldr	r3, [pc, #508]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c3aa:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c3ae:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c3b2:	212c      	movs	r1, #44	; 0x2c
 800c3b4:	fb01 f303 	mul.w	r3, r1, r3
 800c3b8:	4413      	add	r3, r2
 800c3ba:	3354      	adds	r3, #84	; 0x54
 800c3bc:	681a      	ldr	r2, [r3, #0]
 800c3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d142      	bne.n	800c44a <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c3c4:	4b78      	ldr	r3, [pc, #480]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c3c6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c3ca:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c3ce:	212c      	movs	r1, #44	; 0x2c
 800c3d0:	fb01 f303 	mul.w	r3, r1, r3
 800c3d4:	4413      	add	r3, r2
 800c3d6:	3352      	adds	r3, #82	; 0x52
 800c3d8:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d035      	beq.n	800c44a <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 800c3de:	2301      	movs	r3, #1
 800c3e0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 800c3e4:	4b70      	ldr	r3, [pc, #448]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c3e6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c3ea:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c3ee:	212c      	movs	r1, #44	; 0x2c
 800c3f0:	fb01 f303 	mul.w	r3, r1, r3
 800c3f4:	4413      	add	r3, r2
 800c3f6:	3353      	adds	r3, #83	; 0x53
 800c3f8:	781b      	ldrb	r3, [r3, #0]
 800c3fa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 800c3fe:	4b6a      	ldr	r3, [pc, #424]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c400:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c404:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c408:	212c      	movs	r1, #44	; 0x2c
 800c40a:	fb01 f303 	mul.w	r3, r1, r3
 800c40e:	4413      	add	r3, r2
 800c410:	3370      	adds	r3, #112	; 0x70
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 800c418:	4b63      	ldr	r3, [pc, #396]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c41a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c41e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c422:	212c      	movs	r1, #44	; 0x2c
 800c424:	fb01 f303 	mul.w	r3, r1, r3
 800c428:	4413      	add	r3, r2
 800c42a:	3354      	adds	r3, #84	; 0x54
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c432:	4b5d      	ldr	r3, [pc, #372]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c434:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c438:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c43c:	2b02      	cmp	r3, #2
 800c43e:	d10e      	bne.n	800c45e <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c440:	4b59      	ldr	r3, [pc, #356]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c442:	2203      	movs	r2, #3
 800c444:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 800c448:	e009      	b.n	800c45e <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c44a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c44e:	3301      	adds	r3, #1
 800c450:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c454:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d0a5      	beq.n	800c3a8 <ProcessRadioRxDone+0x440>
 800c45c:	e000      	b.n	800c460 <ProcessRadioRxDone+0x4f8>
                    break;
 800c45e:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c460:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c464:	2b01      	cmp	r3, #1
 800c466:	d117      	bne.n	800c498 <ProcessRadioRxDone+0x530>
 800c468:	78bb      	ldrb	r3, [r7, #2]
 800c46a:	2b03      	cmp	r3, #3
 800c46c:	d10d      	bne.n	800c48a <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c46e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c472:	f003 0320 	and.w	r3, r3, #32
 800c476:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d106      	bne.n	800c48a <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800c47c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c484:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c486:	2b00      	cmp	r3, #0
 800c488:	d006      	beq.n	800c498 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c48a:	4b47      	ldr	r3, [pc, #284]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c48c:	2201      	movs	r2, #1
 800c48e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c492:	f7ff fd43 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c496:	e1f1      	b.n	800c87c <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800c498:	2315      	movs	r3, #21
 800c49a:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c49e:	4b42      	ldr	r3, [pc, #264]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c4a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4a4:	781b      	ldrb	r3, [r3, #0]
 800c4a6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c4aa:	4611      	mov	r1, r2
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f006 fac9 	bl	8012a44 <RegionGetPhyParam>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 800c4b6:	78bc      	ldrb	r4, [r7, #2]
 800c4b8:	4b3b      	ldr	r3, [pc, #236]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c4ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c4c0:	b292      	uxth	r2, r2
 800c4c2:	f107 0530 	add.w	r5, r7, #48	; 0x30
 800c4c6:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c4ca:	1d39      	adds	r1, r7, #4
 800c4cc:	9102      	str	r1, [sp, #8]
 800c4ce:	1cf9      	adds	r1, r7, #3
 800c4d0:	9101      	str	r1, [sp, #4]
 800c4d2:	9200      	str	r2, [sp, #0]
 800c4d4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c4d8:	462a      	mov	r2, r5
 800c4da:	4621      	mov	r1, r4
 800c4dc:	f000 fdac 	bl	800d038 <GetFCntDown>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c4e6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d038      	beq.n	800c560 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c4ee:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c4f2:	2b07      	cmp	r3, #7
 800c4f4:	d120      	bne.n	800c538 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c4f6:	4b2c      	ldr	r3, [pc, #176]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c4f8:	2208      	movs	r2, #8
 800c4fa:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 800c4fe:	4b2a      	ldr	r3, [pc, #168]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c500:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c504:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d122      	bne.n	800c552 <ProcessRadioRxDone+0x5ea>
 800c50c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c510:	f023 031f 	bic.w	r3, r3, #31
 800c514:	b2db      	uxtb	r3, r3
 800c516:	2ba0      	cmp	r3, #160	; 0xa0
 800c518:	d11b      	bne.n	800c552 <ProcessRadioRxDone+0x5ea>
 800c51a:	4b23      	ldr	r3, [pc, #140]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c51c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c520:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800c524:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c526:	429a      	cmp	r2, r3
 800c528:	d113      	bne.n	800c552 <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 800c52a:	4b1f      	ldr	r3, [pc, #124]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c52c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c530:	2201      	movs	r2, #1
 800c532:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 800c536:	e00c      	b.n	800c552 <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800c538:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c53c:	2b08      	cmp	r3, #8
 800c53e:	d104      	bne.n	800c54a <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800c540:	4b19      	ldr	r3, [pc, #100]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c542:	220a      	movs	r2, #10
 800c544:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c548:	e003      	b.n	800c552 <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c54a:	4b17      	ldr	r3, [pc, #92]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c54c:	2201      	movs	r2, #1
 800c54e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	4a14      	ldr	r2, [pc, #80]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c556:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 800c55a:	f7ff fcdf 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c55e:	e18d      	b.n	800c87c <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c560:	78fa      	ldrb	r2, [r7, #3]
 800c562:	6879      	ldr	r1, [r7, #4]
 800c564:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c568:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c56c:	9300      	str	r3, [sp, #0]
 800c56e:	460b      	mov	r3, r1
 800c570:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800c574:	f005 fe2e 	bl	80121d4 <LoRaMacCryptoUnsecureMessage>
 800c578:	4603      	mov	r3, r0
 800c57a:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c57e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c582:	2b00      	cmp	r3, #0
 800c584:	d014      	beq.n	800c5b0 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800c586:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c58a:	2b02      	cmp	r3, #2
 800c58c:	d104      	bne.n	800c598 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800c58e:	4b06      	ldr	r3, [pc, #24]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c590:	220b      	movs	r2, #11
 800c592:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c596:	e003      	b.n	800c5a0 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c598:	4b03      	ldr	r3, [pc, #12]	; (800c5a8 <ProcessRadioRxDone+0x640>)
 800c59a:	220c      	movs	r2, #12
 800c59c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800c5a0:	f7ff fcbc 	bl	800bf1c <PrepareRxDoneAbort>
                return;
 800c5a4:	e16a      	b.n	800c87c <ProcessRadioRxDone+0x914>
 800c5a6:	bf00      	nop
 800c5a8:	200004ec 	.word	0x200004ec
 800c5ac:	20000724 	.word	0x20000724
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c5b0:	4bb4      	ldr	r3, [pc, #720]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800c5b8:	4ab2      	ldr	r2, [pc, #712]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c5ba:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c5be:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800c5c2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c5c6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c5ca:	b2db      	uxtb	r3, r3
 800c5cc:	461a      	mov	r2, r3
 800c5ce:	4bad      	ldr	r3, [pc, #692]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c5d0:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800c5d4:	4bab      	ldr	r3, [pc, #684]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800c5dc:	4ba9      	ldr	r3, [pc, #676]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c5de:	2200      	movs	r2, #0
 800c5e0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4aa7      	ldr	r2, [pc, #668]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c5e8:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c5ec:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c5f0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c5f4:	b2db      	uxtb	r3, r3
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	bf14      	ite	ne
 800c5fa:	2301      	movne	r3, #1
 800c5fc:	2300      	moveq	r3, #0
 800c5fe:	b2da      	uxtb	r2, r3
 800c600:	4ba0      	ldr	r3, [pc, #640]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c602:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c606:	4b9f      	ldr	r3, [pc, #636]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c608:	2200      	movs	r2, #0
 800c60a:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c60e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c612:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c616:	b2db      	uxtb	r3, r3
 800c618:	2b00      	cmp	r3, #0
 800c61a:	bf14      	ite	ne
 800c61c:	2301      	movne	r3, #1
 800c61e:	2300      	moveq	r3, #0
 800c620:	b2da      	uxtb	r2, r3
 800c622:	4b98      	ldr	r3, [pc, #608]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c624:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c628:	4b96      	ldr	r3, [pc, #600]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c62a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d004      	beq.n	800c63c <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 800c632:	4b94      	ldr	r3, [pc, #592]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c634:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c638:	2b01      	cmp	r3, #1
 800c63a:	d105      	bne.n	800c648 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 800c63c:	4b91      	ldr	r3, [pc, #580]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c63e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c642:	2200      	movs	r2, #0
 800c644:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800c648:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d104      	bne.n	800c65a <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c650:	4b8c      	ldr	r3, [pc, #560]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c652:	2202      	movs	r2, #2
 800c654:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c658:	e028      	b.n	800c6ac <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c65a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c65e:	f023 031f 	bic.w	r3, r3, #31
 800c662:	b2db      	uxtb	r3, r3
 800c664:	2ba0      	cmp	r3, #160	; 0xa0
 800c666:	d117      	bne.n	800c698 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 800c668:	4b86      	ldr	r3, [pc, #536]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c66a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c66e:	2201      	movs	r2, #1
 800c670:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800c674:	4b83      	ldr	r3, [pc, #524]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c676:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c67a:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d105      	bne.n	800c68e <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 800c682:	4b80      	ldr	r3, [pc, #512]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c684:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c688:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c68a:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c68e:	4b7d      	ldr	r3, [pc, #500]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c690:	2201      	movs	r2, #1
 800c692:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c696:	e009      	b.n	800c6ac <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 800c698:	4b7a      	ldr	r3, [pc, #488]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c69a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c6a4:	4b77      	ldr	r3, [pc, #476]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c6ac:	4b75      	ldr	r3, [pc, #468]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c6ae:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c6b2:	4a74      	ldr	r2, [pc, #464]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c6b4:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 800c6b8:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800c6bc:	4618      	mov	r0, r3
 800c6be:	f001 fecd 	bl	800e45c <RemoveMacCommands>

            switch( fType )
 800c6c2:	78bb      	ldrb	r3, [r7, #2]
 800c6c4:	2b03      	cmp	r3, #3
 800c6c6:	d874      	bhi.n	800c7b2 <ProcessRadioRxDone+0x84a>
 800c6c8:	a201      	add	r2, pc, #4	; (adr r2, 800c6d0 <ProcessRadioRxDone+0x768>)
 800c6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6ce:	bf00      	nop
 800c6d0:	0800c6e1 	.word	0x0800c6e1
 800c6d4:	0800c731 	.word	0x0800c731
 800c6d8:	0800c767 	.word	0x0800c767
 800c6dc:	0800c78d 	.word	0x0800c78d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c6e0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c6e4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c6e8:	b2db      	uxtb	r3, r3
 800c6ea:	461c      	mov	r4, r3
 800c6ec:	4b65      	ldr	r3, [pc, #404]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c6ee:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c6f2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c6f6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c6fa:	f102 0010 	add.w	r0, r2, #16
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	460b      	mov	r3, r1
 800c702:	4622      	mov	r2, r4
 800c704:	2100      	movs	r1, #0
 800c706:	f000 fe2b 	bl	800d360 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c70a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c70e:	4b5d      	ldr	r3, [pc, #372]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c710:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c714:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c716:	4a5b      	ldr	r2, [pc, #364]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c718:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c71c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c720:	4b58      	ldr	r3, [pc, #352]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c722:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c726:	4b57      	ldr	r3, [pc, #348]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c728:	2201      	movs	r2, #1
 800c72a:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c72e:	e047      	b.n	800c7c0 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c730:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c734:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c738:	b2db      	uxtb	r3, r3
 800c73a:	461c      	mov	r4, r3
 800c73c:	4b51      	ldr	r3, [pc, #324]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c73e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c742:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c746:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c74a:	f102 0010 	add.w	r0, r2, #16
 800c74e:	9300      	str	r3, [sp, #0]
 800c750:	460b      	mov	r3, r1
 800c752:	4622      	mov	r2, r4
 800c754:	2100      	movs	r1, #0
 800c756:	f000 fe03 	bl	800d360 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c75a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c75e:	4b49      	ldr	r3, [pc, #292]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c760:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c764:	e02c      	b.n	800c7c0 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 800c766:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c768:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c76c:	4b45      	ldr	r3, [pc, #276]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c76e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c772:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	460b      	mov	r3, r1
 800c77a:	2100      	movs	r1, #0
 800c77c:	f000 fdf0 	bl	800d360 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c780:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c784:	4b3f      	ldr	r3, [pc, #252]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c786:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c78a:	e019      	b.n	800c7c0 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c78c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c790:	4b3c      	ldr	r3, [pc, #240]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c792:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c796:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c798:	4a3a      	ldr	r2, [pc, #232]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c79a:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c79e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c7a2:	4b38      	ldr	r3, [pc, #224]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c7a4:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c7a8:	4b36      	ldr	r3, [pc, #216]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c7b0:	e006      	b.n	800c7c0 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c7b2:	4b34      	ldr	r3, [pc, #208]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800c7ba:	f7ff fbaf 	bl	800bf1c <PrepareRxDoneAbort>
                    break;
 800c7be:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c7c0:	4a30      	ldr	r2, [pc, #192]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c7c2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c7c6:	f043 0302 	orr.w	r3, r3, #2
 800c7ca:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800c7ce:	e034      	b.n	800c83a <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800c7d0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c7d4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800c7d6:	18d1      	adds	r1, r2, r3
 800c7d8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c7dc:	b29b      	uxth	r3, r3
 800c7de:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800c7e2:	1ad3      	subs	r3, r2, r3
 800c7e4:	b29b      	uxth	r3, r3
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	4827      	ldr	r0, [pc, #156]	; (800c888 <ProcessRadioRxDone+0x920>)
 800c7ea:	f008 fba8 	bl	8014f3e <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800c7ee:	4b25      	ldr	r3, [pc, #148]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c7f0:	2203      	movs	r2, #3
 800c7f2:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c7f6:	4b23      	ldr	r3, [pc, #140]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800c7fe:	4b21      	ldr	r3, [pc, #132]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c800:	4a21      	ldr	r2, [pc, #132]	; (800c888 <ProcessRadioRxDone+0x920>)
 800c802:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800c806:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c80a:	b2da      	uxtb	r2, r3
 800c80c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c810:	1ad3      	subs	r3, r2, r3
 800c812:	b2da      	uxtb	r2, r3
 800c814:	4b1b      	ldr	r3, [pc, #108]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c816:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c81a:	4a1a      	ldr	r2, [pc, #104]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c81c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c820:	f043 0302 	orr.w	r3, r3, #2
 800c824:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800c828:	e007      	b.n	800c83a <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c82a:	4b16      	ldr	r3, [pc, #88]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c82c:	2201      	movs	r2, #1
 800c82e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800c832:	f7ff fb73 	bl	800bf1c <PrepareRxDoneAbort>
            break;
 800c836:	e000      	b.n	800c83a <ProcessRadioRxDone+0x8d2>
            break;
 800c838:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800c83a:	4b12      	ldr	r3, [pc, #72]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c83c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c840:	2b00      	cmp	r3, #0
 800c842:	d008      	beq.n	800c856 <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800c844:	4b0f      	ldr	r3, [pc, #60]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c846:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d00d      	beq.n	800c86a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c84e:	2000      	movs	r0, #0
 800c850:	f000 fbbc 	bl	800cfcc <OnAckTimeoutTimerEvent>
 800c854:	e009      	b.n	800c86a <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c856:	4b0b      	ldr	r3, [pc, #44]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c858:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c85c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c860:	2b02      	cmp	r3, #2
 800c862:	d102      	bne.n	800c86a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c864:	2000      	movs	r0, #0
 800c866:	f000 fbb1 	bl	800cfcc <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c86a:	4a06      	ldr	r2, [pc, #24]	; (800c884 <ProcessRadioRxDone+0x91c>)
 800c86c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c870:	f043 0320 	orr.w	r3, r3, #32
 800c874:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800c878:	f7ff fa92 	bl	800bda0 <UpdateRxSlotIdleState>
}
 800c87c:	3788      	adds	r7, #136	; 0x88
 800c87e:	46bd      	mov	sp, r7
 800c880:	bdb0      	pop	{r4, r5, r7, pc}
 800c882:	bf00      	nop
 800c884:	200004ec 	.word	0x200004ec
 800c888:	20000724 	.word	0x20000724

0800c88c <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c890:	4b12      	ldr	r3, [pc, #72]	; (800c8dc <ProcessRadioTxTimeout+0x50>)
 800c892:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c896:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c89a:	2b02      	cmp	r3, #2
 800c89c:	d002      	beq.n	800c8a4 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 800c89e:	4b10      	ldr	r3, [pc, #64]	; (800c8e0 <ProcessRadioTxTimeout+0x54>)
 800c8a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8a2:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800c8a4:	f7ff fa7c 	bl	800bda0 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800c8a8:	4b0c      	ldr	r3, [pc, #48]	; (800c8dc <ProcessRadioTxTimeout+0x50>)
 800c8aa:	2202      	movs	r2, #2
 800c8ac:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800c8b0:	2002      	movs	r0, #2
 800c8b2:	f004 fe3b 	bl	801152c <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800c8b6:	4b09      	ldr	r3, [pc, #36]	; (800c8dc <ProcessRadioTxTimeout+0x50>)
 800c8b8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d003      	beq.n	800c8c8 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 800c8c0:	4b06      	ldr	r3, [pc, #24]	; (800c8dc <ProcessRadioTxTimeout+0x50>)
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c8c8:	4a04      	ldr	r2, [pc, #16]	; (800c8dc <ProcessRadioTxTimeout+0x50>)
 800c8ca:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c8ce:	f043 0320 	orr.w	r3, r3, #32
 800c8d2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800c8d6:	bf00      	nop
 800c8d8:	bd80      	pop	{r7, pc}
 800c8da:	bf00      	nop
 800c8dc:	200004ec 	.word	0x200004ec
 800c8e0:	0801a0b8 	.word	0x0801a0b8

0800c8e4 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b084      	sub	sp, #16
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	460a      	mov	r2, r1
 800c8ee:	71fb      	strb	r3, [r7, #7]
 800c8f0:	4613      	mov	r3, r2
 800c8f2:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c8f8:	4b44      	ldr	r3, [pc, #272]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c8fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c8fe:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c902:	2b02      	cmp	r3, #2
 800c904:	d002      	beq.n	800c90c <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 800c906:	4b42      	ldr	r3, [pc, #264]	; (800ca10 <HandleRadioRxErrorTimeout+0x12c>)
 800c908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c90a:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800c90c:	f004 f8f8 	bl	8010b00 <LoRaMacClassBIsBeaconExpected>
 800c910:	4603      	mov	r3, r0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d007      	beq.n	800c926 <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800c916:	2002      	movs	r0, #2
 800c918:	f004 f8a6 	bl	8010a68 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800c91c:	2000      	movs	r0, #0
 800c91e:	f004 f8c8 	bl	8010ab2 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800c922:	2301      	movs	r3, #1
 800c924:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800c926:	4b39      	ldr	r3, [pc, #228]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c928:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c92c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c930:	2b01      	cmp	r3, #1
 800c932:	d119      	bne.n	800c968 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c934:	f004 f8eb 	bl	8010b0e <LoRaMacClassBIsPingExpected>
 800c938:	4603      	mov	r3, r0
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d007      	beq.n	800c94e <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c93e:	2000      	movs	r0, #0
 800c940:	f004 f89c 	bl	8010a7c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c944:	2000      	movs	r0, #0
 800c946:	f004 f8bd 	bl	8010ac4 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800c94a:	2301      	movs	r3, #1
 800c94c:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c94e:	f004 f8e5 	bl	8010b1c <LoRaMacClassBIsMulticastExpected>
 800c952:	4603      	mov	r3, r0
 800c954:	2b00      	cmp	r3, #0
 800c956:	d007      	beq.n	800c968 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c958:	2000      	movs	r0, #0
 800c95a:	f004 f899 	bl	8010a90 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c95e:	2000      	movs	r0, #0
 800c960:	f004 f8b9 	bl	8010ad6 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800c964:	2301      	movs	r3, #1
 800c966:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800c968:	7bfb      	ldrb	r3, [r7, #15]
 800c96a:	f083 0301 	eor.w	r3, r3, #1
 800c96e:	b2db      	uxtb	r3, r3
 800c970:	2b00      	cmp	r3, #0
 800c972:	d045      	beq.n	800ca00 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800c974:	4b25      	ldr	r3, [pc, #148]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c976:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d125      	bne.n	800c9ca <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 800c97e:	4b23      	ldr	r3, [pc, #140]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c980:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c984:	2b00      	cmp	r3, #0
 800c986:	d003      	beq.n	800c990 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800c988:	4a20      	ldr	r2, [pc, #128]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c98a:	79fb      	ldrb	r3, [r7, #7]
 800c98c:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800c990:	79fb      	ldrb	r3, [r7, #7]
 800c992:	4618      	mov	r0, r3
 800c994:	f004 fdca 	bl	801152c <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800c998:	4b1c      	ldr	r3, [pc, #112]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c99a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c99e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	f00c f92c 	bl	8018c00 <UTIL_TIMER_GetElapsedTime>
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	4b18      	ldr	r3, [pc, #96]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c9ac:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d325      	bcc.n	800ca00 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800c9b4:	4817      	ldr	r0, [pc, #92]	; (800ca14 <HandleRadioRxErrorTimeout+0x130>)
 800c9b6:	f00b fff7 	bl	80189a8 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c9ba:	4a14      	ldr	r2, [pc, #80]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c9bc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9c0:	f043 0320 	orr.w	r3, r3, #32
 800c9c4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800c9c8:	e01a      	b.n	800ca00 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800c9ca:	4b10      	ldr	r3, [pc, #64]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c9cc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d003      	beq.n	800c9dc <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800c9d4:	4a0d      	ldr	r2, [pc, #52]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c9d6:	79bb      	ldrb	r3, [r7, #6]
 800c9d8:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800c9dc:	79bb      	ldrb	r3, [r7, #6]
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f004 fda4 	bl	801152c <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c9e4:	4b09      	ldr	r3, [pc, #36]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c9e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c9ea:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c9ee:	2b02      	cmp	r3, #2
 800c9f0:	d006      	beq.n	800ca00 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c9f2:	4a06      	ldr	r2, [pc, #24]	; (800ca0c <HandleRadioRxErrorTimeout+0x128>)
 800c9f4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9f8:	f043 0320 	orr.w	r3, r3, #32
 800c9fc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800ca00:	f7ff f9ce 	bl	800bda0 <UpdateRxSlotIdleState>
}
 800ca04:	bf00      	nop
 800ca06:	3710      	adds	r7, #16
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bd80      	pop	{r7, pc}
 800ca0c:	200004ec 	.word	0x200004ec
 800ca10:	0801a0b8 	.word	0x0801a0b8
 800ca14:	20000884 	.word	0x20000884

0800ca18 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800ca1c:	2106      	movs	r1, #6
 800ca1e:	2005      	movs	r0, #5
 800ca20:	f7ff ff60 	bl	800c8e4 <HandleRadioRxErrorTimeout>
}
 800ca24:	bf00      	nop
 800ca26:	bd80      	pop	{r7, pc}

0800ca28 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800ca2c:	2104      	movs	r1, #4
 800ca2e:	2003      	movs	r0, #3
 800ca30:	f7ff ff58 	bl	800c8e4 <HandleRadioRxErrorTimeout>
}
 800ca34:	bf00      	nop
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca3e:	f3ef 8310 	mrs	r3, PRIMASK
 800ca42:	607b      	str	r3, [r7, #4]
  return(result);
 800ca44:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800ca46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ca48:	b672      	cpsid	i
}
 800ca4a:	bf00      	nop
    events = LoRaMacRadioEvents;
 800ca4c:	4b1d      	ldr	r3, [pc, #116]	; (800cac4 <LoRaMacHandleIrqEvents+0x8c>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800ca52:	4b1c      	ldr	r3, [pc, #112]	; (800cac4 <LoRaMacHandleIrqEvents+0x8c>)
 800ca54:	2200      	movs	r2, #0
 800ca56:	601a      	str	r2, [r3, #0]
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	f383 8810 	msr	PRIMASK, r3
}
 800ca62:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d027      	beq.n	800caba <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800ca6a:	783b      	ldrb	r3, [r7, #0]
 800ca6c:	f003 0310 	and.w	r3, r3, #16
 800ca70:	b2db      	uxtb	r3, r3
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d001      	beq.n	800ca7a <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800ca76:	f7ff f9ab 	bl	800bdd0 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800ca7a:	783b      	ldrb	r3, [r7, #0]
 800ca7c:	f003 0308 	and.w	r3, r3, #8
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d001      	beq.n	800ca8a <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800ca86:	f7ff fa6f 	bl	800bf68 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800ca8a:	783b      	ldrb	r3, [r7, #0]
 800ca8c:	f003 0304 	and.w	r3, r3, #4
 800ca90:	b2db      	uxtb	r3, r3
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d001      	beq.n	800ca9a <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800ca96:	f7ff fef9 	bl	800c88c <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800ca9a:	783b      	ldrb	r3, [r7, #0]
 800ca9c:	f003 0302 	and.w	r3, r3, #2
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d001      	beq.n	800caaa <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800caa6:	f7ff ffb7 	bl	800ca18 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800caaa:	783b      	ldrb	r3, [r7, #0]
 800caac:	f003 0301 	and.w	r3, r3, #1
 800cab0:	b2db      	uxtb	r3, r3
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d001      	beq.n	800caba <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800cab6:	f7ff ffb7 	bl	800ca28 <ProcessRadioRxTimeout>
        }
    }
}
 800caba:	bf00      	nop
 800cabc:	3710      	adds	r7, #16
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	20000b1c 	.word	0x20000b1c

0800cac8 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800cac8:	b480      	push	{r7}
 800caca:	b083      	sub	sp, #12
 800cacc:	af00      	add	r7, sp, #0
 800cace:	4603      	mov	r3, r0
 800cad0:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800cad2:	4a04      	ldr	r2, [pc, #16]	; (800cae4 <LoRaMacEnableRequests+0x1c>)
 800cad4:	79fb      	ldrb	r3, [r7, #7]
 800cad6:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800cada:	bf00      	nop
 800cadc:	370c      	adds	r7, #12
 800cade:	46bd      	mov	sp, r7
 800cae0:	bc80      	pop	{r7}
 800cae2:	4770      	bx	lr
 800cae4:	200004ec 	.word	0x200004ec

0800cae8 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b082      	sub	sp, #8
 800caec:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800caee:	4b2c      	ldr	r3, [pc, #176]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800caf0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800caf4:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800caf6:	4b2a      	ldr	r3, [pc, #168]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800caf8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d14a      	bne.n	800cb96 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800cb00:	4b27      	ldr	r3, [pc, #156]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800cb02:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cb06:	f003 0301 	and.w	r3, r3, #1
 800cb0a:	b2db      	uxtb	r3, r3
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d006      	beq.n	800cb1e <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800cb10:	4a23      	ldr	r2, [pc, #140]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800cb12:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cb16:	f36f 0300 	bfc	r3, #0, #1
 800cb1a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cb1e:	4b20      	ldr	r3, [pc, #128]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800cb20:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cb24:	f003 0304 	and.w	r3, r3, #4
 800cb28:	b2db      	uxtb	r3, r3
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d006      	beq.n	800cb3c <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800cb2e:	4a1c      	ldr	r2, [pc, #112]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800cb30:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cb34:	f36f 0382 	bfc	r3, #2, #1
 800cb38:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800cb3c:	2001      	movs	r0, #1
 800cb3e:	f7ff ffc3 	bl	800cac8 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800cb42:	793b      	ldrb	r3, [r7, #4]
 800cb44:	f003 0301 	and.w	r3, r3, #1
 800cb48:	b2db      	uxtb	r3, r3
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d005      	beq.n	800cb5a <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800cb4e:	4b14      	ldr	r3, [pc, #80]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800cb50:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	4813      	ldr	r0, [pc, #76]	; (800cba4 <LoRaMacHandleRequestEvents+0xbc>)
 800cb58:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800cb5a:	793b      	ldrb	r3, [r7, #4]
 800cb5c:	f003 0304 	and.w	r3, r3, #4
 800cb60:	b2db      	uxtb	r3, r3
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d00e      	beq.n	800cb84 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800cb66:	4810      	ldr	r0, [pc, #64]	; (800cba8 <LoRaMacHandleRequestEvents+0xc0>)
 800cb68:	f004 fd2e 	bl	80115c8 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800cb6c:	f004 fd78 	bl	8011660 <LoRaMacConfirmQueueGetCnt>
 800cb70:	4603      	mov	r3, r0
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d006      	beq.n	800cb84 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800cb76:	4a0a      	ldr	r2, [pc, #40]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800cb78:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cb7c:	f043 0304 	orr.w	r3, r3, #4
 800cb80:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800cb84:	f003 ffe8 	bl	8010b58 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800cb88:	4a05      	ldr	r2, [pc, #20]	; (800cba0 <LoRaMacHandleRequestEvents+0xb8>)
 800cb8a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cb8e:	f36f 1345 	bfc	r3, #5, #1
 800cb92:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800cb96:	bf00      	nop
 800cb98:	3708      	adds	r7, #8
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	200004ec 	.word	0x200004ec
 800cba4:	20000928 	.word	0x20000928
 800cba8:	2000093c 	.word	0x2000093c

0800cbac <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800cbb2:	4b0a      	ldr	r3, [pc, #40]	; (800cbdc <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800cbb4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d10a      	bne.n	800cbd2 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800cbc0:	1dfb      	adds	r3, r7, #7
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f004 fab4 	bl	8011130 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800cbc8:	79fb      	ldrb	r3, [r7, #7]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d001      	beq.n	800cbd2 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800cbce:	f000 fbb7 	bl	800d340 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800cbd2:	bf00      	nop
 800cbd4:	3708      	adds	r7, #8
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}
 800cbda:	bf00      	nop
 800cbdc:	200004ec 	.word	0x200004ec

0800cbe0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b088      	sub	sp, #32
 800cbe4:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800cbe6:	4b24      	ldr	r3, [pc, #144]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cbe8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cbec:	f003 0308 	and.w	r3, r3, #8
 800cbf0:	b2db      	uxtb	r3, r3
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d00c      	beq.n	800cc10 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800cbf6:	4a20      	ldr	r2, [pc, #128]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cbf8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cbfc:	f36f 03c3 	bfc	r3, #3, #1
 800cc00:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 800cc04:	4b1c      	ldr	r3, [pc, #112]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cc06:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cc0a:	68db      	ldr	r3, [r3, #12]
 800cc0c:	481b      	ldr	r0, [pc, #108]	; (800cc7c <LoRaMacHandleIndicationEvents+0x9c>)
 800cc0e:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800cc10:	4b19      	ldr	r3, [pc, #100]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cc12:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cc16:	f003 0310 	and.w	r3, r3, #16
 800cc1a:	b2db      	uxtb	r3, r3
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d011      	beq.n	800cc44 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800cc20:	2307      	movs	r3, #7
 800cc22:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800cc24:	2300      	movs	r3, #0
 800cc26:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 800cc28:	4b13      	ldr	r3, [pc, #76]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cc2a:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cc2e:	68db      	ldr	r3, [r3, #12]
 800cc30:	1d3a      	adds	r2, r7, #4
 800cc32:	4610      	mov	r0, r2
 800cc34:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800cc36:	4a10      	ldr	r2, [pc, #64]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cc38:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cc3c:	f36f 1304 	bfc	r3, #4, #1
 800cc40:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800cc44:	4b0c      	ldr	r3, [pc, #48]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cc46:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cc4a:	f003 0302 	and.w	r3, r3, #2
 800cc4e:	b2db      	uxtb	r3, r3
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d00c      	beq.n	800cc6e <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800cc54:	4a08      	ldr	r2, [pc, #32]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cc56:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cc5a:	f36f 0341 	bfc	r3, #1, #1
 800cc5e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 800cc62:	4b05      	ldr	r3, [pc, #20]	; (800cc78 <LoRaMacHandleIndicationEvents+0x98>)
 800cc64:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800cc68:	685b      	ldr	r3, [r3, #4]
 800cc6a:	4805      	ldr	r0, [pc, #20]	; (800cc80 <LoRaMacHandleIndicationEvents+0xa0>)
 800cc6c:	4798      	blx	r3
    }
}
 800cc6e:	bf00      	nop
 800cc70:	3720      	adds	r7, #32
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	bf00      	nop
 800cc78:	200004ec 	.word	0x200004ec
 800cc7c:	20000950 	.word	0x20000950
 800cc80:	20000908 	.word	0x20000908

0800cc84 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b082      	sub	sp, #8
 800cc88:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800cc8a:	4b33      	ldr	r3, [pc, #204]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800cc8c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cc90:	f003 0301 	and.w	r3, r3, #1
 800cc94:	b2db      	uxtb	r3, r3
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d05a      	beq.n	800cd50 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800cca2:	4b2d      	ldr	r3, [pc, #180]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800cca4:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d004      	beq.n	800ccb6 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800ccac:	4b2a      	ldr	r3, [pc, #168]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800ccae:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ccb2:	2b03      	cmp	r3, #3
 800ccb4:	d104      	bne.n	800ccc0 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800ccb6:	f002 f8af 	bl	800ee18 <CheckRetransUnconfirmedUplink>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	71fb      	strb	r3, [r7, #7]
 800ccbe:	e022      	b.n	800cd06 <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800ccc0:	4b25      	ldr	r3, [pc, #148]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800ccc2:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800ccc6:	2b01      	cmp	r3, #1
 800ccc8:	d11d      	bne.n	800cd06 <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800ccca:	4b23      	ldr	r3, [pc, #140]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800cccc:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d016      	beq.n	800cd02 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800ccd4:	f002 f8ce 	bl	800ee74 <CheckRetransConfirmedUplink>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800ccdc:	4b1e      	ldr	r3, [pc, #120]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800ccde:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cce2:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d10d      	bne.n	800cd06 <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 800ccea:	79fb      	ldrb	r3, [r7, #7]
 800ccec:	f083 0301 	eor.w	r3, r3, #1
 800ccf0:	b2db      	uxtb	r3, r3
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d002      	beq.n	800ccfc <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 800ccf6:	f002 f91d 	bl	800ef34 <AckTimeoutRetriesProcess>
 800ccfa:	e004      	b.n	800cd06 <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800ccfc:	f002 f95c 	bl	800efb8 <AckTimeoutRetriesFinalize>
 800cd00:	e001      	b.n	800cd06 <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800cd02:	2301      	movs	r3, #1
 800cd04:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800cd06:	79fb      	ldrb	r3, [r7, #7]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d00d      	beq.n	800cd28 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800cd0c:	4813      	ldr	r0, [pc, #76]	; (800cd5c <LoRaMacHandleMcpsRequest+0xd8>)
 800cd0e:	f00b fe4b 	bl	80189a8 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cd12:	4b11      	ldr	r3, [pc, #68]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800cd14:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cd18:	f023 0320 	bic.w	r3, r3, #32
 800cd1c:	4a0e      	ldr	r2, [pc, #56]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800cd1e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800cd22:	f002 f8c9 	bl	800eeb8 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800cd26:	e013      	b.n	800cd50 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 800cd28:	79bb      	ldrb	r3, [r7, #6]
 800cd2a:	f083 0301 	eor.w	r3, r3, #1
 800cd2e:	b2db      	uxtb	r3, r3
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d00d      	beq.n	800cd50 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800cd34:	4a08      	ldr	r2, [pc, #32]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800cd36:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cd3a:	f36f 1345 	bfc	r3, #5, #1
 800cd3e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800cd42:	4b05      	ldr	r3, [pc, #20]	; (800cd58 <LoRaMacHandleMcpsRequest+0xd4>)
 800cd44:	2200      	movs	r2, #0
 800cd46:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800cd4a:	2000      	movs	r0, #0
 800cd4c:	f000 f88c 	bl	800ce68 <OnTxDelayedTimerEvent>
}
 800cd50:	bf00      	nop
 800cd52:	3708      	adds	r7, #8
 800cd54:	46bd      	mov	sp, r7
 800cd56:	bd80      	pop	{r7, pc}
 800cd58:	200004ec 	.word	0x200004ec
 800cd5c:	20000854 	.word	0x20000854

0800cd60 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cd64:	4b1b      	ldr	r3, [pc, #108]	; (800cdd4 <LoRaMacHandleMlmeRequest+0x74>)
 800cd66:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cd6a:	f003 0304 	and.w	r3, r3, #4
 800cd6e:	b2db      	uxtb	r3, r3
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d02c      	beq.n	800cdce <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800cd74:	2001      	movs	r0, #1
 800cd76:	f004 fc0d 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d012      	beq.n	800cda6 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800cd80:	2001      	movs	r0, #1
 800cd82:	f004 fba9 	bl	80114d8 <LoRaMacConfirmQueueGetStatus>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d103      	bne.n	800cd94 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800cd8c:	4b11      	ldr	r3, [pc, #68]	; (800cdd4 <LoRaMacHandleMlmeRequest+0x74>)
 800cd8e:	2200      	movs	r2, #0
 800cd90:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cd94:	4b0f      	ldr	r3, [pc, #60]	; (800cdd4 <LoRaMacHandleMlmeRequest+0x74>)
 800cd96:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cd9a:	f023 0302 	bic.w	r3, r3, #2
 800cd9e:	4a0d      	ldr	r2, [pc, #52]	; (800cdd4 <LoRaMacHandleMlmeRequest+0x74>)
 800cda0:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800cda4:	e013      	b.n	800cdce <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cda6:	2005      	movs	r0, #5
 800cda8:	f004 fbf4 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800cdac:	4603      	mov	r3, r0
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d105      	bne.n	800cdbe <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800cdb2:	2006      	movs	r0, #6
 800cdb4:	f004 fbee 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800cdb8:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d007      	beq.n	800cdce <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cdbe:	4b05      	ldr	r3, [pc, #20]	; (800cdd4 <LoRaMacHandleMlmeRequest+0x74>)
 800cdc0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cdc4:	f023 0302 	bic.w	r3, r3, #2
 800cdc8:	4a02      	ldr	r2, [pc, #8]	; (800cdd4 <LoRaMacHandleMlmeRequest+0x74>)
 800cdca:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800cdce:	bf00      	nop
 800cdd0:	bd80      	pop	{r7, pc}
 800cdd2:	bf00      	nop
 800cdd4:	200004ec 	.word	0x200004ec

0800cdd8 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cddc:	200c      	movs	r0, #12
 800cdde:	f004 fbd9 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800cde2:	4603      	mov	r3, r0
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d019      	beq.n	800ce1c <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800cde8:	4b0e      	ldr	r3, [pc, #56]	; (800ce24 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cdea:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cdee:	f003 0301 	and.w	r3, r3, #1
 800cdf2:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d111      	bne.n	800ce1c <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cdf8:	4b0a      	ldr	r3, [pc, #40]	; (800ce24 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cdfa:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cdfe:	f003 0304 	and.w	r3, r3, #4
 800ce02:	b2db      	uxtb	r3, r3
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d009      	beq.n	800ce1c <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ce08:	4b06      	ldr	r3, [pc, #24]	; (800ce24 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800ce0a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ce0e:	f023 0302 	bic.w	r3, r3, #2
 800ce12:	4a04      	ldr	r2, [pc, #16]	; (800ce24 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800ce14:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	e000      	b.n	800ce1e <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	bd80      	pop	{r7, pc}
 800ce22:	bf00      	nop
 800ce24:	200004ec 	.word	0x200004ec

0800ce28 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800ce28:	b480      	push	{r7}
 800ce2a:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800ce2c:	4b0d      	ldr	r3, [pc, #52]	; (800ce64 <LoRaMacCheckForRxAbort+0x3c>)
 800ce2e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ce32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d00f      	beq.n	800ce5a <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800ce3a:	4b0a      	ldr	r3, [pc, #40]	; (800ce64 <LoRaMacCheckForRxAbort+0x3c>)
 800ce3c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ce40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ce44:	4a07      	ldr	r2, [pc, #28]	; (800ce64 <LoRaMacCheckForRxAbort+0x3c>)
 800ce46:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ce4a:	4b06      	ldr	r3, [pc, #24]	; (800ce64 <LoRaMacCheckForRxAbort+0x3c>)
 800ce4c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ce50:	f023 0302 	bic.w	r3, r3, #2
 800ce54:	4a03      	ldr	r2, [pc, #12]	; (800ce64 <LoRaMacCheckForRxAbort+0x3c>)
 800ce56:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800ce5a:	bf00      	nop
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bc80      	pop	{r7}
 800ce60:	4770      	bx	lr
 800ce62:	bf00      	nop
 800ce64:	200004ec 	.word	0x200004ec

0800ce68 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b082      	sub	sp, #8
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800ce70:	4818      	ldr	r0, [pc, #96]	; (800ced4 <OnTxDelayedTimerEvent+0x6c>)
 800ce72:	f00b fd99 	bl	80189a8 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800ce76:	4b18      	ldr	r3, [pc, #96]	; (800ced8 <OnTxDelayedTimerEvent+0x70>)
 800ce78:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ce7c:	f023 0320 	bic.w	r3, r3, #32
 800ce80:	4a15      	ldr	r2, [pc, #84]	; (800ced8 <OnTxDelayedTimerEvent+0x70>)
 800ce82:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800ce86:	2001      	movs	r0, #1
 800ce88:	f001 f9a8 	bl	800e1dc <ScheduleTx>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d01a      	beq.n	800cec8 <OnTxDelayedTimerEvent+0x60>
 800ce92:	2b0b      	cmp	r3, #11
 800ce94:	d018      	beq.n	800cec8 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ce96:	4b10      	ldr	r3, [pc, #64]	; (800ced8 <OnTxDelayedTimerEvent+0x70>)
 800ce98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ce9c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800cea0:	b2da      	uxtb	r2, r3
 800cea2:	4b0d      	ldr	r3, [pc, #52]	; (800ced8 <OnTxDelayedTimerEvent+0x70>)
 800cea4:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800cea8:	4b0b      	ldr	r3, [pc, #44]	; (800ced8 <OnTxDelayedTimerEvent+0x70>)
 800ceaa:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ceae:	4b0a      	ldr	r3, [pc, #40]	; (800ced8 <OnTxDelayedTimerEvent+0x70>)
 800ceb0:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800ceb4:	4b08      	ldr	r3, [pc, #32]	; (800ced8 <OnTxDelayedTimerEvent+0x70>)
 800ceb6:	2209      	movs	r2, #9
 800ceb8:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800cebc:	2009      	movs	r0, #9
 800cebe:	f004 fb35 	bl	801152c <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800cec2:	f001 fff9 	bl	800eeb8 <StopRetransmission>
            break;
 800cec6:	e000      	b.n	800ceca <OnTxDelayedTimerEvent+0x62>
            break;
 800cec8:	bf00      	nop
        }
    }
}
 800ceca:	bf00      	nop
 800cecc:	3708      	adds	r7, #8
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd80      	pop	{r7, pc}
 800ced2:	bf00      	nop
 800ced4:	20000854 	.word	0x20000854
 800ced8:	200004ec 	.word	0x200004ec

0800cedc <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b082      	sub	sp, #8
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800cee4:	4b17      	ldr	r3, [pc, #92]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cee6:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ceea:	4b16      	ldr	r3, [pc, #88]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800ceec:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 800cef0:	4b14      	ldr	r3, [pc, #80]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cef2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cef6:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cefa:	b25a      	sxtb	r2, r3
 800cefc:	4b11      	ldr	r3, [pc, #68]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cefe:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800cf02:	4b10      	ldr	r3, [pc, #64]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cf04:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf08:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800cf0c:	4b0d      	ldr	r3, [pc, #52]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cf0e:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800cf12:	4b0c      	ldr	r3, [pc, #48]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cf14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf18:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800cf1c:	4b09      	ldr	r3, [pc, #36]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cf1e:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800cf22:	4b08      	ldr	r3, [pc, #32]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cf24:	2200      	movs	r2, #0
 800cf26:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800cf2a:	4b06      	ldr	r3, [pc, #24]	; (800cf44 <OnRxWindow1TimerEvent+0x68>)
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800cf32:	4905      	ldr	r1, [pc, #20]	; (800cf48 <OnRxWindow1TimerEvent+0x6c>)
 800cf34:	4805      	ldr	r0, [pc, #20]	; (800cf4c <OnRxWindow1TimerEvent+0x70>)
 800cf36:	f001 fb91 	bl	800e65c <RxWindowSetup>
}
 800cf3a:	bf00      	nop
 800cf3c:	3708      	adds	r7, #8
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}
 800cf42:	bf00      	nop
 800cf44:	200004ec 	.word	0x200004ec
 800cf48:	200008a4 	.word	0x200008a4
 800cf4c:	2000086c 	.word	0x2000086c

0800cf50 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b082      	sub	sp, #8
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800cf58:	4b19      	ldr	r3, [pc, #100]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf5a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d02a      	beq.n	800cfb8 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800cf62:	4b17      	ldr	r3, [pc, #92]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf64:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800cf68:	4b15      	ldr	r3, [pc, #84]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf6a:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800cf6e:	4b14      	ldr	r3, [pc, #80]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf74:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800cf78:	4a11      	ldr	r2, [pc, #68]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf7a:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800cf7e:	4b10      	ldr	r3, [pc, #64]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf84:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800cf88:	4b0d      	ldr	r3, [pc, #52]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf8a:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800cf8e:	4b0c      	ldr	r3, [pc, #48]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf94:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800cf98:	4b09      	ldr	r3, [pc, #36]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cf9a:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800cf9e:	4b08      	ldr	r3, [pc, #32]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800cfa6:	4b06      	ldr	r3, [pc, #24]	; (800cfc0 <OnRxWindow2TimerEvent+0x70>)
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800cfae:	4905      	ldr	r1, [pc, #20]	; (800cfc4 <OnRxWindow2TimerEvent+0x74>)
 800cfb0:	4805      	ldr	r0, [pc, #20]	; (800cfc8 <OnRxWindow2TimerEvent+0x78>)
 800cfb2:	f001 fb53 	bl	800e65c <RxWindowSetup>
 800cfb6:	e000      	b.n	800cfba <OnRxWindow2TimerEvent+0x6a>
        return;
 800cfb8:	bf00      	nop
}
 800cfba:	3708      	adds	r7, #8
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}
 800cfc0:	200004ec 	.word	0x200004ec
 800cfc4:	200008b8 	.word	0x200008b8
 800cfc8:	20000884 	.word	0x20000884

0800cfcc <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800cfcc:	b580      	push	{r7, lr}
 800cfce:	b082      	sub	sp, #8
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800cfd4:	4816      	ldr	r0, [pc, #88]	; (800d030 <OnAckTimeoutTimerEvent+0x64>)
 800cfd6:	f00b fce7 	bl	80189a8 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800cfda:	4b16      	ldr	r3, [pc, #88]	; (800d034 <OnAckTimeoutTimerEvent+0x68>)
 800cfdc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d003      	beq.n	800cfec <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800cfe4:	4b13      	ldr	r3, [pc, #76]	; (800d034 <OnAckTimeoutTimerEvent+0x68>)
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800cfec:	4b11      	ldr	r3, [pc, #68]	; (800d034 <OnAckTimeoutTimerEvent+0x68>)
 800cfee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cff2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cff6:	2b02      	cmp	r3, #2
 800cff8:	d106      	bne.n	800d008 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800cffa:	4a0e      	ldr	r2, [pc, #56]	; (800d034 <OnAckTimeoutTimerEvent+0x68>)
 800cffc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d000:	f043 0320 	orr.w	r3, r3, #32
 800d004:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d008:	4b0a      	ldr	r3, [pc, #40]	; (800d034 <OnAckTimeoutTimerEvent+0x68>)
 800d00a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d00a      	beq.n	800d028 <OnAckTimeoutTimerEvent+0x5c>
 800d012:	4b08      	ldr	r3, [pc, #32]	; (800d034 <OnAckTimeoutTimerEvent+0x68>)
 800d014:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d018:	68db      	ldr	r3, [r3, #12]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d004      	beq.n	800d028 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d01e:	4b05      	ldr	r3, [pc, #20]	; (800d034 <OnAckTimeoutTimerEvent+0x68>)
 800d020:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d024:	68db      	ldr	r3, [r3, #12]
 800d026:	4798      	blx	r3
    }
}
 800d028:	bf00      	nop
 800d02a:	3708      	adds	r7, #8
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}
 800d030:	200008e4 	.word	0x200008e4
 800d034:	200004ec 	.word	0x200004ec

0800d038 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b084      	sub	sp, #16
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	60ba      	str	r2, [r7, #8]
 800d040:	607b      	str	r3, [r7, #4]
 800d042:	4603      	mov	r3, r0
 800d044:	73fb      	strb	r3, [r7, #15]
 800d046:	460b      	mov	r3, r1
 800d048:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d005      	beq.n	800d05c <GetFCntDown+0x24>
 800d050:	69fb      	ldr	r3, [r7, #28]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d002      	beq.n	800d05c <GetFCntDown+0x24>
 800d056:	6a3b      	ldr	r3, [r7, #32]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d101      	bne.n	800d060 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800d05c:	230a      	movs	r3, #10
 800d05e:	e029      	b.n	800d0b4 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800d060:	7bfb      	ldrb	r3, [r7, #15]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d016      	beq.n	800d094 <GetFCntDown+0x5c>
 800d066:	2b01      	cmp	r3, #1
 800d068:	d118      	bne.n	800d09c <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800d06a:	79bb      	ldrb	r3, [r7, #6]
 800d06c:	2b01      	cmp	r3, #1
 800d06e:	d10d      	bne.n	800d08c <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800d070:	7bbb      	ldrb	r3, [r7, #14]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d002      	beq.n	800d07c <GetFCntDown+0x44>
 800d076:	7bbb      	ldrb	r3, [r7, #14]
 800d078:	2b03      	cmp	r3, #3
 800d07a:	d103      	bne.n	800d084 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800d07c:	69fb      	ldr	r3, [r7, #28]
 800d07e:	2202      	movs	r2, #2
 800d080:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800d082:	e00d      	b.n	800d0a0 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800d084:	69fb      	ldr	r3, [r7, #28]
 800d086:	2201      	movs	r2, #1
 800d088:	701a      	strb	r2, [r3, #0]
            break;
 800d08a:	e009      	b.n	800d0a0 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800d08c:	69fb      	ldr	r3, [r7, #28]
 800d08e:	2203      	movs	r2, #3
 800d090:	701a      	strb	r2, [r3, #0]
            break;
 800d092:	e005      	b.n	800d0a0 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800d094:	69fb      	ldr	r3, [r7, #28]
 800d096:	2204      	movs	r2, #4
 800d098:	701a      	strb	r2, [r3, #0]
            break;
 800d09a:	e001      	b.n	800d0a0 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800d09c:	2305      	movs	r3, #5
 800d09e:	e009      	b.n	800d0b4 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800d0a0:	69fb      	ldr	r3, [r7, #28]
 800d0a2:	7818      	ldrb	r0, [r3, #0]
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	89db      	ldrh	r3, [r3, #14]
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	8b39      	ldrh	r1, [r7, #24]
 800d0ac:	6a3b      	ldr	r3, [r7, #32]
 800d0ae:	f004 fe71 	bl	8011d94 <LoRaMacCryptoGetFCntDown>
 800d0b2:	4603      	mov	r3, r0
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3710      	adds	r7, #16
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800d0bc:	b5b0      	push	{r4, r5, r7, lr}
 800d0be:	b084      	sub	sp, #16
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800d0c6:	2303      	movs	r3, #3
 800d0c8:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 800d0ca:	4b71      	ldr	r3, [pc, #452]	; (800d290 <SwitchClass+0x1d4>)
 800d0cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0d0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d0d4:	2b02      	cmp	r3, #2
 800d0d6:	f000 80c1 	beq.w	800d25c <SwitchClass+0x1a0>
 800d0da:	2b02      	cmp	r3, #2
 800d0dc:	f300 80d2 	bgt.w	800d284 <SwitchClass+0x1c8>
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d003      	beq.n	800d0ec <SwitchClass+0x30>
 800d0e4:	2b01      	cmp	r3, #1
 800d0e6:	f000 80a9 	beq.w	800d23c <SwitchClass+0x180>
 800d0ea:	e0cb      	b.n	800d284 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800d0ec:	79fb      	ldrb	r3, [r7, #7]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d10b      	bne.n	800d10a <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800d0f2:	4b67      	ldr	r3, [pc, #412]	; (800d290 <SwitchClass+0x1d4>)
 800d0f4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d0f8:	4b65      	ldr	r3, [pc, #404]	; (800d290 <SwitchClass+0x1d4>)
 800d0fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0fe:	33b0      	adds	r3, #176	; 0xb0
 800d100:	32a8      	adds	r2, #168	; 0xa8
 800d102:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d106:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800d10a:	79fb      	ldrb	r3, [r7, #7]
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	d10e      	bne.n	800d12e <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800d110:	79fb      	ldrb	r3, [r7, #7]
 800d112:	4618      	mov	r0, r3
 800d114:	f003 fd26 	bl	8010b64 <LoRaMacClassBSwitchClass>
 800d118:	4603      	mov	r3, r0
 800d11a:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800d11c:	7bfb      	ldrb	r3, [r7, #15]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d105      	bne.n	800d12e <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d122:	4b5b      	ldr	r3, [pc, #364]	; (800d290 <SwitchClass+0x1d4>)
 800d124:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d128:	79fa      	ldrb	r2, [r7, #7]
 800d12a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 800d12e:	79fb      	ldrb	r3, [r7, #7]
 800d130:	2b02      	cmp	r3, #2
 800d132:	f040 80a2 	bne.w	800d27a <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d136:	4b56      	ldr	r3, [pc, #344]	; (800d290 <SwitchClass+0x1d4>)
 800d138:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d13c:	79fa      	ldrb	r2, [r7, #7]
 800d13e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800d142:	4a53      	ldr	r2, [pc, #332]	; (800d290 <SwitchClass+0x1d4>)
 800d144:	4b52      	ldr	r3, [pc, #328]	; (800d290 <SwitchClass+0x1d4>)
 800d146:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800d14a:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800d14e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d150:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d152:	682b      	ldr	r3, [r5, #0]
 800d154:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d156:	4b4e      	ldr	r3, [pc, #312]	; (800d290 <SwitchClass+0x1d4>)
 800d158:	2202      	movs	r2, #2
 800d15a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d15e:	2300      	movs	r3, #0
 800d160:	73bb      	strb	r3, [r7, #14]
 800d162:	e05b      	b.n	800d21c <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800d164:	4b4a      	ldr	r3, [pc, #296]	; (800d290 <SwitchClass+0x1d4>)
 800d166:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d16a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d16e:	212c      	movs	r1, #44	; 0x2c
 800d170:	fb01 f303 	mul.w	r3, r1, r3
 800d174:	4413      	add	r3, r2
 800d176:	3352      	adds	r3, #82	; 0x52
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d048      	beq.n	800d210 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800d17e:	4b44      	ldr	r3, [pc, #272]	; (800d290 <SwitchClass+0x1d4>)
 800d180:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 800d184:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800d188:	4b41      	ldr	r3, [pc, #260]	; (800d290 <SwitchClass+0x1d4>)
 800d18a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d18e:	202c      	movs	r0, #44	; 0x2c
 800d190:	fb00 f202 	mul.w	r2, r0, r2
 800d194:	440a      	add	r2, r1
 800d196:	3268      	adds	r2, #104	; 0x68
 800d198:	6812      	ldr	r2, [r2, #0]
 800d19a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800d19e:	4b3c      	ldr	r3, [pc, #240]	; (800d290 <SwitchClass+0x1d4>)
 800d1a0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800d1a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d1a8:	212c      	movs	r1, #44	; 0x2c
 800d1aa:	fb01 f303 	mul.w	r3, r1, r3
 800d1ae:	4413      	add	r3, r2
 800d1b0:	336c      	adds	r3, #108	; 0x6c
 800d1b2:	f993 2000 	ldrsb.w	r2, [r3]
 800d1b6:	4b36      	ldr	r3, [pc, #216]	; (800d290 <SwitchClass+0x1d4>)
 800d1b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d1bc:	b2d2      	uxtb	r2, r2
 800d1be:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800d1c2:	4b33      	ldr	r3, [pc, #204]	; (800d290 <SwitchClass+0x1d4>)
 800d1c4:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d1c8:	4b31      	ldr	r3, [pc, #196]	; (800d290 <SwitchClass+0x1d4>)
 800d1ca:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800d1ce:	4b30      	ldr	r3, [pc, #192]	; (800d290 <SwitchClass+0x1d4>)
 800d1d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d1d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d1d8:	4a2d      	ldr	r2, [pc, #180]	; (800d290 <SwitchClass+0x1d4>)
 800d1da:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d1de:	4b2c      	ldr	r3, [pc, #176]	; (800d290 <SwitchClass+0x1d4>)
 800d1e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d1e4:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d1e8:	4b29      	ldr	r3, [pc, #164]	; (800d290 <SwitchClass+0x1d4>)
 800d1ea:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d1ee:	4b28      	ldr	r3, [pc, #160]	; (800d290 <SwitchClass+0x1d4>)
 800d1f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d1f4:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d1f8:	4b25      	ldr	r3, [pc, #148]	; (800d290 <SwitchClass+0x1d4>)
 800d1fa:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800d1fe:	4b24      	ldr	r3, [pc, #144]	; (800d290 <SwitchClass+0x1d4>)
 800d200:	2203      	movs	r2, #3
 800d202:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800d206:	4b22      	ldr	r3, [pc, #136]	; (800d290 <SwitchClass+0x1d4>)
 800d208:	2201      	movs	r2, #1
 800d20a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800d20e:	e009      	b.n	800d224 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d210:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d214:	b2db      	uxtb	r3, r3
 800d216:	3301      	adds	r3, #1
 800d218:	b2db      	uxtb	r3, r3
 800d21a:	73bb      	strb	r3, [r7, #14]
 800d21c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d220:	2b00      	cmp	r3, #0
 800d222:	dd9f      	ble.n	800d164 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800d224:	4b1a      	ldr	r3, [pc, #104]	; (800d290 <SwitchClass+0x1d4>)
 800d226:	2200      	movs	r2, #0
 800d228:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800d22c:	4b19      	ldr	r3, [pc, #100]	; (800d294 <SwitchClass+0x1d8>)
 800d22e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d230:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800d232:	f001 fa43 	bl	800e6bc <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800d236:	2300      	movs	r3, #0
 800d238:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d23a:	e01e      	b.n	800d27a <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800d23c:	79fb      	ldrb	r3, [r7, #7]
 800d23e:	4618      	mov	r0, r3
 800d240:	f003 fc90 	bl	8010b64 <LoRaMacClassBSwitchClass>
 800d244:	4603      	mov	r3, r0
 800d246:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800d248:	7bfb      	ldrb	r3, [r7, #15]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d117      	bne.n	800d27e <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d24e:	4b10      	ldr	r3, [pc, #64]	; (800d290 <SwitchClass+0x1d4>)
 800d250:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d254:	79fa      	ldrb	r2, [r7, #7]
 800d256:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 800d25a:	e010      	b.n	800d27e <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800d25c:	79fb      	ldrb	r3, [r7, #7]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d10f      	bne.n	800d282 <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d262:	4b0b      	ldr	r3, [pc, #44]	; (800d290 <SwitchClass+0x1d4>)
 800d264:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d268:	79fa      	ldrb	r2, [r7, #7]
 800d26a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800d26e:	4b09      	ldr	r3, [pc, #36]	; (800d294 <SwitchClass+0x1d8>)
 800d270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d272:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800d274:	2300      	movs	r3, #0
 800d276:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d278:	e003      	b.n	800d282 <SwitchClass+0x1c6>
            break;
 800d27a:	bf00      	nop
 800d27c:	e002      	b.n	800d284 <SwitchClass+0x1c8>
            break;
 800d27e:	bf00      	nop
 800d280:	e000      	b.n	800d284 <SwitchClass+0x1c8>
            break;
 800d282:	bf00      	nop
        }
    }

    return status;
 800d284:	7bfb      	ldrb	r3, [r7, #15]
}
 800d286:	4618      	mov	r0, r3
 800d288:	3710      	adds	r7, #16
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bdb0      	pop	{r4, r5, r7, pc}
 800d28e:	bf00      	nop
 800d290:	200004ec 	.word	0x200004ec
 800d294:	0801a0b8 	.word	0x0801a0b8

0800d298 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b086      	sub	sp, #24
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	4603      	mov	r3, r0
 800d2a0:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d2a2:	4b12      	ldr	r3, [pc, #72]	; (800d2ec <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d2a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2a8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d2ac:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800d2ae:	79fb      	ldrb	r3, [r7, #7]
 800d2b0:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800d2b2:	230d      	movs	r3, #13
 800d2b4:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 800d2b6:	4b0d      	ldr	r3, [pc, #52]	; (800d2ec <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d2b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2bc:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d001      	beq.n	800d2c8 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800d2c4:	230e      	movs	r3, #14
 800d2c6:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d2c8:	4b08      	ldr	r3, [pc, #32]	; (800d2ec <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d2ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2ce:	781b      	ldrb	r3, [r3, #0]
 800d2d0:	f107 0210 	add.w	r2, r7, #16
 800d2d4:	4611      	mov	r1, r2
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f005 fbb4 	bl	8012a44 <RegionGetPhyParam>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	b2db      	uxtb	r3, r3
}
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	3718      	adds	r7, #24
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	200004ec 	.word	0x200004ec

0800d2f0 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b084      	sub	sp, #16
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	71fb      	strb	r3, [r7, #7]
 800d2fa:	460b      	mov	r3, r1
 800d2fc:	71bb      	strb	r3, [r7, #6]
 800d2fe:	4613      	mov	r3, r2
 800d300:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800d302:	2300      	movs	r3, #0
 800d304:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800d306:	2300      	movs	r3, #0
 800d308:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800d30a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d30e:	4618      	mov	r0, r3
 800d310:	f7ff ffc2 	bl	800d298 <GetMaxAppPayloadWithoutFOptsLength>
 800d314:	4603      	mov	r3, r0
 800d316:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800d318:	79fb      	ldrb	r3, [r7, #7]
 800d31a:	b29a      	uxth	r2, r3
 800d31c:	797b      	ldrb	r3, [r7, #5]
 800d31e:	b29b      	uxth	r3, r3
 800d320:	4413      	add	r3, r2
 800d322:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800d324:	89ba      	ldrh	r2, [r7, #12]
 800d326:	89fb      	ldrh	r3, [r7, #14]
 800d328:	429a      	cmp	r2, r3
 800d32a:	d804      	bhi.n	800d336 <ValidatePayloadLength+0x46>
 800d32c:	89bb      	ldrh	r3, [r7, #12]
 800d32e:	2bff      	cmp	r3, #255	; 0xff
 800d330:	d801      	bhi.n	800d336 <ValidatePayloadLength+0x46>
    {
        return true;
 800d332:	2301      	movs	r3, #1
 800d334:	e000      	b.n	800d338 <ValidatePayloadLength+0x48>
    }
    return false;
 800d336:	2300      	movs	r3, #0
}
 800d338:	4618      	mov	r0, r3
 800d33a:	3710      	adds	r7, #16
 800d33c:	46bd      	mov	sp, r7
 800d33e:	bd80      	pop	{r7, pc}

0800d340 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800d340:	b480      	push	{r7}
 800d342:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800d344:	4a05      	ldr	r2, [pc, #20]	; (800d35c <SetMlmeScheduleUplinkIndication+0x1c>)
 800d346:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d34a:	f043 0310 	orr.w	r3, r3, #16
 800d34e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d352:	bf00      	nop
 800d354:	46bd      	mov	sp, r7
 800d356:	bc80      	pop	{r7}
 800d358:	4770      	bx	lr
 800d35a:	bf00      	nop
 800d35c:	200004ec 	.word	0x200004ec

0800d360 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800d360:	b590      	push	{r4, r7, lr}
 800d362:	b0a5      	sub	sp, #148	; 0x94
 800d364:	af02      	add	r7, sp, #8
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	4608      	mov	r0, r1
 800d36a:	4611      	mov	r1, r2
 800d36c:	461a      	mov	r2, r3
 800d36e:	4603      	mov	r3, r0
 800d370:	70fb      	strb	r3, [r7, #3]
 800d372:	460b      	mov	r3, r1
 800d374:	70bb      	strb	r3, [r7, #2]
 800d376:	4613      	mov	r3, r2
 800d378:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800d37a:	2300      	movs	r3, #0
 800d37c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800d380:	2300      	movs	r3, #0
 800d382:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800d386:	2300      	movs	r3, #0
 800d388:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 800d38c:	f000 bca5 	b.w	800dcda <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800d390:	78fb      	ldrb	r3, [r7, #3]
 800d392:	687a      	ldr	r2, [r7, #4]
 800d394:	4413      	add	r3, r2
 800d396:	781b      	ldrb	r3, [r3, #0]
 800d398:	4618      	mov	r0, r3
 800d39a:	f003 fef1 	bl	8011180 <LoRaMacCommandsGetCmdSize>
 800d39e:	4603      	mov	r3, r0
 800d3a0:	461a      	mov	r2, r3
 800d3a2:	78fb      	ldrb	r3, [r7, #3]
 800d3a4:	441a      	add	r2, r3
 800d3a6:	78bb      	ldrb	r3, [r7, #2]
 800d3a8:	429a      	cmp	r2, r3
 800d3aa:	f300 849c 	bgt.w	800dce6 <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800d3ae:	78fb      	ldrb	r3, [r7, #3]
 800d3b0:	1c5a      	adds	r2, r3, #1
 800d3b2:	70fa      	strb	r2, [r7, #3]
 800d3b4:	461a      	mov	r2, r3
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	4413      	add	r3, r2
 800d3ba:	781b      	ldrb	r3, [r3, #0]
 800d3bc:	3b02      	subs	r3, #2
 800d3be:	2b11      	cmp	r3, #17
 800d3c0:	f200 8493 	bhi.w	800dcea <ProcessMacCommands+0x98a>
 800d3c4:	a201      	add	r2, pc, #4	; (adr r2, 800d3cc <ProcessMacCommands+0x6c>)
 800d3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ca:	bf00      	nop
 800d3cc:	0800d415 	.word	0x0800d415
 800d3d0:	0800d457 	.word	0x0800d457
 800d3d4:	0800d59b 	.word	0x0800d59b
 800d3d8:	0800d5e7 	.word	0x0800d5e7
 800d3dc:	0800d6f1 	.word	0x0800d6f1
 800d3e0:	0800d749 	.word	0x0800d749
 800d3e4:	0800d7fb 	.word	0x0800d7fb
 800d3e8:	0800d865 	.word	0x0800d865
 800d3ec:	0800d967 	.word	0x0800d967
 800d3f0:	0800dceb 	.word	0x0800dceb
 800d3f4:	0800dceb 	.word	0x0800dceb
 800d3f8:	0800da05 	.word	0x0800da05
 800d3fc:	0800dceb 	.word	0x0800dceb
 800d400:	0800dceb 	.word	0x0800dceb
 800d404:	0800db1b 	.word	0x0800db1b
 800d408:	0800db4f 	.word	0x0800db4f
 800d40c:	0800dbdf 	.word	0x0800dbdf
 800d410:	0800dc55 	.word	0x0800dc55
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800d414:	2004      	movs	r0, #4
 800d416:	f004 f8bd 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800d41a:	4603      	mov	r3, r0
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	f000 845c 	beq.w	800dcda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800d422:	2104      	movs	r1, #4
 800d424:	2000      	movs	r0, #0
 800d426:	f004 f829 	bl	801147c <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800d42a:	78fb      	ldrb	r3, [r7, #3]
 800d42c:	1c5a      	adds	r2, r3, #1
 800d42e:	70fa      	strb	r2, [r7, #3]
 800d430:	461a      	mov	r2, r3
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	4413      	add	r3, r2
 800d436:	781a      	ldrb	r2, [r3, #0]
 800d438:	4bc1      	ldr	r3, [pc, #772]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d43a:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800d43e:	78fb      	ldrb	r3, [r7, #3]
 800d440:	1c5a      	adds	r2, r3, #1
 800d442:	70fa      	strb	r2, [r7, #3]
 800d444:	461a      	mov	r2, r3
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	4413      	add	r3, r2
 800d44a:	781a      	ldrb	r2, [r3, #0]
 800d44c:	4bbc      	ldr	r3, [pc, #752]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d44e:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 800d452:	f000 bc42 	b.w	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800d456:	2300      	movs	r3, #0
 800d458:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800d45c:	2300      	movs	r3, #0
 800d45e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800d462:	2300      	movs	r3, #0
 800d464:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800d468:	2300      	movs	r3, #0
 800d46a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800d46e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d472:	f083 0301 	eor.w	r3, r3, #1
 800d476:	b2db      	uxtb	r3, r3
 800d478:	2b00      	cmp	r3, #0
 800d47a:	f000 808c 	beq.w	800d596 <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 800d47e:	2301      	movs	r3, #1
 800d480:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800d484:	78fb      	ldrb	r3, [r7, #3]
 800d486:	3b01      	subs	r3, #1
 800d488:	687a      	ldr	r2, [r7, #4]
 800d48a:	4413      	add	r3, r2
 800d48c:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800d48e:	78ba      	ldrb	r2, [r7, #2]
 800d490:	78fb      	ldrb	r3, [r7, #3]
 800d492:	1ad3      	subs	r3, r2, r3
 800d494:	b2db      	uxtb	r3, r3
 800d496:	3301      	adds	r3, #1
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800d49e:	4ba8      	ldr	r3, [pc, #672]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d4a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4a4:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800d4a8:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d4ac:	4ba4      	ldr	r3, [pc, #656]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d4ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4b2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d4b6:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d4ba:	4ba1      	ldr	r3, [pc, #644]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d4bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4c0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d4c4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800d4c8:	4b9d      	ldr	r3, [pc, #628]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d4ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4ce:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800d4d2:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800d4d6:	4b9a      	ldr	r3, [pc, #616]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d4d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4dc:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d4e0:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 800d4e4:	4b96      	ldr	r3, [pc, #600]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d4e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4ea:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800d4ee:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 800d4f0:	4b93      	ldr	r3, [pc, #588]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d4f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4f6:	7818      	ldrb	r0, [r3, #0]
 800d4f8:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800d4fc:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800d500:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d504:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d508:	9301      	str	r3, [sp, #4]
 800d50a:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800d50e:	9300      	str	r3, [sp, #0]
 800d510:	4623      	mov	r3, r4
 800d512:	f005 fb68 	bl	8012be6 <RegionLinkAdrReq>
 800d516:	4603      	mov	r3, r0
 800d518:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800d51c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d520:	f003 0307 	and.w	r3, r3, #7
 800d524:	2b07      	cmp	r3, #7
 800d526:	d114      	bne.n	800d552 <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 800d528:	4b85      	ldr	r3, [pc, #532]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d52a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d52e:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800d532:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 800d536:	4b82      	ldr	r3, [pc, #520]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d538:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d53c:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800d540:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 800d544:	4b7e      	ldr	r3, [pc, #504]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d546:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d54a:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800d54e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d552:	2300      	movs	r3, #0
 800d554:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d558:	e00b      	b.n	800d572 <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800d55a:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800d55e:	2201      	movs	r2, #1
 800d560:	4619      	mov	r1, r3
 800d562:	2003      	movs	r0, #3
 800d564:	f003 fcb4 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d568:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800d56c:	3301      	adds	r3, #1
 800d56e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d572:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800d576:	4a73      	ldr	r2, [pc, #460]	; (800d744 <ProcessMacCommands+0x3e4>)
 800d578:	fba2 2303 	umull	r2, r3, r2, r3
 800d57c:	089b      	lsrs	r3, r3, #2
 800d57e:	b2db      	uxtb	r3, r3
 800d580:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800d584:	429a      	cmp	r2, r3
 800d586:	d3e8      	bcc.n	800d55a <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800d588:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800d58c:	78fb      	ldrb	r3, [r7, #3]
 800d58e:	4413      	add	r3, r2
 800d590:	b2db      	uxtb	r3, r3
 800d592:	3b01      	subs	r3, #1
 800d594:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800d596:	bf00      	nop
 800d598:	e39f      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 800d59a:	78fb      	ldrb	r3, [r7, #3]
 800d59c:	1c5a      	adds	r2, r3, #1
 800d59e:	70fa      	strb	r2, [r7, #3]
 800d5a0:	461a      	mov	r2, r3
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	4413      	add	r3, r2
 800d5a6:	781a      	ldrb	r2, [r3, #0]
 800d5a8:	4b65      	ldr	r3, [pc, #404]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d5aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5ae:	f002 020f 	and.w	r2, r2, #15
 800d5b2:	b2d2      	uxtb	r2, r2
 800d5b4:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 800d5b8:	4b61      	ldr	r3, [pc, #388]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d5ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5be:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	fa03 f202 	lsl.w	r2, r3, r2
 800d5ca:	4b5d      	ldr	r3, [pc, #372]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d5cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5d0:	b292      	uxth	r2, r2
 800d5d2:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800d5d6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d5da:	2200      	movs	r2, #0
 800d5dc:	4619      	mov	r1, r3
 800d5de:	2004      	movs	r0, #4
 800d5e0:	f003 fc76 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                break;
 800d5e4:	e379      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800d5e6:	2307      	movs	r3, #7
 800d5e8:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800d5ec:	78fb      	ldrb	r3, [r7, #3]
 800d5ee:	687a      	ldr	r2, [r7, #4]
 800d5f0:	4413      	add	r3, r2
 800d5f2:	781b      	ldrb	r3, [r3, #0]
 800d5f4:	091b      	lsrs	r3, r3, #4
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	b25b      	sxtb	r3, r3
 800d5fa:	f003 0307 	and.w	r3, r3, #7
 800d5fe:	b25b      	sxtb	r3, r3
 800d600:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800d604:	78fb      	ldrb	r3, [r7, #3]
 800d606:	687a      	ldr	r2, [r7, #4]
 800d608:	4413      	add	r3, r2
 800d60a:	781b      	ldrb	r3, [r3, #0]
 800d60c:	b25b      	sxtb	r3, r3
 800d60e:	f003 030f 	and.w	r3, r3, #15
 800d612:	b25b      	sxtb	r3, r3
 800d614:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800d618:	78fb      	ldrb	r3, [r7, #3]
 800d61a:	3301      	adds	r3, #1
 800d61c:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800d61e:	78fb      	ldrb	r3, [r7, #3]
 800d620:	1c5a      	adds	r2, r3, #1
 800d622:	70fa      	strb	r2, [r7, #3]
 800d624:	461a      	mov	r2, r3
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	4413      	add	r3, r2
 800d62a:	781b      	ldrb	r3, [r3, #0]
 800d62c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d62e:	78fb      	ldrb	r3, [r7, #3]
 800d630:	1c5a      	adds	r2, r3, #1
 800d632:	70fa      	strb	r2, [r7, #3]
 800d634:	461a      	mov	r2, r3
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	4413      	add	r3, r2
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	021a      	lsls	r2, r3, #8
 800d63e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d640:	4313      	orrs	r3, r2
 800d642:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d644:	78fb      	ldrb	r3, [r7, #3]
 800d646:	1c5a      	adds	r2, r3, #1
 800d648:	70fa      	strb	r2, [r7, #3]
 800d64a:	461a      	mov	r2, r3
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	4413      	add	r3, r2
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	041a      	lsls	r2, r3, #16
 800d654:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d656:	4313      	orrs	r3, r2
 800d658:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800d65a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d65c:	2264      	movs	r2, #100	; 0x64
 800d65e:	fb02 f303 	mul.w	r3, r2, r3
 800d662:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 800d664:	4b36      	ldr	r3, [pc, #216]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d666:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d66a:	781b      	ldrb	r3, [r3, #0]
 800d66c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800d670:	4611      	mov	r1, r2
 800d672:	4618      	mov	r0, r3
 800d674:	f005 fad1 	bl	8012c1a <RegionRxParamSetupReq>
 800d678:	4603      	mov	r3, r0
 800d67a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800d67e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d682:	f003 0307 	and.w	r3, r3, #7
 800d686:	2b07      	cmp	r3, #7
 800d688:	d123      	bne.n	800d6d2 <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800d68a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d68e:	4b2c      	ldr	r3, [pc, #176]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d690:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d694:	b2d2      	uxtb	r2, r2
 800d696:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800d69a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d69e:	4b28      	ldr	r3, [pc, #160]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d6a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6a4:	b2d2      	uxtb	r2, r2
 800d6a6:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800d6aa:	4b25      	ldr	r3, [pc, #148]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d6ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d6b2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800d6b6:	4b22      	ldr	r3, [pc, #136]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d6b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d6be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800d6c2:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800d6c6:	4b1e      	ldr	r3, [pc, #120]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d6c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6cc:	b2d2      	uxtb	r2, r2
 800d6ce:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 800d6d2:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d6d6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800d6da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d6de:	2201      	movs	r2, #1
 800d6e0:	4619      	mov	r1, r3
 800d6e2:	2005      	movs	r0, #5
 800d6e4:	f003 fbf4 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d6e8:	f7ff fe2a 	bl	800d340 <SetMlmeScheduleUplinkIndication>
                break;
 800d6ec:	bf00      	nop
 800d6ee:	e2f4      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800d6f0:	23ff      	movs	r3, #255	; 0xff
 800d6f2:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800d6f6:	4b12      	ldr	r3, [pc, #72]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d6f8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d00d      	beq.n	800d71c <ProcessMacCommands+0x3bc>
 800d700:	4b0f      	ldr	r3, [pc, #60]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d702:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d007      	beq.n	800d71c <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800d70c:	4b0c      	ldr	r3, [pc, #48]	; (800d740 <ProcessMacCommands+0x3e0>)
 800d70e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	4798      	blx	r3
 800d716:	4603      	mov	r3, r0
 800d718:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800d71c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800d720:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800d724:	787b      	ldrb	r3, [r7, #1]
 800d726:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d72a:	b2db      	uxtb	r3, r3
 800d72c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800d730:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d734:	2202      	movs	r2, #2
 800d736:	4619      	mov	r1, r3
 800d738:	2006      	movs	r0, #6
 800d73a:	f003 fbc9 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                break;
 800d73e:	e2cc      	b.n	800dcda <ProcessMacCommands+0x97a>
 800d740:	200004ec 	.word	0x200004ec
 800d744:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800d748:	2303      	movs	r3, #3
 800d74a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800d74e:	78fb      	ldrb	r3, [r7, #3]
 800d750:	1c5a      	adds	r2, r3, #1
 800d752:	70fa      	strb	r2, [r7, #3]
 800d754:	461a      	mov	r2, r3
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	4413      	add	r3, r2
 800d75a:	781b      	ldrb	r3, [r3, #0]
 800d75c:	b25b      	sxtb	r3, r3
 800d75e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800d762:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800d766:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800d768:	78fb      	ldrb	r3, [r7, #3]
 800d76a:	1c5a      	adds	r2, r3, #1
 800d76c:	70fa      	strb	r2, [r7, #3]
 800d76e:	461a      	mov	r2, r3
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	4413      	add	r3, r2
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d778:	78fb      	ldrb	r3, [r7, #3]
 800d77a:	1c5a      	adds	r2, r3, #1
 800d77c:	70fa      	strb	r2, [r7, #3]
 800d77e:	461a      	mov	r2, r3
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	4413      	add	r3, r2
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	021a      	lsls	r2, r3, #8
 800d788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d78a:	4313      	orrs	r3, r2
 800d78c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d78e:	78fb      	ldrb	r3, [r7, #3]
 800d790:	1c5a      	adds	r2, r3, #1
 800d792:	70fa      	strb	r2, [r7, #3]
 800d794:	461a      	mov	r2, r3
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	4413      	add	r3, r2
 800d79a:	781b      	ldrb	r3, [r3, #0]
 800d79c:	041a      	lsls	r2, r3, #16
 800d79e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7a0:	4313      	orrs	r3, r2
 800d7a2:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800d7a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7a6:	2264      	movs	r2, #100	; 0x64
 800d7a8:	fb02 f303 	mul.w	r3, r2, r3
 800d7ac:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800d7b2:	78fb      	ldrb	r3, [r7, #3]
 800d7b4:	1c5a      	adds	r2, r3, #1
 800d7b6:	70fa      	strb	r2, [r7, #3]
 800d7b8:	461a      	mov	r2, r3
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4413      	add	r3, r2
 800d7be:	781b      	ldrb	r3, [r3, #0]
 800d7c0:	b25b      	sxtb	r3, r3
 800d7c2:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 800d7c6:	4b8d      	ldr	r3, [pc, #564]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d7c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7cc:	781b      	ldrb	r3, [r3, #0]
 800d7ce:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800d7d2:	4611      	mov	r1, r2
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	f005 fa33 	bl	8012c40 <RegionNewChannelReq>
 800d7da:	4603      	mov	r3, r0
 800d7dc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 800d7e0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d7e4:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800d7e8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d7ec:	2201      	movs	r2, #1
 800d7ee:	4619      	mov	r1, r3
 800d7f0:	2007      	movs	r0, #7
 800d7f2:	f003 fb6d 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                break;
 800d7f6:	bf00      	nop
 800d7f8:	e26f      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800d7fa:	78fb      	ldrb	r3, [r7, #3]
 800d7fc:	1c5a      	adds	r2, r3, #1
 800d7fe:	70fa      	strb	r2, [r7, #3]
 800d800:	461a      	mov	r2, r3
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	4413      	add	r3, r2
 800d806:	781b      	ldrb	r3, [r3, #0]
 800d808:	f003 030f 	and.w	r3, r3, #15
 800d80c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800d810:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d814:	2b00      	cmp	r3, #0
 800d816:	d104      	bne.n	800d822 <ProcessMacCommands+0x4c2>
                {
                    delay++;
 800d818:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d81c:	3301      	adds	r3, #1
 800d81e:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 800d822:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d826:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d82a:	fb02 f203 	mul.w	r2, r2, r3
 800d82e:	4b73      	ldr	r3, [pc, #460]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d830:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d834:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800d838:	4b70      	ldr	r3, [pc, #448]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d83a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d83e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800d842:	4b6e      	ldr	r3, [pc, #440]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d844:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d848:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800d84c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800d850:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d854:	2200      	movs	r2, #0
 800d856:	4619      	mov	r1, r3
 800d858:	2008      	movs	r0, #8
 800d85a:	f003 fb39 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d85e:	f7ff fd6f 	bl	800d340 <SetMlmeScheduleUplinkIndication>
                break;
 800d862:	e23a      	b.n	800dcda <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800d864:	78fb      	ldrb	r3, [r7, #3]
 800d866:	1c5a      	adds	r2, r3, #1
 800d868:	70fa      	strb	r2, [r7, #3]
 800d86a:	461a      	mov	r2, r3
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	4413      	add	r3, r2
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800d876:	2300      	movs	r3, #0
 800d878:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800d87c:	2300      	movs	r3, #0
 800d87e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800d882:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d886:	f003 0320 	and.w	r3, r3, #32
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d002      	beq.n	800d894 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800d88e:	2301      	movs	r3, #1
 800d890:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800d894:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d898:	f003 0310 	and.w	r3, r3, #16
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d002      	beq.n	800d8a6 <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800d8a0:	2301      	movs	r3, #1
 800d8a2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800d8a6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d8aa:	f003 030f 	and.w	r3, r3, #15
 800d8ae:	b2db      	uxtb	r3, r3
 800d8b0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 800d8b4:	4b51      	ldr	r3, [pc, #324]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d8b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8ba:	781b      	ldrb	r3, [r3, #0]
 800d8bc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800d8c0:	4611      	mov	r1, r2
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f005 f9cf 	bl	8012c66 <RegionTxParamSetupReq>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d8ce:	d048      	beq.n	800d962 <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800d8d0:	4b4a      	ldr	r3, [pc, #296]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d8d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8d6:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800d8da:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800d8de:	4b47      	ldr	r3, [pc, #284]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d8e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8e4:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800d8e8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800d8ec:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	4b43      	ldr	r3, [pc, #268]	; (800da00 <ProcessMacCommands+0x6a0>)
 800d8f4:	5c9b      	ldrb	r3, [r3, r2]
 800d8f6:	4a41      	ldr	r2, [pc, #260]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d8f8:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	f7f2 ff65 	bl	80007cc <__aeabi_ui2f>
 800d902:	4603      	mov	r3, r0
 800d904:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800d908:	2302      	movs	r3, #2
 800d90a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d90e:	4b3b      	ldr	r3, [pc, #236]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d910:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d914:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d918:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d91c:	4b37      	ldr	r3, [pc, #220]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d91e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d922:	781b      	ldrb	r3, [r3, #0]
 800d924:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800d928:	4611      	mov	r1, r2
 800d92a:	4618      	mov	r0, r3
 800d92c:	f005 f88a 	bl	8012a44 <RegionGetPhyParam>
 800d930:	4603      	mov	r3, r0
 800d932:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 800d934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d936:	b259      	sxtb	r1, r3
 800d938:	4b30      	ldr	r3, [pc, #192]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d93a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d93e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800d942:	4b2e      	ldr	r3, [pc, #184]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d944:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d948:	428a      	cmp	r2, r1
 800d94a:	bfb8      	it	lt
 800d94c:	460a      	movlt	r2, r1
 800d94e:	b252      	sxtb	r2, r2
 800d950:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800d954:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d958:	2200      	movs	r2, #0
 800d95a:	4619      	mov	r1, r3
 800d95c:	2009      	movs	r0, #9
 800d95e:	f003 fab7 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                }
                break;
 800d962:	bf00      	nop
 800d964:	e1b9      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800d966:	2303      	movs	r3, #3
 800d968:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800d96c:	78fb      	ldrb	r3, [r7, #3]
 800d96e:	1c5a      	adds	r2, r3, #1
 800d970:	70fa      	strb	r2, [r7, #3]
 800d972:	461a      	mov	r2, r3
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	4413      	add	r3, r2
 800d978:	781b      	ldrb	r3, [r3, #0]
 800d97a:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800d97e:	78fb      	ldrb	r3, [r7, #3]
 800d980:	1c5a      	adds	r2, r3, #1
 800d982:	70fa      	strb	r2, [r7, #3]
 800d984:	461a      	mov	r2, r3
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	4413      	add	r3, r2
 800d98a:	781b      	ldrb	r3, [r3, #0]
 800d98c:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d98e:	78fb      	ldrb	r3, [r7, #3]
 800d990:	1c5a      	adds	r2, r3, #1
 800d992:	70fa      	strb	r2, [r7, #3]
 800d994:	461a      	mov	r2, r3
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	4413      	add	r3, r2
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	021a      	lsls	r2, r3, #8
 800d99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9a0:	4313      	orrs	r3, r2
 800d9a2:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d9a4:	78fb      	ldrb	r3, [r7, #3]
 800d9a6:	1c5a      	adds	r2, r3, #1
 800d9a8:	70fa      	strb	r2, [r7, #3]
 800d9aa:	461a      	mov	r2, r3
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	4413      	add	r3, r2
 800d9b0:	781b      	ldrb	r3, [r3, #0]
 800d9b2:	041a      	lsls	r2, r3, #16
 800d9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9b6:	4313      	orrs	r3, r2
 800d9b8:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800d9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9bc:	2264      	movs	r2, #100	; 0x64
 800d9be:	fb02 f303 	mul.w	r3, r2, r3
 800d9c2:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 800d9c4:	4b0d      	ldr	r3, [pc, #52]	; (800d9fc <ProcessMacCommands+0x69c>)
 800d9c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9ca:	781b      	ldrb	r3, [r3, #0]
 800d9cc:	f107 0220 	add.w	r2, r7, #32
 800d9d0:	4611      	mov	r1, r2
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f005 f95a 	bl	8012c8c <RegionDlChannelReq>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 800d9de:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d9e2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800d9e6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d9ea:	2201      	movs	r2, #1
 800d9ec:	4619      	mov	r1, r3
 800d9ee:	200a      	movs	r0, #10
 800d9f0:	f003 fa6e 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d9f4:	f7ff fca4 	bl	800d340 <SetMlmeScheduleUplinkIndication>
                break;
 800d9f8:	bf00      	nop
 800d9fa:	e16e      	b.n	800dcda <ProcessMacCommands+0x97a>
 800d9fc:	200004ec 	.word	0x200004ec
 800da00:	0801a024 	.word	0x0801a024
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800da04:	200a      	movs	r0, #10
 800da06:	f003 fdc5 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800da0a:	4603      	mov	r3, r0
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	f000 8164 	beq.w	800dcda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800da12:	210a      	movs	r1, #10
 800da14:	2000      	movs	r0, #0
 800da16:	f003 fd31 	bl	801147c <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800da1a:	f107 0318 	add.w	r3, r7, #24
 800da1e:	2200      	movs	r2, #0
 800da20:	601a      	str	r2, [r3, #0]
 800da22:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800da24:	f107 0310 	add.w	r3, r7, #16
 800da28:	2200      	movs	r2, #0
 800da2a:	601a      	str	r2, [r3, #0]
 800da2c:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800da2e:	f107 0308 	add.w	r3, r7, #8
 800da32:	2200      	movs	r2, #0
 800da34:	601a      	str	r2, [r3, #0]
 800da36:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800da38:	78fb      	ldrb	r3, [r7, #3]
 800da3a:	1c5a      	adds	r2, r3, #1
 800da3c:	70fa      	strb	r2, [r7, #3]
 800da3e:	461a      	mov	r2, r3
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	4413      	add	r3, r2
 800da44:	781b      	ldrb	r3, [r3, #0]
 800da46:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800da48:	78fb      	ldrb	r3, [r7, #3]
 800da4a:	1c5a      	adds	r2, r3, #1
 800da4c:	70fa      	strb	r2, [r7, #3]
 800da4e:	461a      	mov	r2, r3
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	4413      	add	r3, r2
 800da54:	781b      	ldrb	r3, [r3, #0]
 800da56:	021a      	lsls	r2, r3, #8
 800da58:	69bb      	ldr	r3, [r7, #24]
 800da5a:	4313      	orrs	r3, r2
 800da5c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800da5e:	78fb      	ldrb	r3, [r7, #3]
 800da60:	1c5a      	adds	r2, r3, #1
 800da62:	70fa      	strb	r2, [r7, #3]
 800da64:	461a      	mov	r2, r3
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	4413      	add	r3, r2
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	041a      	lsls	r2, r3, #16
 800da6e:	69bb      	ldr	r3, [r7, #24]
 800da70:	4313      	orrs	r3, r2
 800da72:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800da74:	78fb      	ldrb	r3, [r7, #3]
 800da76:	1c5a      	adds	r2, r3, #1
 800da78:	70fa      	strb	r2, [r7, #3]
 800da7a:	461a      	mov	r2, r3
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	4413      	add	r3, r2
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	061a      	lsls	r2, r3, #24
 800da84:	69bb      	ldr	r3, [r7, #24]
 800da86:	4313      	orrs	r3, r2
 800da88:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800da8a:	78fb      	ldrb	r3, [r7, #3]
 800da8c:	1c5a      	adds	r2, r3, #1
 800da8e:	70fa      	strb	r2, [r7, #3]
 800da90:	461a      	mov	r2, r3
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	4413      	add	r3, r2
 800da96:	781b      	ldrb	r3, [r3, #0]
 800da98:	b21b      	sxth	r3, r3
 800da9a:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800da9c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800daa0:	461a      	mov	r2, r3
 800daa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800daa6:	fb03 f302 	mul.w	r3, r3, r2
 800daaa:	121b      	asrs	r3, r3, #8
 800daac:	b21b      	sxth	r3, r3
 800daae:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800dab0:	f107 0310 	add.w	r3, r7, #16
 800dab4:	f107 0218 	add.w	r2, r7, #24
 800dab8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dabc:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800dac0:	693a      	ldr	r2, [r7, #16]
 800dac2:	4b8c      	ldr	r3, [pc, #560]	; (800dcf4 <ProcessMacCommands+0x994>)
 800dac4:	4413      	add	r3, r2
 800dac6:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800dac8:	f107 0308 	add.w	r3, r7, #8
 800dacc:	4618      	mov	r0, r3
 800dace:	f00a fe5f 	bl	8018790 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800dad2:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800dad6:	4b88      	ldr	r3, [pc, #544]	; (800dcf8 <ProcessMacCommands+0x998>)
 800dad8:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800dadc:	9200      	str	r2, [sp, #0]
 800dade:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800dae2:	f107 0210 	add.w	r2, r7, #16
 800dae6:	ca06      	ldmia	r2, {r1, r2}
 800dae8:	f00a fdeb 	bl	80186c2 <SysTimeSub>
 800daec:	f107 0010 	add.w	r0, r7, #16
 800daf0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800daf2:	9300      	str	r3, [sp, #0]
 800daf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800daf6:	f107 0208 	add.w	r2, r7, #8
 800dafa:	ca06      	ldmia	r2, {r1, r2}
 800dafc:	f00a fda8 	bl	8018650 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800db00:	f107 0310 	add.w	r3, r7, #16
 800db04:	e893 0003 	ldmia.w	r3, {r0, r1}
 800db08:	f00a fe14 	bl	8018734 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800db0c:	f003 f868 	bl	8010be0 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800db10:	4b79      	ldr	r3, [pc, #484]	; (800dcf8 <ProcessMacCommands+0x998>)
 800db12:	2201      	movs	r2, #1
 800db14:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 800db18:	e0df      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800db1a:	200d      	movs	r0, #13
 800db1c:	f003 fd3a 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800db20:	4603      	mov	r3, r0
 800db22:	2b00      	cmp	r3, #0
 800db24:	f000 80d9 	beq.w	800dcda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800db28:	210d      	movs	r1, #13
 800db2a:	2000      	movs	r0, #0
 800db2c:	f003 fca6 	bl	801147c <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800db30:	4b71      	ldr	r3, [pc, #452]	; (800dcf8 <ProcessMacCommands+0x998>)
 800db32:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800db36:	2b04      	cmp	r3, #4
 800db38:	f000 80cf 	beq.w	800dcda <ProcessMacCommands+0x97a>
 800db3c:	4b6e      	ldr	r3, [pc, #440]	; (800dcf8 <ProcessMacCommands+0x998>)
 800db3e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800db42:	2b05      	cmp	r3, #5
 800db44:	f000 80c9 	beq.w	800dcda <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800db48:	f003 f82b 	bl	8010ba2 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800db4c:	e0c5      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800db4e:	2303      	movs	r3, #3
 800db50:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800db54:	2300      	movs	r3, #0
 800db56:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800db58:	78fb      	ldrb	r3, [r7, #3]
 800db5a:	1c5a      	adds	r2, r3, #1
 800db5c:	70fa      	strb	r2, [r7, #3]
 800db5e:	461a      	mov	r2, r3
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	4413      	add	r3, r2
 800db64:	781b      	ldrb	r3, [r3, #0]
 800db66:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800db68:	78fb      	ldrb	r3, [r7, #3]
 800db6a:	1c5a      	adds	r2, r3, #1
 800db6c:	70fa      	strb	r2, [r7, #3]
 800db6e:	461a      	mov	r2, r3
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	4413      	add	r3, r2
 800db74:	781b      	ldrb	r3, [r3, #0]
 800db76:	021b      	lsls	r3, r3, #8
 800db78:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800db7a:	4313      	orrs	r3, r2
 800db7c:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800db7e:	78fb      	ldrb	r3, [r7, #3]
 800db80:	1c5a      	adds	r2, r3, #1
 800db82:	70fa      	strb	r2, [r7, #3]
 800db84:	461a      	mov	r2, r3
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	4413      	add	r3, r2
 800db8a:	781b      	ldrb	r3, [r3, #0]
 800db8c:	041b      	lsls	r3, r3, #16
 800db8e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800db90:	4313      	orrs	r3, r2
 800db92:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800db94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800db96:	2264      	movs	r2, #100	; 0x64
 800db98:	fb02 f303 	mul.w	r3, r2, r3
 800db9c:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800db9e:	78fb      	ldrb	r3, [r7, #3]
 800dba0:	1c5a      	adds	r2, r3, #1
 800dba2:	70fa      	strb	r2, [r7, #3]
 800dba4:	461a      	mov	r2, r3
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	4413      	add	r3, r2
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	f003 030f 	and.w	r3, r3, #15
 800dbb0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800dbb4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800dbb8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f002 fff7 	bl	8010bae <LoRaMacClassBPingSlotChannelReq>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800dbc6:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800dbca:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800dbce:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	2011      	movs	r0, #17
 800dbd8:	f003 f97a 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                break;
 800dbdc:	e07d      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800dbde:	200e      	movs	r0, #14
 800dbe0:	f003 fcd8 	bl	8011594 <LoRaMacConfirmQueueIsCmdActive>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d077      	beq.n	800dcda <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800dbea:	210e      	movs	r1, #14
 800dbec:	2000      	movs	r0, #0
 800dbee:	f003 fc45 	bl	801147c <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800dbfe:	78fb      	ldrb	r3, [r7, #3]
 800dc00:	1c5a      	adds	r2, r3, #1
 800dc02:	70fa      	strb	r2, [r7, #3]
 800dc04:	461a      	mov	r2, r3
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	4413      	add	r3, r2
 800dc0a:	781b      	ldrb	r3, [r3, #0]
 800dc0c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800dc10:	78fb      	ldrb	r3, [r7, #3]
 800dc12:	1c5a      	adds	r2, r3, #1
 800dc14:	70fa      	strb	r2, [r7, #3]
 800dc16:	461a      	mov	r2, r3
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	4413      	add	r3, r2
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	021b      	lsls	r3, r3, #8
 800dc20:	b21a      	sxth	r2, r3
 800dc22:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800dc26:	4313      	orrs	r3, r2
 800dc28:	b21b      	sxth	r3, r3
 800dc2a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800dc2e:	78fb      	ldrb	r3, [r7, #3]
 800dc30:	1c5a      	adds	r2, r3, #1
 800dc32:	70fa      	strb	r2, [r7, #3]
 800dc34:	461a      	mov	r2, r3
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	4413      	add	r3, r2
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800dc40:	4b2e      	ldr	r3, [pc, #184]	; (800dcfc <ProcessMacCommands+0x99c>)
 800dc42:	681a      	ldr	r2, [r3, #0]
 800dc44:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800dc48:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	f002 ffba 	bl	8010bc6 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800dc52:	e042      	b.n	800dcda <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800dc54:	2300      	movs	r3, #0
 800dc56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800dc5a:	78fb      	ldrb	r3, [r7, #3]
 800dc5c:	1c5a      	adds	r2, r3, #1
 800dc5e:	70fa      	strb	r2, [r7, #3]
 800dc60:	461a      	mov	r2, r3
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	4413      	add	r3, r2
 800dc66:	781b      	ldrb	r3, [r3, #0]
 800dc68:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800dc6c:	78fb      	ldrb	r3, [r7, #3]
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	70fa      	strb	r2, [r7, #3]
 800dc72:	461a      	mov	r2, r3
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	4413      	add	r3, r2
 800dc78:	781b      	ldrb	r3, [r3, #0]
 800dc7a:	021b      	lsls	r3, r3, #8
 800dc7c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dc80:	4313      	orrs	r3, r2
 800dc82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800dc86:	78fb      	ldrb	r3, [r7, #3]
 800dc88:	1c5a      	adds	r2, r3, #1
 800dc8a:	70fa      	strb	r2, [r7, #3]
 800dc8c:	461a      	mov	r2, r3
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	4413      	add	r3, r2
 800dc92:	781b      	ldrb	r3, [r3, #0]
 800dc94:	041b      	lsls	r3, r3, #16
 800dc96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dc9a:	4313      	orrs	r3, r2
 800dc9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800dca0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dca4:	2264      	movs	r2, #100	; 0x64
 800dca6:	fb02 f303 	mul.w	r3, r2, r3
 800dcaa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800dcae:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dcb2:	f002 ff9b 	bl	8010bec <LoRaMacClassBBeaconFreqReq>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d003      	beq.n	800dcc4 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 800dcbc:	2301      	movs	r3, #1
 800dcbe:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800dcc2:	e002      	b.n	800dcca <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800dcca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800dcce:	2201      	movs	r2, #1
 800dcd0:	4619      	mov	r1, r3
 800dcd2:	2013      	movs	r0, #19
 800dcd4:	f003 f8fc 	bl	8010ed0 <LoRaMacCommandsAddCmd>
                }
                break;
 800dcd8:	bf00      	nop
    while( macIndex < commandsSize )
 800dcda:	78fa      	ldrb	r2, [r7, #3]
 800dcdc:	78bb      	ldrb	r3, [r7, #2]
 800dcde:	429a      	cmp	r2, r3
 800dce0:	f4ff ab56 	bcc.w	800d390 <ProcessMacCommands+0x30>
 800dce4:	e002      	b.n	800dcec <ProcessMacCommands+0x98c>
            return;
 800dce6:	bf00      	nop
 800dce8:	e000      	b.n	800dcec <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800dcea:	bf00      	nop
        }
    }
}
 800dcec:	378c      	adds	r7, #140	; 0x8c
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd90      	pop	{r4, r7, pc}
 800dcf2:	bf00      	nop
 800dcf4:	12d53d80 	.word	0x12d53d80
 800dcf8:	200004ec 	.word	0x200004ec
 800dcfc:	200016a8 	.word	0x200016a8

0800dd00 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800dd00:	b580      	push	{r7, lr}
 800dd02:	b08e      	sub	sp, #56	; 0x38
 800dd04:	af02      	add	r7, sp, #8
 800dd06:	60f8      	str	r0, [r7, #12]
 800dd08:	607a      	str	r2, [r7, #4]
 800dd0a:	461a      	mov	r2, r3
 800dd0c:	460b      	mov	r3, r1
 800dd0e:	72fb      	strb	r3, [r7, #11]
 800dd10:	4613      	mov	r3, r2
 800dd12:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800dd14:	2303      	movs	r3, #3
 800dd16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800dd1a:	4b7d      	ldr	r3, [pc, #500]	; (800df10 <Send+0x210>)
 800dd1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd20:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800dd24:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800dd28:	4b79      	ldr	r3, [pc, #484]	; (800df10 <Send+0x210>)
 800dd2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd2e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800dd32:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800dd36:	4b76      	ldr	r3, [pc, #472]	; (800df10 <Send+0x210>)
 800dd38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd40:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800dd42:	4b73      	ldr	r3, [pc, #460]	; (800df10 <Send+0x210>)
 800dd44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd48:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d101      	bne.n	800dd54 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800dd50:	2307      	movs	r3, #7
 800dd52:	e0d9      	b.n	800df08 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 800dd54:	4b6e      	ldr	r3, [pc, #440]	; (800df10 <Send+0x210>)
 800dd56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd5a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d105      	bne.n	800dd6e <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800dd62:	4b6b      	ldr	r3, [pc, #428]	; (800df10 <Send+0x210>)
 800dd64:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd68:	2200      	movs	r2, #0
 800dd6a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 800dd6e:	2300      	movs	r3, #0
 800dd70:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800dd74:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dd78:	f36f 0303 	bfc	r3, #0, #4
 800dd7c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 800dd80:	4b63      	ldr	r3, [pc, #396]	; (800df10 <Send+0x210>)
 800dd82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd86:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800dd8a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dd8e:	f362 13c7 	bfi	r3, r2, #7, #1
 800dd92:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800dd96:	4b5e      	ldr	r3, [pc, #376]	; (800df10 <Send+0x210>)
 800dd98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd9c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800dda0:	2b01      	cmp	r3, #1
 800dda2:	d106      	bne.n	800ddb2 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 800dda4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dda8:	f043 0310 	orr.w	r3, r3, #16
 800ddac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800ddb0:	e005      	b.n	800ddbe <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800ddb2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ddb6:	f36f 1304 	bfc	r3, #4, #1
 800ddba:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 800ddbe:	4b54      	ldr	r3, [pc, #336]	; (800df10 <Send+0x210>)
 800ddc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ddc4:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d005      	beq.n	800ddd8 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 800ddcc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ddd0:	f043 0320 	orr.w	r3, r3, #32
 800ddd4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800ddd8:	4b4d      	ldr	r3, [pc, #308]	; (800df10 <Send+0x210>)
 800ddda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ddde:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800dde2:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800dde4:	2301      	movs	r3, #1
 800dde6:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800dde8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ddec:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ddf0:	b2db      	uxtb	r3, r3
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	bf14      	ite	ne
 800ddf6:	2301      	movne	r3, #1
 800ddf8:	2300      	moveq	r3, #0
 800ddfa:	b2db      	uxtb	r3, r3
 800ddfc:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800ddfe:	4b44      	ldr	r3, [pc, #272]	; (800df10 <Send+0x210>)
 800de00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de08:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800de0a:	4b41      	ldr	r3, [pc, #260]	; (800df10 <Send+0x210>)
 800de0c:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800de10:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800de12:	4b3f      	ldr	r3, [pc, #252]	; (800df10 <Send+0x210>)
 800de14:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800de18:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800de1a:	4b3d      	ldr	r3, [pc, #244]	; (800df10 <Send+0x210>)
 800de1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de20:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800de24:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800de28:	4b39      	ldr	r3, [pc, #228]	; (800df10 <Send+0x210>)
 800de2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de2e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800de32:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800de36:	4b36      	ldr	r3, [pc, #216]	; (800df10 <Send+0x210>)
 800de38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de3c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800de40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800de44:	4b32      	ldr	r3, [pc, #200]	; (800df10 <Send+0x210>)
 800de46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800de50:	4b2f      	ldr	r3, [pc, #188]	; (800df10 <Send+0x210>)
 800de52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de56:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 800de5a:	4b2d      	ldr	r3, [pc, #180]	; (800df10 <Send+0x210>)
 800de5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800de60:	f103 0284 	add.w	r2, r3, #132	; 0x84
 800de64:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800de68:	f107 0014 	add.w	r0, r7, #20
 800de6c:	f002 fdc2 	bl	80109f4 <LoRaMacAdrCalcNext>
 800de70:	4603      	mov	r3, r0
 800de72:	461a      	mov	r2, r3
 800de74:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800de78:	f362 1386 	bfi	r3, r2, #6, #1
 800de7c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800de80:	7afa      	ldrb	r2, [r7, #11]
 800de82:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800de86:	893b      	ldrh	r3, [r7, #8]
 800de88:	9300      	str	r3, [sp, #0]
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	68f8      	ldr	r0, [r7, #12]
 800de8e:	f000 fc5b 	bl	800e748 <PrepareFrame>
 800de92:	4603      	mov	r3, r0
 800de94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800de98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d003      	beq.n	800dea8 <Send+0x1a8>
 800dea0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dea4:	2b0a      	cmp	r3, #10
 800dea6:	d107      	bne.n	800deb8 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 800dea8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800deac:	4618      	mov	r0, r3
 800deae:	f000 f995 	bl	800e1dc <ScheduleTx>
 800deb2:	4603      	mov	r3, r0
 800deb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800deb8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800debc:	2b00      	cmp	r3, #0
 800debe:	d00e      	beq.n	800dede <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 800dec0:	4b13      	ldr	r3, [pc, #76]	; (800df10 <Send+0x210>)
 800dec2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dec6:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800deca:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 800dece:	4b10      	ldr	r3, [pc, #64]	; (800df10 <Send+0x210>)
 800ded0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ded4:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800ded8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800dedc:	e012      	b.n	800df04 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 800dede:	4b0c      	ldr	r3, [pc, #48]	; (800df10 <Send+0x210>)
 800dee0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dee4:	2200      	movs	r2, #0
 800dee6:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 800deea:	4b09      	ldr	r3, [pc, #36]	; (800df10 <Send+0x210>)
 800deec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800def0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800def2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800def6:	f003 f867 	bl	8010fc8 <LoRaMacCommandsRemoveNoneStickyCmds>
 800defa:	4603      	mov	r3, r0
 800defc:	2b00      	cmp	r3, #0
 800defe:	d001      	beq.n	800df04 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800df00:	2313      	movs	r3, #19
 800df02:	e001      	b.n	800df08 <Send+0x208>
        }
    }
    return status;
 800df04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800df08:	4618      	mov	r0, r3
 800df0a:	3730      	adds	r7, #48	; 0x30
 800df0c:	46bd      	mov	sp, r7
 800df0e:	bd80      	pop	{r7, pc}
 800df10:	200004ec 	.word	0x200004ec

0800df14 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b084      	sub	sp, #16
 800df18:	af00      	add	r7, sp, #0
 800df1a:	4603      	mov	r3, r0
 800df1c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df1e:	2300      	movs	r3, #0
 800df20:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800df22:	2300      	movs	r3, #0
 800df24:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800df26:	2301      	movs	r3, #1
 800df28:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800df2a:	79fb      	ldrb	r3, [r7, #7]
 800df2c:	2bff      	cmp	r3, #255	; 0xff
 800df2e:	d129      	bne.n	800df84 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800df30:	2000      	movs	r0, #0
 800df32:	f7ff f8c3 	bl	800d0bc <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800df36:	4b1a      	ldr	r3, [pc, #104]	; (800dfa0 <SendReJoinReq+0x8c>)
 800df38:	2200      	movs	r2, #0
 800df3a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800df3e:	4b18      	ldr	r3, [pc, #96]	; (800dfa0 <SendReJoinReq+0x8c>)
 800df40:	4a18      	ldr	r2, [pc, #96]	; (800dfa4 <SendReJoinReq+0x90>)
 800df42:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800df46:	4b16      	ldr	r3, [pc, #88]	; (800dfa0 <SendReJoinReq+0x8c>)
 800df48:	22ff      	movs	r2, #255	; 0xff
 800df4a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800df4e:	7b3b      	ldrb	r3, [r7, #12]
 800df50:	f36f 1347 	bfc	r3, #5, #3
 800df54:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800df56:	7b3a      	ldrb	r2, [r7, #12]
 800df58:	4b11      	ldr	r3, [pc, #68]	; (800dfa0 <SendReJoinReq+0x8c>)
 800df5a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800df5e:	f7fc fd8d 	bl	800aa7c <SecureElementGetJoinEui>
 800df62:	4603      	mov	r3, r0
 800df64:	2208      	movs	r2, #8
 800df66:	4619      	mov	r1, r3
 800df68:	480f      	ldr	r0, [pc, #60]	; (800dfa8 <SendReJoinReq+0x94>)
 800df6a:	f006 ffe8 	bl	8014f3e <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800df6e:	f7fc fd61 	bl	800aa34 <SecureElementGetDevEui>
 800df72:	4603      	mov	r3, r0
 800df74:	2208      	movs	r2, #8
 800df76:	4619      	mov	r1, r3
 800df78:	480c      	ldr	r0, [pc, #48]	; (800dfac <SendReJoinReq+0x98>)
 800df7a:	f006 ffe0 	bl	8014f3e <memcpy1>

            allowDelayedTx = false;
 800df7e:	2300      	movs	r3, #0
 800df80:	73fb      	strb	r3, [r7, #15]

            break;
 800df82:	e002      	b.n	800df8a <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800df84:	2302      	movs	r3, #2
 800df86:	73bb      	strb	r3, [r7, #14]
            break;
 800df88:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800df8a:	7bfb      	ldrb	r3, [r7, #15]
 800df8c:	4618      	mov	r0, r3
 800df8e:	f000 f925 	bl	800e1dc <ScheduleTx>
 800df92:	4603      	mov	r3, r0
 800df94:	73bb      	strb	r3, [r7, #14]
    return status;
 800df96:	7bbb      	ldrb	r3, [r7, #14]
}
 800df98:	4618      	mov	r0, r3
 800df9a:	3710      	adds	r7, #16
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}
 800dfa0:	200004ec 	.word	0x200004ec
 800dfa4:	200004ee 	.word	0x200004ee
 800dfa8:	200005fa 	.word	0x200005fa
 800dfac:	20000602 	.word	0x20000602

0800dfb0 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800dfb4:	f002 fda4 	bl	8010b00 <LoRaMacClassBIsBeaconExpected>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d001      	beq.n	800dfc2 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800dfbe:	230e      	movs	r3, #14
 800dfc0:	e015      	b.n	800dfee <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800dfc2:	4b0c      	ldr	r3, [pc, #48]	; (800dff4 <CheckForClassBCollision+0x44>)
 800dfc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dfc8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	d10d      	bne.n	800dfec <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800dfd0:	f002 fd9d 	bl	8010b0e <LoRaMacClassBIsPingExpected>
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d001      	beq.n	800dfde <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800dfda:	230f      	movs	r3, #15
 800dfdc:	e007      	b.n	800dfee <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800dfde:	f002 fd9d 	bl	8010b1c <LoRaMacClassBIsMulticastExpected>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d001      	beq.n	800dfec <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800dfe8:	230f      	movs	r3, #15
 800dfea:	e000      	b.n	800dfee <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 800dfec:	2300      	movs	r3, #0
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	bd80      	pop	{r7, pc}
 800dff2:	bf00      	nop
 800dff4:	200004ec 	.word	0x200004ec

0800dff8 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800dff8:	b590      	push	{r4, r7, lr}
 800dffa:	b083      	sub	sp, #12
 800dffc:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800dffe:	4b3f      	ldr	r3, [pc, #252]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e000:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e004:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e006:	4b3d      	ldr	r3, [pc, #244]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e008:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e00c:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 800e00e:	4b3b      	ldr	r3, [pc, #236]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e010:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e014:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e018:	4b38      	ldr	r3, [pc, #224]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e01a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e01e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 800e022:	4b36      	ldr	r3, [pc, #216]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e024:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e028:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800e02c:	b25b      	sxtb	r3, r3
 800e02e:	f004 fe84 	bl	8012d3a <RegionApplyDrOffset>
 800e032:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e034:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e036:	4b31      	ldr	r3, [pc, #196]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e038:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e03c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e040:	4b2e      	ldr	r3, [pc, #184]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e042:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e04a:	482d      	ldr	r0, [pc, #180]	; (800e100 <ComputeRxWindowParameters+0x108>)
 800e04c:	9000      	str	r0, [sp, #0]
 800e04e:	4620      	mov	r0, r4
 800e050:	f004 fd83 	bl	8012b5a <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e054:	4b29      	ldr	r3, [pc, #164]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e056:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e05a:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 800e05c:	4b27      	ldr	r3, [pc, #156]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e05e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e062:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e066:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e068:	4b24      	ldr	r3, [pc, #144]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e06a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e06e:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e072:	4b22      	ldr	r3, [pc, #136]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e074:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e07c:	4c21      	ldr	r4, [pc, #132]	; (800e104 <ComputeRxWindowParameters+0x10c>)
 800e07e:	9400      	str	r4, [sp, #0]
 800e080:	f004 fd6b 	bl	8012b5a <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800e084:	4b1d      	ldr	r3, [pc, #116]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e086:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e08a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e08e:	4a1b      	ldr	r2, [pc, #108]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e090:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800e094:	4413      	add	r3, r2
 800e096:	4a19      	ldr	r2, [pc, #100]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e098:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800e09c:	4b17      	ldr	r3, [pc, #92]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e09e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e0a6:	4a15      	ldr	r2, [pc, #84]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0a8:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800e0ac:	4413      	add	r3, r2
 800e0ae:	4a13      	ldr	r2, [pc, #76]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0b0:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e0b4:	4b11      	ldr	r3, [pc, #68]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0ba:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d117      	bne.n	800e0f2 <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800e0c2:	4b0e      	ldr	r3, [pc, #56]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e0cc:	4a0b      	ldr	r2, [pc, #44]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0ce:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800e0d2:	4413      	add	r3, r2
 800e0d4:	4a09      	ldr	r2, [pc, #36]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0d6:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800e0da:	4b08      	ldr	r3, [pc, #32]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800e0e4:	4a05      	ldr	r2, [pc, #20]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0e6:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800e0ea:	4413      	add	r3, r2
 800e0ec:	4a03      	ldr	r2, [pc, #12]	; (800e0fc <ComputeRxWindowParameters+0x104>)
 800e0ee:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800e0f2:	bf00      	nop
 800e0f4:	3704      	adds	r7, #4
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd90      	pop	{r4, r7, pc}
 800e0fa:	bf00      	nop
 800e0fc:	200004ec 	.word	0x200004ec
 800e100:	200008a4 	.word	0x200008a4
 800e104:	200008b8 	.word	0x200008b8

0800e108 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b082      	sub	sp, #8
 800e10c:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800e10e:	2300      	movs	r3, #0
 800e110:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800e112:	4b15      	ldr	r3, [pc, #84]	; (800e168 <VerifyTxFrame+0x60>)
 800e114:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e118:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d01d      	beq.n	800e15c <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e120:	1d3b      	adds	r3, r7, #4
 800e122:	4618      	mov	r0, r3
 800e124:	f002 ff9a 	bl	801105c <LoRaMacCommandsGetSizeSerializedCmds>
 800e128:	4603      	mov	r3, r0
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d001      	beq.n	800e132 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e12e:	2313      	movs	r3, #19
 800e130:	e015      	b.n	800e15e <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 800e132:	4b0d      	ldr	r3, [pc, #52]	; (800e168 <VerifyTxFrame+0x60>)
 800e134:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800e138:	4b0b      	ldr	r3, [pc, #44]	; (800e168 <VerifyTxFrame+0x60>)
 800e13a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e13e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e142:	687a      	ldr	r2, [r7, #4]
 800e144:	b2d2      	uxtb	r2, r2
 800e146:	4619      	mov	r1, r3
 800e148:	f7ff f8d2 	bl	800d2f0 <ValidatePayloadLength>
 800e14c:	4603      	mov	r3, r0
 800e14e:	f083 0301 	eor.w	r3, r3, #1
 800e152:	b2db      	uxtb	r3, r3
 800e154:	2b00      	cmp	r3, #0
 800e156:	d001      	beq.n	800e15c <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800e158:	2308      	movs	r3, #8
 800e15a:	e000      	b.n	800e15e <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 800e15c:	2300      	movs	r3, #0
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3708      	adds	r7, #8
 800e162:	46bd      	mov	sp, r7
 800e164:	bd80      	pop	{r7, pc}
 800e166:	bf00      	nop
 800e168:	200004ec 	.word	0x200004ec

0800e16c <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b082      	sub	sp, #8
 800e170:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800e172:	4b18      	ldr	r3, [pc, #96]	; (800e1d4 <SerializeTxFrame+0x68>)
 800e174:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d002      	beq.n	800e182 <SerializeTxFrame+0x16>
 800e17c:	2b04      	cmp	r3, #4
 800e17e:	d011      	beq.n	800e1a4 <SerializeTxFrame+0x38>
 800e180:	e021      	b.n	800e1c6 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e182:	4815      	ldr	r0, [pc, #84]	; (800e1d8 <SerializeTxFrame+0x6c>)
 800e184:	f004 fad5 	bl	8012732 <LoRaMacSerializerJoinRequest>
 800e188:	4603      	mov	r3, r0
 800e18a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800e18c:	79fb      	ldrb	r3, [r7, #7]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d001      	beq.n	800e196 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e192:	2311      	movs	r3, #17
 800e194:	e01a      	b.n	800e1cc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e196:	4b0f      	ldr	r3, [pc, #60]	; (800e1d4 <SerializeTxFrame+0x68>)
 800e198:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e19c:	b29a      	uxth	r2, r3
 800e19e:	4b0d      	ldr	r3, [pc, #52]	; (800e1d4 <SerializeTxFrame+0x68>)
 800e1a0:	801a      	strh	r2, [r3, #0]
            break;
 800e1a2:	e012      	b.n	800e1ca <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800e1a4:	480c      	ldr	r0, [pc, #48]	; (800e1d8 <SerializeTxFrame+0x6c>)
 800e1a6:	f004 fb46 	bl	8012836 <LoRaMacSerializerData>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800e1ae:	79fb      	ldrb	r3, [r7, #7]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d001      	beq.n	800e1b8 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e1b4:	2311      	movs	r3, #17
 800e1b6:	e009      	b.n	800e1cc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e1b8:	4b06      	ldr	r3, [pc, #24]	; (800e1d4 <SerializeTxFrame+0x68>)
 800e1ba:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e1be:	b29a      	uxth	r2, r3
 800e1c0:	4b04      	ldr	r3, [pc, #16]	; (800e1d4 <SerializeTxFrame+0x68>)
 800e1c2:	801a      	strh	r2, [r3, #0]
            break;
 800e1c4:	e001      	b.n	800e1ca <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e1c6:	2303      	movs	r3, #3
 800e1c8:	e000      	b.n	800e1cc <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800e1ca:	2300      	movs	r3, #0
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	3708      	adds	r7, #8
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	bd80      	pop	{r7, pc}
 800e1d4:	200004ec 	.word	0x200004ec
 800e1d8:	200005f4 	.word	0x200005f4

0800e1dc <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b090      	sub	sp, #64	; 0x40
 800e1e0:	af02      	add	r7, sp, #8
 800e1e2:	4603      	mov	r3, r0
 800e1e4:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e1e6:	2303      	movs	r3, #3
 800e1e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800e1ec:	f7ff fee0 	bl	800dfb0 <CheckForClassBCollision>
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e1f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d002      	beq.n	800e204 <ScheduleTx+0x28>
    {
        return status;
 800e1fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e202:	e0a2      	b.n	800e34a <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 800e204:	f000 f90a 	bl	800e41c <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800e208:	f7ff ffb0 	bl	800e16c <SerializeTxFrame>
 800e20c:	4603      	mov	r3, r0
 800e20e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e212:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e216:	2b00      	cmp	r3, #0
 800e218:	d002      	beq.n	800e220 <ScheduleTx+0x44>
    {
        return status;
 800e21a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e21e:	e094      	b.n	800e34a <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 800e220:	4b4c      	ldr	r3, [pc, #304]	; (800e354 <ScheduleTx+0x178>)
 800e222:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e226:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e22a:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e22c:	4b49      	ldr	r3, [pc, #292]	; (800e354 <ScheduleTx+0x178>)
 800e22e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e232:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e236:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 800e238:	4b46      	ldr	r3, [pc, #280]	; (800e354 <ScheduleTx+0x178>)
 800e23a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e23e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800e242:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800e244:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e248:	4618      	mov	r0, r3
 800e24a:	f00a fad9 	bl	8018800 <SysTimeGetMcuTime>
 800e24e:	4b41      	ldr	r3, [pc, #260]	; (800e354 <ScheduleTx+0x178>)
 800e250:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e254:	4638      	mov	r0, r7
 800e256:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800e25a:	9200      	str	r2, [sp, #0]
 800e25c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800e260:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800e264:	ca06      	ldmia	r2, {r1, r2}
 800e266:	f00a fa2c 	bl	80186c2 <SysTimeSub>
 800e26a:	f107 0320 	add.w	r3, r7, #32
 800e26e:	463a      	mov	r2, r7
 800e270:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e274:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 800e278:	4b36      	ldr	r3, [pc, #216]	; (800e354 <ScheduleTx+0x178>)
 800e27a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e27e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800e282:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800e284:	2300      	movs	r3, #0
 800e286:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800e28a:	2301      	movs	r3, #1
 800e28c:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800e28e:	4b31      	ldr	r3, [pc, #196]	; (800e354 <ScheduleTx+0x178>)
 800e290:	881b      	ldrh	r3, [r3, #0]
 800e292:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e294:	4b2f      	ldr	r3, [pc, #188]	; (800e354 <ScheduleTx+0x178>)
 800e296:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e29a:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d104      	bne.n	800e2ac <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 800e2a2:	2301      	movs	r3, #1
 800e2a4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 800e2ac:	4b29      	ldr	r3, [pc, #164]	; (800e354 <ScheduleTx+0x178>)
 800e2ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2b2:	7818      	ldrb	r0, [r3, #0]
 800e2b4:	4b27      	ldr	r3, [pc, #156]	; (800e354 <ScheduleTx+0x178>)
 800e2b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2ba:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e2be:	f107 0114 	add.w	r1, r7, #20
 800e2c2:	9300      	str	r3, [sp, #0]
 800e2c4:	4b24      	ldr	r3, [pc, #144]	; (800e358 <ScheduleTx+0x17c>)
 800e2c6:	4a25      	ldr	r2, [pc, #148]	; (800e35c <ScheduleTx+0x180>)
 800e2c8:	f004 fd0d 	bl	8012ce6 <RegionNextChannel>
 800e2cc:	4603      	mov	r3, r0
 800e2ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800e2d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d022      	beq.n	800e320 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800e2da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e2de:	2b0b      	cmp	r3, #11
 800e2e0:	d11b      	bne.n	800e31a <ScheduleTx+0x13e>
 800e2e2:	7bfb      	ldrb	r3, [r7, #15]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d018      	beq.n	800e31a <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800e2e8:	4b1a      	ldr	r3, [pc, #104]	; (800e354 <ScheduleTx+0x178>)
 800e2ea:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d011      	beq.n	800e316 <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800e2f2:	4b18      	ldr	r3, [pc, #96]	; (800e354 <ScheduleTx+0x178>)
 800e2f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e2f8:	f043 0320 	orr.w	r3, r3, #32
 800e2fc:	4a15      	ldr	r2, [pc, #84]	; (800e354 <ScheduleTx+0x178>)
 800e2fe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800e302:	4b14      	ldr	r3, [pc, #80]	; (800e354 <ScheduleTx+0x178>)
 800e304:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e308:	4619      	mov	r1, r3
 800e30a:	4815      	ldr	r0, [pc, #84]	; (800e360 <ScheduleTx+0x184>)
 800e30c:	f00a fbbc 	bl	8018a88 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800e310:	4813      	ldr	r0, [pc, #76]	; (800e360 <ScheduleTx+0x184>)
 800e312:	f00a fadb 	bl	80188cc <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800e316:	2300      	movs	r3, #0
 800e318:	e017      	b.n	800e34a <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800e31a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e31e:	e014      	b.n	800e34a <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800e320:	f7ff fe6a 	bl	800dff8 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800e324:	f7ff fef0 	bl	800e108 <VerifyTxFrame>
 800e328:	4603      	mov	r3, r0
 800e32a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e32e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e332:	2b00      	cmp	r3, #0
 800e334:	d002      	beq.n	800e33c <ScheduleTx+0x160>
    {
        return status;
 800e336:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e33a:	e006      	b.n	800e34a <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800e33c:	4b05      	ldr	r3, [pc, #20]	; (800e354 <ScheduleTx+0x178>)
 800e33e:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e342:	4618      	mov	r0, r3
 800e344:	f000 fb28 	bl	800e998 <SendFrameOnChannel>
 800e348:	4603      	mov	r3, r0
}
 800e34a:	4618      	mov	r0, r3
 800e34c:	3738      	adds	r7, #56	; 0x38
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}
 800e352:	bf00      	nop
 800e354:	200004ec 	.word	0x200004ec
 800e358:	20000974 	.word	0x20000974
 800e35c:	20000901 	.word	0x20000901
 800e360:	20000854 	.word	0x20000854

0800e364 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b084      	sub	sp, #16
 800e368:	af00      	add	r7, sp, #0
 800e36a:	4603      	mov	r3, r0
 800e36c:	460a      	mov	r2, r1
 800e36e:	71fb      	strb	r3, [r7, #7]
 800e370:	4613      	mov	r3, r2
 800e372:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e374:	2313      	movs	r3, #19
 800e376:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800e378:	2300      	movs	r3, #0
 800e37a:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800e37c:	4b25      	ldr	r3, [pc, #148]	; (800e414 <SecureFrame+0xb0>)
 800e37e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e382:	2b00      	cmp	r3, #0
 800e384:	d002      	beq.n	800e38c <SecureFrame+0x28>
 800e386:	2b04      	cmp	r3, #4
 800e388:	d011      	beq.n	800e3ae <SecureFrame+0x4a>
 800e38a:	e03b      	b.n	800e404 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e38c:	4822      	ldr	r0, [pc, #136]	; (800e418 <SecureFrame+0xb4>)
 800e38e:	f003 fdad 	bl	8011eec <LoRaMacCryptoPrepareJoinRequest>
 800e392:	4603      	mov	r3, r0
 800e394:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e396:	7bfb      	ldrb	r3, [r7, #15]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d001      	beq.n	800e3a0 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e39c:	2311      	movs	r3, #17
 800e39e:	e034      	b.n	800e40a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e3a0:	4b1c      	ldr	r3, [pc, #112]	; (800e414 <SecureFrame+0xb0>)
 800e3a2:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e3a6:	b29a      	uxth	r2, r3
 800e3a8:	4b1a      	ldr	r3, [pc, #104]	; (800e414 <SecureFrame+0xb0>)
 800e3aa:	801a      	strh	r2, [r3, #0]
            break;
 800e3ac:	e02c      	b.n	800e408 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e3ae:	f107 0308 	add.w	r3, r7, #8
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	f003 fcd6 	bl	8011d64 <LoRaMacCryptoGetFCntUp>
 800e3b8:	4603      	mov	r3, r0
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d001      	beq.n	800e3c2 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e3be:	2312      	movs	r3, #18
 800e3c0:	e023      	b.n	800e40a <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800e3c2:	4b14      	ldr	r3, [pc, #80]	; (800e414 <SecureFrame+0xb0>)
 800e3c4:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d104      	bne.n	800e3d6 <SecureFrame+0x72>
 800e3cc:	4b11      	ldr	r3, [pc, #68]	; (800e414 <SecureFrame+0xb0>)
 800e3ce:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800e3d2:	2b01      	cmp	r3, #1
 800e3d4:	d902      	bls.n	800e3dc <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	3b01      	subs	r3, #1
 800e3da:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800e3dc:	68b8      	ldr	r0, [r7, #8]
 800e3de:	79ba      	ldrb	r2, [r7, #6]
 800e3e0:	79f9      	ldrb	r1, [r7, #7]
 800e3e2:	4b0d      	ldr	r3, [pc, #52]	; (800e418 <SecureFrame+0xb4>)
 800e3e4:	f003 fe7a 	bl	80120dc <LoRaMacCryptoSecureMessage>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e3ec:	7bfb      	ldrb	r3, [r7, #15]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d001      	beq.n	800e3f6 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e3f2:	2311      	movs	r3, #17
 800e3f4:	e009      	b.n	800e40a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e3f6:	4b07      	ldr	r3, [pc, #28]	; (800e414 <SecureFrame+0xb0>)
 800e3f8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e3fc:	b29a      	uxth	r2, r3
 800e3fe:	4b05      	ldr	r3, [pc, #20]	; (800e414 <SecureFrame+0xb0>)
 800e400:	801a      	strh	r2, [r3, #0]
            break;
 800e402:	e001      	b.n	800e408 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e404:	2303      	movs	r3, #3
 800e406:	e000      	b.n	800e40a <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800e408:	2300      	movs	r3, #0
}
 800e40a:	4618      	mov	r0, r3
 800e40c:	3710      	adds	r7, #16
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}
 800e412:	bf00      	nop
 800e414:	200004ec 	.word	0x200004ec
 800e418:	200005f4 	.word	0x200005f4

0800e41c <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800e41c:	b480      	push	{r7}
 800e41e:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 800e420:	4b0d      	ldr	r3, [pc, #52]	; (800e458 <CalculateBackOff+0x3c>)
 800e422:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e426:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d10f      	bne.n	800e44e <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 800e42e:	4b0a      	ldr	r3, [pc, #40]	; (800e458 <CalculateBackOff+0x3c>)
 800e430:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e434:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 800e438:	1e5a      	subs	r2, r3, #1
 800e43a:	4b07      	ldr	r3, [pc, #28]	; (800e458 <CalculateBackOff+0x3c>)
 800e43c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 800e440:	4b05      	ldr	r3, [pc, #20]	; (800e458 <CalculateBackOff+0x3c>)
 800e442:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e446:	fb01 f202 	mul.w	r2, r1, r2
 800e44a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 800e44e:	bf00      	nop
 800e450:	46bd      	mov	sp, r7
 800e452:	bc80      	pop	{r7}
 800e454:	4770      	bx	lr
 800e456:	bf00      	nop
 800e458:	200004ec 	.word	0x200004ec

0800e45c <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b082      	sub	sp, #8
 800e460:	af00      	add	r7, sp, #0
 800e462:	4603      	mov	r3, r0
 800e464:	7139      	strb	r1, [r7, #4]
 800e466:	71fb      	strb	r3, [r7, #7]
 800e468:	4613      	mov	r3, r2
 800e46a:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800e46c:	79fb      	ldrb	r3, [r7, #7]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d002      	beq.n	800e478 <RemoveMacCommands+0x1c>
 800e472:	79fb      	ldrb	r3, [r7, #7]
 800e474:	2b01      	cmp	r3, #1
 800e476:	d10d      	bne.n	800e494 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800e478:	79bb      	ldrb	r3, [r7, #6]
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d108      	bne.n	800e490 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800e47e:	793b      	ldrb	r3, [r7, #4]
 800e480:	f003 0320 	and.w	r3, r3, #32
 800e484:	b2db      	uxtb	r3, r3
 800e486:	2b00      	cmp	r3, #0
 800e488:	d004      	beq.n	800e494 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800e48a:	f002 fdc3 	bl	8011014 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800e48e:	e001      	b.n	800e494 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800e490:	f002 fdc0 	bl	8011014 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800e494:	bf00      	nop
 800e496:	3708      	adds	r7, #8
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <ResetMacParameters>:

static void ResetMacParameters( void )
{
 800e49c:	b5b0      	push	{r4, r5, r7, lr}
 800e49e:	b082      	sub	sp, #8
 800e4a0:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 800e4a2:	4b6d      	ldr	r3, [pc, #436]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e4a8:	2200      	movs	r2, #0
 800e4aa:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 800e4ae:	4b6a      	ldr	r3, [pc, #424]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 800e4ba:	4b67      	ldr	r3, [pc, #412]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4bc:	2200      	movs	r2, #0
 800e4be:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800e4c2:	4b65      	ldr	r3, [pc, #404]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4c4:	2201      	movs	r2, #1
 800e4c6:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e4ca:	4b63      	ldr	r3, [pc, #396]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4cc:	2201      	movs	r2, #1
 800e4ce:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800e4d2:	4b61      	ldr	r3, [pc, #388]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 800e4da:	4b5f      	ldr	r3, [pc, #380]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 800e4e6:	4b5c      	ldr	r3, [pc, #368]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e4ec:	2201      	movs	r2, #1
 800e4ee:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800e4f2:	4b59      	ldr	r3, [pc, #356]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4f4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e4f8:	4b57      	ldr	r3, [pc, #348]	; (800e658 <ResetMacParameters+0x1bc>)
 800e4fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e4fe:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e502:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800e506:	4b54      	ldr	r3, [pc, #336]	; (800e658 <ResetMacParameters+0x1bc>)
 800e508:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e50c:	4b52      	ldr	r3, [pc, #328]	; (800e658 <ResetMacParameters+0x1bc>)
 800e50e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e512:	f992 2005 	ldrsb.w	r2, [r2, #5]
 800e516:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 800e51a:	4b4f      	ldr	r3, [pc, #316]	; (800e658 <ResetMacParameters+0x1bc>)
 800e51c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e520:	4b4d      	ldr	r3, [pc, #308]	; (800e658 <ResetMacParameters+0x1bc>)
 800e522:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e526:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800e52a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800e52e:	4b4a      	ldr	r3, [pc, #296]	; (800e658 <ResetMacParameters+0x1bc>)
 800e530:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e534:	4b48      	ldr	r3, [pc, #288]	; (800e658 <ResetMacParameters+0x1bc>)
 800e536:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e53a:	33a8      	adds	r3, #168	; 0xa8
 800e53c:	3228      	adds	r2, #40	; 0x28
 800e53e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e542:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800e546:	4b44      	ldr	r3, [pc, #272]	; (800e658 <ResetMacParameters+0x1bc>)
 800e548:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e54c:	4b42      	ldr	r3, [pc, #264]	; (800e658 <ResetMacParameters+0x1bc>)
 800e54e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e552:	33b0      	adds	r3, #176	; 0xb0
 800e554:	3230      	adds	r2, #48	; 0x30
 800e556:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e55a:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 800e55e:	4b3e      	ldr	r3, [pc, #248]	; (800e658 <ResetMacParameters+0x1bc>)
 800e560:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e564:	4b3c      	ldr	r3, [pc, #240]	; (800e658 <ResetMacParameters+0x1bc>)
 800e566:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e56a:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 800e56e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 800e572:	4b39      	ldr	r3, [pc, #228]	; (800e658 <ResetMacParameters+0x1bc>)
 800e574:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e578:	4b37      	ldr	r3, [pc, #220]	; (800e658 <ResetMacParameters+0x1bc>)
 800e57a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e57e:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800e582:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 800e586:	4b34      	ldr	r3, [pc, #208]	; (800e658 <ResetMacParameters+0x1bc>)
 800e588:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e58c:	4b32      	ldr	r3, [pc, #200]	; (800e658 <ResetMacParameters+0x1bc>)
 800e58e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e592:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800e594:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800e598:	4b2f      	ldr	r3, [pc, #188]	; (800e658 <ResetMacParameters+0x1bc>)
 800e59a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e59e:	4b2e      	ldr	r3, [pc, #184]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e5a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800e5a6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 800e5aa:	4b2b      	ldr	r3, [pc, #172]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 800e5b2:	4b29      	ldr	r3, [pc, #164]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800e5be:	2301      	movs	r3, #1
 800e5c0:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800e5c6:	4b24      	ldr	r3, [pc, #144]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e5cc:	781b      	ldrb	r3, [r3, #0]
 800e5ce:	463a      	mov	r2, r7
 800e5d0:	4611      	mov	r1, r2
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f004 fa60 	bl	8012a98 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800e5d8:	4b1f      	ldr	r3, [pc, #124]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5da:	2200      	movs	r2, #0
 800e5dc:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800e5e0:	4b1d      	ldr	r3, [pc, #116]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5e2:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e5e6:	4b1c      	ldr	r3, [pc, #112]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5e8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800e5ec:	4b1a      	ldr	r3, [pc, #104]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e5f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800e5f6:	4a18      	ldr	r2, [pc, #96]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5f8:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800e5fc:	4b16      	ldr	r3, [pc, #88]	; (800e658 <ResetMacParameters+0x1bc>)
 800e5fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e602:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800e606:	4b14      	ldr	r3, [pc, #80]	; (800e658 <ResetMacParameters+0x1bc>)
 800e608:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800e60c:	4b12      	ldr	r3, [pc, #72]	; (800e658 <ResetMacParameters+0x1bc>)
 800e60e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e612:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800e616:	4b10      	ldr	r3, [pc, #64]	; (800e658 <ResetMacParameters+0x1bc>)
 800e618:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800e61c:	4b0e      	ldr	r3, [pc, #56]	; (800e658 <ResetMacParameters+0x1bc>)
 800e61e:	2200      	movs	r2, #0
 800e620:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800e624:	4b0c      	ldr	r3, [pc, #48]	; (800e658 <ResetMacParameters+0x1bc>)
 800e626:	2201      	movs	r2, #1
 800e628:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800e62c:	4a0a      	ldr	r2, [pc, #40]	; (800e658 <ResetMacParameters+0x1bc>)
 800e62e:	4b0a      	ldr	r3, [pc, #40]	; (800e658 <ResetMacParameters+0x1bc>)
 800e630:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800e634:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800e638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e63a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e63c:	682b      	ldr	r3, [r5, #0]
 800e63e:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e640:	4b05      	ldr	r3, [pc, #20]	; (800e658 <ResetMacParameters+0x1bc>)
 800e642:	2201      	movs	r2, #1
 800e644:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e648:	4b03      	ldr	r3, [pc, #12]	; (800e658 <ResetMacParameters+0x1bc>)
 800e64a:	2202      	movs	r2, #2
 800e64c:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 800e650:	bf00      	nop
 800e652:	3708      	adds	r7, #8
 800e654:	46bd      	mov	sp, r7
 800e656:	bdb0      	pop	{r4, r5, r7, pc}
 800e658:	200004ec 	.word	0x200004ec

0800e65c <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b082      	sub	sp, #8
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800e666:	6878      	ldr	r0, [r7, #4]
 800e668:	f00a f99e 	bl	80189a8 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800e66c:	4b10      	ldr	r3, [pc, #64]	; (800e6b0 <RxWindowSetup+0x54>)
 800e66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e670:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e672:	4b10      	ldr	r3, [pc, #64]	; (800e6b4 <RxWindowSetup+0x58>)
 800e674:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e678:	781b      	ldrb	r3, [r3, #0]
 800e67a:	4a0f      	ldr	r2, [pc, #60]	; (800e6b8 <RxWindowSetup+0x5c>)
 800e67c:	6839      	ldr	r1, [r7, #0]
 800e67e:	4618      	mov	r0, r3
 800e680:	f004 fa85 	bl	8012b8e <RegionRxConfig>
 800e684:	4603      	mov	r3, r0
 800e686:	2b00      	cmp	r3, #0
 800e688:	d00d      	beq.n	800e6a6 <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 800e68a:	4b09      	ldr	r3, [pc, #36]	; (800e6b0 <RxWindowSetup+0x54>)
 800e68c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e68e:	4a09      	ldr	r2, [pc, #36]	; (800e6b4 <RxWindowSetup+0x58>)
 800e690:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800e694:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800e698:	4610      	mov	r0, r2
 800e69a:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	7cda      	ldrb	r2, [r3, #19]
 800e6a0:	4b04      	ldr	r3, [pc, #16]	; (800e6b4 <RxWindowSetup+0x58>)
 800e6a2:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e6a6:	bf00      	nop
 800e6a8:	3708      	adds	r7, #8
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bd80      	pop	{r7, pc}
 800e6ae:	bf00      	nop
 800e6b0:	0801a0b8 	.word	0x0801a0b8
 800e6b4:	200004ec 	.word	0x200004ec
 800e6b8:	2000090c 	.word	0x2000090c

0800e6bc <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 800e6bc:	b590      	push	{r4, r7, lr}
 800e6be:	b083      	sub	sp, #12
 800e6c0:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e6c2:	4b1d      	ldr	r3, [pc, #116]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e6c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e6c8:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 800e6ca:	4b1b      	ldr	r3, [pc, #108]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e6cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e6d0:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e6d4:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e6d6:	4b18      	ldr	r3, [pc, #96]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e6d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e6dc:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e6e0:	4b15      	ldr	r3, [pc, #84]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e6e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e6e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e6ea:	4c14      	ldr	r4, [pc, #80]	; (800e73c <OpenContinuousRxCWindow+0x80>)
 800e6ec:	9400      	str	r4, [sp, #0]
 800e6ee:	f004 fa34 	bl	8012b5a <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e6f2:	4b11      	ldr	r3, [pc, #68]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e6f4:	2202      	movs	r2, #2
 800e6f6:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e6fa:	4b0f      	ldr	r3, [pc, #60]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e6fc:	2201      	movs	r2, #1
 800e6fe:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e702:	4b0d      	ldr	r3, [pc, #52]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e704:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e708:	781b      	ldrb	r3, [r3, #0]
 800e70a:	4a0d      	ldr	r2, [pc, #52]	; (800e740 <OpenContinuousRxCWindow+0x84>)
 800e70c:	490b      	ldr	r1, [pc, #44]	; (800e73c <OpenContinuousRxCWindow+0x80>)
 800e70e:	4618      	mov	r0, r3
 800e710:	f004 fa3d 	bl	8012b8e <RegionRxConfig>
 800e714:	4603      	mov	r3, r0
 800e716:	2b00      	cmp	r3, #0
 800e718:	d009      	beq.n	800e72e <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 800e71a:	4b0a      	ldr	r3, [pc, #40]	; (800e744 <OpenContinuousRxCWindow+0x88>)
 800e71c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e71e:	2000      	movs	r0, #0
 800e720:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800e722:	4b05      	ldr	r3, [pc, #20]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e724:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 800e728:	4b03      	ldr	r3, [pc, #12]	; (800e738 <OpenContinuousRxCWindow+0x7c>)
 800e72a:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e72e:	bf00      	nop
 800e730:	3704      	adds	r7, #4
 800e732:	46bd      	mov	sp, r7
 800e734:	bd90      	pop	{r4, r7, pc}
 800e736:	bf00      	nop
 800e738:	200004ec 	.word	0x200004ec
 800e73c:	200008cc 	.word	0x200008cc
 800e740:	2000090c 	.word	0x2000090c
 800e744:	0801a0b8 	.word	0x0801a0b8

0800e748 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b088      	sub	sp, #32
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	60f8      	str	r0, [r7, #12]
 800e750:	60b9      	str	r1, [r7, #8]
 800e752:	603b      	str	r3, [r7, #0]
 800e754:	4613      	mov	r3, r2
 800e756:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 800e758:	4b8a      	ldr	r3, [pc, #552]	; (800e984 <PrepareFrame+0x23c>)
 800e75a:	2200      	movs	r2, #0
 800e75c:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 800e75e:	4b89      	ldr	r3, [pc, #548]	; (800e984 <PrepareFrame+0x23c>)
 800e760:	2200      	movs	r2, #0
 800e762:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 800e766:	2300      	movs	r3, #0
 800e768:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 800e76a:	2300      	movs	r3, #0
 800e76c:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 800e76e:	2300      	movs	r3, #0
 800e770:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d101      	bne.n	800e77c <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 800e778:	2300      	movs	r3, #0
 800e77a:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800e77c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e77e:	461a      	mov	r2, r3
 800e780:	6839      	ldr	r1, [r7, #0]
 800e782:	4881      	ldr	r0, [pc, #516]	; (800e988 <PrepareFrame+0x240>)
 800e784:	f006 fbdb 	bl	8014f3e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800e788:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e78a:	b2da      	uxtb	r2, r3
 800e78c:	4b7d      	ldr	r3, [pc, #500]	; (800e984 <PrepareFrame+0x23c>)
 800e78e:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	781a      	ldrb	r2, [r3, #0]
 800e796:	4b7b      	ldr	r3, [pc, #492]	; (800e984 <PrepareFrame+0x23c>)
 800e798:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	781b      	ldrb	r3, [r3, #0]
 800e79e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	2b07      	cmp	r3, #7
 800e7a6:	f000 80c8 	beq.w	800e93a <PrepareFrame+0x1f2>
 800e7aa:	2b07      	cmp	r3, #7
 800e7ac:	f300 80df 	bgt.w	800e96e <PrepareFrame+0x226>
 800e7b0:	2b02      	cmp	r3, #2
 800e7b2:	d006      	beq.n	800e7c2 <PrepareFrame+0x7a>
 800e7b4:	2b04      	cmp	r3, #4
 800e7b6:	f040 80da 	bne.w	800e96e <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 800e7ba:	4b72      	ldr	r3, [pc, #456]	; (800e984 <PrepareFrame+0x23c>)
 800e7bc:	2201      	movs	r2, #1
 800e7be:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800e7c2:	4b70      	ldr	r3, [pc, #448]	; (800e984 <PrepareFrame+0x23c>)
 800e7c4:	2204      	movs	r2, #4
 800e7c6:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800e7ca:	4b6e      	ldr	r3, [pc, #440]	; (800e984 <PrepareFrame+0x23c>)
 800e7cc:	4a6f      	ldr	r2, [pc, #444]	; (800e98c <PrepareFrame+0x244>)
 800e7ce:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e7d2:	4b6c      	ldr	r3, [pc, #432]	; (800e984 <PrepareFrame+0x23c>)
 800e7d4:	22ff      	movs	r2, #255	; 0xff
 800e7d6:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	781a      	ldrb	r2, [r3, #0]
 800e7de:	4b69      	ldr	r3, [pc, #420]	; (800e984 <PrepareFrame+0x23c>)
 800e7e0:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800e7e4:	4a67      	ldr	r2, [pc, #412]	; (800e984 <PrepareFrame+0x23c>)
 800e7e6:	79fb      	ldrb	r3, [r7, #7]
 800e7e8:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 800e7ec:	4b65      	ldr	r3, [pc, #404]	; (800e984 <PrepareFrame+0x23c>)
 800e7ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e7f4:	4a63      	ldr	r2, [pc, #396]	; (800e984 <PrepareFrame+0x23c>)
 800e7f6:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	781a      	ldrb	r2, [r3, #0]
 800e7fe:	4b61      	ldr	r3, [pc, #388]	; (800e984 <PrepareFrame+0x23c>)
 800e800:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800e804:	4b5f      	ldr	r3, [pc, #380]	; (800e984 <PrepareFrame+0x23c>)
 800e806:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 800e80a:	4b5e      	ldr	r3, [pc, #376]	; (800e984 <PrepareFrame+0x23c>)
 800e80c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800e810:	4b5c      	ldr	r3, [pc, #368]	; (800e984 <PrepareFrame+0x23c>)
 800e812:	4a5d      	ldr	r2, [pc, #372]	; (800e988 <PrepareFrame+0x240>)
 800e814:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e818:	f107 0318 	add.w	r3, r7, #24
 800e81c:	4618      	mov	r0, r3
 800e81e:	f003 faa1 	bl	8011d64 <LoRaMacCryptoGetFCntUp>
 800e822:	4603      	mov	r3, r0
 800e824:	2b00      	cmp	r3, #0
 800e826:	d001      	beq.n	800e82c <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e828:	2312      	movs	r3, #18
 800e82a:	e0a6      	b.n	800e97a <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800e82c:	69bb      	ldr	r3, [r7, #24]
 800e82e:	b29a      	uxth	r2, r3
 800e830:	4b54      	ldr	r3, [pc, #336]	; (800e984 <PrepareFrame+0x23c>)
 800e832:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 800e836:	4b53      	ldr	r3, [pc, #332]	; (800e984 <PrepareFrame+0x23c>)
 800e838:	2200      	movs	r2, #0
 800e83a:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 800e83e:	4b51      	ldr	r3, [pc, #324]	; (800e984 <PrepareFrame+0x23c>)
 800e840:	2200      	movs	r2, #0
 800e842:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800e846:	69bb      	ldr	r3, [r7, #24]
 800e848:	4a4e      	ldr	r2, [pc, #312]	; (800e984 <PrepareFrame+0x23c>)
 800e84a:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e84e:	f107 0314 	add.w	r3, r7, #20
 800e852:	4618      	mov	r0, r3
 800e854:	f002 fc02 	bl	801105c <LoRaMacCommandsGetSizeSerializedCmds>
 800e858:	4603      	mov	r3, r0
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d001      	beq.n	800e862 <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e85e:	2313      	movs	r3, #19
 800e860:	e08b      	b.n	800e97a <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 800e862:	697b      	ldr	r3, [r7, #20]
 800e864:	2b00      	cmp	r3, #0
 800e866:	f000 8084 	beq.w	800e972 <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 800e86a:	4b46      	ldr	r3, [pc, #280]	; (800e984 <PrepareFrame+0x23c>)
 800e86c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e870:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e874:	4618      	mov	r0, r3
 800e876:	f7fe fd0f 	bl	800d298 <GetMaxAppPayloadWithoutFOptsLength>
 800e87a:	4603      	mov	r3, r0
 800e87c:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e87e:	4b41      	ldr	r3, [pc, #260]	; (800e984 <PrepareFrame+0x23c>)
 800e880:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e884:	2b00      	cmp	r3, #0
 800e886:	d01d      	beq.n	800e8c4 <PrepareFrame+0x17c>
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	2b0f      	cmp	r3, #15
 800e88c:	d81a      	bhi.n	800e8c4 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800e88e:	f107 0314 	add.w	r3, r7, #20
 800e892:	4a3f      	ldr	r2, [pc, #252]	; (800e990 <PrepareFrame+0x248>)
 800e894:	4619      	mov	r1, r3
 800e896:	200f      	movs	r0, #15
 800e898:	f002 fbf6 	bl	8011088 <LoRaMacCommandsSerializeCmds>
 800e89c:	4603      	mov	r3, r0
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d001      	beq.n	800e8a6 <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e8a2:	2313      	movs	r3, #19
 800e8a4:	e069      	b.n	800e97a <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800e8a6:	697b      	ldr	r3, [r7, #20]
 800e8a8:	f003 030f 	and.w	r3, r3, #15
 800e8ac:	b2d9      	uxtb	r1, r3
 800e8ae:	68ba      	ldr	r2, [r7, #8]
 800e8b0:	7813      	ldrb	r3, [r2, #0]
 800e8b2:	f361 0303 	bfi	r3, r1, #0, #4
 800e8b6:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	781a      	ldrb	r2, [r3, #0]
 800e8bc:	4b31      	ldr	r3, [pc, #196]	; (800e984 <PrepareFrame+0x23c>)
 800e8be:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 800e8c2:	e056      	b.n	800e972 <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e8c4:	4b2f      	ldr	r3, [pc, #188]	; (800e984 <PrepareFrame+0x23c>)
 800e8c6:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d014      	beq.n	800e8f8 <PrepareFrame+0x1b0>
 800e8ce:	697b      	ldr	r3, [r7, #20]
 800e8d0:	2b0f      	cmp	r3, #15
 800e8d2:	d911      	bls.n	800e8f8 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e8d4:	7ff8      	ldrb	r0, [r7, #31]
 800e8d6:	4b2b      	ldr	r3, [pc, #172]	; (800e984 <PrepareFrame+0x23c>)
 800e8d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8dc:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800e8e0:	f107 0314 	add.w	r3, r7, #20
 800e8e4:	4619      	mov	r1, r3
 800e8e6:	f002 fbcf 	bl	8011088 <LoRaMacCommandsSerializeCmds>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d001      	beq.n	800e8f4 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e8f0:	2313      	movs	r3, #19
 800e8f2:	e042      	b.n	800e97a <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800e8f4:	230a      	movs	r3, #10
 800e8f6:	e040      	b.n	800e97a <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e8f8:	7ff8      	ldrb	r0, [r7, #31]
 800e8fa:	4b22      	ldr	r3, [pc, #136]	; (800e984 <PrepareFrame+0x23c>)
 800e8fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e900:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800e904:	f107 0314 	add.w	r3, r7, #20
 800e908:	4619      	mov	r1, r3
 800e90a:	f002 fbbd 	bl	8011088 <LoRaMacCommandsSerializeCmds>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d001      	beq.n	800e918 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e914:	2313      	movs	r3, #19
 800e916:	e030      	b.n	800e97a <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800e918:	4b1a      	ldr	r3, [pc, #104]	; (800e984 <PrepareFrame+0x23c>)
 800e91a:	2200      	movs	r2, #0
 800e91c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 800e920:	4b18      	ldr	r3, [pc, #96]	; (800e984 <PrepareFrame+0x23c>)
 800e922:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e926:	33cb      	adds	r3, #203	; 0xcb
 800e928:	4a16      	ldr	r2, [pc, #88]	; (800e984 <PrepareFrame+0x23c>)
 800e92a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	b2da      	uxtb	r2, r3
 800e932:	4b14      	ldr	r3, [pc, #80]	; (800e984 <PrepareFrame+0x23c>)
 800e934:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 800e938:	e01b      	b.n	800e972 <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d01a      	beq.n	800e976 <PrepareFrame+0x22e>
 800e940:	4b10      	ldr	r3, [pc, #64]	; (800e984 <PrepareFrame+0x23c>)
 800e942:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e946:	2b00      	cmp	r3, #0
 800e948:	d015      	beq.n	800e976 <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800e94a:	4812      	ldr	r0, [pc, #72]	; (800e994 <PrepareFrame+0x24c>)
 800e94c:	4b0d      	ldr	r3, [pc, #52]	; (800e984 <PrepareFrame+0x23c>)
 800e94e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e952:	b29b      	uxth	r3, r3
 800e954:	461a      	mov	r2, r3
 800e956:	6839      	ldr	r1, [r7, #0]
 800e958:	f006 faf1 	bl	8014f3e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800e95c:	4b09      	ldr	r3, [pc, #36]	; (800e984 <PrepareFrame+0x23c>)
 800e95e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e962:	b29b      	uxth	r3, r3
 800e964:	3301      	adds	r3, #1
 800e966:	b29a      	uxth	r2, r3
 800e968:	4b06      	ldr	r3, [pc, #24]	; (800e984 <PrepareFrame+0x23c>)
 800e96a:	801a      	strh	r2, [r3, #0]
            }
            break;
 800e96c:	e003      	b.n	800e976 <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e96e:	2302      	movs	r3, #2
 800e970:	e003      	b.n	800e97a <PrepareFrame+0x232>
            break;
 800e972:	bf00      	nop
 800e974:	e000      	b.n	800e978 <PrepareFrame+0x230>
            break;
 800e976:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 800e978:	2300      	movs	r3, #0
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3720      	adds	r7, #32
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}
 800e982:	bf00      	nop
 800e984:	200004ec 	.word	0x200004ec
 800e988:	20000624 	.word	0x20000624
 800e98c:	200004ee 	.word	0x200004ee
 800e990:	20000604 	.word	0x20000604
 800e994:	200004ef 	.word	0x200004ef

0800e998 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b08a      	sub	sp, #40	; 0x28
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	4603      	mov	r3, r0
 800e9a0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e9a2:	2303      	movs	r3, #3
 800e9a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 800e9ac:	79fb      	ldrb	r3, [r7, #7]
 800e9ae:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e9b0:	4b4f      	ldr	r3, [pc, #316]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800e9b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9b6:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e9ba:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e9bc:	4b4c      	ldr	r3, [pc, #304]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800e9be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9c2:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e9c6:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800e9c8:	4b49      	ldr	r3, [pc, #292]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800e9ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9ce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e9d2:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800e9d4:	4b46      	ldr	r3, [pc, #280]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800e9d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9da:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e9de:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800e9e0:	4b43      	ldr	r3, [pc, #268]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800e9e2:	881b      	ldrh	r3, [r3, #0]
 800e9e4:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800e9e6:	4b42      	ldr	r3, [pc, #264]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800e9e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9ec:	7818      	ldrb	r0, [r3, #0]
 800e9ee:	f107 020f 	add.w	r2, r7, #15
 800e9f2:	f107 0110 	add.w	r1, r7, #16
 800e9f6:	4b3f      	ldr	r3, [pc, #252]	; (800eaf4 <SendFrameOnChannel+0x15c>)
 800e9f8:	f004 f8de 	bl	8012bb8 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e9fc:	4b3c      	ldr	r3, [pc, #240]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800e9fe:	2201      	movs	r2, #1
 800ea00:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ea04:	4b3a      	ldr	r3, [pc, #232]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea0a:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ea0e:	b2da      	uxtb	r2, r3
 800ea10:	4b37      	ldr	r3, [pc, #220]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea12:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 800ea16:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800ea1a:	4b35      	ldr	r3, [pc, #212]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea1c:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 800ea20:	79fb      	ldrb	r3, [r7, #7]
 800ea22:	4a33      	ldr	r2, [pc, #204]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea24:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ea28:	4b31      	ldr	r3, [pc, #196]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea2a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ea2e:	4a30      	ldr	r2, [pc, #192]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea30:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800ea34:	4b2e      	ldr	r3, [pc, #184]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea36:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ea3a:	4a2d      	ldr	r2, [pc, #180]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea3c:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800ea40:	f002 f873 	bl	8010b2a <LoRaMacClassBIsBeaconModeActive>
 800ea44:	4603      	mov	r3, r0
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d00b      	beq.n	800ea62 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800ea4a:	4b29      	ldr	r3, [pc, #164]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea4c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ea50:	4618      	mov	r0, r3
 800ea52:	f002 f8d5 	bl	8010c00 <LoRaMacClassBIsUplinkCollision>
 800ea56:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 800ea58:	6a3b      	ldr	r3, [r7, #32]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d001      	beq.n	800ea62 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800ea5e:	2310      	movs	r3, #16
 800ea60:	e042      	b.n	800eae8 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800ea62:	4b23      	ldr	r3, [pc, #140]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea64:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea68:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ea6c:	2b01      	cmp	r3, #1
 800ea6e:	d101      	bne.n	800ea74 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 800ea70:	f002 f8d0 	bl	8010c14 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 800ea74:	f002 f86a 	bl	8010b4c <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 800ea78:	4b1d      	ldr	r3, [pc, #116]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea7e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ea82:	b2db      	uxtb	r3, r3
 800ea84:	4a1a      	ldr	r2, [pc, #104]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ea86:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 800ea8a:	4611      	mov	r1, r2
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f7ff fc69 	bl	800e364 <SecureFrame>
 800ea92:	4603      	mov	r3, r0
 800ea94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 800ea98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d002      	beq.n	800eaa6 <SendFrameOnChannel+0x10e>
    {
        return status;
 800eaa0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eaa4:	e020      	b.n	800eae8 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800eaa6:	4b12      	ldr	r3, [pc, #72]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800eaa8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800eaac:	f043 0302 	orr.w	r3, r3, #2
 800eab0:	4a0f      	ldr	r2, [pc, #60]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800eab2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800eab6:	4b0e      	ldr	r3, [pc, #56]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800eab8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800eabc:	f083 0301 	eor.w	r3, r3, #1
 800eac0:	b2db      	uxtb	r3, r3
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d007      	beq.n	800ead6 <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 800eac6:	4b0a      	ldr	r3, [pc, #40]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800eac8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800eacc:	3301      	adds	r3, #1
 800eace:	b2da      	uxtb	r2, r3
 800ead0:	4b07      	ldr	r3, [pc, #28]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800ead2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800ead6:	4b08      	ldr	r3, [pc, #32]	; (800eaf8 <SendFrameOnChannel+0x160>)
 800ead8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eada:	4a05      	ldr	r2, [pc, #20]	; (800eaf0 <SendFrameOnChannel+0x158>)
 800eadc:	8812      	ldrh	r2, [r2, #0]
 800eade:	b2d2      	uxtb	r2, r2
 800eae0:	4611      	mov	r1, r2
 800eae2:	4806      	ldr	r0, [pc, #24]	; (800eafc <SendFrameOnChannel+0x164>)
 800eae4:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 800eae6:	2300      	movs	r3, #0
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3728      	adds	r7, #40	; 0x28
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	200004ec 	.word	0x200004ec
 800eaf4:	20000904 	.word	0x20000904
 800eaf8:	0801a0b8 	.word	0x0801a0b8
 800eafc:	200004ee 	.word	0x200004ee

0800eb00 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b086      	sub	sp, #24
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	4603      	mov	r3, r0
 800eb08:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 800eb0a:	4b1a      	ldr	r3, [pc, #104]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb0c:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800eb10:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800eb12:	4b18      	ldr	r3, [pc, #96]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb18:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800eb1c:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800eb1e:	4b15      	ldr	r3, [pc, #84]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb24:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800eb28:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800eb2a:	4b12      	ldr	r3, [pc, #72]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb2c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb30:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800eb34:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800eb36:	4b0f      	ldr	r3, [pc, #60]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800eb40:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 800eb42:	88fb      	ldrh	r3, [r7, #6]
 800eb44:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 800eb46:	4b0b      	ldr	r3, [pc, #44]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb4c:	781b      	ldrb	r3, [r3, #0]
 800eb4e:	f107 0208 	add.w	r2, r7, #8
 800eb52:	4611      	mov	r1, r2
 800eb54:	4618      	mov	r0, r3
 800eb56:	f004 f8de 	bl	8012d16 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800eb5a:	4b06      	ldr	r3, [pc, #24]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb5c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800eb60:	f043 0302 	orr.w	r3, r3, #2
 800eb64:	4a03      	ldr	r2, [pc, #12]	; (800eb74 <SetTxContinuousWave+0x74>)
 800eb66:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800eb6a:	2300      	movs	r3, #0
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3718      	adds	r7, #24
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}
 800eb74:	200004ec 	.word	0x200004ec

0800eb78 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b082      	sub	sp, #8
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	4603      	mov	r3, r0
 800eb80:	6039      	str	r1, [r7, #0]
 800eb82:	80fb      	strh	r3, [r7, #6]
 800eb84:	4613      	mov	r3, r2
 800eb86:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800eb88:	4b09      	ldr	r3, [pc, #36]	; (800ebb0 <SetTxContinuousWave1+0x38>)
 800eb8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb8c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800eb90:	88fa      	ldrh	r2, [r7, #6]
 800eb92:	6838      	ldr	r0, [r7, #0]
 800eb94:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800eb96:	4b07      	ldr	r3, [pc, #28]	; (800ebb4 <SetTxContinuousWave1+0x3c>)
 800eb98:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800eb9c:	f043 0302 	orr.w	r3, r3, #2
 800eba0:	4a04      	ldr	r2, [pc, #16]	; (800ebb4 <SetTxContinuousWave1+0x3c>)
 800eba2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800eba6:	2300      	movs	r3, #0
}
 800eba8:	4618      	mov	r0, r3
 800ebaa:	3708      	adds	r7, #8
 800ebac:	46bd      	mov	sp, r7
 800ebae:	bd80      	pop	{r7, pc}
 800ebb0:	0801a0b8 	.word	0x0801a0b8
 800ebb4:	200004ec 	.word	0x200004ec

0800ebb8 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b082      	sub	sp, #8
 800ebbc:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 800ebbe:	4b1d      	ldr	r3, [pc, #116]	; (800ec34 <GetCtxs+0x7c>)
 800ebc0:	4a1d      	ldr	r2, [pc, #116]	; (800ec38 <GetCtxs+0x80>)
 800ebc2:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 800ebc4:	4b1b      	ldr	r3, [pc, #108]	; (800ec34 <GetCtxs+0x7c>)
 800ebc6:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800ebca:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 800ebcc:	481b      	ldr	r0, [pc, #108]	; (800ec3c <GetCtxs+0x84>)
 800ebce:	f003 f8b9 	bl	8011d44 <LoRaMacCryptoGetNvmCtx>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	4a17      	ldr	r2, [pc, #92]	; (800ec34 <GetCtxs+0x7c>)
 800ebd6:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 800ebd8:	2300      	movs	r3, #0
 800ebda:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 800ebdc:	4b18      	ldr	r3, [pc, #96]	; (800ec40 <GetCtxs+0x88>)
 800ebde:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ebe2:	781b      	ldrb	r3, [r3, #0]
 800ebe4:	1d3a      	adds	r2, r7, #4
 800ebe6:	4611      	mov	r1, r2
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f003 ff67 	bl	8012abc <RegionGetNvmCtx>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	4a10      	ldr	r2, [pc, #64]	; (800ec34 <GetCtxs+0x7c>)
 800ebf2:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	4a0f      	ldr	r2, [pc, #60]	; (800ec34 <GetCtxs+0x7c>)
 800ebf8:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 800ebfa:	4812      	ldr	r0, [pc, #72]	; (800ec44 <GetCtxs+0x8c>)
 800ebfc:	f7fb fd00 	bl	800a600 <SecureElementGetNvmCtx>
 800ec00:	4603      	mov	r3, r0
 800ec02:	4a0c      	ldr	r2, [pc, #48]	; (800ec34 <GetCtxs+0x7c>)
 800ec04:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 800ec06:	4810      	ldr	r0, [pc, #64]	; (800ec48 <GetCtxs+0x90>)
 800ec08:	f002 f952 	bl	8010eb0 <LoRaMacCommandsGetNvmCtx>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	4a09      	ldr	r2, [pc, #36]	; (800ec34 <GetCtxs+0x7c>)
 800ec10:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 800ec12:	480e      	ldr	r0, [pc, #56]	; (800ec4c <GetCtxs+0x94>)
 800ec14:	f001 ff1b 	bl	8010a4e <LoRaMacClassBGetNvmCtx>
 800ec18:	4603      	mov	r3, r0
 800ec1a:	4a06      	ldr	r2, [pc, #24]	; (800ec34 <GetCtxs+0x7c>)
 800ec1c:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 800ec1e:	480c      	ldr	r0, [pc, #48]	; (800ec50 <GetCtxs+0x98>)
 800ec20:	f002 fbc4 	bl	80113ac <LoRaMacConfirmQueueGetNvmCtx>
 800ec24:	4603      	mov	r3, r0
 800ec26:	4a03      	ldr	r2, [pc, #12]	; (800ec34 <GetCtxs+0x7c>)
 800ec28:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 800ec2a:	4b02      	ldr	r3, [pc, #8]	; (800ec34 <GetCtxs+0x7c>)
}
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	3708      	adds	r7, #8
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}
 800ec34:	20000ae4 	.word	0x20000ae4
 800ec38:	20000978 	.word	0x20000978
 800ec3c:	20000af8 	.word	0x20000af8
 800ec40:	200004ec 	.word	0x200004ec
 800ec44:	20000b00 	.word	0x20000b00
 800ec48:	20000b08 	.word	0x20000b08
 800ec4c:	20000b10 	.word	0x20000b10
 800ec50:	20000b18 	.word	0x20000b18

0800ec54 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b084      	sub	sp, #16
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d101      	bne.n	800ec66 <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ec62:	2303      	movs	r3, #3
 800ec64:	e081      	b.n	800ed6a <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800ec66:	4b43      	ldr	r3, [pc, #268]	; (800ed74 <RestoreCtxs+0x120>)
 800ec68:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ec6c:	2b01      	cmp	r3, #1
 800ec6e:	d001      	beq.n	800ec74 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800ec70:	2301      	movs	r3, #1
 800ec72:	e07a      	b.n	800ed6a <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d008      	beq.n	800ec8e <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	6819      	ldr	r1, [r3, #0]
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	685b      	ldr	r3, [r3, #4]
 800ec84:	b29b      	uxth	r3, r3
 800ec86:	461a      	mov	r2, r3
 800ec88:	483b      	ldr	r0, [pc, #236]	; (800ed78 <RestoreCtxs+0x124>)
 800ec8a:	f006 f958 	bl	8014f3e <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 800ec8e:	2303      	movs	r3, #3
 800ec90:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	689b      	ldr	r3, [r3, #8]
 800ec96:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800ec98:	4b36      	ldr	r3, [pc, #216]	; (800ed74 <RestoreCtxs+0x120>)
 800ec9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec9e:	781b      	ldrb	r3, [r3, #0]
 800eca0:	f107 0208 	add.w	r2, r7, #8
 800eca4:	4611      	mov	r1, r2
 800eca6:	4618      	mov	r0, r3
 800eca8:	f003 fef6 	bl	8012a98 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800ecac:	4b31      	ldr	r3, [pc, #196]	; (800ed74 <RestoreCtxs+0x120>)
 800ecae:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ecb2:	4b30      	ldr	r3, [pc, #192]	; (800ed74 <RestoreCtxs+0x120>)
 800ecb4:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800ecb8:	4b2e      	ldr	r3, [pc, #184]	; (800ed74 <RestoreCtxs+0x120>)
 800ecba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecbe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ecc2:	4a2c      	ldr	r2, [pc, #176]	; (800ed74 <RestoreCtxs+0x120>)
 800ecc4:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800ecc8:	4b2a      	ldr	r3, [pc, #168]	; (800ed74 <RestoreCtxs+0x120>)
 800ecca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecce:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800ecd2:	4b28      	ldr	r3, [pc, #160]	; (800ed74 <RestoreCtxs+0x120>)
 800ecd4:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800ecd8:	4b26      	ldr	r3, [pc, #152]	; (800ed74 <RestoreCtxs+0x120>)
 800ecda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecde:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800ece2:	4b24      	ldr	r3, [pc, #144]	; (800ed74 <RestoreCtxs+0x120>)
 800ece4:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800ece8:	4b22      	ldr	r3, [pc, #136]	; (800ed74 <RestoreCtxs+0x120>)
 800ecea:	2201      	movs	r2, #1
 800ecec:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800ecf0:	4b20      	ldr	r3, [pc, #128]	; (800ed74 <RestoreCtxs+0x120>)
 800ecf2:	2202      	movs	r2, #2
 800ecf4:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	699b      	ldr	r3, [r3, #24]
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f7fb fc69 	bl	800a5d4 <SecureElementRestoreNvmCtx>
 800ed02:	4603      	mov	r3, r0
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d001      	beq.n	800ed0c <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800ed08:	2311      	movs	r3, #17
 800ed0a:	e02e      	b.n	800ed6a <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	691b      	ldr	r3, [r3, #16]
 800ed10:	4618      	mov	r0, r3
 800ed12:	f003 f801 	bl	8011d18 <LoRaMacCryptoRestoreNvmCtx>
 800ed16:	4603      	mov	r3, r0
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d001      	beq.n	800ed20 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800ed1c:	2311      	movs	r3, #17
 800ed1e:	e024      	b.n	800ed6a <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	6a1b      	ldr	r3, [r3, #32]
 800ed24:	4618      	mov	r0, r3
 800ed26:	f002 f8ad 	bl	8010e84 <LoRaMacCommandsRestoreNvmCtx>
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d001      	beq.n	800ed34 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800ed30:	2313      	movs	r3, #19
 800ed32:	e01a      	b.n	800ed6a <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed38:	4618      	mov	r0, r3
 800ed3a:	f001 fe7e 	bl	8010a3a <LoRaMacClassBRestoreNvmCtx>
 800ed3e:	4603      	mov	r3, r0
 800ed40:	f083 0301 	eor.w	r3, r3, #1
 800ed44:	b2db      	uxtb	r3, r3
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d001      	beq.n	800ed4e <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 800ed4a:	2314      	movs	r3, #20
 800ed4c:	e00d      	b.n	800ed6a <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed52:	4618      	mov	r0, r3
 800ed54:	f002 fb14 	bl	8011380 <LoRaMacConfirmQueueRestoreNvmCtx>
 800ed58:	4603      	mov	r3, r0
 800ed5a:	f083 0301 	eor.w	r3, r3, #1
 800ed5e:	b2db      	uxtb	r3, r3
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d001      	beq.n	800ed68 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 800ed64:	2315      	movs	r3, #21
 800ed66:	e000      	b.n	800ed6a <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 800ed68:	2300      	movs	r3, #0
}
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	3710      	adds	r7, #16
 800ed6e:	46bd      	mov	sp, r7
 800ed70:	bd80      	pop	{r7, pc}
 800ed72:	bf00      	nop
 800ed74:	200004ec 	.word	0x200004ec
 800ed78:	20000978 	.word	0x20000978

0800ed7c <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 800ed7c:	b480      	push	{r7}
 800ed7e:	b083      	sub	sp, #12
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	6078      	str	r0, [r7, #4]
 800ed84:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d002      	beq.n	800ed92 <DetermineFrameType+0x16>
 800ed8c:	683b      	ldr	r3, [r7, #0]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d101      	bne.n	800ed96 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ed92:	2303      	movs	r3, #3
 800ed94:	e03b      	b.n	800ee0e <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	7b1b      	ldrb	r3, [r3, #12]
 800ed9a:	f003 030f 	and.w	r3, r3, #15
 800ed9e:	b2db      	uxtb	r3, r3
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d008      	beq.n	800edb6 <DetermineFrameType+0x3a>
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d003      	beq.n	800edb6 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	2200      	movs	r2, #0
 800edb2:	701a      	strb	r2, [r3, #0]
 800edb4:	e02a      	b.n	800ee0c <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d103      	bne.n	800edc8 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	2201      	movs	r2, #1
 800edc4:	701a      	strb	r2, [r3, #0]
 800edc6:	e021      	b.n	800ee0c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	7b1b      	ldrb	r3, [r3, #12]
 800edcc:	f003 030f 	and.w	r3, r3, #15
 800edd0:	b2db      	uxtb	r3, r3
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d108      	bne.n	800ede8 <DetermineFrameType+0x6c>
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d103      	bne.n	800ede8 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	2202      	movs	r2, #2
 800ede4:	701a      	strb	r2, [r3, #0]
 800ede6:	e011      	b.n	800ee0c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	7b1b      	ldrb	r3, [r3, #12]
 800edec:	f003 030f 	and.w	r3, r3, #15
 800edf0:	b2db      	uxtb	r3, r3
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d108      	bne.n	800ee08 <DetermineFrameType+0x8c>
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d003      	beq.n	800ee08 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 800ee00:	683b      	ldr	r3, [r7, #0]
 800ee02:	2203      	movs	r2, #3
 800ee04:	701a      	strb	r2, [r3, #0]
 800ee06:	e001      	b.n	800ee0c <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 800ee08:	2317      	movs	r3, #23
 800ee0a:	e000      	b.n	800ee0e <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 800ee0c:	2300      	movs	r3, #0
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	370c      	adds	r7, #12
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bc80      	pop	{r7}
 800ee16:	4770      	bx	lr

0800ee18 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800ee18:	b480      	push	{r7}
 800ee1a:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800ee1c:	4b14      	ldr	r3, [pc, #80]	; (800ee70 <CheckRetransUnconfirmedUplink+0x58>)
 800ee1e:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 800ee22:	4b13      	ldr	r3, [pc, #76]	; (800ee70 <CheckRetransUnconfirmedUplink+0x58>)
 800ee24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee28:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 800ee2c:	429a      	cmp	r2, r3
 800ee2e:	d301      	bcc.n	800ee34 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 800ee30:	2301      	movs	r3, #1
 800ee32:	e018      	b.n	800ee66 <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ee34:	4b0e      	ldr	r3, [pc, #56]	; (800ee70 <CheckRetransUnconfirmedUplink+0x58>)
 800ee36:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ee3a:	f003 0302 	and.w	r3, r3, #2
 800ee3e:	b2db      	uxtb	r3, r3
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d00f      	beq.n	800ee64 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 800ee44:	4b0a      	ldr	r3, [pc, #40]	; (800ee70 <CheckRetransUnconfirmedUplink+0x58>)
 800ee46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee4a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d101      	bne.n	800ee56 <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 800ee52:	2301      	movs	r3, #1
 800ee54:	e007      	b.n	800ee66 <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 800ee56:	4b06      	ldr	r3, [pc, #24]	; (800ee70 <CheckRetransUnconfirmedUplink+0x58>)
 800ee58:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d101      	bne.n	800ee64 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 800ee60:	2301      	movs	r3, #1
 800ee62:	e000      	b.n	800ee66 <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 800ee64:	2300      	movs	r3, #0
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	bc80      	pop	{r7}
 800ee6c:	4770      	bx	lr
 800ee6e:	bf00      	nop
 800ee70:	200004ec 	.word	0x200004ec

0800ee74 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800ee74:	b480      	push	{r7}
 800ee76:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800ee78:	4b0e      	ldr	r3, [pc, #56]	; (800eeb4 <CheckRetransConfirmedUplink+0x40>)
 800ee7a:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 800ee7e:	4b0d      	ldr	r3, [pc, #52]	; (800eeb4 <CheckRetransConfirmedUplink+0x40>)
 800ee80:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 800ee84:	429a      	cmp	r2, r3
 800ee86:	d301      	bcc.n	800ee8c <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 800ee88:	2301      	movs	r3, #1
 800ee8a:	e00f      	b.n	800eeac <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ee8c:	4b09      	ldr	r3, [pc, #36]	; (800eeb4 <CheckRetransConfirmedUplink+0x40>)
 800ee8e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ee92:	f003 0302 	and.w	r3, r3, #2
 800ee96:	b2db      	uxtb	r3, r3
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d006      	beq.n	800eeaa <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800ee9c:	4b05      	ldr	r3, [pc, #20]	; (800eeb4 <CheckRetransConfirmedUplink+0x40>)
 800ee9e:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d001      	beq.n	800eeaa <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 800eea6:	2301      	movs	r3, #1
 800eea8:	e000      	b.n	800eeac <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 800eeaa:	2300      	movs	r3, #0
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bc80      	pop	{r7}
 800eeb2:	4770      	bx	lr
 800eeb4:	200004ec 	.word	0x200004ec

0800eeb8 <StopRetransmission>:

static bool StopRetransmission( void )
{
 800eeb8:	b480      	push	{r7}
 800eeba:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800eebc:	4b1c      	ldr	r3, [pc, #112]	; (800ef30 <StopRetransmission+0x78>)
 800eebe:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800eec2:	f003 0302 	and.w	r3, r3, #2
 800eec6:	b2db      	uxtb	r3, r3
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d009      	beq.n	800eee0 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800eecc:	4b18      	ldr	r3, [pc, #96]	; (800ef30 <StopRetransmission+0x78>)
 800eece:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d013      	beq.n	800eefe <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 800eed6:	4b16      	ldr	r3, [pc, #88]	; (800ef30 <StopRetransmission+0x78>)
 800eed8:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800eedc:	2b01      	cmp	r3, #1
 800eede:	d00e      	beq.n	800eefe <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 800eee0:	4b13      	ldr	r3, [pc, #76]	; (800ef30 <StopRetransmission+0x78>)
 800eee2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eee6:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d007      	beq.n	800eefe <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 800eeee:	4b10      	ldr	r3, [pc, #64]	; (800ef30 <StopRetransmission+0x78>)
 800eef0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eef4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800eef8:	3201      	adds	r2, #1
 800eefa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800eefe:	4b0c      	ldr	r3, [pc, #48]	; (800ef30 <StopRetransmission+0x78>)
 800ef00:	2200      	movs	r2, #0
 800ef02:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 800ef06:	4b0a      	ldr	r3, [pc, #40]	; (800ef30 <StopRetransmission+0x78>)
 800ef08:	2200      	movs	r2, #0
 800ef0a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 800ef0e:	4b08      	ldr	r3, [pc, #32]	; (800ef30 <StopRetransmission+0x78>)
 800ef10:	2200      	movs	r2, #0
 800ef12:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ef16:	4b06      	ldr	r3, [pc, #24]	; (800ef30 <StopRetransmission+0x78>)
 800ef18:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ef1c:	f023 0302 	bic.w	r3, r3, #2
 800ef20:	4a03      	ldr	r2, [pc, #12]	; (800ef30 <StopRetransmission+0x78>)
 800ef22:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 800ef26:	2301      	movs	r3, #1
}
 800ef28:	4618      	mov	r0, r3
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bc80      	pop	{r7}
 800ef2e:	4770      	bx	lr
 800ef30:	200004ec 	.word	0x200004ec

0800ef34 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b084      	sub	sp, #16
 800ef38:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800ef3a:	4b1e      	ldr	r3, [pc, #120]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef3c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ef40:	4b1c      	ldr	r3, [pc, #112]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef42:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800ef46:	429a      	cmp	r2, r3
 800ef48:	d230      	bcs.n	800efac <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 800ef4a:	4b1a      	ldr	r3, [pc, #104]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef4c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ef50:	3301      	adds	r3, #1
 800ef52:	b2da      	uxtb	r2, r3
 800ef54:	4b17      	ldr	r3, [pc, #92]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef56:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800ef5a:	4b16      	ldr	r3, [pc, #88]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef5c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ef60:	f003 0301 	and.w	r3, r3, #1
 800ef64:	b2db      	uxtb	r3, r3
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d020      	beq.n	800efac <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800ef6a:	2322      	movs	r3, #34	; 0x22
 800ef6c:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800ef6e:	4b11      	ldr	r3, [pc, #68]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef74:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ef78:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ef7a:	4b0e      	ldr	r3, [pc, #56]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef7c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef80:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ef84:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800ef86:	4b0b      	ldr	r3, [pc, #44]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800ef88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef8c:	781b      	ldrb	r3, [r3, #0]
 800ef8e:	f107 0208 	add.w	r2, r7, #8
 800ef92:	4611      	mov	r1, r2
 800ef94:	4618      	mov	r0, r3
 800ef96:	f003 fd55 	bl	8012a44 <RegionGetPhyParam>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 800ef9e:	687a      	ldr	r2, [r7, #4]
 800efa0:	4b04      	ldr	r3, [pc, #16]	; (800efb4 <AckTimeoutRetriesProcess+0x80>)
 800efa2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efa6:	b252      	sxtb	r2, r2
 800efa8:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 800efac:	bf00      	nop
 800efae:	3710      	adds	r7, #16
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}
 800efb4:	200004ec 	.word	0x200004ec

0800efb8 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b082      	sub	sp, #8
 800efbc:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 800efbe:	4b14      	ldr	r3, [pc, #80]	; (800f010 <AckTimeoutRetriesFinalize+0x58>)
 800efc0:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800efc4:	f083 0301 	eor.w	r3, r3, #1
 800efc8:	b2db      	uxtb	r3, r3
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d015      	beq.n	800effa <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800efce:	2302      	movs	r3, #2
 800efd0:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 800efd2:	4b10      	ldr	r3, [pc, #64]	; (800f014 <AckTimeoutRetriesFinalize+0x5c>)
 800efd4:	689b      	ldr	r3, [r3, #8]
 800efd6:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800efd8:	4b0d      	ldr	r3, [pc, #52]	; (800f010 <AckTimeoutRetriesFinalize+0x58>)
 800efda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efde:	781b      	ldrb	r3, [r3, #0]
 800efe0:	463a      	mov	r2, r7
 800efe2:	4611      	mov	r1, r2
 800efe4:	4618      	mov	r0, r3
 800efe6:	f003 fd57 	bl	8012a98 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800efea:	4b09      	ldr	r3, [pc, #36]	; (800f010 <AckTimeoutRetriesFinalize+0x58>)
 800efec:	2200      	movs	r2, #0
 800efee:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 800eff2:	4b07      	ldr	r3, [pc, #28]	; (800f010 <AckTimeoutRetriesFinalize+0x58>)
 800eff4:	2200      	movs	r2, #0
 800eff6:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800effa:	4b05      	ldr	r3, [pc, #20]	; (800f010 <AckTimeoutRetriesFinalize+0x58>)
 800effc:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800f000:	4b03      	ldr	r3, [pc, #12]	; (800f010 <AckTimeoutRetriesFinalize+0x58>)
 800f002:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 800f006:	bf00      	nop
 800f008:	3708      	adds	r7, #8
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
 800f00e:	bf00      	nop
 800f010:	200004ec 	.word	0x200004ec
 800f014:	20000ae4 	.word	0x20000ae4

0800f018 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b082      	sub	sp, #8
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	4603      	mov	r3, r0
 800f020:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 800f022:	4b0b      	ldr	r3, [pc, #44]	; (800f050 <CallNvmCtxCallback+0x38>)
 800f024:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d00c      	beq.n	800f046 <CallNvmCtxCallback+0x2e>
 800f02c:	4b08      	ldr	r3, [pc, #32]	; (800f050 <CallNvmCtxCallback+0x38>)
 800f02e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f032:	689b      	ldr	r3, [r3, #8]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d006      	beq.n	800f046 <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 800f038:	4b05      	ldr	r3, [pc, #20]	; (800f050 <CallNvmCtxCallback+0x38>)
 800f03a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f03e:	689b      	ldr	r3, [r3, #8]
 800f040:	79fa      	ldrb	r2, [r7, #7]
 800f042:	4610      	mov	r0, r2
 800f044:	4798      	blx	r3
    }
}
 800f046:	bf00      	nop
 800f048:	3708      	adds	r7, #8
 800f04a:	46bd      	mov	sp, r7
 800f04c:	bd80      	pop	{r7, pc}
 800f04e:	bf00      	nop
 800f050:	200004ec 	.word	0x200004ec

0800f054 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 800f054:	b580      	push	{r7, lr}
 800f056:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 800f058:	2000      	movs	r0, #0
 800f05a:	f7ff ffdd 	bl	800f018 <CallNvmCtxCallback>
}
 800f05e:	bf00      	nop
 800f060:	bd80      	pop	{r7, pc}

0800f062 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 800f062:	b580      	push	{r7, lr}
 800f064:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 800f066:	2001      	movs	r0, #1
 800f068:	f7ff ffd6 	bl	800f018 <CallNvmCtxCallback>
}
 800f06c:	bf00      	nop
 800f06e:	bd80      	pop	{r7, pc}

0800f070 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 800f070:	b580      	push	{r7, lr}
 800f072:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 800f074:	2002      	movs	r0, #2
 800f076:	f7ff ffcf 	bl	800f018 <CallNvmCtxCallback>
}
 800f07a:	bf00      	nop
 800f07c:	bd80      	pop	{r7, pc}

0800f07e <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 800f07e:	b580      	push	{r7, lr}
 800f080:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 800f082:	2003      	movs	r0, #3
 800f084:	f7ff ffc8 	bl	800f018 <CallNvmCtxCallback>
}
 800f088:	bf00      	nop
 800f08a:	bd80      	pop	{r7, pc}

0800f08c <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 800f08c:	b580      	push	{r7, lr}
 800f08e:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 800f090:	2004      	movs	r0, #4
 800f092:	f7ff ffc1 	bl	800f018 <CallNvmCtxCallback>
}
 800f096:	bf00      	nop
 800f098:	bd80      	pop	{r7, pc}

0800f09a <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 800f09a:	b580      	push	{r7, lr}
 800f09c:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 800f09e:	2005      	movs	r0, #5
 800f0a0:	f7ff ffba 	bl	800f018 <CallNvmCtxCallback>
}
 800f0a4:	bf00      	nop
 800f0a6:	bd80      	pop	{r7, pc}

0800f0a8 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 800f0a8:	b580      	push	{r7, lr}
 800f0aa:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 800f0ac:	2006      	movs	r0, #6
 800f0ae:	f7ff ffb3 	bl	800f018 <CallNvmCtxCallback>
}
 800f0b2:	bf00      	nop
 800f0b4:	bd80      	pop	{r7, pc}
	...

0800f0b8 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800f0bc:	4b0b      	ldr	r3, [pc, #44]	; (800f0ec <IsRequestPending+0x34>)
 800f0be:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f0c2:	f003 0304 	and.w	r3, r3, #4
 800f0c6:	b2db      	uxtb	r3, r3
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d107      	bne.n	800f0dc <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 800f0cc:	4b07      	ldr	r3, [pc, #28]	; (800f0ec <IsRequestPending+0x34>)
 800f0ce:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f0d2:	f003 0301 	and.w	r3, r3, #1
 800f0d6:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d001      	beq.n	800f0e0 <IsRequestPending+0x28>
    {
        return 1;
 800f0dc:	2301      	movs	r3, #1
 800f0de:	e000      	b.n	800f0e2 <IsRequestPending+0x2a>
    }
    return 0;
 800f0e0:	2300      	movs	r3, #0
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bc80      	pop	{r7}
 800f0e8:	4770      	bx	lr
 800f0ea:	bf00      	nop
 800f0ec:	200004ec 	.word	0x200004ec

0800f0f0 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f0f4:	4b08      	ldr	r3, [pc, #32]	; (800f118 <LoRaMacIsBusy+0x28>)
 800f0f6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d106      	bne.n	800f10c <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f0fe:	4b06      	ldr	r3, [pc, #24]	; (800f118 <LoRaMacIsBusy+0x28>)
 800f100:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f104:	2b01      	cmp	r3, #1
 800f106:	d101      	bne.n	800f10c <LoRaMacIsBusy+0x1c>
    {
        return false;
 800f108:	2300      	movs	r3, #0
 800f10a:	e000      	b.n	800f10e <LoRaMacIsBusy+0x1e>
    }
    return true;
 800f10c:	2301      	movs	r3, #1
}
 800f10e:	4618      	mov	r0, r3
 800f110:	46bd      	mov	sp, r7
 800f112:	bc80      	pop	{r7}
 800f114:	4770      	bx	lr
 800f116:	bf00      	nop
 800f118:	200004ec 	.word	0x200004ec

0800f11c <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 800f11c:	b580      	push	{r7, lr}
 800f11e:	b082      	sub	sp, #8
 800f120:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 800f122:	2300      	movs	r3, #0
 800f124:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f126:	f7fd fc87 	bl	800ca38 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f12a:	f001 fd79 	bl	8010c20 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f12e:	4b1a      	ldr	r3, [pc, #104]	; (800f198 <LoRaMacProcess+0x7c>)
 800f130:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f134:	f003 0320 	and.w	r3, r3, #32
 800f138:	b2db      	uxtb	r3, r3
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d01e      	beq.n	800f17c <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f13e:	2000      	movs	r0, #0
 800f140:	f7fd fcc2 	bl	800cac8 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f144:	f7fd fe70 	bl	800ce28 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f148:	f7ff ffb6 	bl	800f0b8 <IsRequestPending>
 800f14c:	4603      	mov	r3, r0
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d006      	beq.n	800f160 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f152:	f7fd fe41 	bl	800cdd8 <LoRaMacCheckForBeaconAcquisition>
 800f156:	4603      	mov	r3, r0
 800f158:	461a      	mov	r2, r3
 800f15a:	79fb      	ldrb	r3, [r7, #7]
 800f15c:	4313      	orrs	r3, r2
 800f15e:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f160:	79fb      	ldrb	r3, [r7, #7]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d103      	bne.n	800f16e <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f166:	f7fd fdfb 	bl	800cd60 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f16a:	f7fd fd8b 	bl	800cc84 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f16e:	f7fd fcbb 	bl	800cae8 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800f172:	f7fd fd1b 	bl	800cbac <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f176:	2001      	movs	r0, #1
 800f178:	f7fd fca6 	bl	800cac8 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800f17c:	f7fd fd30 	bl	800cbe0 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f180:	4b05      	ldr	r3, [pc, #20]	; (800f198 <LoRaMacProcess+0x7c>)
 800f182:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800f186:	2b02      	cmp	r3, #2
 800f188:	d101      	bne.n	800f18e <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 800f18a:	f7ff fa97 	bl	800e6bc <OpenContinuousRxCWindow>
    }
}
 800f18e:	bf00      	nop
 800f190:	3708      	adds	r7, #8
 800f192:	46bd      	mov	sp, r7
 800f194:	bd80      	pop	{r7, pc}
 800f196:	bf00      	nop
 800f198:	200004ec 	.word	0x200004ec

0800f19c <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800f19c:	b590      	push	{r4, r7, lr}
 800f19e:	b099      	sub	sp, #100	; 0x64
 800f1a0:	af02      	add	r7, sp, #8
 800f1a2:	6178      	str	r0, [r7, #20]
 800f1a4:	6139      	str	r1, [r7, #16]
 800f1a6:	4613      	mov	r3, r2
 800f1a8:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 800f1aa:	697b      	ldr	r3, [r7, #20]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d002      	beq.n	800f1b6 <LoRaMacInitialization+0x1a>
 800f1b0:	693b      	ldr	r3, [r7, #16]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d101      	bne.n	800f1ba <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f1b6:	2303      	movs	r3, #3
 800f1b8:	e30b      	b.n	800f7d2 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d00b      	beq.n	800f1da <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 800f1c2:	697b      	ldr	r3, [r7, #20]
 800f1c4:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d007      	beq.n	800f1da <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800f1ca:	697b      	ldr	r3, [r7, #20]
 800f1cc:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d003      	beq.n	800f1da <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d101      	bne.n	800f1de <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f1da:	2303      	movs	r3, #3
 800f1dc:	e2f9      	b.n	800f7d2 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800f1de:	7bfb      	ldrb	r3, [r7, #15]
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	f003 fc1f 	bl	8012a24 <RegionIsActive>
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	f083 0301 	eor.w	r3, r3, #1
 800f1ec:	b2db      	uxtb	r3, r3
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d001      	beq.n	800f1f6 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800f1f2:	2309      	movs	r3, #9
 800f1f4:	e2ed      	b.n	800f7d2 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 800f1f6:	49c5      	ldr	r1, [pc, #788]	; (800f50c <LoRaMacInitialization+0x370>)
 800f1f8:	6978      	ldr	r0, [r7, #20]
 800f1fa:	f002 f891 	bl	8011320 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 800f1fe:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800f202:	2100      	movs	r1, #0
 800f204:	48c2      	ldr	r0, [pc, #776]	; (800f510 <LoRaMacInitialization+0x374>)
 800f206:	f005 fed5 	bl	8014fb4 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800f20a:	f240 428c 	movw	r2, #1164	; 0x48c
 800f20e:	2100      	movs	r1, #0
 800f210:	48c0      	ldr	r0, [pc, #768]	; (800f514 <LoRaMacInitialization+0x378>)
 800f212:	f005 fecf 	bl	8014fb4 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 800f216:	4bbf      	ldr	r3, [pc, #764]	; (800f514 <LoRaMacInitialization+0x378>)
 800f218:	4abd      	ldr	r2, [pc, #756]	; (800f510 <LoRaMacInitialization+0x374>)
 800f21a:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 800f21e:	4bbd      	ldr	r3, [pc, #756]	; (800f514 <LoRaMacInitialization+0x378>)
 800f220:	2201      	movs	r2, #1
 800f222:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 800f226:	4bbb      	ldr	r3, [pc, #748]	; (800f514 <LoRaMacInitialization+0x378>)
 800f228:	2201      	movs	r2, #1
 800f22a:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 800f22e:	4bb9      	ldr	r3, [pc, #740]	; (800f514 <LoRaMacInitialization+0x378>)
 800f230:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f234:	7bfa      	ldrb	r2, [r7, #15]
 800f236:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 800f238:	4bb6      	ldr	r3, [pc, #728]	; (800f514 <LoRaMacInitialization+0x378>)
 800f23a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f23e:	2200      	movs	r2, #0
 800f240:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 800f244:	4bb3      	ldr	r3, [pc, #716]	; (800f514 <LoRaMacInitialization+0x378>)
 800f246:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f24a:	2200      	movs	r2, #0
 800f24c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 800f250:	4bb0      	ldr	r3, [pc, #704]	; (800f514 <LoRaMacInitialization+0x378>)
 800f252:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f256:	4ab0      	ldr	r2, [pc, #704]	; (800f518 <LoRaMacInitialization+0x37c>)
 800f258:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800f25c:	230f      	movs	r3, #15
 800f25e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f262:	4bac      	ldr	r3, [pc, #688]	; (800f514 <LoRaMacInitialization+0x378>)
 800f264:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f268:	781b      	ldrb	r3, [r3, #0]
 800f26a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f26e:	4611      	mov	r1, r2
 800f270:	4618      	mov	r0, r3
 800f272:	f003 fbe7 	bl	8012a44 <RegionGetPhyParam>
 800f276:	4603      	mov	r3, r0
 800f278:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 800f27a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f27c:	4ba5      	ldr	r3, [pc, #660]	; (800f514 <LoRaMacInitialization+0x378>)
 800f27e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f282:	2a00      	cmp	r2, #0
 800f284:	bf14      	ite	ne
 800f286:	2201      	movne	r2, #1
 800f288:	2200      	moveq	r2, #0
 800f28a:	b2d2      	uxtb	r2, r2
 800f28c:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800f290:	230a      	movs	r3, #10
 800f292:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f296:	4b9f      	ldr	r3, [pc, #636]	; (800f514 <LoRaMacInitialization+0x378>)
 800f298:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f2a2:	4611      	mov	r1, r2
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	f003 fbcd 	bl	8012a44 <RegionGetPhyParam>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 800f2ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f2b0:	4b98      	ldr	r3, [pc, #608]	; (800f514 <LoRaMacInitialization+0x378>)
 800f2b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2b6:	b252      	sxtb	r2, r2
 800f2b8:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 800f2ba:	2306      	movs	r3, #6
 800f2bc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f2c0:	4b94      	ldr	r3, [pc, #592]	; (800f514 <LoRaMacInitialization+0x378>)
 800f2c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2c6:	781b      	ldrb	r3, [r3, #0]
 800f2c8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f2cc:	4611      	mov	r1, r2
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	f003 fbb8 	bl	8012a44 <RegionGetPhyParam>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 800f2d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f2da:	4b8e      	ldr	r3, [pc, #568]	; (800f514 <LoRaMacInitialization+0x378>)
 800f2dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2e0:	b252      	sxtb	r2, r2
 800f2e2:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800f2e4:	2310      	movs	r3, #16
 800f2e6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f2ea:	4b8a      	ldr	r3, [pc, #552]	; (800f514 <LoRaMacInitialization+0x378>)
 800f2ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2f0:	781b      	ldrb	r3, [r3, #0]
 800f2f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f2f6:	4611      	mov	r1, r2
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f003 fba3 	bl	8012a44 <RegionGetPhyParam>
 800f2fe:	4603      	mov	r3, r0
 800f300:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800f302:	4b84      	ldr	r3, [pc, #528]	; (800f514 <LoRaMacInitialization+0x378>)
 800f304:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f308:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f30a:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800f30c:	2311      	movs	r3, #17
 800f30e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f312:	4b80      	ldr	r3, [pc, #512]	; (800f514 <LoRaMacInitialization+0x378>)
 800f314:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f318:	781b      	ldrb	r3, [r3, #0]
 800f31a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f31e:	4611      	mov	r1, r2
 800f320:	4618      	mov	r0, r3
 800f322:	f003 fb8f 	bl	8012a44 <RegionGetPhyParam>
 800f326:	4603      	mov	r3, r0
 800f328:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800f32a:	4b7a      	ldr	r3, [pc, #488]	; (800f514 <LoRaMacInitialization+0x378>)
 800f32c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f330:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f332:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800f334:	2312      	movs	r3, #18
 800f336:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f33a:	4b76      	ldr	r3, [pc, #472]	; (800f514 <LoRaMacInitialization+0x378>)
 800f33c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f346:	4611      	mov	r1, r2
 800f348:	4618      	mov	r0, r3
 800f34a:	f003 fb7b 	bl	8012a44 <RegionGetPhyParam>
 800f34e:	4603      	mov	r3, r0
 800f350:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800f352:	4b70      	ldr	r3, [pc, #448]	; (800f514 <LoRaMacInitialization+0x378>)
 800f354:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f358:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f35a:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800f35c:	2313      	movs	r3, #19
 800f35e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f362:	4b6c      	ldr	r3, [pc, #432]	; (800f514 <LoRaMacInitialization+0x378>)
 800f364:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f368:	781b      	ldrb	r3, [r3, #0]
 800f36a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f36e:	4611      	mov	r1, r2
 800f370:	4618      	mov	r0, r3
 800f372:	f003 fb67 	bl	8012a44 <RegionGetPhyParam>
 800f376:	4603      	mov	r3, r0
 800f378:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800f37a:	4b66      	ldr	r3, [pc, #408]	; (800f514 <LoRaMacInitialization+0x378>)
 800f37c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f380:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f382:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800f384:	2314      	movs	r3, #20
 800f386:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f38a:	4b62      	ldr	r3, [pc, #392]	; (800f514 <LoRaMacInitialization+0x378>)
 800f38c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f390:	781b      	ldrb	r3, [r3, #0]
 800f392:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f396:	4611      	mov	r1, r2
 800f398:	4618      	mov	r0, r3
 800f39a:	f003 fb53 	bl	8012a44 <RegionGetPhyParam>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800f3a2:	4b5c      	ldr	r3, [pc, #368]	; (800f514 <LoRaMacInitialization+0x378>)
 800f3a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f3aa:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800f3ac:	2317      	movs	r3, #23
 800f3ae:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f3b2:	4b58      	ldr	r3, [pc, #352]	; (800f514 <LoRaMacInitialization+0x378>)
 800f3b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3b8:	781b      	ldrb	r3, [r3, #0]
 800f3ba:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f3be:	4611      	mov	r1, r2
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f003 fb3f 	bl	8012a44 <RegionGetPhyParam>
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800f3ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f3cc:	4b51      	ldr	r3, [pc, #324]	; (800f514 <LoRaMacInitialization+0x378>)
 800f3ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3d2:	b2d2      	uxtb	r2, r2
 800f3d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800f3d8:	2318      	movs	r3, #24
 800f3da:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f3de:	4b4d      	ldr	r3, [pc, #308]	; (800f514 <LoRaMacInitialization+0x378>)
 800f3e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3e4:	781b      	ldrb	r3, [r3, #0]
 800f3e6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f3ea:	4611      	mov	r1, r2
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f003 fb29 	bl	8012a44 <RegionGetPhyParam>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800f3f6:	4b47      	ldr	r3, [pc, #284]	; (800f514 <LoRaMacInitialization+0x378>)
 800f3f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f3fe:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800f400:	4b44      	ldr	r3, [pc, #272]	; (800f514 <LoRaMacInitialization+0x378>)
 800f402:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f406:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f408:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800f40a:	2319      	movs	r3, #25
 800f40c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f410:	4b40      	ldr	r3, [pc, #256]	; (800f514 <LoRaMacInitialization+0x378>)
 800f412:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f416:	781b      	ldrb	r3, [r3, #0]
 800f418:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f41c:	4611      	mov	r1, r2
 800f41e:	4618      	mov	r0, r3
 800f420:	f003 fb10 	bl	8012a44 <RegionGetPhyParam>
 800f424:	4603      	mov	r3, r0
 800f426:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800f428:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f42a:	4b3a      	ldr	r3, [pc, #232]	; (800f514 <LoRaMacInitialization+0x378>)
 800f42c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f430:	b2d2      	uxtb	r2, r2
 800f432:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800f436:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f438:	4b36      	ldr	r3, [pc, #216]	; (800f514 <LoRaMacInitialization+0x378>)
 800f43a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f43e:	b2d2      	uxtb	r2, r2
 800f440:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800f444:	231e      	movs	r3, #30
 800f446:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f44a:	4b32      	ldr	r3, [pc, #200]	; (800f514 <LoRaMacInitialization+0x378>)
 800f44c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f450:	781b      	ldrb	r3, [r3, #0]
 800f452:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f456:	4611      	mov	r1, r2
 800f458:	4618      	mov	r0, r3
 800f45a:	f003 faf3 	bl	8012a44 <RegionGetPhyParam>
 800f45e:	4603      	mov	r3, r0
 800f460:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800f462:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f464:	4b2b      	ldr	r3, [pc, #172]	; (800f514 <LoRaMacInitialization+0x378>)
 800f466:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f46a:	b2d2      	uxtb	r2, r2
 800f46c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800f470:	231f      	movs	r3, #31
 800f472:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f476:	4b27      	ldr	r3, [pc, #156]	; (800f514 <LoRaMacInitialization+0x378>)
 800f478:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f47c:	781b      	ldrb	r3, [r3, #0]
 800f47e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f482:	4611      	mov	r1, r2
 800f484:	4618      	mov	r0, r3
 800f486:	f003 fadd 	bl	8012a44 <RegionGetPhyParam>
 800f48a:	4603      	mov	r3, r0
 800f48c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800f48e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f490:	4b20      	ldr	r3, [pc, #128]	; (800f514 <LoRaMacInitialization+0x378>)
 800f492:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f496:	b2d2      	uxtb	r2, r2
 800f498:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800f49c:	2320      	movs	r3, #32
 800f49e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f4a2:	4b1c      	ldr	r3, [pc, #112]	; (800f514 <LoRaMacInitialization+0x378>)
 800f4a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4a8:	781b      	ldrb	r3, [r3, #0]
 800f4aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f4ae:	4611      	mov	r1, r2
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f003 fac7 	bl	8012a44 <RegionGetPhyParam>
 800f4b6:	4603      	mov	r3, r0
 800f4b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 800f4ba:	4b16      	ldr	r3, [pc, #88]	; (800f514 <LoRaMacInitialization+0x378>)
 800f4bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f4c2:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800f4c4:	2321      	movs	r3, #33	; 0x21
 800f4c6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f4ca:	4b12      	ldr	r3, [pc, #72]	; (800f514 <LoRaMacInitialization+0x378>)
 800f4cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4d0:	781b      	ldrb	r3, [r3, #0]
 800f4d2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f4d6:	4611      	mov	r1, r2
 800f4d8:	4618      	mov	r0, r3
 800f4da:	f003 fab3 	bl	8012a44 <RegionGetPhyParam>
 800f4de:	4603      	mov	r3, r0
 800f4e0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 800f4e2:	4b0c      	ldr	r3, [pc, #48]	; (800f514 <LoRaMacInitialization+0x378>)
 800f4e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f4ea:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800f4ec:	230b      	movs	r3, #11
 800f4ee:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f4f2:	4b08      	ldr	r3, [pc, #32]	; (800f514 <LoRaMacInitialization+0x378>)
 800f4f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4f8:	781b      	ldrb	r3, [r3, #0]
 800f4fa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f4fe:	4611      	mov	r1, r2
 800f500:	4618      	mov	r0, r3
 800f502:	f003 fa9f 	bl	8012a44 <RegionGetPhyParam>
 800f506:	4603      	mov	r3, r0
 800f508:	e008      	b.n	800f51c <LoRaMacInitialization+0x380>
 800f50a:	bf00      	nop
 800f50c:	0800f0a9 	.word	0x0800f0a9
 800f510:	20000978 	.word	0x20000978
 800f514:	200004ec 	.word	0x200004ec
 800f518:	01000300 	.word	0x01000300
 800f51c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 800f51e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f520:	b29a      	uxth	r2, r3
 800f522:	4bae      	ldr	r3, [pc, #696]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f524:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800f528:	230c      	movs	r3, #12
 800f52a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f52e:	4bab      	ldr	r3, [pc, #684]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f530:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f534:	781b      	ldrb	r3, [r3, #0]
 800f536:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f53a:	4611      	mov	r1, r2
 800f53c:	4618      	mov	r0, r3
 800f53e:	f003 fa81 	bl	8012a44 <RegionGetPhyParam>
 800f542:	4603      	mov	r3, r0
 800f544:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 800f546:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f548:	b29a      	uxth	r2, r3
 800f54a:	4ba4      	ldr	r3, [pc, #656]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f54c:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 800f550:	4ba2      	ldr	r3, [pc, #648]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f552:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f556:	2201      	movs	r2, #1
 800f558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 800f55c:	4b9f      	ldr	r3, [pc, #636]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f55e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f562:	220a      	movs	r2, #10
 800f564:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 800f566:	4b9d      	ldr	r3, [pc, #628]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f568:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f56c:	2206      	movs	r2, #6
 800f56e:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 800f570:	4b9a      	ldr	r3, [pc, #616]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f572:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f576:	4b99      	ldr	r3, [pc, #612]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f578:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f57c:	6892      	ldr	r2, [r2, #8]
 800f57e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 800f582:	4b96      	ldr	r3, [pc, #600]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f584:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f588:	4b94      	ldr	r3, [pc, #592]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f58a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f58e:	7b12      	ldrb	r2, [r2, #12]
 800f590:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 800f594:	4b91      	ldr	r3, [pc, #580]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f596:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f59a:	4b90      	ldr	r3, [pc, #576]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f59c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5a0:	6912      	ldr	r2, [r2, #16]
 800f5a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 800f5a6:	4b8d      	ldr	r3, [pc, #564]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5a8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f5ac:	4b8b      	ldr	r3, [pc, #556]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5b2:	6952      	ldr	r2, [r2, #20]
 800f5b4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 800f5b8:	4b88      	ldr	r3, [pc, #544]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5ba:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f5be:	4b87      	ldr	r3, [pc, #540]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5c4:	6992      	ldr	r2, [r2, #24]
 800f5c6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 800f5ca:	4b84      	ldr	r3, [pc, #528]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5cc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f5d0:	4b82      	ldr	r3, [pc, #520]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5d6:	69d2      	ldr	r2, [r2, #28]
 800f5d8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 800f5dc:	4b7f      	ldr	r3, [pc, #508]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5de:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f5e2:	4b7e      	ldr	r3, [pc, #504]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5e8:	6a12      	ldr	r2, [r2, #32]
 800f5ea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 800f5ee:	4b7b      	ldr	r3, [pc, #492]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5f0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f5f4:	4b79      	ldr	r3, [pc, #484]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f5f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5fa:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800f5fe:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800f602:	2300      	movs	r3, #0
 800f604:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 800f608:	2300      	movs	r3, #0
 800f60a:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f60c:	4b73      	ldr	r3, [pc, #460]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f60e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f612:	781b      	ldrb	r3, [r3, #0]
 800f614:	f107 021c 	add.w	r2, r7, #28
 800f618:	4611      	mov	r1, r2
 800f61a:	4618      	mov	r0, r3
 800f61c:	f003 fa3c 	bl	8012a98 <RegionInitDefaults>

    ResetMacParameters( );
 800f620:	f7fe ff3c 	bl	800e49c <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 800f624:	4b6d      	ldr	r3, [pc, #436]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f626:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f62a:	2201      	movs	r2, #1
 800f62c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 800f630:	4a6a      	ldr	r2, [pc, #424]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f632:	697b      	ldr	r3, [r7, #20]
 800f634:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 800f638:	4a68      	ldr	r2, [pc, #416]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f63a:	693b      	ldr	r3, [r7, #16]
 800f63c:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 800f640:	4b66      	ldr	r3, [pc, #408]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f642:	2200      	movs	r2, #0
 800f644:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800f648:	4b64      	ldr	r3, [pc, #400]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f64a:	2201      	movs	r2, #1
 800f64c:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 800f650:	4b62      	ldr	r3, [pc, #392]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f652:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f656:	2200      	movs	r2, #0
 800f658:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800f65c:	4b5f      	ldr	r3, [pc, #380]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f65e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f662:	2200      	movs	r2, #0
 800f664:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800f668:	2300      	movs	r3, #0
 800f66a:	9300      	str	r3, [sp, #0]
 800f66c:	4b5c      	ldr	r3, [pc, #368]	; (800f7e0 <LoRaMacInitialization+0x644>)
 800f66e:	2200      	movs	r2, #0
 800f670:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f674:	485b      	ldr	r0, [pc, #364]	; (800f7e4 <LoRaMacInitialization+0x648>)
 800f676:	f009 f8f3 	bl	8018860 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800f67a:	2300      	movs	r3, #0
 800f67c:	9300      	str	r3, [sp, #0]
 800f67e:	4b5a      	ldr	r3, [pc, #360]	; (800f7e8 <LoRaMacInitialization+0x64c>)
 800f680:	2200      	movs	r2, #0
 800f682:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f686:	4859      	ldr	r0, [pc, #356]	; (800f7ec <LoRaMacInitialization+0x650>)
 800f688:	f009 f8ea 	bl	8018860 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800f68c:	2300      	movs	r3, #0
 800f68e:	9300      	str	r3, [sp, #0]
 800f690:	4b57      	ldr	r3, [pc, #348]	; (800f7f0 <LoRaMacInitialization+0x654>)
 800f692:	2200      	movs	r2, #0
 800f694:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f698:	4856      	ldr	r0, [pc, #344]	; (800f7f4 <LoRaMacInitialization+0x658>)
 800f69a:	f009 f8e1 	bl	8018860 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800f69e:	2300      	movs	r3, #0
 800f6a0:	9300      	str	r3, [sp, #0]
 800f6a2:	4b55      	ldr	r3, [pc, #340]	; (800f7f8 <LoRaMacInitialization+0x65c>)
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f6aa:	4854      	ldr	r0, [pc, #336]	; (800f7fc <LoRaMacInitialization+0x660>)
 800f6ac:	f009 f8d8 	bl	8018860 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 800f6b0:	4b4a      	ldr	r3, [pc, #296]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f6b2:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 800f6b6:	463b      	mov	r3, r7
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	f009 f8a1 	bl	8018800 <SysTimeGetMcuTime>
 800f6be:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 800f6c2:	463a      	mov	r2, r7
 800f6c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f6c8:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800f6cc:	4b43      	ldr	r3, [pc, #268]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f6ce:	4a4c      	ldr	r2, [pc, #304]	; (800f800 <LoRaMacInitialization+0x664>)
 800f6d0:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800f6d4:	4b41      	ldr	r3, [pc, #260]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f6d6:	4a4b      	ldr	r2, [pc, #300]	; (800f804 <LoRaMacInitialization+0x668>)
 800f6d8:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800f6dc:	4b3f      	ldr	r3, [pc, #252]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f6de:	4a4a      	ldr	r2, [pc, #296]	; (800f808 <LoRaMacInitialization+0x66c>)
 800f6e0:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800f6e4:	4b3d      	ldr	r3, [pc, #244]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f6e6:	4a49      	ldr	r2, [pc, #292]	; (800f80c <LoRaMacInitialization+0x670>)
 800f6e8:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800f6ec:	4b3b      	ldr	r3, [pc, #236]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f6ee:	4a48      	ldr	r2, [pc, #288]	; (800f810 <LoRaMacInitialization+0x674>)
 800f6f0:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800f6f4:	4b47      	ldr	r3, [pc, #284]	; (800f814 <LoRaMacInitialization+0x678>)
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	4847      	ldr	r0, [pc, #284]	; (800f818 <LoRaMacInitialization+0x67c>)
 800f6fa:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 800f6fc:	4847      	ldr	r0, [pc, #284]	; (800f81c <LoRaMacInitialization+0x680>)
 800f6fe:	f7fa fdbd 	bl	800a27c <SecureElementInit>
 800f702:	4603      	mov	r3, r0
 800f704:	2b00      	cmp	r3, #0
 800f706:	d001      	beq.n	800f70c <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f708:	2311      	movs	r3, #17
 800f70a:	e062      	b.n	800f7d2 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 800f70c:	4844      	ldr	r0, [pc, #272]	; (800f820 <LoRaMacInitialization+0x684>)
 800f70e:	f002 fabd 	bl	8011c8c <LoRaMacCryptoInit>
 800f712:	4603      	mov	r3, r0
 800f714:	2b00      	cmp	r3, #0
 800f716:	d001      	beq.n	800f71c <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f718:	2311      	movs	r3, #17
 800f71a:	e05a      	b.n	800f7d2 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 800f71c:	4841      	ldr	r0, [pc, #260]	; (800f824 <LoRaMacInitialization+0x688>)
 800f71e:	f001 fb99 	bl	8010e54 <LoRaMacCommandsInit>
 800f722:	4603      	mov	r3, r0
 800f724:	2b00      	cmp	r3, #0
 800f726:	d001      	beq.n	800f72c <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f728:	2313      	movs	r3, #19
 800f72a:	e052      	b.n	800f7d2 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800f72c:	4b2b      	ldr	r3, [pc, #172]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f72e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f732:	3350      	adds	r3, #80	; 0x50
 800f734:	4618      	mov	r0, r3
 800f736:	f002 fb97 	bl	8011e68 <LoRaMacCryptoSetMulticastReference>
 800f73a:	4603      	mov	r3, r0
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d001      	beq.n	800f744 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f740:	2311      	movs	r3, #17
 800f742:	e046      	b.n	800f7d2 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800f744:	4b33      	ldr	r3, [pc, #204]	; (800f814 <LoRaMacInitialization+0x678>)
 800f746:	695b      	ldr	r3, [r3, #20]
 800f748:	4798      	blx	r3
 800f74a:	4603      	mov	r3, r0
 800f74c:	4618      	mov	r0, r3
 800f74e:	f005 fbd1 	bl	8014ef4 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800f752:	4b30      	ldr	r3, [pc, #192]	; (800f814 <LoRaMacInitialization+0x678>)
 800f754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f756:	4a21      	ldr	r2, [pc, #132]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f758:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800f75c:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800f760:	4610      	mov	r0, r2
 800f762:	4798      	blx	r3
    Radio.Sleep( );
 800f764:	4b2b      	ldr	r3, [pc, #172]	; (800f814 <LoRaMacInitialization+0x678>)
 800f766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f768:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 800f76a:	2300      	movs	r3, #0
 800f76c:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 800f76e:	2300      	movs	r3, #0
 800f770:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d005      	beq.n	800f784 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	685b      	ldr	r3, [r3, #4]
 800f77c:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	68db      	ldr	r3, [r3, #12]
 800f782:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800f784:	4b28      	ldr	r3, [pc, #160]	; (800f828 <LoRaMacInitialization+0x68c>)
 800f786:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800f788:	4b28      	ldr	r3, [pc, #160]	; (800f82c <LoRaMacInitialization+0x690>)
 800f78a:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800f78c:	4b28      	ldr	r3, [pc, #160]	; (800f830 <LoRaMacInitialization+0x694>)
 800f78e:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800f790:	4b28      	ldr	r3, [pc, #160]	; (800f834 <LoRaMacInitialization+0x698>)
 800f792:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 800f794:	4b11      	ldr	r3, [pc, #68]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f796:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f79a:	334c      	adds	r3, #76	; 0x4c
 800f79c:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 800f79e:	4b0f      	ldr	r3, [pc, #60]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f7a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7a4:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 800f7a6:	4b0d      	ldr	r3, [pc, #52]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f7a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7ac:	3384      	adds	r3, #132	; 0x84
 800f7ae:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 800f7b0:	4b0a      	ldr	r3, [pc, #40]	; (800f7dc <LoRaMacInitialization+0x640>)
 800f7b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7b6:	3350      	adds	r3, #80	; 0x50
 800f7b8:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 800f7ba:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800f7be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7c2:	4a1d      	ldr	r2, [pc, #116]	; (800f838 <LoRaMacInitialization+0x69c>)
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	f001 f92d 	bl	8010a24 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f7ca:	2001      	movs	r0, #1
 800f7cc:	f7fd f97c 	bl	800cac8 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800f7d0:	2300      	movs	r3, #0
}
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	375c      	adds	r7, #92	; 0x5c
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	bd90      	pop	{r4, r7, pc}
 800f7da:	bf00      	nop
 800f7dc:	200004ec 	.word	0x200004ec
 800f7e0:	0800ce69 	.word	0x0800ce69
 800f7e4:	20000854 	.word	0x20000854
 800f7e8:	0800cedd 	.word	0x0800cedd
 800f7ec:	2000086c 	.word	0x2000086c
 800f7f0:	0800cf51 	.word	0x0800cf51
 800f7f4:	20000884 	.word	0x20000884
 800f7f8:	0800cfcd 	.word	0x0800cfcd
 800f7fc:	200008e4 	.word	0x200008e4
 800f800:	0800bbc9 	.word	0x0800bbc9
 800f804:	0800bc41 	.word	0x0800bc41
 800f808:	0800bd19 	.word	0x0800bd19
 800f80c:	0800bccd 	.word	0x0800bccd
 800f810:	0800bd55 	.word	0x0800bd55
 800f814:	0801a0b8 	.word	0x0801a0b8
 800f818:	20000838 	.word	0x20000838
 800f81c:	0800f07f 	.word	0x0800f07f
 800f820:	0800f071 	.word	0x0800f071
 800f824:	0800f08d 	.word	0x0800f08d
 800f828:	20000950 	.word	0x20000950
 800f82c:	20000908 	.word	0x20000908
 800f830:	2000093c 	.word	0x2000093c
 800f834:	2000096d 	.word	0x2000096d
 800f838:	0800f09b 	.word	0x0800f09b

0800f83c <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800f83c:	b480      	push	{r7}
 800f83e:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 800f840:	4b04      	ldr	r3, [pc, #16]	; (800f854 <LoRaMacStart+0x18>)
 800f842:	2200      	movs	r2, #0
 800f844:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 800f848:	2300      	movs	r3, #0
}
 800f84a:	4618      	mov	r0, r3
 800f84c:	46bd      	mov	sp, r7
 800f84e:	bc80      	pop	{r7}
 800f850:	4770      	bx	lr
 800f852:	bf00      	nop
 800f854:	200004ec 	.word	0x200004ec

0800f858 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b08a      	sub	sp, #40	; 0x28
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	4603      	mov	r3, r0
 800f860:	6039      	str	r1, [r7, #0]
 800f862:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800f864:	4b48      	ldr	r3, [pc, #288]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f866:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f86a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f86e:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800f870:	4b45      	ldr	r3, [pc, #276]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f872:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f876:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800f87a:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800f87c:	4b42      	ldr	r3, [pc, #264]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f87e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f882:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800f886:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 800f888:	2300      	movs	r3, #0
 800f88a:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d101      	bne.n	800f896 <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f892:	2303      	movs	r3, #3
 800f894:	e074      	b.n	800f980 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800f896:	4b3c      	ldr	r3, [pc, #240]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f898:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f89c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800f8a0:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800f8a6:	4b38      	ldr	r3, [pc, #224]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8ac:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800f8b0:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800f8b2:	4b35      	ldr	r3, [pc, #212]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f8bc:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800f8be:	4b32      	ldr	r3, [pc, #200]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8c0:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800f8c4:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800f8c6:	4b30      	ldr	r3, [pc, #192]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8c8:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800f8cc:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f8ce:	4b2e      	ldr	r3, [pc, #184]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8d4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f8d8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800f8dc:	4b2a      	ldr	r3, [pc, #168]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8e2:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800f8e6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800f8ea:	4b27      	ldr	r3, [pc, #156]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8f0:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f8f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800f8f8:	4b23      	ldr	r3, [pc, #140]	; (800f988 <LoRaMacQueryTxPossible+0x130>)
 800f8fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8fe:	781b      	ldrb	r3, [r3, #0]
 800f900:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800f904:	f107 0310 	add.w	r3, r7, #16
 800f908:	f107 020e 	add.w	r2, r7, #14
 800f90c:	f107 010f 	add.w	r1, r7, #15
 800f910:	f107 0014 	add.w	r0, r7, #20
 800f914:	f001 f86e 	bl	80109f4 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800f918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f91c:	4618      	mov	r0, r3
 800f91e:	f7fd fcbb 	bl	800d298 <GetMaxAppPayloadWithoutFOptsLength>
 800f922:	4603      	mov	r3, r0
 800f924:	461a      	mov	r2, r3
 800f926:	683b      	ldr	r3, [r7, #0]
 800f928:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800f92a:	f107 0308 	add.w	r3, r7, #8
 800f92e:	4618      	mov	r0, r3
 800f930:	f001 fb94 	bl	801105c <LoRaMacCommandsGetSizeSerializedCmds>
 800f934:	4603      	mov	r3, r0
 800f936:	2b00      	cmp	r3, #0
 800f938:	d001      	beq.n	800f93e <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f93a:	2313      	movs	r3, #19
 800f93c:	e020      	b.n	800f980 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800f93e:	68bb      	ldr	r3, [r7, #8]
 800f940:	2b0f      	cmp	r3, #15
 800f942:	d819      	bhi.n	800f978 <LoRaMacQueryTxPossible+0x120>
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	785b      	ldrb	r3, [r3, #1]
 800f948:	461a      	mov	r2, r3
 800f94a:	68bb      	ldr	r3, [r7, #8]
 800f94c:	429a      	cmp	r2, r3
 800f94e:	d313      	bcc.n	800f978 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800f950:	683b      	ldr	r3, [r7, #0]
 800f952:	785a      	ldrb	r2, [r3, #1]
 800f954:	68bb      	ldr	r3, [r7, #8]
 800f956:	b2db      	uxtb	r3, r3
 800f958:	1ad3      	subs	r3, r2, r3
 800f95a:	b2da      	uxtb	r2, r3
 800f95c:	683b      	ldr	r3, [r7, #0]
 800f95e:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800f960:	683b      	ldr	r3, [r7, #0]
 800f962:	785b      	ldrb	r3, [r3, #1]
 800f964:	4619      	mov	r1, r3
 800f966:	79fa      	ldrb	r2, [r7, #7]
 800f968:	68bb      	ldr	r3, [r7, #8]
 800f96a:	4413      	add	r3, r2
 800f96c:	4299      	cmp	r1, r3
 800f96e:	d301      	bcc.n	800f974 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 800f970:	2300      	movs	r3, #0
 800f972:	e005      	b.n	800f980 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 800f974:	2308      	movs	r3, #8
 800f976:	e003      	b.n	800f980 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	2200      	movs	r2, #0
 800f97c:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800f97e:	2308      	movs	r3, #8
    }
}
 800f980:	4618      	mov	r0, r3
 800f982:	3728      	adds	r7, #40	; 0x28
 800f984:	46bd      	mov	sp, r7
 800f986:	bd80      	pop	{r7, pc}
 800f988:	200004ec 	.word	0x200004ec

0800f98c <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 800f98c:	b590      	push	{r4, r7, lr}
 800f98e:	b087      	sub	sp, #28
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800f994:	2300      	movs	r3, #0
 800f996:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d101      	bne.n	800f9a2 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f99e:	2303      	movs	r3, #3
 800f9a0:	e186      	b.n	800fcb0 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	781b      	ldrb	r3, [r3, #0]
 800f9a6:	2b28      	cmp	r3, #40	; 0x28
 800f9a8:	f200 817b 	bhi.w	800fca2 <LoRaMacMibGetRequestConfirm+0x316>
 800f9ac:	a201      	add	r2, pc, #4	; (adr r2, 800f9b4 <LoRaMacMibGetRequestConfirm+0x28>)
 800f9ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9b2:	bf00      	nop
 800f9b4:	0800fa59 	.word	0x0800fa59
 800f9b8:	0800fa69 	.word	0x0800fa69
 800f9bc:	0800fa79 	.word	0x0800fa79
 800f9c0:	0800fa85 	.word	0x0800fa85
 800f9c4:	0800fa91 	.word	0x0800fa91
 800f9c8:	0800faa1 	.word	0x0800faa1
 800f9cc:	0800faaf 	.word	0x0800faaf
 800f9d0:	0800fca3 	.word	0x0800fca3
 800f9d4:	0800fca3 	.word	0x0800fca3
 800f9d8:	0800fca3 	.word	0x0800fca3
 800f9dc:	0800fca3 	.word	0x0800fca3
 800f9e0:	0800fca3 	.word	0x0800fca3
 800f9e4:	0800fca3 	.word	0x0800fca3
 800f9e8:	0800fca3 	.word	0x0800fca3
 800f9ec:	0800fca3 	.word	0x0800fca3
 800f9f0:	0800fabd 	.word	0x0800fabd
 800f9f4:	0800facd 	.word	0x0800facd
 800f9f8:	0800fadd 	.word	0x0800fadd
 800f9fc:	0800fb01 	.word	0x0800fb01
 800fa00:	0800fb17 	.word	0x0800fb17
 800fa04:	0800fb2d 	.word	0x0800fb2d
 800fa08:	0800fb43 	.word	0x0800fb43
 800fa0c:	0800fb7d 	.word	0x0800fb7d
 800fa10:	0800fb59 	.word	0x0800fb59
 800fa14:	0800fba1 	.word	0x0800fba1
 800fa18:	0800fbb1 	.word	0x0800fbb1
 800fa1c:	0800fbc1 	.word	0x0800fbc1
 800fa20:	0800fbd1 	.word	0x0800fbd1
 800fa24:	0800fbe1 	.word	0x0800fbe1
 800fa28:	0800fbf1 	.word	0x0800fbf1
 800fa2c:	0800fc01 	.word	0x0800fc01
 800fa30:	0800fc11 	.word	0x0800fc11
 800fa34:	0800fc31 	.word	0x0800fc31
 800fa38:	0800fc21 	.word	0x0800fc21
 800fa3c:	0800fc41 	.word	0x0800fc41
 800fa40:	0800fc51 	.word	0x0800fc51
 800fa44:	0800fc61 	.word	0x0800fc61
 800fa48:	0800fc7d 	.word	0x0800fc7d
 800fa4c:	0800fc71 	.word	0x0800fc71
 800fa50:	0800fca3 	.word	0x0800fca3
 800fa54:	0800fc8b 	.word	0x0800fc8b
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 800fa58:	4b97      	ldr	r3, [pc, #604]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa5e:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	711a      	strb	r2, [r3, #4]
            break;
 800fa66:	e122      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 800fa68:	4b93      	ldr	r3, [pc, #588]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa6e:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	711a      	strb	r2, [r3, #4]
            break;
 800fa76:	e11a      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 800fa78:	f7fa ffdc 	bl	800aa34 <SecureElementGetDevEui>
 800fa7c:	4602      	mov	r2, r0
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	605a      	str	r2, [r3, #4]
            break;
 800fa82:	e114      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 800fa84:	f7fa fffa 	bl	800aa7c <SecureElementGetJoinEui>
 800fa88:	4602      	mov	r2, r0
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	605a      	str	r2, [r3, #4]
            break;
 800fa8e:	e10e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 800fa90:	4b89      	ldr	r3, [pc, #548]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa96:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	711a      	strb	r2, [r3, #4]
            break;
 800fa9e:	e106      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 800faa0:	4b85      	ldr	r3, [pc, #532]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800faa2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800faa6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	605a      	str	r2, [r3, #4]
            break;
 800faac:	e0ff      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 800faae:	4b82      	ldr	r3, [pc, #520]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fab0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fab4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	605a      	str	r2, [r3, #4]
            break;
 800faba:	e0f8      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 800fabc:	4b7e      	ldr	r3, [pc, #504]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fabe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fac2:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	711a      	strb	r2, [r3, #4]
            break;
 800faca:	e0f0      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800facc:	4b7a      	ldr	r3, [pc, #488]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800face:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fad2:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	711a      	strb	r2, [r3, #4]
            break;
 800fada:	e0e8      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800fadc:	231d      	movs	r3, #29
 800fade:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fae0:	4b75      	ldr	r3, [pc, #468]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fae2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fae6:	781b      	ldrb	r3, [r3, #0]
 800fae8:	f107 0210 	add.w	r2, r7, #16
 800faec:	4611      	mov	r1, r2
 800faee:	4618      	mov	r0, r3
 800faf0:	f002 ffa8 	bl	8012a44 <RegionGetPhyParam>
 800faf4:	4603      	mov	r3, r0
 800faf6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 800faf8:	68fa      	ldr	r2, [r7, #12]
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	605a      	str	r2, [r3, #4]
            break;
 800fafe:	e0d6      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800fb00:	4b6d      	ldr	r3, [pc, #436]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fb02:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	3304      	adds	r3, #4
 800fb0a:	32a8      	adds	r2, #168	; 0xa8
 800fb0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fb10:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fb14:	e0cb      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800fb16:	4b68      	ldr	r3, [pc, #416]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fb18:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	3304      	adds	r3, #4
 800fb20:	3228      	adds	r2, #40	; 0x28
 800fb22:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fb26:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fb2a:	e0c0      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 800fb2c:	4b62      	ldr	r3, [pc, #392]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fb2e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	3304      	adds	r3, #4
 800fb36:	32b0      	adds	r2, #176	; 0xb0
 800fb38:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fb3c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fb40:	e0b5      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800fb42:	4b5d      	ldr	r3, [pc, #372]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fb44:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	3304      	adds	r3, #4
 800fb4c:	3230      	adds	r2, #48	; 0x30
 800fb4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fb52:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fb56:	e0aa      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800fb58:	231b      	movs	r3, #27
 800fb5a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fb5c:	4b56      	ldr	r3, [pc, #344]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fb5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb62:	781b      	ldrb	r3, [r3, #0]
 800fb64:	f107 0210 	add.w	r2, r7, #16
 800fb68:	4611      	mov	r1, r2
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f002 ff6a 	bl	8012a44 <RegionGetPhyParam>
 800fb70:	4603      	mov	r3, r0
 800fb72:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800fb74:	68fa      	ldr	r2, [r7, #12]
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	605a      	str	r2, [r3, #4]
            break;
 800fb7a:	e098      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800fb7c:	231a      	movs	r3, #26
 800fb7e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fb80:	4b4d      	ldr	r3, [pc, #308]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fb82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb86:	781b      	ldrb	r3, [r3, #0]
 800fb88:	f107 0210 	add.w	r2, r7, #16
 800fb8c:	4611      	mov	r1, r2
 800fb8e:	4618      	mov	r0, r3
 800fb90:	f002 ff58 	bl	8012a44 <RegionGetPhyParam>
 800fb94:	4603      	mov	r3, r0
 800fb96:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800fb98:	68fa      	ldr	r2, [r7, #12]
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	605a      	str	r2, [r3, #4]
            break;
 800fb9e:	e086      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800fba0:	4b45      	ldr	r3, [pc, #276]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fba2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fba6:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	711a      	strb	r2, [r3, #4]
            break;
 800fbae:	e07e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 800fbb0:	4b41      	ldr	r3, [pc, #260]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fbb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbb6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	605a      	str	r2, [r3, #4]
            break;
 800fbbe:	e076      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 800fbc0:	4b3d      	ldr	r3, [pc, #244]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fbc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbc6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	605a      	str	r2, [r3, #4]
            break;
 800fbce:	e06e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 800fbd0:	4b39      	ldr	r3, [pc, #228]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fbd2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbd6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	605a      	str	r2, [r3, #4]
            break;
 800fbde:	e066      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 800fbe0:	4b35      	ldr	r3, [pc, #212]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fbe2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbe6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	605a      	str	r2, [r3, #4]
            break;
 800fbee:	e05e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 800fbf0:	4b31      	ldr	r3, [pc, #196]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fbf2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbf6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	605a      	str	r2, [r3, #4]
            break;
 800fbfe:	e056      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800fc00:	4b2d      	ldr	r3, [pc, #180]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc06:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	711a      	strb	r2, [r3, #4]
            break;
 800fc0e:	e04e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800fc10:	4b29      	ldr	r3, [pc, #164]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc16:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	711a      	strb	r2, [r3, #4]
            break;
 800fc1e:	e046      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800fc20:	4b25      	ldr	r3, [pc, #148]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc26:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	711a      	strb	r2, [r3, #4]
            break;
 800fc2e:	e03e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800fc30:	4b21      	ldr	r3, [pc, #132]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc36:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	711a      	strb	r2, [r3, #4]
            break;
 800fc3e:	e036      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 800fc40:	4b1d      	ldr	r3, [pc, #116]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc46:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	605a      	str	r2, [r3, #4]
            break;
 800fc4e:	e02e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 800fc50:	4b19      	ldr	r3, [pc, #100]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc56:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	711a      	strb	r2, [r3, #4]
            break;
 800fc5e:	e026      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800fc60:	4b15      	ldr	r3, [pc, #84]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc66:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	605a      	str	r2, [r3, #4]
            break;
 800fc6e:	e01e      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 800fc70:	f7fe ffa2 	bl	800ebb8 <GetCtxs>
 800fc74:	4602      	mov	r2, r0
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	605a      	str	r2, [r3, #4]
            break;
 800fc7a:	e018      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800fc7c:	4b0e      	ldr	r3, [pc, #56]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	605a      	str	r2, [r3, #4]
            break;
 800fc88:	e011      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 800fc8a:	4b0b      	ldr	r3, [pc, #44]	; (800fcb8 <LoRaMacMibGetRequestConfirm+0x32c>)
 800fc8c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 800fc96:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800fc98:	687c      	ldr	r4, [r7, #4]
 800fc9a:	f003 f86f 	bl	8012d7c <RegionGetVersion>
 800fc9e:	60a0      	str	r0, [r4, #8]
            break;
 800fca0:	e005      	b.n	800fcae <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800fca2:	6878      	ldr	r0, [r7, #4]
 800fca4:	f000 ff69 	bl	8010b7a <LoRaMacClassBMibGetRequestConfirm>
 800fca8:	4603      	mov	r3, r0
 800fcaa:	75fb      	strb	r3, [r7, #23]
            break;
 800fcac:	bf00      	nop
        }
    }
    return status;
 800fcae:	7dfb      	ldrb	r3, [r7, #23]
}
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	371c      	adds	r7, #28
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	bd90      	pop	{r4, r7, pc}
 800fcb8:	200004ec 	.word	0x200004ec

0800fcbc <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 800fcbc:	b580      	push	{r7, lr}
 800fcbe:	b086      	sub	sp, #24
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d101      	bne.n	800fcd2 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fcce:	2303      	movs	r3, #3
 800fcd0:	e379      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800fcd2:	4bbb      	ldr	r3, [pc, #748]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800fcd4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800fcd8:	f003 0302 	and.w	r3, r3, #2
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d001      	beq.n	800fce4 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800fce0:	2301      	movs	r3, #1
 800fce2:	e370      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	781b      	ldrb	r3, [r3, #0]
 800fce8:	2b27      	cmp	r3, #39	; 0x27
 800fcea:	f200 8346 	bhi.w	801037a <LoRaMacMibSetRequestConfirm+0x6be>
 800fcee:	a201      	add	r2, pc, #4	; (adr r2, 800fcf4 <LoRaMacMibSetRequestConfirm+0x38>)
 800fcf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcf4:	0800fd95 	.word	0x0800fd95
 800fcf8:	0800fda5 	.word	0x0800fda5
 800fcfc:	0800fdc3 	.word	0x0800fdc3
 800fd00:	0800fddb 	.word	0x0800fddb
 800fd04:	0800fdf3 	.word	0x0800fdf3
 800fd08:	0800fe03 	.word	0x0800fe03
 800fd0c:	0800fe11 	.word	0x0800fe11
 800fd10:	0800fe1f 	.word	0x0800fe1f
 800fd14:	0800fe45 	.word	0x0800fe45
 800fd18:	0800fe6b 	.word	0x0800fe6b
 800fd1c:	0800fe91 	.word	0x0800fe91
 800fd20:	0800feb7 	.word	0x0800feb7
 800fd24:	0800fedd 	.word	0x0800fedd
 800fd28:	0800ff03 	.word	0x0800ff03
 800fd2c:	0800ff29 	.word	0x0800ff29
 800fd30:	0800ff4f 	.word	0x0800ff4f
 800fd34:	0800ff77 	.word	0x0800ff77
 800fd38:	0801037b 	.word	0x0801037b
 800fd3c:	0800ff87 	.word	0x0800ff87
 800fd40:	0801000b 	.word	0x0801000b
 800fd44:	08010055 	.word	0x08010055
 800fd48:	080100c9 	.word	0x080100c9
 800fd4c:	08010145 	.word	0x08010145
 800fd50:	08010113 	.word	0x08010113
 800fd54:	08010177 	.word	0x08010177
 800fd58:	0801019d 	.word	0x0801019d
 800fd5c:	080101ad 	.word	0x080101ad
 800fd60:	080101bd 	.word	0x080101bd
 800fd64:	080101cd 	.word	0x080101cd
 800fd68:	080101dd 	.word	0x080101dd
 800fd6c:	080101ed 	.word	0x080101ed
 800fd70:	08010223 	.word	0x08010223
 800fd74:	0801029d 	.word	0x0801029d
 800fd78:	08010267 	.word	0x08010267
 800fd7c:	080102dd 	.word	0x080102dd
 800fd80:	080102f7 	.word	0x080102f7
 800fd84:	08010311 	.word	0x08010311
 800fd88:	08010321 	.word	0x08010321
 800fd8c:	0801032f 	.word	0x0801032f
 800fd90:	0801034d 	.word	0x0801034d
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	791b      	ldrb	r3, [r3, #4]
 800fd98:	4618      	mov	r0, r3
 800fd9a:	f7fd f98f 	bl	800d0bc <SwitchClass>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	75fb      	strb	r3, [r7, #23]
            break;
 800fda2:	e30b      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	791b      	ldrb	r3, [r3, #4]
 800fda8:	2b02      	cmp	r3, #2
 800fdaa:	d007      	beq.n	800fdbc <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 800fdac:	4b84      	ldr	r3, [pc, #528]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800fdae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdb2:	687a      	ldr	r2, [r7, #4]
 800fdb4:	7912      	ldrb	r2, [r2, #4]
 800fdb6:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fdba:	e2ff      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fdbc:	2303      	movs	r3, #3
 800fdbe:	75fb      	strb	r3, [r7, #23]
            break;
 800fdc0:	e2fc      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	685b      	ldr	r3, [r3, #4]
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	f7fa fe1a 	bl	800aa00 <SecureElementSetDevEui>
 800fdcc:	4603      	mov	r3, r0
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	f000 82d9 	beq.w	8010386 <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fdd4:	2303      	movs	r3, #3
 800fdd6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fdd8:	e2d5      	b.n	8010386 <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	685b      	ldr	r3, [r3, #4]
 800fdde:	4618      	mov	r0, r3
 800fde0:	f7fa fe32 	bl	800aa48 <SecureElementSetJoinEui>
 800fde4:	4603      	mov	r3, r0
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	f000 82cf 	beq.w	801038a <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fdec:	2303      	movs	r3, #3
 800fdee:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fdf0:	e2cb      	b.n	801038a <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 800fdf2:	4b73      	ldr	r3, [pc, #460]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800fdf4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdf8:	687a      	ldr	r2, [r7, #4]
 800fdfa:	7912      	ldrb	r2, [r2, #4]
 800fdfc:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 800fe00:	e2dc      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 800fe02:	4b6f      	ldr	r3, [pc, #444]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800fe04:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe08:	687a      	ldr	r2, [r7, #4]
 800fe0a:	6852      	ldr	r2, [r2, #4]
 800fe0c:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 800fe0e:	e2d5      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 800fe10:	4b6b      	ldr	r3, [pc, #428]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800fe12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe16:	687a      	ldr	r2, [r7, #4]
 800fe18:	6852      	ldr	r2, [r2, #4]
 800fe1a:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 800fe1c:	e2ce      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	685b      	ldr	r3, [r3, #4]
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d00b      	beq.n	800fe3e <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	685b      	ldr	r3, [r3, #4]
 800fe2a:	4619      	mov	r1, r3
 800fe2c:	2000      	movs	r0, #0
 800fe2e:	f002 f833 	bl	8011e98 <LoRaMacCryptoSetKey>
 800fe32:	4603      	mov	r3, r0
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	f000 82aa 	beq.w	801038e <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fe3a:	2311      	movs	r3, #17
 800fe3c:	e2c3      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe3e:	2303      	movs	r3, #3
 800fe40:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fe42:	e2a4      	b.n	801038e <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	685b      	ldr	r3, [r3, #4]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d00b      	beq.n	800fe64 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	685b      	ldr	r3, [r3, #4]
 800fe50:	4619      	mov	r1, r3
 800fe52:	2001      	movs	r0, #1
 800fe54:	f002 f820 	bl	8011e98 <LoRaMacCryptoSetKey>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	f000 8299 	beq.w	8010392 <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fe60:	2311      	movs	r3, #17
 800fe62:	e2b0      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe64:	2303      	movs	r3, #3
 800fe66:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fe68:	e293      	b.n	8010392 <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	685b      	ldr	r3, [r3, #4]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d00b      	beq.n	800fe8a <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	685b      	ldr	r3, [r3, #4]
 800fe76:	4619      	mov	r1, r3
 800fe78:	2002      	movs	r0, #2
 800fe7a:	f002 f80d 	bl	8011e98 <LoRaMacCryptoSetKey>
 800fe7e:	4603      	mov	r3, r0
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	f000 8288 	beq.w	8010396 <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fe86:	2311      	movs	r3, #17
 800fe88:	e29d      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe8a:	2303      	movs	r3, #3
 800fe8c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fe8e:	e282      	b.n	8010396 <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	685b      	ldr	r3, [r3, #4]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d00b      	beq.n	800feb0 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	685b      	ldr	r3, [r3, #4]
 800fe9c:	4619      	mov	r1, r3
 800fe9e:	2003      	movs	r0, #3
 800fea0:	f001 fffa 	bl	8011e98 <LoRaMacCryptoSetKey>
 800fea4:	4603      	mov	r3, r0
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	f000 8277 	beq.w	801039a <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800feac:	2311      	movs	r3, #17
 800feae:	e28a      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800feb0:	2303      	movs	r3, #3
 800feb2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800feb4:	e271      	b.n	801039a <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	685b      	ldr	r3, [r3, #4]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d00b      	beq.n	800fed6 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	685b      	ldr	r3, [r3, #4]
 800fec2:	4619      	mov	r1, r3
 800fec4:	207f      	movs	r0, #127	; 0x7f
 800fec6:	f001 ffe7 	bl	8011e98 <LoRaMacCryptoSetKey>
 800feca:	4603      	mov	r3, r0
 800fecc:	2b00      	cmp	r3, #0
 800fece:	f000 8266 	beq.w	801039e <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fed2:	2311      	movs	r3, #17
 800fed4:	e277      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fed6:	2303      	movs	r3, #3
 800fed8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800feda:	e260      	b.n	801039e <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d00b      	beq.n	800fefc <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	685b      	ldr	r3, [r3, #4]
 800fee8:	4619      	mov	r1, r3
 800feea:	2080      	movs	r0, #128	; 0x80
 800feec:	f001 ffd4 	bl	8011e98 <LoRaMacCryptoSetKey>
 800fef0:	4603      	mov	r3, r0
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	f000 8255 	beq.w	80103a2 <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fef8:	2311      	movs	r3, #17
 800fefa:	e264      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fefc:	2303      	movs	r3, #3
 800fefe:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800ff00:	e24f      	b.n	80103a2 <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d00b      	beq.n	800ff22 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	685b      	ldr	r3, [r3, #4]
 800ff0e:	4619      	mov	r1, r3
 800ff10:	2081      	movs	r0, #129	; 0x81
 800ff12:	f001 ffc1 	bl	8011e98 <LoRaMacCryptoSetKey>
 800ff16:	4603      	mov	r3, r0
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	f000 8244 	beq.w	80103a6 <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ff1e:	2311      	movs	r3, #17
 800ff20:	e251      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ff22:	2303      	movs	r3, #3
 800ff24:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800ff26:	e23e      	b.n	80103a6 <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	685b      	ldr	r3, [r3, #4]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d00b      	beq.n	800ff48 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	685b      	ldr	r3, [r3, #4]
 800ff34:	4619      	mov	r1, r3
 800ff36:	2082      	movs	r0, #130	; 0x82
 800ff38:	f001 ffae 	bl	8011e98 <LoRaMacCryptoSetKey>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	f000 8233 	beq.w	80103aa <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800ff44:	2311      	movs	r3, #17
 800ff46:	e23e      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ff48:	2303      	movs	r3, #3
 800ff4a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800ff4c:	e22d      	b.n	80103aa <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 800ff4e:	4b1c      	ldr	r3, [pc, #112]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800ff50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff54:	687a      	ldr	r2, [r7, #4]
 800ff56:	7912      	ldrb	r2, [r2, #4]
 800ff58:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800ff5c:	4b19      	ldr	r3, [pc, #100]	; (800ffc4 <LoRaMacMibSetRequestConfirm+0x308>)
 800ff5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff60:	4a17      	ldr	r2, [pc, #92]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800ff62:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800ff66:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800ff6a:	4610      	mov	r0, r2
 800ff6c:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 800ff6e:	4b15      	ldr	r3, [pc, #84]	; (800ffc4 <LoRaMacMibSetRequestConfirm+0x308>)
 800ff70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff72:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 800ff74:	e222      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 800ff76:	4b12      	ldr	r3, [pc, #72]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800ff78:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff7c:	687a      	ldr	r2, [r7, #4]
 800ff7e:	7912      	ldrb	r2, [r2, #4]
 800ff80:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 800ff84:	e21a      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	7a1b      	ldrb	r3, [r3, #8]
 800ff8a:	b25b      	sxtb	r3, r3
 800ff8c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800ff8e:	4b0c      	ldr	r3, [pc, #48]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800ff90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff94:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ff98:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 800ff9a:	4b09      	ldr	r3, [pc, #36]	; (800ffc0 <LoRaMacMibSetRequestConfirm+0x304>)
 800ff9c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffa0:	781b      	ldrb	r3, [r3, #0]
 800ffa2:	f107 0108 	add.w	r1, r7, #8
 800ffa6:	2207      	movs	r2, #7
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	f002 fd9a 	bl	8012ae2 <RegionVerify>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	f083 0301 	eor.w	r3, r3, #1
 800ffb4:	b2db      	uxtb	r3, r3
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d006      	beq.n	800ffc8 <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ffba:	2303      	movs	r3, #3
 800ffbc:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 800ffbe:	e1fd      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
 800ffc0:	200004ec 	.word	0x200004ec
 800ffc4:	0801a0b8 	.word	0x0801a0b8
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 800ffce:	4bc1      	ldr	r3, [pc, #772]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffd4:	781b      	ldrb	r3, [r3, #0]
 800ffd6:	f107 0108 	add.w	r1, r7, #8
 800ffda:	2200      	movs	r2, #0
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f002 fd80 	bl	8012ae2 <RegionVerify>
 800ffe2:	4603      	mov	r3, r0
 800ffe4:	f083 0301 	eor.w	r3, r3, #1
 800ffe8:	b2db      	uxtb	r3, r3
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d002      	beq.n	800fff4 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ffee:	2303      	movs	r3, #3
 800fff0:	75fb      	strb	r3, [r7, #23]
            break;
 800fff2:	e1e3      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 800fff4:	4bb7      	ldr	r3, [pc, #732]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 800fff6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fffa:	687a      	ldr	r2, [r7, #4]
 800fffc:	33a8      	adds	r3, #168	; 0xa8
 800fffe:	3204      	adds	r2, #4
 8010000:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010004:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8010008:	e1d8      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	7a1b      	ldrb	r3, [r3, #8]
 801000e:	b25b      	sxtb	r3, r3
 8010010:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8010012:	4bb0      	ldr	r3, [pc, #704]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010014:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010018:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801001c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801001e:	4bad      	ldr	r3, [pc, #692]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010020:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010024:	781b      	ldrb	r3, [r3, #0]
 8010026:	f107 0108 	add.w	r1, r7, #8
 801002a:	2207      	movs	r2, #7
 801002c:	4618      	mov	r0, r3
 801002e:	f002 fd58 	bl	8012ae2 <RegionVerify>
 8010032:	4603      	mov	r3, r0
 8010034:	2b00      	cmp	r3, #0
 8010036:	d00a      	beq.n	801004e <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8010038:	4ba6      	ldr	r3, [pc, #664]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801003a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801003e:	687a      	ldr	r2, [r7, #4]
 8010040:	3328      	adds	r3, #40	; 0x28
 8010042:	3204      	adds	r2, #4
 8010044:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010048:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801004c:	e1b6      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801004e:	2303      	movs	r3, #3
 8010050:	75fb      	strb	r3, [r7, #23]
            break;
 8010052:	e1b3      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	7a1b      	ldrb	r3, [r3, #8]
 8010058:	b25b      	sxtb	r3, r3
 801005a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801005c:	4b9d      	ldr	r3, [pc, #628]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801005e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010062:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010066:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8010068:	4b9a      	ldr	r3, [pc, #616]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801006a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801006e:	781b      	ldrb	r3, [r3, #0]
 8010070:	f107 0108 	add.w	r1, r7, #8
 8010074:	2207      	movs	r2, #7
 8010076:	4618      	mov	r0, r3
 8010078:	f002 fd33 	bl	8012ae2 <RegionVerify>
 801007c:	4603      	mov	r3, r0
 801007e:	2b00      	cmp	r3, #0
 8010080:	d01f      	beq.n	80100c2 <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8010082:	4b94      	ldr	r3, [pc, #592]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010084:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010088:	687a      	ldr	r2, [r7, #4]
 801008a:	33b0      	adds	r3, #176	; 0xb0
 801008c:	3204      	adds	r2, #4
 801008e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010092:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8010096:	4b8f      	ldr	r3, [pc, #572]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010098:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801009c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80100a0:	2b02      	cmp	r3, #2
 80100a2:	f040 8184 	bne.w	80103ae <LoRaMacMibSetRequestConfirm+0x6f2>
 80100a6:	4b8b      	ldr	r3, [pc, #556]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80100a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100ac:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	f000 817c 	beq.w	80103ae <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 80100b6:	4b88      	ldr	r3, [pc, #544]	; (80102d8 <LoRaMacMibSetRequestConfirm+0x61c>)
 80100b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100ba:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 80100bc:	f7fe fafe 	bl	800e6bc <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80100c0:	e175      	b.n	80103ae <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100c2:	2303      	movs	r3, #3
 80100c4:	75fb      	strb	r3, [r7, #23]
            break;
 80100c6:	e172      	b.n	80103ae <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	7a1b      	ldrb	r3, [r3, #8]
 80100cc:	b25b      	sxtb	r3, r3
 80100ce:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80100d0:	4b80      	ldr	r3, [pc, #512]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80100d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100d6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80100da:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80100dc:	4b7d      	ldr	r3, [pc, #500]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80100de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100e2:	781b      	ldrb	r3, [r3, #0]
 80100e4:	f107 0108 	add.w	r1, r7, #8
 80100e8:	2207      	movs	r2, #7
 80100ea:	4618      	mov	r0, r3
 80100ec:	f002 fcf9 	bl	8012ae2 <RegionVerify>
 80100f0:	4603      	mov	r3, r0
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d00a      	beq.n	801010c <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80100f6:	4b77      	ldr	r3, [pc, #476]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80100f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100fc:	687a      	ldr	r2, [r7, #4]
 80100fe:	3330      	adds	r3, #48	; 0x30
 8010100:	3204      	adds	r2, #4
 8010102:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010106:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801010a:	e157      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801010c:	2303      	movs	r3, #3
 801010e:	75fb      	strb	r3, [r7, #23]
            break;
 8010110:	e154      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	685b      	ldr	r3, [r3, #4]
 8010116:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8010118:	2301      	movs	r3, #1
 801011a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 801011c:	4b6d      	ldr	r3, [pc, #436]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801011e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010122:	781b      	ldrb	r3, [r3, #0]
 8010124:	f107 020c 	add.w	r2, r7, #12
 8010128:	4611      	mov	r1, r2
 801012a:	4618      	mov	r0, r3
 801012c:	f002 fd02 	bl	8012b34 <RegionChanMaskSet>
 8010130:	4603      	mov	r3, r0
 8010132:	f083 0301 	eor.w	r3, r3, #1
 8010136:	b2db      	uxtb	r3, r3
 8010138:	2b00      	cmp	r3, #0
 801013a:	f000 813a 	beq.w	80103b2 <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801013e:	2303      	movs	r3, #3
 8010140:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010142:	e136      	b.n	80103b2 <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	685b      	ldr	r3, [r3, #4]
 8010148:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 801014a:	2300      	movs	r3, #0
 801014c:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 801014e:	4b61      	ldr	r3, [pc, #388]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010150:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010154:	781b      	ldrb	r3, [r3, #0]
 8010156:	f107 020c 	add.w	r2, r7, #12
 801015a:	4611      	mov	r1, r2
 801015c:	4618      	mov	r0, r3
 801015e:	f002 fce9 	bl	8012b34 <RegionChanMaskSet>
 8010162:	4603      	mov	r3, r0
 8010164:	f083 0301 	eor.w	r3, r3, #1
 8010168:	b2db      	uxtb	r3, r3
 801016a:	2b00      	cmp	r3, #0
 801016c:	f000 8123 	beq.w	80103b6 <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010170:	2303      	movs	r3, #3
 8010172:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010174:	e11f      	b.n	80103b6 <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	791b      	ldrb	r3, [r3, #4]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d00b      	beq.n	8010196 <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8010182:	2b0f      	cmp	r3, #15
 8010184:	d807      	bhi.n	8010196 <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8010186:	4b53      	ldr	r3, [pc, #332]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010188:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801018c:	687a      	ldr	r2, [r7, #4]
 801018e:	7912      	ldrb	r2, [r2, #4]
 8010190:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010194:	e112      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010196:	2303      	movs	r3, #3
 8010198:	75fb      	strb	r3, [r7, #23]
            break;
 801019a:	e10f      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 801019c:	4b4d      	ldr	r3, [pc, #308]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801019e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101a2:	687a      	ldr	r2, [r7, #4]
 80101a4:	6852      	ldr	r2, [r2, #4]
 80101a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 80101aa:	e107      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80101ac:	4b49      	ldr	r3, [pc, #292]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80101ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101b2:	687a      	ldr	r2, [r7, #4]
 80101b4:	6852      	ldr	r2, [r2, #4]
 80101b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 80101ba:	e0ff      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80101bc:	4b45      	ldr	r3, [pc, #276]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80101be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101c2:	687a      	ldr	r2, [r7, #4]
 80101c4:	6852      	ldr	r2, [r2, #4]
 80101c6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 80101ca:	e0f7      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80101cc:	4b41      	ldr	r3, [pc, #260]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80101ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101d2:	687a      	ldr	r2, [r7, #4]
 80101d4:	6852      	ldr	r2, [r2, #4]
 80101d6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 80101da:	e0ef      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80101dc:	4b3d      	ldr	r3, [pc, #244]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80101de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101e2:	687a      	ldr	r2, [r7, #4]
 80101e4:	6852      	ldr	r2, [r2, #4]
 80101e6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 80101ea:	e0e7      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80101f2:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 80101f4:	4b37      	ldr	r3, [pc, #220]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80101f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101fa:	781b      	ldrb	r3, [r3, #0]
 80101fc:	f107 0108 	add.w	r1, r7, #8
 8010200:	2206      	movs	r2, #6
 8010202:	4618      	mov	r0, r3
 8010204:	f002 fc6d 	bl	8012ae2 <RegionVerify>
 8010208:	4603      	mov	r3, r0
 801020a:	2b00      	cmp	r3, #0
 801020c:	d006      	beq.n	801021c <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 801020e:	4b31      	ldr	r3, [pc, #196]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010210:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010214:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010218:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801021a:	e0cf      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801021c:	2303      	movs	r3, #3
 801021e:	75fb      	strb	r3, [r7, #23]
            break;
 8010220:	e0cc      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010228:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801022a:	4b2a      	ldr	r3, [pc, #168]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801022c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010230:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010234:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8010236:	4b27      	ldr	r3, [pc, #156]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010238:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801023c:	781b      	ldrb	r3, [r3, #0]
 801023e:	f107 0108 	add.w	r1, r7, #8
 8010242:	2205      	movs	r2, #5
 8010244:	4618      	mov	r0, r3
 8010246:	f002 fc4c 	bl	8012ae2 <RegionVerify>
 801024a:	4603      	mov	r3, r0
 801024c:	2b00      	cmp	r3, #0
 801024e:	d007      	beq.n	8010260 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010250:	4b20      	ldr	r3, [pc, #128]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010252:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010256:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801025a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801025e:	e0ad      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010260:	2303      	movs	r3, #3
 8010262:	75fb      	strb	r3, [r7, #23]
            break;
 8010264:	e0aa      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801026c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 801026e:	4b19      	ldr	r3, [pc, #100]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 8010270:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010274:	781b      	ldrb	r3, [r3, #0]
 8010276:	f107 0108 	add.w	r1, r7, #8
 801027a:	220a      	movs	r2, #10
 801027c:	4618      	mov	r0, r3
 801027e:	f002 fc30 	bl	8012ae2 <RegionVerify>
 8010282:	4603      	mov	r3, r0
 8010284:	2b00      	cmp	r3, #0
 8010286:	d006      	beq.n	8010296 <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8010288:	4b12      	ldr	r3, [pc, #72]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 801028a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801028e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010292:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010294:	e092      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010296:	2303      	movs	r3, #3
 8010298:	75fb      	strb	r3, [r7, #23]
            break;
 801029a:	e08f      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80102a2:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 80102a4:	4b0b      	ldr	r3, [pc, #44]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80102a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102aa:	781b      	ldrb	r3, [r3, #0]
 80102ac:	f107 0108 	add.w	r1, r7, #8
 80102b0:	2209      	movs	r2, #9
 80102b2:	4618      	mov	r0, r3
 80102b4:	f002 fc15 	bl	8012ae2 <RegionVerify>
 80102b8:	4603      	mov	r3, r0
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d007      	beq.n	80102ce <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 80102be:	4b05      	ldr	r3, [pc, #20]	; (80102d4 <LoRaMacMibSetRequestConfirm+0x618>)
 80102c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102c4:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80102c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80102cc:	e076      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80102ce:	2303      	movs	r3, #3
 80102d0:	75fb      	strb	r3, [r7, #23]
            break;
 80102d2:	e073      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
 80102d4:	200004ec 	.word	0x200004ec
 80102d8:	0801a0b8 	.word	0x0801a0b8
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80102dc:	4b3c      	ldr	r3, [pc, #240]	; (80103d0 <LoRaMacMibSetRequestConfirm+0x714>)
 80102de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102e2:	687a      	ldr	r2, [r7, #4]
 80102e4:	6852      	ldr	r2, [r2, #4]
 80102e6:	609a      	str	r2, [r3, #8]
 80102e8:	4a39      	ldr	r2, [pc, #228]	; (80103d0 <LoRaMacMibSetRequestConfirm+0x714>)
 80102ea:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80102ee:	689b      	ldr	r3, [r3, #8]
 80102f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 80102f4:	e062      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80102f6:	4b36      	ldr	r3, [pc, #216]	; (80103d0 <LoRaMacMibSetRequestConfirm+0x714>)
 80102f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102fc:	687a      	ldr	r2, [r7, #4]
 80102fe:	7912      	ldrb	r2, [r2, #4]
 8010300:	731a      	strb	r2, [r3, #12]
 8010302:	4a33      	ldr	r2, [pc, #204]	; (80103d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010304:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010308:	7b1b      	ldrb	r3, [r3, #12]
 801030a:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 801030e:	e055      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8010310:	4b2f      	ldr	r3, [pc, #188]	; (80103d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010312:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010316:	687a      	ldr	r2, [r7, #4]
 8010318:	6852      	ldr	r2, [r2, #4]
 801031a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 801031e:	e04d      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8010320:	4b2b      	ldr	r3, [pc, #172]	; (80103d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010322:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010326:	687a      	ldr	r2, [r7, #4]
 8010328:	6852      	ldr	r2, [r2, #4]
 801032a:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 801032c:	e046      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	685b      	ldr	r3, [r3, #4]
 8010332:	2b00      	cmp	r3, #0
 8010334:	d007      	beq.n	8010346 <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	685b      	ldr	r3, [r3, #4]
 801033a:	4618      	mov	r0, r3
 801033c:	f7fe fc8a 	bl	800ec54 <RestoreCtxs>
 8010340:	4603      	mov	r3, r0
 8010342:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010344:	e03a      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010346:	2303      	movs	r3, #3
 8010348:	75fb      	strb	r3, [r7, #23]
            break;
 801034a:	e037      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	799b      	ldrb	r3, [r3, #6]
 8010350:	2b01      	cmp	r3, #1
 8010352:	d80f      	bhi.n	8010374 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8010354:	4b1e      	ldr	r3, [pc, #120]	; (80103d0 <LoRaMacMibSetRequestConfirm+0x714>)
 8010356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801035a:	687a      	ldr	r2, [r7, #4]
 801035c:	6852      	ldr	r2, [r2, #4]
 801035e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	6858      	ldr	r0, [r3, #4]
 8010366:	f001 fcc7 	bl	8011cf8 <LoRaMacCryptoSetLrWanVersion>
 801036a:	4603      	mov	r3, r0
 801036c:	2b00      	cmp	r3, #0
 801036e:	d024      	beq.n	80103ba <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010370:	2311      	movs	r3, #17
 8010372:	e028      	b.n	80103c6 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010374:	2303      	movs	r3, #3
 8010376:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010378:	e01f      	b.n	80103ba <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 801037a:	6878      	ldr	r0, [r7, #4]
 801037c:	f000 fc07 	bl	8010b8e <LoRaMacMibClassBSetRequestConfirm>
 8010380:	4603      	mov	r3, r0
 8010382:	75fb      	strb	r3, [r7, #23]
            break;
 8010384:	e01a      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010386:	bf00      	nop
 8010388:	e018      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801038a:	bf00      	nop
 801038c:	e016      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801038e:	bf00      	nop
 8010390:	e014      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010392:	bf00      	nop
 8010394:	e012      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010396:	bf00      	nop
 8010398:	e010      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801039a:	bf00      	nop
 801039c:	e00e      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801039e:	bf00      	nop
 80103a0:	e00c      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80103a2:	bf00      	nop
 80103a4:	e00a      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80103a6:	bf00      	nop
 80103a8:	e008      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80103aa:	bf00      	nop
 80103ac:	e006      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80103ae:	bf00      	nop
 80103b0:	e004      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80103b2:	bf00      	nop
 80103b4:	e002      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80103b6:	bf00      	nop
 80103b8:	e000      	b.n	80103bc <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80103ba:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 80103bc:	f7fe fe51 	bl	800f062 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 80103c0:	f7fe fe48 	bl	800f054 <EventMacNvmCtxChanged>
    return status;
 80103c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80103c6:	4618      	mov	r0, r3
 80103c8:	3718      	adds	r7, #24
 80103ca:	46bd      	mov	sp, r7
 80103cc:	bd80      	pop	{r7, pc}
 80103ce:	bf00      	nop
 80103d0:	200004ec 	.word	0x200004ec

080103d4 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 80103d4:	b590      	push	{r4, r7, lr}
 80103d6:	b087      	sub	sp, #28
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80103dc:	2302      	movs	r3, #2
 80103de:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80103e0:	2300      	movs	r3, #0
 80103e2:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d101      	bne.n	80103ee <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80103ea:	2303      	movs	r3, #3
 80103ec:	e12d      	b.n	801064a <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 80103ee:	f7fe fe7f 	bl	800f0f0 <LoRaMacIsBusy>
 80103f2:	4603      	mov	r3, r0
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d001      	beq.n	80103fc <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80103f8:	2301      	movs	r3, #1
 80103fa:	e126      	b.n	801064a <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80103fc:	f001 f93c 	bl	8011678 <LoRaMacConfirmQueueIsFull>
 8010400:	4603      	mov	r3, r0
 8010402:	2b00      	cmp	r3, #0
 8010404:	d001      	beq.n	801040a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8010406:	2301      	movs	r3, #1
 8010408:	e11f      	b.n	801064a <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801040a:	f001 f929 	bl	8011660 <LoRaMacConfirmQueueGetCnt>
 801040e:	4603      	mov	r3, r0
 8010410:	2b00      	cmp	r3, #0
 8010412:	d104      	bne.n	801041e <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8010414:	2214      	movs	r2, #20
 8010416:	2100      	movs	r1, #0
 8010418:	488e      	ldr	r0, [pc, #568]	; (8010654 <LoRaMacMlmeRequest+0x280>)
 801041a:	f004 fdcb 	bl	8014fb4 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801041e:	4b8e      	ldr	r3, [pc, #568]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 8010420:	2201      	movs	r2, #1
 8010422:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8010426:	4a8c      	ldr	r2, [pc, #560]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 8010428:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801042c:	f043 0304 	orr.w	r3, r3, #4
 8010430:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	781b      	ldrb	r3, [r3, #0]
 8010438:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801043a:	2301      	movs	r3, #1
 801043c:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 801043e:	2300      	movs	r3, #0
 8010440:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	781b      	ldrb	r3, [r3, #0]
 8010446:	3b01      	subs	r3, #1
 8010448:	2b0d      	cmp	r3, #13
 801044a:	f200 80d2 	bhi.w	80105f2 <LoRaMacMlmeRequest+0x21e>
 801044e:	a201      	add	r2, pc, #4	; (adr r2, 8010454 <LoRaMacMlmeRequest+0x80>)
 8010450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010454:	0801048d 	.word	0x0801048d
 8010458:	080105f3 	.word	0x080105f3
 801045c:	080105f3 	.word	0x080105f3
 8010460:	080104ff 	.word	0x080104ff
 8010464:	0801051d 	.word	0x0801051d
 8010468:	0801052d 	.word	0x0801052d
 801046c:	080105f3 	.word	0x080105f3
 8010470:	080105f3 	.word	0x080105f3
 8010474:	080105f3 	.word	0x080105f3
 8010478:	08010545 	.word	0x08010545
 801047c:	080105f3 	.word	0x080105f3
 8010480:	080105c7 	.word	0x080105c7
 8010484:	08010563 	.word	0x08010563
 8010488:	080105a9 	.word	0x080105a9
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 801048c:	4b72      	ldr	r3, [pc, #456]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 801048e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010492:	f003 0320 	and.w	r3, r3, #32
 8010496:	2b00      	cmp	r3, #0
 8010498:	d001      	beq.n	801049e <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 801049a:	2301      	movs	r3, #1
 801049c:	e0d5      	b.n	801064a <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 801049e:	f7fd fffd 	bl	800e49c <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80104a2:	4b6d      	ldr	r3, [pc, #436]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 80104a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104a8:	7818      	ldrb	r0, [r3, #0]
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	791b      	ldrb	r3, [r3, #4]
 80104ae:	b25b      	sxtb	r3, r3
 80104b0:	4a69      	ldr	r2, [pc, #420]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 80104b2:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80104b6:	2200      	movs	r2, #0
 80104b8:	4619      	mov	r1, r3
 80104ba:	f002 fbfa 	bl	8012cb2 <RegionAlternateDr>
 80104be:	4603      	mov	r3, r0
 80104c0:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80104c4:	2307      	movs	r3, #7
 80104c6:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 80104c8:	20ff      	movs	r0, #255	; 0xff
 80104ca:	f7fd fd23 	bl	800df14 <SendReJoinReq>
 80104ce:	4603      	mov	r3, r0
 80104d0:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 80104d2:	7dfb      	ldrb	r3, [r7, #23]
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	f000 808e 	beq.w	80105f6 <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80104da:	4b5f      	ldr	r3, [pc, #380]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 80104dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104e0:	7818      	ldrb	r0, [r3, #0]
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	791b      	ldrb	r3, [r3, #4]
 80104e6:	b25b      	sxtb	r3, r3
 80104e8:	4a5b      	ldr	r2, [pc, #364]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 80104ea:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80104ee:	2201      	movs	r2, #1
 80104f0:	4619      	mov	r1, r3
 80104f2:	f002 fbde 	bl	8012cb2 <RegionAlternateDr>
 80104f6:	4603      	mov	r3, r0
 80104f8:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 80104fc:	e07b      	b.n	80105f6 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80104fe:	2300      	movs	r3, #0
 8010500:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010502:	f107 030c 	add.w	r3, r7, #12
 8010506:	2200      	movs	r2, #0
 8010508:	4619      	mov	r1, r3
 801050a:	2002      	movs	r0, #2
 801050c:	f000 fce0 	bl	8010ed0 <LoRaMacCommandsAddCmd>
 8010510:	4603      	mov	r3, r0
 8010512:	2b00      	cmp	r3, #0
 8010514:	d071      	beq.n	80105fa <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010516:	2313      	movs	r3, #19
 8010518:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801051a:	e06e      	b.n	80105fa <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	889b      	ldrh	r3, [r3, #4]
 8010520:	4618      	mov	r0, r3
 8010522:	f7fe faed 	bl	800eb00 <SetTxContinuousWave>
 8010526:	4603      	mov	r3, r0
 8010528:	75fb      	strb	r3, [r7, #23]
            break;
 801052a:	e06d      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	8898      	ldrh	r0, [r3, #4]
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	6899      	ldr	r1, [r3, #8]
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	7b1b      	ldrb	r3, [r3, #12]
 8010538:	461a      	mov	r2, r3
 801053a:	f7fe fb1d 	bl	800eb78 <SetTxContinuousWave1>
 801053e:	4603      	mov	r3, r0
 8010540:	75fb      	strb	r3, [r7, #23]
            break;
 8010542:	e061      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010544:	2300      	movs	r3, #0
 8010546:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010548:	f107 030c 	add.w	r3, r7, #12
 801054c:	2200      	movs	r2, #0
 801054e:	4619      	mov	r1, r3
 8010550:	200d      	movs	r0, #13
 8010552:	f000 fcbd 	bl	8010ed0 <LoRaMacCommandsAddCmd>
 8010556:	4603      	mov	r3, r0
 8010558:	2b00      	cmp	r3, #0
 801055a:	d050      	beq.n	80105fe <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801055c:	2313      	movs	r3, #19
 801055e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010560:	e04d      	b.n	80105fe <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8010562:	4b3d      	ldr	r3, [pc, #244]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 8010564:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010568:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801056c:	2b00      	cmp	r3, #0
 801056e:	d148      	bne.n	8010602 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	791b      	ldrb	r3, [r3, #4]
 8010574:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	791b      	ldrb	r3, [r3, #4]
 801057a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 801057e:	b2db      	uxtb	r3, r3
 8010580:	4618      	mov	r0, r3
 8010582:	f000 fad9 	bl	8010b38 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8010586:	7dbb      	ldrb	r3, [r7, #22]
 8010588:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 801058a:	2300      	movs	r3, #0
 801058c:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 801058e:	f107 030c 	add.w	r3, r7, #12
 8010592:	2201      	movs	r2, #1
 8010594:	4619      	mov	r1, r3
 8010596:	2010      	movs	r0, #16
 8010598:	f000 fc9a 	bl	8010ed0 <LoRaMacCommandsAddCmd>
 801059c:	4603      	mov	r3, r0
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d02f      	beq.n	8010602 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80105a2:	2313      	movs	r3, #19
 80105a4:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 80105a6:	e02c      	b.n	8010602 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80105a8:	2300      	movs	r3, #0
 80105aa:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80105ac:	f107 030c 	add.w	r3, r7, #12
 80105b0:	2200      	movs	r2, #0
 80105b2:	4619      	mov	r1, r3
 80105b4:	2012      	movs	r0, #18
 80105b6:	f000 fc8b 	bl	8010ed0 <LoRaMacCommandsAddCmd>
 80105ba:	4603      	mov	r3, r0
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d022      	beq.n	8010606 <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80105c0:	2313      	movs	r3, #19
 80105c2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80105c4:	e01f      	b.n	8010606 <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 80105c6:	2301      	movs	r3, #1
 80105c8:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 80105ca:	f000 fa6b 	bl	8010aa4 <LoRaMacClassBIsAcquisitionInProgress>
 80105ce:	4603      	mov	r3, r0
 80105d0:	f083 0301 	eor.w	r3, r3, #1
 80105d4:	b2db      	uxtb	r3, r3
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d008      	beq.n	80105ec <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 80105da:	2000      	movs	r0, #0
 80105dc:	f000 fa44 	bl	8010a68 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 80105e0:	2000      	movs	r0, #0
 80105e2:	f000 fa66 	bl	8010ab2 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 80105e6:	2300      	movs	r3, #0
 80105e8:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 80105ea:	e00d      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 80105ec:	2301      	movs	r3, #1
 80105ee:	75fb      	strb	r3, [r7, #23]
            break;
 80105f0:	e00a      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 80105f2:	bf00      	nop
 80105f4:	e008      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
            break;
 80105f6:	bf00      	nop
 80105f8:	e006      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
            break;
 80105fa:	bf00      	nop
 80105fc:	e004      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
            break;
 80105fe:	bf00      	nop
 8010600:	e002      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
            break;
 8010602:	bf00      	nop
 8010604:	e000      	b.n	8010608 <LoRaMacMlmeRequest+0x234>
            break;
 8010606:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8010608:	4b13      	ldr	r3, [pc, #76]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 801060a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8010612:	7dfb      	ldrb	r3, [r7, #23]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d010      	beq.n	801063a <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8010618:	f001 f822 	bl	8011660 <LoRaMacConfirmQueueGetCnt>
 801061c:	4603      	mov	r3, r0
 801061e:	2b00      	cmp	r3, #0
 8010620:	d112      	bne.n	8010648 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 8010622:	4b0d      	ldr	r3, [pc, #52]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 8010624:	2200      	movs	r2, #0
 8010626:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801062a:	4a0b      	ldr	r2, [pc, #44]	; (8010658 <LoRaMacMlmeRequest+0x284>)
 801062c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010630:	f36f 0382 	bfc	r3, #2, #1
 8010634:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8010638:	e006      	b.n	8010648 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801063a:	f107 0310 	add.w	r3, r7, #16
 801063e:	4618      	mov	r0, r3
 8010640:	f000 fec4 	bl	80113cc <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 8010644:	f7fe fd06 	bl	800f054 <EventMacNvmCtxChanged>
    }
    return status;
 8010648:	7dfb      	ldrb	r3, [r7, #23]
}
 801064a:	4618      	mov	r0, r3
 801064c:	371c      	adds	r7, #28
 801064e:	46bd      	mov	sp, r7
 8010650:	bd90      	pop	{r4, r7, pc}
 8010652:	bf00      	nop
 8010654:	2000093c 	.word	0x2000093c
 8010658:	200004ec 	.word	0x200004ec

0801065c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 801065c:	b580      	push	{r7, lr}
 801065e:	b08c      	sub	sp, #48	; 0x30
 8010660:	af02      	add	r7, sp, #8
 8010662:	6078      	str	r0, [r7, #4]
 8010664:	460b      	mov	r3, r1
 8010666:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010668:	2302      	movs	r3, #2
 801066a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 801066e:	2300      	movs	r3, #0
 8010670:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8010674:	2300      	movs	r3, #0
 8010676:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8010678:	2300      	movs	r3, #0
 801067a:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d101      	bne.n	8010686 <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8010682:	2303      	movs	r3, #3
 8010684:	e0e0      	b.n	8010848 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 8010686:	f7fe fd33 	bl	800f0f0 <LoRaMacIsBusy>
 801068a:	4603      	mov	r3, r0
 801068c:	2b00      	cmp	r3, #0
 801068e:	d001      	beq.n	8010694 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 8010690:	2301      	movs	r3, #1
 8010692:	e0d9      	b.n	8010848 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 8010694:	2300      	movs	r3, #0
 8010696:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8010698:	2214      	movs	r2, #20
 801069a:	2100      	movs	r1, #0
 801069c:	486c      	ldr	r0, [pc, #432]	; (8010850 <LoRaMacMcpsRequest+0x1f4>)
 801069e:	f004 fc89 	bl	8014fb4 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80106a2:	4b6c      	ldr	r3, [pc, #432]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 80106a4:	2201      	movs	r2, #1
 80106a6:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 80106aa:	4b6a      	ldr	r3, [pc, #424]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 80106ac:	2201      	movs	r2, #1
 80106ae:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	781b      	ldrb	r3, [r3, #0]
 80106b6:	2b03      	cmp	r3, #3
 80106b8:	d03d      	beq.n	8010736 <LoRaMacMcpsRequest+0xda>
 80106ba:	2b03      	cmp	r3, #3
 80106bc:	dc4f      	bgt.n	801075e <LoRaMacMcpsRequest+0x102>
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d002      	beq.n	80106c8 <LoRaMacMcpsRequest+0x6c>
 80106c2:	2b01      	cmp	r3, #1
 80106c4:	d019      	beq.n	80106fa <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 80106c6:	e04a      	b.n	801075e <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 80106c8:	2301      	movs	r3, #1
 80106ca:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80106cc:	4b61      	ldr	r3, [pc, #388]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 80106ce:	2201      	movs	r2, #1
 80106d0:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 80106d4:	7b3b      	ldrb	r3, [r7, #12]
 80106d6:	2202      	movs	r2, #2
 80106d8:	f362 1347 	bfi	r3, r2, #5, #3
 80106dc:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	791b      	ldrb	r3, [r3, #4]
 80106e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	689b      	ldr	r3, [r3, #8]
 80106ea:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	899b      	ldrh	r3, [r3, #12]
 80106f0:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	7b9b      	ldrb	r3, [r3, #14]
 80106f6:	777b      	strb	r3, [r7, #29]
            break;
 80106f8:	e032      	b.n	8010760 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 80106fa:	2301      	movs	r3, #1
 80106fc:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	7bdb      	ldrb	r3, [r3, #15]
 8010702:	2b08      	cmp	r3, #8
 8010704:	bf28      	it	cs
 8010706:	2308      	movcs	r3, #8
 8010708:	b2da      	uxtb	r2, r3
 801070a:	4b52      	ldr	r3, [pc, #328]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 801070c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8010710:	7b3b      	ldrb	r3, [r7, #12]
 8010712:	2204      	movs	r2, #4
 8010714:	f362 1347 	bfi	r3, r2, #5, #3
 8010718:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	791b      	ldrb	r3, [r3, #4]
 801071e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	689b      	ldr	r3, [r3, #8]
 8010726:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	899b      	ldrh	r3, [r3, #12]
 801072c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	7b9b      	ldrb	r3, [r3, #14]
 8010732:	777b      	strb	r3, [r7, #29]
            break;
 8010734:	e014      	b.n	8010760 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 8010736:	2301      	movs	r3, #1
 8010738:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801073a:	4b46      	ldr	r3, [pc, #280]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 801073c:	2201      	movs	r2, #1
 801073e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8010742:	7b3b      	ldrb	r3, [r7, #12]
 8010744:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8010748:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	685b      	ldr	r3, [r3, #4]
 801074e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	891b      	ldrh	r3, [r3, #8]
 8010754:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	7a9b      	ldrb	r3, [r3, #10]
 801075a:	777b      	strb	r3, [r7, #29]
            break;
 801075c:	e000      	b.n	8010760 <LoRaMacMcpsRequest+0x104>
            break;
 801075e:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8010760:	2302      	movs	r3, #2
 8010762:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010764:	4b3b      	ldr	r3, [pc, #236]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 8010766:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801076a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801076e:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8010770:	4b38      	ldr	r3, [pc, #224]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 8010772:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010776:	781b      	ldrb	r3, [r3, #0]
 8010778:	f107 0214 	add.w	r2, r7, #20
 801077c:	4611      	mov	r1, r2
 801077e:	4618      	mov	r0, r3
 8010780:	f002 f960 	bl	8012a44 <RegionGetPhyParam>
 8010784:	4603      	mov	r3, r0
 8010786:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8010788:	693b      	ldr	r3, [r7, #16]
 801078a:	b25b      	sxtb	r3, r3
 801078c:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8010790:	4293      	cmp	r3, r2
 8010792:	bfb8      	it	lt
 8010794:	4613      	movlt	r3, r2
 8010796:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8010798:	7f3b      	ldrb	r3, [r7, #28]
 801079a:	2b00      	cmp	r3, #0
 801079c:	d04d      	beq.n	801083a <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 801079e:	4b2d      	ldr	r3, [pc, #180]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 80107a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80107a4:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80107a8:	f083 0301 	eor.w	r3, r3, #1
 80107ac:	b2db      	uxtb	r3, r3
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d01e      	beq.n	80107f0 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 80107b2:	7f7b      	ldrb	r3, [r7, #29]
 80107b4:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80107b6:	4b27      	ldr	r3, [pc, #156]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 80107b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80107bc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80107c0:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 80107c2:	4b24      	ldr	r3, [pc, #144]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 80107c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80107c8:	781b      	ldrb	r3, [r3, #0]
 80107ca:	f107 0108 	add.w	r1, r7, #8
 80107ce:	2205      	movs	r2, #5
 80107d0:	4618      	mov	r0, r3
 80107d2:	f002 f986 	bl	8012ae2 <RegionVerify>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d007      	beq.n	80107ec <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 80107dc:	4b1d      	ldr	r3, [pc, #116]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 80107de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80107e2:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80107e6:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 80107ea:	e001      	b.n	80107f0 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80107ec:	2303      	movs	r3, #3
 80107ee:	e02b      	b.n	8010848 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80107f0:	8bfa      	ldrh	r2, [r7, #30]
 80107f2:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80107f6:	f107 000c 	add.w	r0, r7, #12
 80107fa:	78fb      	ldrb	r3, [r7, #3]
 80107fc:	9300      	str	r3, [sp, #0]
 80107fe:	4613      	mov	r3, r2
 8010800:	6a3a      	ldr	r2, [r7, #32]
 8010802:	f7fd fa7d 	bl	800dd00 <Send>
 8010806:	4603      	mov	r3, r0
 8010808:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 801080c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010810:	2b00      	cmp	r3, #0
 8010812:	d10e      	bne.n	8010832 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	781a      	ldrb	r2, [r3, #0]
 8010818:	4b0e      	ldr	r3, [pc, #56]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 801081a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 801081e:	4a0d      	ldr	r2, [pc, #52]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 8010820:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010824:	f043 0301 	orr.w	r3, r3, #1
 8010828:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 801082c:	f7fe fc12 	bl	800f054 <EventMacNvmCtxChanged>
 8010830:	e003      	b.n	801083a <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8010832:	4b08      	ldr	r3, [pc, #32]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 8010834:	2200      	movs	r2, #0
 8010836:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801083a:	4b06      	ldr	r3, [pc, #24]	; (8010854 <LoRaMacMcpsRequest+0x1f8>)
 801083c:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	611a      	str	r2, [r3, #16]

    return status;
 8010844:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010848:	4618      	mov	r0, r3
 801084a:	3728      	adds	r7, #40	; 0x28
 801084c:	46bd      	mov	sp, r7
 801084e:	bd80      	pop	{r7, pc}
 8010850:	20000928 	.word	0x20000928
 8010854:	200004ec 	.word	0x200004ec

08010858 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b084      	sub	sp, #16
 801085c:	af00      	add	r7, sp, #0
 801085e:	4603      	mov	r3, r0
 8010860:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8010862:	79fb      	ldrb	r3, [r7, #7]
 8010864:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 8010866:	4b0b      	ldr	r3, [pc, #44]	; (8010894 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8010868:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801086c:	781b      	ldrb	r3, [r3, #0]
 801086e:	f107 010c 	add.w	r1, r7, #12
 8010872:	220f      	movs	r2, #15
 8010874:	4618      	mov	r0, r3
 8010876:	f002 f934 	bl	8012ae2 <RegionVerify>
 801087a:	4603      	mov	r3, r0
 801087c:	2b00      	cmp	r3, #0
 801087e:	d005      	beq.n	801088c <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 8010880:	4b04      	ldr	r3, [pc, #16]	; (8010894 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8010882:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010886:	79fa      	ldrb	r2, [r7, #7]
 8010888:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 801088c:	bf00      	nop
 801088e:	3710      	adds	r7, #16
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}
 8010894:	200004ec 	.word	0x200004ec

08010898 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b08a      	sub	sp, #40	; 0x28
 801089c:	af00      	add	r7, sp, #0
 801089e:	60f8      	str	r0, [r7, #12]
 80108a0:	60b9      	str	r1, [r7, #8]
 80108a2:	607a      	str	r2, [r7, #4]
 80108a4:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80108a6:	2300      	movs	r3, #0
 80108a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	7c1b      	ldrb	r3, [r3, #16]
 80108b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	7c5b      	ldrb	r3, [r3, #17]
 80108b8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	689a      	ldr	r2, [r3, #8]
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	795b      	ldrb	r3, [r3, #5]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	f000 8085 	beq.w	80109d8 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80108ce:	2302      	movs	r3, #2
 80108d0:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	7c9b      	ldrb	r3, [r3, #18]
 80108d6:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	7cdb      	ldrb	r3, [r3, #19]
 80108dc:	f107 021c 	add.w	r2, r7, #28
 80108e0:	4611      	mov	r1, r2
 80108e2:	4618      	mov	r0, r3
 80108e4:	f002 f8ae 	bl	8012a44 <RegionGetPhyParam>
 80108e8:	4603      	mov	r3, r0
 80108ea:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 80108ec:	69bb      	ldr	r3, [r7, #24]
 80108ee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 80108f2:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 80108f6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80108fa:	4293      	cmp	r3, r2
 80108fc:	bfb8      	it	lt
 80108fe:	4613      	movlt	r3, r2
 8010900:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8010904:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8010908:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 801090c:	429a      	cmp	r2, r3
 801090e:	d106      	bne.n	801091e <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8010910:	683b      	ldr	r3, [r7, #0]
 8010912:	2200      	movs	r2, #0
 8010914:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8010916:	2300      	movs	r3, #0
 8010918:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801091c:	e05c      	b.n	80109d8 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	689b      	ldr	r3, [r3, #8]
 8010922:	68fa      	ldr	r2, [r7, #12]
 8010924:	8992      	ldrh	r2, [r2, #12]
 8010926:	4293      	cmp	r3, r2
 8010928:	d303      	bcc.n	8010932 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 801092a:	2301      	movs	r3, #1
 801092c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010930:	e002      	b.n	8010938 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8010932:	2300      	movs	r3, #0
 8010934:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	689b      	ldr	r3, [r3, #8]
 801093c:	68fa      	ldr	r2, [r7, #12]
 801093e:	8992      	ldrh	r2, [r2, #12]
 8010940:	4611      	mov	r1, r2
 8010942:	68fa      	ldr	r2, [r7, #12]
 8010944:	89d2      	ldrh	r2, [r2, #14]
 8010946:	440a      	add	r2, r1
 8010948:	4293      	cmp	r3, r2
 801094a:	d345      	bcc.n	80109d8 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 801094c:	2308      	movs	r3, #8
 801094e:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	7cdb      	ldrb	r3, [r3, #19]
 8010954:	f107 021c 	add.w	r2, r7, #28
 8010958:	4611      	mov	r1, r2
 801095a:	4618      	mov	r0, r3
 801095c:	f002 f872 	bl	8012a44 <RegionGetPhyParam>
 8010960:	4603      	mov	r3, r0
 8010962:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8010964:	69bb      	ldr	r3, [r7, #24]
 8010966:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	689b      	ldr	r3, [r3, #8]
 801096e:	68fa      	ldr	r2, [r7, #12]
 8010970:	89d2      	ldrh	r2, [r2, #14]
 8010972:	fbb3 f1f2 	udiv	r1, r3, r2
 8010976:	fb02 f201 	mul.w	r2, r2, r1
 801097a:	1a9b      	subs	r3, r3, r2
 801097c:	2b01      	cmp	r3, #1
 801097e:	d12b      	bne.n	80109d8 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8010980:	2322      	movs	r3, #34	; 0x22
 8010982:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 8010984:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010988:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	7c9b      	ldrb	r3, [r3, #18]
 801098e:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	7cdb      	ldrb	r3, [r3, #19]
 8010994:	f107 021c 	add.w	r2, r7, #28
 8010998:	4611      	mov	r1, r2
 801099a:	4618      	mov	r0, r3
 801099c:	f002 f852 	bl	8012a44 <RegionGetPhyParam>
 80109a0:	4603      	mov	r3, r0
 80109a2:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 80109a4:	69bb      	ldr	r3, [r7, #24]
 80109a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 80109aa:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 80109ae:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80109b2:	429a      	cmp	r2, r3
 80109b4:	d110      	bne.n	80109d8 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 80109b6:	2300      	movs	r3, #0
 80109b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	791b      	ldrb	r3, [r3, #4]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d009      	beq.n	80109d8 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80109c4:	2302      	movs	r3, #2
 80109c6:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	7cdb      	ldrb	r3, [r3, #19]
 80109cc:	f107 0210 	add.w	r2, r7, #16
 80109d0:	4611      	mov	r1, r2
 80109d2:	4618      	mov	r0, r3
 80109d4:	f002 f860 	bl	8012a98 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 80109d8:	68bb      	ldr	r3, [r7, #8]
 80109da:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80109de:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80109e6:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 80109e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80109ec:	4618      	mov	r0, r3
 80109ee:	3728      	adds	r7, #40	; 0x28
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}

080109f4 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b084      	sub	sp, #16
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	60f8      	str	r0, [r7, #12]
 80109fc:	60b9      	str	r1, [r7, #8]
 80109fe:	607a      	str	r2, [r7, #4]
 8010a00:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	789b      	ldrb	r3, [r3, #2]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d107      	bne.n	8010a1a <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	687a      	ldr	r2, [r7, #4]
 8010a0e:	68b9      	ldr	r1, [r7, #8]
 8010a10:	68f8      	ldr	r0, [r7, #12]
 8010a12:	f7ff ff41 	bl	8010898 <CalcNextV10X>
 8010a16:	4603      	mov	r3, r0
 8010a18:	e000      	b.n	8010a1c <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8010a1a:	2300      	movs	r3, #0
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3710      	adds	r7, #16
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}

08010a24 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8010a24:	b480      	push	{r7}
 8010a26:	b085      	sub	sp, #20
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	60f8      	str	r0, [r7, #12]
 8010a2c:	60b9      	str	r1, [r7, #8]
 8010a2e:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a30:	bf00      	nop
 8010a32:	3714      	adds	r7, #20
 8010a34:	46bd      	mov	sp, r7
 8010a36:	bc80      	pop	{r7}
 8010a38:	4770      	bx	lr

08010a3a <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8010a3a:	b480      	push	{r7}
 8010a3c:	b083      	sub	sp, #12
 8010a3e:	af00      	add	r7, sp, #0
 8010a40:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8010a42:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a44:	4618      	mov	r0, r3
 8010a46:	370c      	adds	r7, #12
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	bc80      	pop	{r7}
 8010a4c:	4770      	bx	lr

08010a4e <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8010a4e:	b480      	push	{r7}
 8010a50:	b083      	sub	sp, #12
 8010a52:	af00      	add	r7, sp, #0
 8010a54:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2200      	movs	r2, #0
 8010a5a:	601a      	str	r2, [r3, #0]
    return NULL;
 8010a5c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	370c      	adds	r7, #12
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bc80      	pop	{r7}
 8010a66:	4770      	bx	lr

08010a68 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8010a68:	b480      	push	{r7}
 8010a6a:	b083      	sub	sp, #12
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	4603      	mov	r3, r0
 8010a70:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a72:	bf00      	nop
 8010a74:	370c      	adds	r7, #12
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bc80      	pop	{r7}
 8010a7a:	4770      	bx	lr

08010a7c <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8010a7c:	b480      	push	{r7}
 8010a7e:	b083      	sub	sp, #12
 8010a80:	af00      	add	r7, sp, #0
 8010a82:	4603      	mov	r3, r0
 8010a84:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a86:	bf00      	nop
 8010a88:	370c      	adds	r7, #12
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bc80      	pop	{r7}
 8010a8e:	4770      	bx	lr

08010a90 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8010a90:	b480      	push	{r7}
 8010a92:	b083      	sub	sp, #12
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	4603      	mov	r3, r0
 8010a98:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a9a:	bf00      	nop
 8010a9c:	370c      	adds	r7, #12
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	bc80      	pop	{r7}
 8010aa2:	4770      	bx	lr

08010aa4 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8010aa4:	b480      	push	{r7}
 8010aa6:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8010aa8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bc80      	pop	{r7}
 8010ab0:	4770      	bx	lr

08010ab2 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8010ab2:	b480      	push	{r7}
 8010ab4:	b083      	sub	sp, #12
 8010ab6:	af00      	add	r7, sp, #0
 8010ab8:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010aba:	bf00      	nop
 8010abc:	370c      	adds	r7, #12
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	bc80      	pop	{r7}
 8010ac2:	4770      	bx	lr

08010ac4 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8010ac4:	b480      	push	{r7}
 8010ac6:	b083      	sub	sp, #12
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010acc:	bf00      	nop
 8010ace:	370c      	adds	r7, #12
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bc80      	pop	{r7}
 8010ad4:	4770      	bx	lr

08010ad6 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8010ad6:	b480      	push	{r7}
 8010ad8:	b083      	sub	sp, #12
 8010ada:	af00      	add	r7, sp, #0
 8010adc:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ade:	bf00      	nop
 8010ae0:	370c      	adds	r7, #12
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	bc80      	pop	{r7}
 8010ae6:	4770      	bx	lr

08010ae8 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8010ae8:	b480      	push	{r7}
 8010aea:	b083      	sub	sp, #12
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
 8010af0:	460b      	mov	r3, r1
 8010af2:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8010af4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010af6:	4618      	mov	r0, r3
 8010af8:	370c      	adds	r7, #12
 8010afa:	46bd      	mov	sp, r7
 8010afc:	bc80      	pop	{r7}
 8010afe:	4770      	bx	lr

08010b00 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8010b00:	b480      	push	{r7}
 8010b02:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010b04:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b06:	4618      	mov	r0, r3
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	bc80      	pop	{r7}
 8010b0c:	4770      	bx	lr

08010b0e <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8010b0e:	b480      	push	{r7}
 8010b10:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010b12:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b14:	4618      	mov	r0, r3
 8010b16:	46bd      	mov	sp, r7
 8010b18:	bc80      	pop	{r7}
 8010b1a:	4770      	bx	lr

08010b1c <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8010b1c:	b480      	push	{r7}
 8010b1e:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010b20:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b22:	4618      	mov	r0, r3
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bc80      	pop	{r7}
 8010b28:	4770      	bx	lr

08010b2a <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8010b2a:	b480      	push	{r7}
 8010b2c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010b2e:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	46bd      	mov	sp, r7
 8010b34:	bc80      	pop	{r7}
 8010b36:	4770      	bx	lr

08010b38 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8010b38:	b480      	push	{r7}
 8010b3a:	b083      	sub	sp, #12
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	4603      	mov	r3, r0
 8010b40:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b42:	bf00      	nop
 8010b44:	370c      	adds	r7, #12
 8010b46:	46bd      	mov	sp, r7
 8010b48:	bc80      	pop	{r7}
 8010b4a:	4770      	bx	lr

08010b4c <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8010b4c:	b480      	push	{r7}
 8010b4e:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b50:	bf00      	nop
 8010b52:	46bd      	mov	sp, r7
 8010b54:	bc80      	pop	{r7}
 8010b56:	4770      	bx	lr

08010b58 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8010b58:	b480      	push	{r7}
 8010b5a:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b5c:	bf00      	nop
 8010b5e:	46bd      	mov	sp, r7
 8010b60:	bc80      	pop	{r7}
 8010b62:	4770      	bx	lr

08010b64 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8010b64:	b480      	push	{r7}
 8010b66:	b083      	sub	sp, #12
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010b6e:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b70:	4618      	mov	r0, r3
 8010b72:	370c      	adds	r7, #12
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bc80      	pop	{r7}
 8010b78:	4770      	bx	lr

08010b7a <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8010b7a:	b480      	push	{r7}
 8010b7c:	b083      	sub	sp, #12
 8010b7e:	af00      	add	r7, sp, #0
 8010b80:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010b82:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	370c      	adds	r7, #12
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bc80      	pop	{r7}
 8010b8c:	4770      	bx	lr

08010b8e <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8010b8e:	b480      	push	{r7}
 8010b90:	b083      	sub	sp, #12
 8010b92:	af00      	add	r7, sp, #0
 8010b94:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010b96:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010b98:	4618      	mov	r0, r3
 8010b9a:	370c      	adds	r7, #12
 8010b9c:	46bd      	mov	sp, r7
 8010b9e:	bc80      	pop	{r7}
 8010ba0:	4770      	bx	lr

08010ba2 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8010ba2:	b480      	push	{r7}
 8010ba4:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010ba6:	bf00      	nop
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	bc80      	pop	{r7}
 8010bac:	4770      	bx	lr

08010bae <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8010bae:	b480      	push	{r7}
 8010bb0:	b083      	sub	sp, #12
 8010bb2:	af00      	add	r7, sp, #0
 8010bb4:	4603      	mov	r3, r0
 8010bb6:	6039      	str	r1, [r7, #0]
 8010bb8:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8010bba:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	370c      	adds	r7, #12
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bc80      	pop	{r7}
 8010bc4:	4770      	bx	lr

08010bc6 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8010bc6:	b480      	push	{r7}
 8010bc8:	b083      	sub	sp, #12
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	4603      	mov	r3, r0
 8010bce:	603a      	str	r2, [r7, #0]
 8010bd0:	80fb      	strh	r3, [r7, #6]
 8010bd2:	460b      	mov	r3, r1
 8010bd4:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010bd6:	bf00      	nop
 8010bd8:	370c      	adds	r7, #12
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bc80      	pop	{r7}
 8010bde:	4770      	bx	lr

08010be0 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8010be0:	b480      	push	{r7}
 8010be2:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010be4:	bf00      	nop
 8010be6:	46bd      	mov	sp, r7
 8010be8:	bc80      	pop	{r7}
 8010bea:	4770      	bx	lr

08010bec <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8010bec:	b480      	push	{r7}
 8010bee:	b083      	sub	sp, #12
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8010bf4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	370c      	adds	r7, #12
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	bc80      	pop	{r7}
 8010bfe:	4770      	bx	lr

08010c00 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8010c00:	b480      	push	{r7}
 8010c02:	b083      	sub	sp, #12
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8010c08:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	370c      	adds	r7, #12
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	bc80      	pop	{r7}
 8010c12:	4770      	bx	lr

08010c14 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8010c14:	b480      	push	{r7}
 8010c16:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c18:	bf00      	nop
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bc80      	pop	{r7}
 8010c1e:	4770      	bx	lr

08010c20 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8010c20:	b480      	push	{r7}
 8010c22:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010c24:	bf00      	nop
 8010c26:	46bd      	mov	sp, r7
 8010c28:	bc80      	pop	{r7}
 8010c2a:	4770      	bx	lr

08010c2c <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8010c2c:	b480      	push	{r7}
 8010c2e:	b085      	sub	sp, #20
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010c38:	2300      	movs	r3, #0
 8010c3a:	81fb      	strh	r3, [r7, #14]
 8010c3c:	e00a      	b.n	8010c54 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8010c3e:	89fb      	ldrh	r3, [r7, #14]
 8010c40:	68ba      	ldr	r2, [r7, #8]
 8010c42:	4413      	add	r3, r2
 8010c44:	781b      	ldrb	r3, [r3, #0]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d001      	beq.n	8010c4e <IsSlotFree+0x22>
        {
            return false;
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	e006      	b.n	8010c5c <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010c4e:	89fb      	ldrh	r3, [r7, #14]
 8010c50:	3301      	adds	r3, #1
 8010c52:	81fb      	strh	r3, [r7, #14]
 8010c54:	89fb      	ldrh	r3, [r7, #14]
 8010c56:	2b0f      	cmp	r3, #15
 8010c58:	d9f1      	bls.n	8010c3e <IsSlotFree+0x12>
        }
    }
    return true;
 8010c5a:	2301      	movs	r3, #1
}
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	3714      	adds	r7, #20
 8010c60:	46bd      	mov	sp, r7
 8010c62:	bc80      	pop	{r7}
 8010c64:	4770      	bx	lr
	...

08010c68 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b082      	sub	sp, #8
 8010c6c:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8010c6e:	2300      	movs	r3, #0
 8010c70:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010c72:	e007      	b.n	8010c84 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8010c74:	79fb      	ldrb	r3, [r7, #7]
 8010c76:	3301      	adds	r3, #1
 8010c78:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8010c7a:	79fb      	ldrb	r3, [r7, #7]
 8010c7c:	2b0f      	cmp	r3, #15
 8010c7e:	d101      	bne.n	8010c84 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8010c80:	2300      	movs	r3, #0
 8010c82:	e012      	b.n	8010caa <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010c84:	79fb      	ldrb	r3, [r7, #7]
 8010c86:	011b      	lsls	r3, r3, #4
 8010c88:	3308      	adds	r3, #8
 8010c8a:	4a0a      	ldr	r2, [pc, #40]	; (8010cb4 <MallocNewMacCommandSlot+0x4c>)
 8010c8c:	4413      	add	r3, r2
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f7ff ffcc 	bl	8010c2c <IsSlotFree>
 8010c94:	4603      	mov	r3, r0
 8010c96:	f083 0301 	eor.w	r3, r3, #1
 8010c9a:	b2db      	uxtb	r3, r3
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d1e9      	bne.n	8010c74 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8010ca0:	79fb      	ldrb	r3, [r7, #7]
 8010ca2:	011b      	lsls	r3, r3, #4
 8010ca4:	3308      	adds	r3, #8
 8010ca6:	4a03      	ldr	r2, [pc, #12]	; (8010cb4 <MallocNewMacCommandSlot+0x4c>)
 8010ca8:	4413      	add	r3, r2
}
 8010caa:	4618      	mov	r0, r3
 8010cac:	3708      	adds	r7, #8
 8010cae:	46bd      	mov	sp, r7
 8010cb0:	bd80      	pop	{r7, pc}
 8010cb2:	bf00      	nop
 8010cb4:	20000b24 	.word	0x20000b24

08010cb8 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b082      	sub	sp, #8
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d101      	bne.n	8010cca <FreeMacCommandSlot+0x12>
    {
        return false;
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	e005      	b.n	8010cd6 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8010cca:	2210      	movs	r2, #16
 8010ccc:	2100      	movs	r1, #0
 8010cce:	6878      	ldr	r0, [r7, #4]
 8010cd0:	f004 f970 	bl	8014fb4 <memset1>

    return true;
 8010cd4:	2301      	movs	r3, #1
}
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	3708      	adds	r7, #8
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	bd80      	pop	{r7, pc}

08010cde <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8010cde:	b480      	push	{r7}
 8010ce0:	b083      	sub	sp, #12
 8010ce2:	af00      	add	r7, sp, #0
 8010ce4:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d101      	bne.n	8010cf0 <LinkedListInit+0x12>
    {
        return false;
 8010cec:	2300      	movs	r3, #0
 8010cee:	e006      	b.n	8010cfe <LinkedListInit+0x20>
    }

    list->First = NULL;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	2200      	movs	r2, #0
 8010cfa:	605a      	str	r2, [r3, #4]

    return true;
 8010cfc:	2301      	movs	r3, #1
}
 8010cfe:	4618      	mov	r0, r3
 8010d00:	370c      	adds	r7, #12
 8010d02:	46bd      	mov	sp, r7
 8010d04:	bc80      	pop	{r7}
 8010d06:	4770      	bx	lr

08010d08 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8010d08:	b480      	push	{r7}
 8010d0a:	b083      	sub	sp, #12
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	6078      	str	r0, [r7, #4]
 8010d10:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d002      	beq.n	8010d1e <LinkedListAdd+0x16>
 8010d18:	683b      	ldr	r3, [r7, #0]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d101      	bne.n	8010d22 <LinkedListAdd+0x1a>
    {
        return false;
 8010d1e:	2300      	movs	r3, #0
 8010d20:	e015      	b.n	8010d4e <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d102      	bne.n	8010d30 <LinkedListAdd+0x28>
    {
        list->First = element;
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	683a      	ldr	r2, [r7, #0]
 8010d2e:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	685b      	ldr	r3, [r3, #4]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d003      	beq.n	8010d40 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	685b      	ldr	r3, [r3, #4]
 8010d3c:	683a      	ldr	r2, [r7, #0]
 8010d3e:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8010d40:	683b      	ldr	r3, [r7, #0]
 8010d42:	2200      	movs	r2, #0
 8010d44:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	683a      	ldr	r2, [r7, #0]
 8010d4a:	605a      	str	r2, [r3, #4]

    return true;
 8010d4c:	2301      	movs	r3, #1
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	370c      	adds	r7, #12
 8010d52:	46bd      	mov	sp, r7
 8010d54:	bc80      	pop	{r7}
 8010d56:	4770      	bx	lr

08010d58 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8010d58:	b480      	push	{r7}
 8010d5a:	b085      	sub	sp, #20
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
 8010d60:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d002      	beq.n	8010d6e <LinkedListGetPrevious+0x16>
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d101      	bne.n	8010d72 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8010d6e:	2300      	movs	r3, #0
 8010d70:	e016      	b.n	8010da0 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8010d78:	683a      	ldr	r2, [r7, #0]
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	429a      	cmp	r2, r3
 8010d7e:	d00c      	beq.n	8010d9a <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010d80:	e002      	b.n	8010d88 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d007      	beq.n	8010d9e <LinkedListGetPrevious+0x46>
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	683a      	ldr	r2, [r7, #0]
 8010d94:	429a      	cmp	r2, r3
 8010d96:	d1f4      	bne.n	8010d82 <LinkedListGetPrevious+0x2a>
 8010d98:	e001      	b.n	8010d9e <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8010d9e:	68fb      	ldr	r3, [r7, #12]
}
 8010da0:	4618      	mov	r0, r3
 8010da2:	3714      	adds	r7, #20
 8010da4:	46bd      	mov	sp, r7
 8010da6:	bc80      	pop	{r7}
 8010da8:	4770      	bx	lr

08010daa <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8010daa:	b580      	push	{r7, lr}
 8010dac:	b084      	sub	sp, #16
 8010dae:	af00      	add	r7, sp, #0
 8010db0:	6078      	str	r0, [r7, #4]
 8010db2:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d002      	beq.n	8010dc0 <LinkedListRemove+0x16>
 8010dba:	683b      	ldr	r3, [r7, #0]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d101      	bne.n	8010dc4 <LinkedListRemove+0x1a>
    {
        return false;
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	e020      	b.n	8010e06 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8010dc4:	6839      	ldr	r1, [r7, #0]
 8010dc6:	6878      	ldr	r0, [r7, #4]
 8010dc8:	f7ff ffc6 	bl	8010d58 <LinkedListGetPrevious>
 8010dcc:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	683a      	ldr	r2, [r7, #0]
 8010dd4:	429a      	cmp	r2, r3
 8010dd6:	d103      	bne.n	8010de0 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	681a      	ldr	r2, [r3, #0]
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	685b      	ldr	r3, [r3, #4]
 8010de4:	683a      	ldr	r2, [r7, #0]
 8010de6:	429a      	cmp	r2, r3
 8010de8:	d102      	bne.n	8010df0 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	68fa      	ldr	r2, [r7, #12]
 8010dee:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d003      	beq.n	8010dfe <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8010df6:	683b      	ldr	r3, [r7, #0]
 8010df8:	681a      	ldr	r2, [r3, #0]
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8010dfe:	683b      	ldr	r3, [r7, #0]
 8010e00:	2200      	movs	r2, #0
 8010e02:	601a      	str	r2, [r3, #0]

    return true;
 8010e04:	2301      	movs	r3, #1
}
 8010e06:	4618      	mov	r0, r3
 8010e08:	3710      	adds	r7, #16
 8010e0a:	46bd      	mov	sp, r7
 8010e0c:	bd80      	pop	{r7, pc}

08010e0e <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8010e0e:	b480      	push	{r7}
 8010e10:	b083      	sub	sp, #12
 8010e12:	af00      	add	r7, sp, #0
 8010e14:	4603      	mov	r3, r0
 8010e16:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8010e18:	79fb      	ldrb	r3, [r7, #7]
 8010e1a:	2b05      	cmp	r3, #5
 8010e1c:	d004      	beq.n	8010e28 <IsSticky+0x1a>
 8010e1e:	2b05      	cmp	r3, #5
 8010e20:	db04      	blt.n	8010e2c <IsSticky+0x1e>
 8010e22:	3b08      	subs	r3, #8
 8010e24:	2b02      	cmp	r3, #2
 8010e26:	d801      	bhi.n	8010e2c <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8010e28:	2301      	movs	r3, #1
 8010e2a:	e000      	b.n	8010e2e <IsSticky+0x20>
        default:
            return false;
 8010e2c:	2300      	movs	r3, #0
    }
}
 8010e2e:	4618      	mov	r0, r3
 8010e30:	370c      	adds	r7, #12
 8010e32:	46bd      	mov	sp, r7
 8010e34:	bc80      	pop	{r7}
 8010e36:	4770      	bx	lr

08010e38 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8010e3c:	4b04      	ldr	r3, [pc, #16]	; (8010e50 <NvmCtxCallback+0x18>)
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d002      	beq.n	8010e4a <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 8010e44:	4b02      	ldr	r3, [pc, #8]	; (8010e50 <NvmCtxCallback+0x18>)
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	4798      	blx	r3
    }
}
 8010e4a:	bf00      	nop
 8010e4c:	bd80      	pop	{r7, pc}
 8010e4e:	bf00      	nop
 8010e50:	20000b20 	.word	0x20000b20

08010e54 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b082      	sub	sp, #8
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8010e5c:	22fc      	movs	r2, #252	; 0xfc
 8010e5e:	2100      	movs	r1, #0
 8010e60:	4806      	ldr	r0, [pc, #24]	; (8010e7c <LoRaMacCommandsInit+0x28>)
 8010e62:	f004 f8a7 	bl	8014fb4 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 8010e66:	4805      	ldr	r0, [pc, #20]	; (8010e7c <LoRaMacCommandsInit+0x28>)
 8010e68:	f7ff ff39 	bl	8010cde <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8010e6c:	4a04      	ldr	r2, [pc, #16]	; (8010e80 <LoRaMacCommandsInit+0x2c>)
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 8010e72:	2300      	movs	r3, #0
}
 8010e74:	4618      	mov	r0, r3
 8010e76:	3708      	adds	r7, #8
 8010e78:	46bd      	mov	sp, r7
 8010e7a:	bd80      	pop	{r7, pc}
 8010e7c:	20000b24 	.word	0x20000b24
 8010e80:	20000b20 	.word	0x20000b20

08010e84 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b082      	sub	sp, #8
 8010e88:	af00      	add	r7, sp, #0
 8010e8a:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d006      	beq.n	8010ea0 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 8010e92:	22fc      	movs	r2, #252	; 0xfc
 8010e94:	6879      	ldr	r1, [r7, #4]
 8010e96:	4805      	ldr	r0, [pc, #20]	; (8010eac <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8010e98:	f004 f851 	bl	8014f3e <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	e000      	b.n	8010ea2 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010ea0:	2301      	movs	r3, #1
    }
}
 8010ea2:	4618      	mov	r0, r3
 8010ea4:	3708      	adds	r7, #8
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	bd80      	pop	{r7, pc}
 8010eaa:	bf00      	nop
 8010eac:	20000b24 	.word	0x20000b24

08010eb0 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8010eb0:	b480      	push	{r7}
 8010eb2:	b083      	sub	sp, #12
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	22fc      	movs	r2, #252	; 0xfc
 8010ebc:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8010ebe:	4b03      	ldr	r3, [pc, #12]	; (8010ecc <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	370c      	adds	r7, #12
 8010ec4:	46bd      	mov	sp, r7
 8010ec6:	bc80      	pop	{r7}
 8010ec8:	4770      	bx	lr
 8010eca:	bf00      	nop
 8010ecc:	20000b24 	.word	0x20000b24

08010ed0 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b086      	sub	sp, #24
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	60b9      	str	r1, [r7, #8]
 8010eda:	607a      	str	r2, [r7, #4]
 8010edc:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8010ede:	68bb      	ldr	r3, [r7, #8]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d101      	bne.n	8010ee8 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010ee4:	2301      	movs	r3, #1
 8010ee6:	e035      	b.n	8010f54 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8010ee8:	f7ff febe 	bl	8010c68 <MallocNewMacCommandSlot>
 8010eec:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8010eee:	697b      	ldr	r3, [r7, #20]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d101      	bne.n	8010ef8 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8010ef4:	2302      	movs	r3, #2
 8010ef6:	e02d      	b.n	8010f54 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 8010ef8:	6979      	ldr	r1, [r7, #20]
 8010efa:	4818      	ldr	r0, [pc, #96]	; (8010f5c <LoRaMacCommandsAddCmd+0x8c>)
 8010efc:	f7ff ff04 	bl	8010d08 <LinkedListAdd>
 8010f00:	4603      	mov	r3, r0
 8010f02:	f083 0301 	eor.w	r3, r3, #1
 8010f06:	b2db      	uxtb	r3, r3
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d001      	beq.n	8010f10 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010f0c:	2305      	movs	r3, #5
 8010f0e:	e021      	b.n	8010f54 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 8010f10:	697b      	ldr	r3, [r7, #20]
 8010f12:	7bfa      	ldrb	r2, [r7, #15]
 8010f14:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8010f16:	697b      	ldr	r3, [r7, #20]
 8010f18:	687a      	ldr	r2, [r7, #4]
 8010f1a:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8010f1c:	697b      	ldr	r3, [r7, #20]
 8010f1e:	3305      	adds	r3, #5
 8010f20:	687a      	ldr	r2, [r7, #4]
 8010f22:	b292      	uxth	r2, r2
 8010f24:	68b9      	ldr	r1, [r7, #8]
 8010f26:	4618      	mov	r0, r3
 8010f28:	f004 f809 	bl	8014f3e <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8010f2c:	7bfb      	ldrb	r3, [r7, #15]
 8010f2e:	4618      	mov	r0, r3
 8010f30:	f7ff ff6d 	bl	8010e0e <IsSticky>
 8010f34:	4603      	mov	r3, r0
 8010f36:	461a      	mov	r2, r3
 8010f38:	697b      	ldr	r3, [r7, #20]
 8010f3a:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8010f3c:	4b07      	ldr	r3, [pc, #28]	; (8010f5c <LoRaMacCommandsAddCmd+0x8c>)
 8010f3e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	4413      	add	r3, r2
 8010f46:	3301      	adds	r3, #1
 8010f48:	4a04      	ldr	r2, [pc, #16]	; (8010f5c <LoRaMacCommandsAddCmd+0x8c>)
 8010f4a:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 8010f4e:	f7ff ff73 	bl	8010e38 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010f52:	2300      	movs	r3, #0
}
 8010f54:	4618      	mov	r0, r3
 8010f56:	3718      	adds	r7, #24
 8010f58:	46bd      	mov	sp, r7
 8010f5a:	bd80      	pop	{r7, pc}
 8010f5c:	20000b24 	.word	0x20000b24

08010f60 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b082      	sub	sp, #8
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d101      	bne.n	8010f72 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010f6e:	2301      	movs	r3, #1
 8010f70:	e023      	b.n	8010fba <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 8010f72:	6879      	ldr	r1, [r7, #4]
 8010f74:	4813      	ldr	r0, [pc, #76]	; (8010fc4 <LoRaMacCommandsRemoveCmd+0x64>)
 8010f76:	f7ff ff18 	bl	8010daa <LinkedListRemove>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	f083 0301 	eor.w	r3, r3, #1
 8010f80:	b2db      	uxtb	r3, r3
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d001      	beq.n	8010f8a <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8010f86:	2303      	movs	r3, #3
 8010f88:	e017      	b.n	8010fba <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8010f8a:	4b0e      	ldr	r3, [pc, #56]	; (8010fc4 <LoRaMacCommandsRemoveCmd+0x64>)
 8010f8c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	689b      	ldr	r3, [r3, #8]
 8010f94:	1ad3      	subs	r3, r2, r3
 8010f96:	3b01      	subs	r3, #1
 8010f98:	4a0a      	ldr	r2, [pc, #40]	; (8010fc4 <LoRaMacCommandsRemoveCmd+0x64>)
 8010f9a:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8010f9e:	6878      	ldr	r0, [r7, #4]
 8010fa0:	f7ff fe8a 	bl	8010cb8 <FreeMacCommandSlot>
 8010fa4:	4603      	mov	r3, r0
 8010fa6:	f083 0301 	eor.w	r3, r3, #1
 8010faa:	b2db      	uxtb	r3, r3
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d001      	beq.n	8010fb4 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010fb0:	2305      	movs	r3, #5
 8010fb2:	e002      	b.n	8010fba <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 8010fb4:	f7ff ff40 	bl	8010e38 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010fb8:	2300      	movs	r3, #0
}
 8010fba:	4618      	mov	r0, r3
 8010fbc:	3708      	adds	r7, #8
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}
 8010fc2:	bf00      	nop
 8010fc4:	20000b24 	.word	0x20000b24

08010fc8 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b082      	sub	sp, #8
 8010fcc:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8010fce:	4b10      	ldr	r3, [pc, #64]	; (8011010 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8010fd4:	e012      	b.n	8010ffc <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	7b1b      	ldrb	r3, [r3, #12]
 8010fda:	f083 0301 	eor.w	r3, r3, #1
 8010fde:	b2db      	uxtb	r3, r3
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d008      	beq.n	8010ff6 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8010fea:	6878      	ldr	r0, [r7, #4]
 8010fec:	f7ff ffb8 	bl	8010f60 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8010ff0:	683b      	ldr	r3, [r7, #0]
 8010ff2:	607b      	str	r3, [r7, #4]
 8010ff4:	e002      	b.n	8010ffc <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d1e9      	bne.n	8010fd6 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 8011002:	f7ff ff19 	bl	8010e38 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011006:	2300      	movs	r3, #0
}
 8011008:	4618      	mov	r0, r3
 801100a:	3708      	adds	r7, #8
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}
 8011010:	20000b24 	.word	0x20000b24

08011014 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b082      	sub	sp, #8
 8011018:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 801101a:	4b0f      	ldr	r3, [pc, #60]	; (8011058 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8011020:	e00f      	b.n	8011042 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	791b      	ldrb	r3, [r3, #4]
 801102c:	4618      	mov	r0, r3
 801102e:	f7ff feee 	bl	8010e0e <IsSticky>
 8011032:	4603      	mov	r3, r0
 8011034:	2b00      	cmp	r3, #0
 8011036:	d002      	beq.n	801103e <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8011038:	6878      	ldr	r0, [r7, #4]
 801103a:	f7ff ff91 	bl	8010f60 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 801103e:	683b      	ldr	r3, [r7, #0]
 8011040:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d1ec      	bne.n	8011022 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 8011048:	f7ff fef6 	bl	8010e38 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801104c:	2300      	movs	r3, #0
}
 801104e:	4618      	mov	r0, r3
 8011050:	3708      	adds	r7, #8
 8011052:	46bd      	mov	sp, r7
 8011054:	bd80      	pop	{r7, pc}
 8011056:	bf00      	nop
 8011058:	20000b24 	.word	0x20000b24

0801105c <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 801105c:	b480      	push	{r7}
 801105e:	b083      	sub	sp, #12
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d101      	bne.n	801106e <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801106a:	2301      	movs	r3, #1
 801106c:	e005      	b.n	801107a <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 801106e:	4b05      	ldr	r3, [pc, #20]	; (8011084 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8011070:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8011078:	2300      	movs	r3, #0
}
 801107a:	4618      	mov	r0, r3
 801107c:	370c      	adds	r7, #12
 801107e:	46bd      	mov	sp, r7
 8011080:	bc80      	pop	{r7}
 8011082:	4770      	bx	lr
 8011084:	20000b24 	.word	0x20000b24

08011088 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b088      	sub	sp, #32
 801108c:	af00      	add	r7, sp, #0
 801108e:	60f8      	str	r0, [r7, #12]
 8011090:	60b9      	str	r1, [r7, #8]
 8011092:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 8011094:	4b25      	ldr	r3, [pc, #148]	; (801112c <LoRaMacCommandsSerializeCmds+0xa4>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 801109a:	2300      	movs	r3, #0
 801109c:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d002      	beq.n	80110aa <LoRaMacCommandsSerializeCmds+0x22>
 80110a4:	68bb      	ldr	r3, [r7, #8]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d126      	bne.n	80110f8 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80110aa:	2301      	movs	r3, #1
 80110ac:	e039      	b.n	8011122 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 80110ae:	7efb      	ldrb	r3, [r7, #27]
 80110b0:	68fa      	ldr	r2, [r7, #12]
 80110b2:	1ad2      	subs	r2, r2, r3
 80110b4:	69fb      	ldr	r3, [r7, #28]
 80110b6:	689b      	ldr	r3, [r3, #8]
 80110b8:	3301      	adds	r3, #1
 80110ba:	429a      	cmp	r2, r3
 80110bc:	d320      	bcc.n	8011100 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 80110be:	7efb      	ldrb	r3, [r7, #27]
 80110c0:	1c5a      	adds	r2, r3, #1
 80110c2:	76fa      	strb	r2, [r7, #27]
 80110c4:	461a      	mov	r2, r3
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	4413      	add	r3, r2
 80110ca:	69fa      	ldr	r2, [r7, #28]
 80110cc:	7912      	ldrb	r2, [r2, #4]
 80110ce:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 80110d0:	7efb      	ldrb	r3, [r7, #27]
 80110d2:	687a      	ldr	r2, [r7, #4]
 80110d4:	18d0      	adds	r0, r2, r3
 80110d6:	69fb      	ldr	r3, [r7, #28]
 80110d8:	1d59      	adds	r1, r3, #5
 80110da:	69fb      	ldr	r3, [r7, #28]
 80110dc:	689b      	ldr	r3, [r3, #8]
 80110de:	b29b      	uxth	r3, r3
 80110e0:	461a      	mov	r2, r3
 80110e2:	f003 ff2c 	bl	8014f3e <memcpy1>
            itr += curElement->PayloadSize;
 80110e6:	69fb      	ldr	r3, [r7, #28]
 80110e8:	689b      	ldr	r3, [r3, #8]
 80110ea:	b2da      	uxtb	r2, r3
 80110ec:	7efb      	ldrb	r3, [r7, #27]
 80110ee:	4413      	add	r3, r2
 80110f0:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80110f2:	69fb      	ldr	r3, [r7, #28]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80110f8:	69fb      	ldr	r3, [r7, #28]
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d1d7      	bne.n	80110ae <LoRaMacCommandsSerializeCmds+0x26>
 80110fe:	e009      	b.n	8011114 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8011100:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8011102:	e007      	b.n	8011114 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8011104:	69fb      	ldr	r3, [r7, #28]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 801110a:	69f8      	ldr	r0, [r7, #28]
 801110c:	f7ff ff28 	bl	8010f60 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8011110:	697b      	ldr	r3, [r7, #20]
 8011112:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8011114:	69fb      	ldr	r3, [r7, #28]
 8011116:	2b00      	cmp	r3, #0
 8011118:	d1f4      	bne.n	8011104 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 801111a:	68b8      	ldr	r0, [r7, #8]
 801111c:	f7ff ff9e 	bl	801105c <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8011120:	2300      	movs	r3, #0
}
 8011122:	4618      	mov	r0, r3
 8011124:	3720      	adds	r7, #32
 8011126:	46bd      	mov	sp, r7
 8011128:	bd80      	pop	{r7, pc}
 801112a:	bf00      	nop
 801112c:	20000b24 	.word	0x20000b24

08011130 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8011130:	b480      	push	{r7}
 8011132:	b085      	sub	sp, #20
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d101      	bne.n	8011142 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801113e:	2301      	movs	r3, #1
 8011140:	e016      	b.n	8011170 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8011142:	4b0e      	ldr	r3, [pc, #56]	; (801117c <LoRaMacCommandsStickyCmdsPending+0x4c>)
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	2200      	movs	r2, #0
 801114c:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 801114e:	e00b      	b.n	8011168 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	7b1b      	ldrb	r3, [r3, #12]
 8011154:	2b00      	cmp	r3, #0
 8011156:	d004      	beq.n	8011162 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	2201      	movs	r2, #1
 801115c:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 801115e:	2300      	movs	r3, #0
 8011160:	e006      	b.n	8011170 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d1f0      	bne.n	8011150 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801116e:	2300      	movs	r3, #0
}
 8011170:	4618      	mov	r0, r3
 8011172:	3714      	adds	r7, #20
 8011174:	46bd      	mov	sp, r7
 8011176:	bc80      	pop	{r7}
 8011178:	4770      	bx	lr
 801117a:	bf00      	nop
 801117c:	20000b24 	.word	0x20000b24

08011180 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8011180:	b480      	push	{r7}
 8011182:	b085      	sub	sp, #20
 8011184:	af00      	add	r7, sp, #0
 8011186:	4603      	mov	r3, r0
 8011188:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 801118a:	2300      	movs	r3, #0
 801118c:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801118e:	79fb      	ldrb	r3, [r7, #7]
 8011190:	3b02      	subs	r3, #2
 8011192:	2b11      	cmp	r3, #17
 8011194:	d850      	bhi.n	8011238 <LoRaMacCommandsGetCmdSize+0xb8>
 8011196:	a201      	add	r2, pc, #4	; (adr r2, 801119c <LoRaMacCommandsGetCmdSize+0x1c>)
 8011198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801119c:	080111e5 	.word	0x080111e5
 80111a0:	080111eb 	.word	0x080111eb
 80111a4:	080111f1 	.word	0x080111f1
 80111a8:	080111f7 	.word	0x080111f7
 80111ac:	080111fd 	.word	0x080111fd
 80111b0:	08011203 	.word	0x08011203
 80111b4:	08011209 	.word	0x08011209
 80111b8:	0801120f 	.word	0x0801120f
 80111bc:	08011215 	.word	0x08011215
 80111c0:	08011239 	.word	0x08011239
 80111c4:	08011239 	.word	0x08011239
 80111c8:	0801121b 	.word	0x0801121b
 80111cc:	08011239 	.word	0x08011239
 80111d0:	08011239 	.word	0x08011239
 80111d4:	08011221 	.word	0x08011221
 80111d8:	08011227 	.word	0x08011227
 80111dc:	0801122d 	.word	0x0801122d
 80111e0:	08011233 	.word	0x08011233
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 80111e4:	2303      	movs	r3, #3
 80111e6:	73fb      	strb	r3, [r7, #15]
            break;
 80111e8:	e027      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80111ea:	2305      	movs	r3, #5
 80111ec:	73fb      	strb	r3, [r7, #15]
            break;
 80111ee:	e024      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80111f0:	2302      	movs	r3, #2
 80111f2:	73fb      	strb	r3, [r7, #15]
            break;
 80111f4:	e021      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80111f6:	2305      	movs	r3, #5
 80111f8:	73fb      	strb	r3, [r7, #15]
            break;
 80111fa:	e01e      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80111fc:	2301      	movs	r3, #1
 80111fe:	73fb      	strb	r3, [r7, #15]
            break;
 8011200:	e01b      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8011202:	2306      	movs	r3, #6
 8011204:	73fb      	strb	r3, [r7, #15]
            break;
 8011206:	e018      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8011208:	2302      	movs	r3, #2
 801120a:	73fb      	strb	r3, [r7, #15]
            break;
 801120c:	e015      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 801120e:	2302      	movs	r3, #2
 8011210:	73fb      	strb	r3, [r7, #15]
            break;
 8011212:	e012      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8011214:	2305      	movs	r3, #5
 8011216:	73fb      	strb	r3, [r7, #15]
            break;
 8011218:	e00f      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 801121a:	2306      	movs	r3, #6
 801121c:	73fb      	strb	r3, [r7, #15]
            break;
 801121e:	e00c      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8011220:	2301      	movs	r3, #1
 8011222:	73fb      	strb	r3, [r7, #15]
            break;
 8011224:	e009      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8011226:	2305      	movs	r3, #5
 8011228:	73fb      	strb	r3, [r7, #15]
            break;
 801122a:	e006      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 801122c:	2304      	movs	r3, #4
 801122e:	73fb      	strb	r3, [r7, #15]
            break;
 8011230:	e003      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8011232:	2304      	movs	r3, #4
 8011234:	73fb      	strb	r3, [r7, #15]
            break;
 8011236:	e000      	b.n	801123a <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8011238:	bf00      	nop
        }
    }
    return cidSize;
 801123a:	7bfb      	ldrb	r3, [r7, #15]
}
 801123c:	4618      	mov	r0, r3
 801123e:	3714      	adds	r7, #20
 8011240:	46bd      	mov	sp, r7
 8011242:	bc80      	pop	{r7}
 8011244:	4770      	bx	lr
 8011246:	bf00      	nop

08011248 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8011248:	b480      	push	{r7}
 801124a:	b083      	sub	sp, #12
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8011250:	4b09      	ldr	r3, [pc, #36]	; (8011278 <IncreaseBufferPointer+0x30>)
 8011252:	691b      	ldr	r3, [r3, #16]
 8011254:	3310      	adds	r3, #16
 8011256:	687a      	ldr	r2, [r7, #4]
 8011258:	429a      	cmp	r2, r3
 801125a:	d103      	bne.n	8011264 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801125c:	4b06      	ldr	r3, [pc, #24]	; (8011278 <IncreaseBufferPointer+0x30>)
 801125e:	691b      	ldr	r3, [r3, #16]
 8011260:	607b      	str	r3, [r7, #4]
 8011262:	e002      	b.n	801126a <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	3304      	adds	r3, #4
 8011268:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801126a:	687b      	ldr	r3, [r7, #4]
}
 801126c:	4618      	mov	r0, r3
 801126e:	370c      	adds	r7, #12
 8011270:	46bd      	mov	sp, r7
 8011272:	bc80      	pop	{r7}
 8011274:	4770      	bx	lr
 8011276:	bf00      	nop
 8011278:	20000c38 	.word	0x20000c38

0801127c <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 801127c:	b480      	push	{r7}
 801127e:	b083      	sub	sp, #12
 8011280:	af00      	add	r7, sp, #0
 8011282:	4603      	mov	r3, r0
 8011284:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8011286:	79fb      	ldrb	r3, [r7, #7]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d101      	bne.n	8011290 <IsListEmpty+0x14>
    {
        return true;
 801128c:	2301      	movs	r3, #1
 801128e:	e000      	b.n	8011292 <IsListEmpty+0x16>
    }
    return false;
 8011290:	2300      	movs	r3, #0
}
 8011292:	4618      	mov	r0, r3
 8011294:	370c      	adds	r7, #12
 8011296:	46bd      	mov	sp, r7
 8011298:	bc80      	pop	{r7}
 801129a:	4770      	bx	lr

0801129c <IsListFull>:

static bool IsListFull( uint8_t count )
{
 801129c:	b480      	push	{r7}
 801129e:	b083      	sub	sp, #12
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	4603      	mov	r3, r0
 80112a4:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 80112a6:	79fb      	ldrb	r3, [r7, #7]
 80112a8:	2b04      	cmp	r3, #4
 80112aa:	d901      	bls.n	80112b0 <IsListFull+0x14>
    {
        return true;
 80112ac:	2301      	movs	r3, #1
 80112ae:	e000      	b.n	80112b2 <IsListFull+0x16>
    }
    return false;
 80112b0:	2300      	movs	r3, #0
}
 80112b2:	4618      	mov	r0, r3
 80112b4:	370c      	adds	r7, #12
 80112b6:	46bd      	mov	sp, r7
 80112b8:	bc80      	pop	{r7}
 80112ba:	4770      	bx	lr

080112bc <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b086      	sub	sp, #24
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	4603      	mov	r3, r0
 80112c4:	60b9      	str	r1, [r7, #8]
 80112c6:	607a      	str	r2, [r7, #4]
 80112c8:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 80112ca:	68bb      	ldr	r3, [r7, #8]
 80112cc:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80112ce:	4b13      	ldr	r3, [pc, #76]	; (801131c <GetElement+0x60>)
 80112d0:	691b      	ldr	r3, [r3, #16]
 80112d2:	7d1b      	ldrb	r3, [r3, #20]
 80112d4:	4618      	mov	r0, r3
 80112d6:	f7ff ffd1 	bl	801127c <IsListEmpty>
 80112da:	4603      	mov	r3, r0
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d001      	beq.n	80112e4 <GetElement+0x28>
    {
        return NULL;
 80112e0:	2300      	movs	r3, #0
 80112e2:	e017      	b.n	8011314 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 80112e4:	2300      	movs	r3, #0
 80112e6:	74fb      	strb	r3, [r7, #19]
 80112e8:	e00d      	b.n	8011306 <GetElement+0x4a>
    {
        if( element->Request == request )
 80112ea:	697b      	ldr	r3, [r7, #20]
 80112ec:	781b      	ldrb	r3, [r3, #0]
 80112ee:	7bfa      	ldrb	r2, [r7, #15]
 80112f0:	429a      	cmp	r2, r3
 80112f2:	d101      	bne.n	80112f8 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80112f4:	697b      	ldr	r3, [r7, #20]
 80112f6:	e00d      	b.n	8011314 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80112f8:	6978      	ldr	r0, [r7, #20]
 80112fa:	f7ff ffa5 	bl	8011248 <IncreaseBufferPointer>
 80112fe:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011300:	7cfb      	ldrb	r3, [r7, #19]
 8011302:	3301      	adds	r3, #1
 8011304:	74fb      	strb	r3, [r7, #19]
 8011306:	4b05      	ldr	r3, [pc, #20]	; (801131c <GetElement+0x60>)
 8011308:	691b      	ldr	r3, [r3, #16]
 801130a:	7d1b      	ldrb	r3, [r3, #20]
 801130c:	7cfa      	ldrb	r2, [r7, #19]
 801130e:	429a      	cmp	r2, r3
 8011310:	d3eb      	bcc.n	80112ea <GetElement+0x2e>
    }

    return NULL;
 8011312:	2300      	movs	r3, #0
}
 8011314:	4618      	mov	r0, r3
 8011316:	3718      	adds	r7, #24
 8011318:	46bd      	mov	sp, r7
 801131a:	bd80      	pop	{r7, pc}
 801131c:	20000c38 	.word	0x20000c38

08011320 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 8011320:	b580      	push	{r7, lr}
 8011322:	b082      	sub	sp, #8
 8011324:	af00      	add	r7, sp, #0
 8011326:	6078      	str	r0, [r7, #4]
 8011328:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 801132a:	4a13      	ldr	r2, [pc, #76]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8011330:	4b11      	ldr	r3, [pc, #68]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 8011332:	4a12      	ldr	r2, [pc, #72]	; (801137c <LoRaMacConfirmQueueInit+0x5c>)
 8011334:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 8011336:	4b10      	ldr	r3, [pc, #64]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 8011338:	691b      	ldr	r3, [r3, #16]
 801133a:	2200      	movs	r2, #0
 801133c:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801133e:	4b0e      	ldr	r3, [pc, #56]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 8011340:	691b      	ldr	r3, [r3, #16]
 8011342:	461a      	mov	r2, r3
 8011344:	4b0c      	ldr	r3, [pc, #48]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 8011346:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011348:	4b0b      	ldr	r3, [pc, #44]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 801134a:	691b      	ldr	r3, [r3, #16]
 801134c:	461a      	mov	r2, r3
 801134e:	4b0a      	ldr	r3, [pc, #40]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 8011350:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 8011352:	4b09      	ldr	r3, [pc, #36]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 8011354:	691b      	ldr	r3, [r3, #16]
 8011356:	2214      	movs	r2, #20
 8011358:	21ff      	movs	r1, #255	; 0xff
 801135a:	4618      	mov	r0, r3
 801135c:	f003 fe2a 	bl	8014fb4 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011360:	4b05      	ldr	r3, [pc, #20]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 8011362:	691b      	ldr	r3, [r3, #16]
 8011364:	2201      	movs	r2, #1
 8011366:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 8011368:	4a03      	ldr	r2, [pc, #12]	; (8011378 <LoRaMacConfirmQueueInit+0x58>)
 801136a:	683b      	ldr	r3, [r7, #0]
 801136c:	60d3      	str	r3, [r2, #12]
}
 801136e:	bf00      	nop
 8011370:	3708      	adds	r7, #8
 8011372:	46bd      	mov	sp, r7
 8011374:	bd80      	pop	{r7, pc}
 8011376:	bf00      	nop
 8011378:	20000c38 	.word	0x20000c38
 801137c:	20000c20 	.word	0x20000c20

08011380 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b082      	sub	sp, #8
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d006      	beq.n	801139c <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 801138e:	2216      	movs	r2, #22
 8011390:	6879      	ldr	r1, [r7, #4]
 8011392:	4805      	ldr	r0, [pc, #20]	; (80113a8 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 8011394:	f003 fdd3 	bl	8014f3e <memcpy1>
        return true;
 8011398:	2301      	movs	r3, #1
 801139a:	e000      	b.n	801139e <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 801139c:	2300      	movs	r3, #0
    }
}
 801139e:	4618      	mov	r0, r3
 80113a0:	3708      	adds	r7, #8
 80113a2:	46bd      	mov	sp, r7
 80113a4:	bd80      	pop	{r7, pc}
 80113a6:	bf00      	nop
 80113a8:	20000c20 	.word	0x20000c20

080113ac <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 80113ac:	b480      	push	{r7}
 80113ae:	b083      	sub	sp, #12
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	2216      	movs	r2, #22
 80113b8:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 80113ba:	4b03      	ldr	r3, [pc, #12]	; (80113c8 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 80113bc:	4618      	mov	r0, r3
 80113be:	370c      	adds	r7, #12
 80113c0:	46bd      	mov	sp, r7
 80113c2:	bc80      	pop	{r7}
 80113c4:	4770      	bx	lr
 80113c6:	bf00      	nop
 80113c8:	20000c20 	.word	0x20000c20

080113cc <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b082      	sub	sp, #8
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80113d4:	4b18      	ldr	r3, [pc, #96]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 80113d6:	691b      	ldr	r3, [r3, #16]
 80113d8:	7d1b      	ldrb	r3, [r3, #20]
 80113da:	4618      	mov	r0, r3
 80113dc:	f7ff ff5e 	bl	801129c <IsListFull>
 80113e0:	4603      	mov	r3, r0
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d001      	beq.n	80113ea <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 80113e6:	2300      	movs	r3, #0
 80113e8:	e021      	b.n	801142e <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 80113ea:	4b13      	ldr	r3, [pc, #76]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 80113ec:	689b      	ldr	r3, [r3, #8]
 80113ee:	687a      	ldr	r2, [r7, #4]
 80113f0:	7812      	ldrb	r2, [r2, #0]
 80113f2:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 80113f4:	4b10      	ldr	r3, [pc, #64]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 80113f6:	689b      	ldr	r3, [r3, #8]
 80113f8:	687a      	ldr	r2, [r7, #4]
 80113fa:	7852      	ldrb	r2, [r2, #1]
 80113fc:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80113fe:	4b0e      	ldr	r3, [pc, #56]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 8011400:	689b      	ldr	r3, [r3, #8]
 8011402:	687a      	ldr	r2, [r7, #4]
 8011404:	78d2      	ldrb	r2, [r2, #3]
 8011406:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8011408:	4b0b      	ldr	r3, [pc, #44]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 801140a:	689b      	ldr	r3, [r3, #8]
 801140c:	2200      	movs	r2, #0
 801140e:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8011410:	4b09      	ldr	r3, [pc, #36]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 8011412:	691b      	ldr	r3, [r3, #16]
 8011414:	7d1a      	ldrb	r2, [r3, #20]
 8011416:	3201      	adds	r2, #1
 8011418:	b2d2      	uxtb	r2, r2
 801141a:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 801141c:	4b06      	ldr	r3, [pc, #24]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 801141e:	689b      	ldr	r3, [r3, #8]
 8011420:	4618      	mov	r0, r3
 8011422:	f7ff ff11 	bl	8011248 <IncreaseBufferPointer>
 8011426:	4603      	mov	r3, r0
 8011428:	4a03      	ldr	r2, [pc, #12]	; (8011438 <LoRaMacConfirmQueueAdd+0x6c>)
 801142a:	6093      	str	r3, [r2, #8]

    return true;
 801142c:	2301      	movs	r3, #1
}
 801142e:	4618      	mov	r0, r3
 8011430:	3708      	adds	r7, #8
 8011432:	46bd      	mov	sp, r7
 8011434:	bd80      	pop	{r7, pc}
 8011436:	bf00      	nop
 8011438:	20000c38 	.word	0x20000c38

0801143c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 801143c:	b580      	push	{r7, lr}
 801143e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011440:	4b0d      	ldr	r3, [pc, #52]	; (8011478 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011442:	691b      	ldr	r3, [r3, #16]
 8011444:	7d1b      	ldrb	r3, [r3, #20]
 8011446:	4618      	mov	r0, r3
 8011448:	f7ff ff18 	bl	801127c <IsListEmpty>
 801144c:	4603      	mov	r3, r0
 801144e:	2b00      	cmp	r3, #0
 8011450:	d001      	beq.n	8011456 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8011452:	2300      	movs	r3, #0
 8011454:	e00e      	b.n	8011474 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 8011456:	4b08      	ldr	r3, [pc, #32]	; (8011478 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011458:	691b      	ldr	r3, [r3, #16]
 801145a:	7d1a      	ldrb	r2, [r3, #20]
 801145c:	3a01      	subs	r2, #1
 801145e:	b2d2      	uxtb	r2, r2
 8011460:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8011462:	4b05      	ldr	r3, [pc, #20]	; (8011478 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011464:	685b      	ldr	r3, [r3, #4]
 8011466:	4618      	mov	r0, r3
 8011468:	f7ff feee 	bl	8011248 <IncreaseBufferPointer>
 801146c:	4603      	mov	r3, r0
 801146e:	4a02      	ldr	r2, [pc, #8]	; (8011478 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011470:	6053      	str	r3, [r2, #4]

    return true;
 8011472:	2301      	movs	r3, #1
}
 8011474:	4618      	mov	r0, r3
 8011476:	bd80      	pop	{r7, pc}
 8011478:	20000c38 	.word	0x20000c38

0801147c <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 801147c:	b580      	push	{r7, lr}
 801147e:	b084      	sub	sp, #16
 8011480:	af00      	add	r7, sp, #0
 8011482:	4603      	mov	r3, r0
 8011484:	460a      	mov	r2, r1
 8011486:	71fb      	strb	r3, [r7, #7]
 8011488:	4613      	mov	r3, r2
 801148a:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 801148c:	2300      	movs	r3, #0
 801148e:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011490:	4b10      	ldr	r3, [pc, #64]	; (80114d4 <LoRaMacConfirmQueueSetStatus+0x58>)
 8011492:	691b      	ldr	r3, [r3, #16]
 8011494:	7d1b      	ldrb	r3, [r3, #20]
 8011496:	4618      	mov	r0, r3
 8011498:	f7ff fef0 	bl	801127c <IsListEmpty>
 801149c:	4603      	mov	r3, r0
 801149e:	f083 0301 	eor.w	r3, r3, #1
 80114a2:	b2db      	uxtb	r3, r3
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d011      	beq.n	80114cc <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80114a8:	4b0a      	ldr	r3, [pc, #40]	; (80114d4 <LoRaMacConfirmQueueSetStatus+0x58>)
 80114aa:	6859      	ldr	r1, [r3, #4]
 80114ac:	4b09      	ldr	r3, [pc, #36]	; (80114d4 <LoRaMacConfirmQueueSetStatus+0x58>)
 80114ae:	689a      	ldr	r2, [r3, #8]
 80114b0:	79bb      	ldrb	r3, [r7, #6]
 80114b2:	4618      	mov	r0, r3
 80114b4:	f7ff ff02 	bl	80112bc <GetElement>
 80114b8:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d005      	beq.n	80114cc <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	79fa      	ldrb	r2, [r7, #7]
 80114c4:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	2201      	movs	r2, #1
 80114ca:	709a      	strb	r2, [r3, #2]
        }
    }
}
 80114cc:	bf00      	nop
 80114ce:	3710      	adds	r7, #16
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	20000c38 	.word	0x20000c38

080114d8 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b084      	sub	sp, #16
 80114dc:	af00      	add	r7, sp, #0
 80114de:	4603      	mov	r3, r0
 80114e0:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 80114e2:	2300      	movs	r3, #0
 80114e4:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80114e6:	4b10      	ldr	r3, [pc, #64]	; (8011528 <LoRaMacConfirmQueueGetStatus+0x50>)
 80114e8:	691b      	ldr	r3, [r3, #16]
 80114ea:	7d1b      	ldrb	r3, [r3, #20]
 80114ec:	4618      	mov	r0, r3
 80114ee:	f7ff fec5 	bl	801127c <IsListEmpty>
 80114f2:	4603      	mov	r3, r0
 80114f4:	f083 0301 	eor.w	r3, r3, #1
 80114f8:	b2db      	uxtb	r3, r3
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d00e      	beq.n	801151c <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80114fe:	4b0a      	ldr	r3, [pc, #40]	; (8011528 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011500:	6859      	ldr	r1, [r3, #4]
 8011502:	4b09      	ldr	r3, [pc, #36]	; (8011528 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011504:	689a      	ldr	r2, [r3, #8]
 8011506:	79fb      	ldrb	r3, [r7, #7]
 8011508:	4618      	mov	r0, r3
 801150a:	f7ff fed7 	bl	80112bc <GetElement>
 801150e:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	2b00      	cmp	r3, #0
 8011514:	d002      	beq.n	801151c <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	785b      	ldrb	r3, [r3, #1]
 801151a:	e000      	b.n	801151e <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 801151c:	2301      	movs	r3, #1
}
 801151e:	4618      	mov	r0, r3
 8011520:	3710      	adds	r7, #16
 8011522:	46bd      	mov	sp, r7
 8011524:	bd80      	pop	{r7, pc}
 8011526:	bf00      	nop
 8011528:	20000c38 	.word	0x20000c38

0801152c <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 801152c:	b580      	push	{r7, lr}
 801152e:	b084      	sub	sp, #16
 8011530:	af00      	add	r7, sp, #0
 8011532:	4603      	mov	r3, r0
 8011534:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8011536:	4b16      	ldr	r3, [pc, #88]	; (8011590 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011538:	685b      	ldr	r3, [r3, #4]
 801153a:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 801153c:	4b14      	ldr	r3, [pc, #80]	; (8011590 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801153e:	691b      	ldr	r3, [r3, #16]
 8011540:	79fa      	ldrb	r2, [r7, #7]
 8011542:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011544:	4b12      	ldr	r3, [pc, #72]	; (8011590 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011546:	691b      	ldr	r3, [r3, #16]
 8011548:	7d1b      	ldrb	r3, [r3, #20]
 801154a:	4618      	mov	r0, r3
 801154c:	f7ff fe96 	bl	801127c <IsListEmpty>
 8011550:	4603      	mov	r3, r0
 8011552:	f083 0301 	eor.w	r3, r3, #1
 8011556:	b2db      	uxtb	r3, r3
 8011558:	2b00      	cmp	r3, #0
 801155a:	d015      	beq.n	8011588 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	79fa      	ldrb	r2, [r7, #7]
 8011560:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	78db      	ldrb	r3, [r3, #3]
 8011566:	f083 0301 	eor.w	r3, r3, #1
 801156a:	b2db      	uxtb	r3, r3
 801156c:	2b00      	cmp	r3, #0
 801156e:	d002      	beq.n	8011576 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	2201      	movs	r2, #1
 8011574:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8011576:	68f8      	ldr	r0, [r7, #12]
 8011578:	f7ff fe66 	bl	8011248 <IncreaseBufferPointer>
 801157c:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 801157e:	4b04      	ldr	r3, [pc, #16]	; (8011590 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011580:	689b      	ldr	r3, [r3, #8]
 8011582:	68fa      	ldr	r2, [r7, #12]
 8011584:	429a      	cmp	r2, r3
 8011586:	d1e9      	bne.n	801155c <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8011588:	bf00      	nop
 801158a:	3710      	adds	r7, #16
 801158c:	46bd      	mov	sp, r7
 801158e:	bd80      	pop	{r7, pc}
 8011590:	20000c38 	.word	0x20000c38

08011594 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b082      	sub	sp, #8
 8011598:	af00      	add	r7, sp, #0
 801159a:	4603      	mov	r3, r0
 801159c:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 801159e:	4b09      	ldr	r3, [pc, #36]	; (80115c4 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80115a0:	6859      	ldr	r1, [r3, #4]
 80115a2:	4b08      	ldr	r3, [pc, #32]	; (80115c4 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80115a4:	689a      	ldr	r2, [r3, #8]
 80115a6:	79fb      	ldrb	r3, [r7, #7]
 80115a8:	4618      	mov	r0, r3
 80115aa:	f7ff fe87 	bl	80112bc <GetElement>
 80115ae:	4603      	mov	r3, r0
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d001      	beq.n	80115b8 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80115b4:	2301      	movs	r3, #1
 80115b6:	e000      	b.n	80115ba <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80115b8:	2300      	movs	r3, #0
}
 80115ba:	4618      	mov	r0, r3
 80115bc:	3708      	adds	r7, #8
 80115be:	46bd      	mov	sp, r7
 80115c0:	bd80      	pop	{r7, pc}
 80115c2:	bf00      	nop
 80115c4:	20000c38 	.word	0x20000c38

080115c8 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b084      	sub	sp, #16
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 80115d0:	4b22      	ldr	r3, [pc, #136]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 80115d2:	691b      	ldr	r3, [r3, #16]
 80115d4:	7d1b      	ldrb	r3, [r3, #20]
 80115d6:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 80115d8:	2300      	movs	r3, #0
 80115da:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 80115dc:	2300      	movs	r3, #0
 80115de:	73fb      	strb	r3, [r7, #15]
 80115e0:	e032      	b.n	8011648 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 80115e2:	4b1e      	ldr	r3, [pc, #120]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 80115e4:	685b      	ldr	r3, [r3, #4]
 80115e6:	781a      	ldrb	r2, [r3, #0]
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 80115ec:	4b1b      	ldr	r3, [pc, #108]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 80115ee:	685b      	ldr	r3, [r3, #4]
 80115f0:	785a      	ldrb	r2, [r3, #1]
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 80115f6:	4b19      	ldr	r3, [pc, #100]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 80115f8:	685b      	ldr	r3, [r3, #4]
 80115fa:	789b      	ldrb	r3, [r3, #2]
 80115fc:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 80115fe:	7b7b      	ldrb	r3, [r7, #13]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d005      	beq.n	8011610 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8011604:	4b15      	ldr	r3, [pc, #84]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	689b      	ldr	r3, [r3, #8]
 801160a:	6878      	ldr	r0, [r7, #4]
 801160c:	4798      	blx	r3
 801160e:	e00b      	b.n	8011628 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8011610:	4b12      	ldr	r3, [pc, #72]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 8011612:	685b      	ldr	r3, [r3, #4]
 8011614:	781b      	ldrb	r3, [r3, #0]
 8011616:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8011618:	4b10      	ldr	r3, [pc, #64]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 801161a:	685b      	ldr	r3, [r3, #4]
 801161c:	785b      	ldrb	r3, [r3, #1]
 801161e:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8011620:	4b0e      	ldr	r3, [pc, #56]	; (801165c <LoRaMacConfirmQueueHandleCb+0x94>)
 8011622:	685b      	ldr	r3, [r3, #4]
 8011624:	78db      	ldrb	r3, [r3, #3]
 8011626:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8011628:	f7ff ff08 	bl	801143c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 801162c:	7b7b      	ldrb	r3, [r7, #13]
 801162e:	f083 0301 	eor.w	r3, r3, #1
 8011632:	b2db      	uxtb	r3, r3
 8011634:	2b00      	cmp	r3, #0
 8011636:	d004      	beq.n	8011642 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8011638:	f107 0308 	add.w	r3, r7, #8
 801163c:	4618      	mov	r0, r3
 801163e:	f7ff fec5 	bl	80113cc <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8011642:	7bfb      	ldrb	r3, [r7, #15]
 8011644:	3301      	adds	r3, #1
 8011646:	73fb      	strb	r3, [r7, #15]
 8011648:	7bfa      	ldrb	r2, [r7, #15]
 801164a:	7bbb      	ldrb	r3, [r7, #14]
 801164c:	429a      	cmp	r2, r3
 801164e:	d3c8      	bcc.n	80115e2 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8011650:	bf00      	nop
 8011652:	bf00      	nop
 8011654:	3710      	adds	r7, #16
 8011656:	46bd      	mov	sp, r7
 8011658:	bd80      	pop	{r7, pc}
 801165a:	bf00      	nop
 801165c:	20000c38 	.word	0x20000c38

08011660 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8011660:	b480      	push	{r7}
 8011662:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8011664:	4b03      	ldr	r3, [pc, #12]	; (8011674 <LoRaMacConfirmQueueGetCnt+0x14>)
 8011666:	691b      	ldr	r3, [r3, #16]
 8011668:	7d1b      	ldrb	r3, [r3, #20]
}
 801166a:	4618      	mov	r0, r3
 801166c:	46bd      	mov	sp, r7
 801166e:	bc80      	pop	{r7}
 8011670:	4770      	bx	lr
 8011672:	bf00      	nop
 8011674:	20000c38 	.word	0x20000c38

08011678 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8011678:	b580      	push	{r7, lr}
 801167a:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801167c:	4b06      	ldr	r3, [pc, #24]	; (8011698 <LoRaMacConfirmQueueIsFull+0x20>)
 801167e:	691b      	ldr	r3, [r3, #16]
 8011680:	7d1b      	ldrb	r3, [r3, #20]
 8011682:	4618      	mov	r0, r3
 8011684:	f7ff fe0a 	bl	801129c <IsListFull>
 8011688:	4603      	mov	r3, r0
 801168a:	2b00      	cmp	r3, #0
 801168c:	d001      	beq.n	8011692 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 801168e:	2301      	movs	r3, #1
 8011690:	e000      	b.n	8011694 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8011692:	2300      	movs	r3, #0
    }
}
 8011694:	4618      	mov	r0, r3
 8011696:	bd80      	pop	{r7, pc}
 8011698:	20000c38 	.word	0x20000c38

0801169c <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 801169c:	b580      	push	{r7, lr}
 801169e:	b08e      	sub	sp, #56	; 0x38
 80116a0:	af00      	add	r7, sp, #0
 80116a2:	60f8      	str	r0, [r7, #12]
 80116a4:	607b      	str	r3, [r7, #4]
 80116a6:	460b      	mov	r3, r1
 80116a8:	817b      	strh	r3, [r7, #10]
 80116aa:	4613      	mov	r3, r2
 80116ac:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d101      	bne.n	80116b8 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80116b4:	230a      	movs	r3, #10
 80116b6:	e087      	b.n	80117c8 <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 80116b8:	2300      	movs	r3, #0
 80116ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 80116be:	2301      	movs	r3, #1
 80116c0:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 80116c2:	2300      	movs	r3, #0
 80116c4:	623b      	str	r3, [r7, #32]
 80116c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80116ca:	2200      	movs	r2, #0
 80116cc:	601a      	str	r2, [r3, #0]
 80116ce:	605a      	str	r2, [r3, #4]
 80116d0:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 80116d2:	2300      	movs	r3, #0
 80116d4:	613b      	str	r3, [r7, #16]
 80116d6:	f107 0314 	add.w	r3, r7, #20
 80116da:	2200      	movs	r2, #0
 80116dc:	601a      	str	r2, [r3, #0]
 80116de:	605a      	str	r2, [r3, #4]
 80116e0:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 80116e2:	2301      	movs	r3, #1
 80116e4:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 80116e6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80116ea:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	b2db      	uxtb	r3, r3
 80116f0:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	0a1b      	lsrs	r3, r3, #8
 80116f6:	b2db      	uxtb	r3, r3
 80116f8:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	0c1b      	lsrs	r3, r3, #16
 80116fe:	b2db      	uxtb	r3, r3
 8011700:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	0e1b      	lsrs	r3, r3, #24
 8011706:	b2db      	uxtb	r3, r3
 8011708:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801170a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801170c:	b2db      	uxtb	r3, r3
 801170e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8011710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011712:	0a1b      	lsrs	r3, r3, #8
 8011714:	b2db      	uxtb	r3, r3
 8011716:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8011718:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801171a:	0c1b      	lsrs	r3, r3, #16
 801171c:	b2db      	uxtb	r3, r3
 801171e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8011720:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011722:	0e1b      	lsrs	r3, r3, #24
 8011724:	b2db      	uxtb	r3, r3
 8011726:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8011728:	e049      	b.n	80117be <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 801172a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801172c:	b2db      	uxtb	r3, r3
 801172e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8011730:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011732:	3301      	adds	r3, #1
 8011734:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8011736:	f107 0320 	add.w	r3, r7, #32
 801173a:	7a7a      	ldrb	r2, [r7, #9]
 801173c:	f107 0010 	add.w	r0, r7, #16
 8011740:	2110      	movs	r1, #16
 8011742:	f7f9 f81e 	bl	800a782 <SecureElementAesEncrypt>
 8011746:	4603      	mov	r3, r0
 8011748:	2b00      	cmp	r3, #0
 801174a:	d001      	beq.n	8011750 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801174c:	230f      	movs	r3, #15
 801174e:	e03b      	b.n	80117c8 <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8011750:	2300      	movs	r3, #0
 8011752:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8011756:	e01f      	b.n	8011798 <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8011758:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 801175c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011760:	4413      	add	r3, r2
 8011762:	461a      	mov	r2, r3
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	4413      	add	r3, r2
 8011768:	7819      	ldrb	r1, [r3, #0]
 801176a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801176e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8011772:	4413      	add	r3, r2
 8011774:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8011778:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 801177c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011780:	4403      	add	r3, r0
 8011782:	4618      	mov	r0, r3
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	4403      	add	r3, r0
 8011788:	404a      	eors	r2, r1
 801178a:	b2d2      	uxtb	r2, r2
 801178c:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801178e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011792:	3301      	adds	r3, #1
 8011794:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8011798:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801179c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80117a0:	2a10      	cmp	r2, #16
 80117a2:	bfa8      	it	ge
 80117a4:	2210      	movge	r2, #16
 80117a6:	b212      	sxth	r2, r2
 80117a8:	4293      	cmp	r3, r2
 80117aa:	dbd5      	blt.n	8011758 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 80117ac:	897b      	ldrh	r3, [r7, #10]
 80117ae:	3b10      	subs	r3, #16
 80117b0:	b29b      	uxth	r3, r3
 80117b2:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80117b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80117b8:	3310      	adds	r3, #16
 80117ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 80117be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	dcb1      	bgt.n	801172a <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80117c6:	2300      	movs	r3, #0
}
 80117c8:	4618      	mov	r0, r3
 80117ca:	3738      	adds	r7, #56	; 0x38
 80117cc:	46bd      	mov	sp, r7
 80117ce:	bd80      	pop	{r7, pc}

080117d0 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 80117d0:	b490      	push	{r4, r7}
 80117d2:	b082      	sub	sp, #8
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	4604      	mov	r4, r0
 80117d8:	4608      	mov	r0, r1
 80117da:	4611      	mov	r1, r2
 80117dc:	461a      	mov	r2, r3
 80117de:	4623      	mov	r3, r4
 80117e0:	80fb      	strh	r3, [r7, #6]
 80117e2:	4603      	mov	r3, r0
 80117e4:	717b      	strb	r3, [r7, #5]
 80117e6:	460b      	mov	r3, r1
 80117e8:	713b      	strb	r3, [r7, #4]
 80117ea:	4613      	mov	r3, r2
 80117ec:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 80117ee:	69bb      	ldr	r3, [r7, #24]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d101      	bne.n	80117f8 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80117f4:	230a      	movs	r3, #10
 80117f6:	e04e      	b.n	8011896 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 80117f8:	69bb      	ldr	r3, [r7, #24]
 80117fa:	2249      	movs	r2, #73	; 0x49
 80117fc:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 80117fe:	69bb      	ldr	r3, [r7, #24]
 8011800:	3301      	adds	r3, #1
 8011802:	2200      	movs	r2, #0
 8011804:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8011806:	69bb      	ldr	r3, [r7, #24]
 8011808:	3302      	adds	r3, #2
 801180a:	2200      	movs	r2, #0
 801180c:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801180e:	69bb      	ldr	r3, [r7, #24]
 8011810:	3303      	adds	r3, #3
 8011812:	2200      	movs	r2, #0
 8011814:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8011816:	69bb      	ldr	r3, [r7, #24]
 8011818:	3304      	adds	r3, #4
 801181a:	2200      	movs	r2, #0
 801181c:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801181e:	69bb      	ldr	r3, [r7, #24]
 8011820:	3305      	adds	r3, #5
 8011822:	78fa      	ldrb	r2, [r7, #3]
 8011824:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8011826:	69bb      	ldr	r3, [r7, #24]
 8011828:	3306      	adds	r3, #6
 801182a:	693a      	ldr	r2, [r7, #16]
 801182c:	b2d2      	uxtb	r2, r2
 801182e:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8011830:	693b      	ldr	r3, [r7, #16]
 8011832:	0a1a      	lsrs	r2, r3, #8
 8011834:	69bb      	ldr	r3, [r7, #24]
 8011836:	3307      	adds	r3, #7
 8011838:	b2d2      	uxtb	r2, r2
 801183a:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801183c:	693b      	ldr	r3, [r7, #16]
 801183e:	0c1a      	lsrs	r2, r3, #16
 8011840:	69bb      	ldr	r3, [r7, #24]
 8011842:	3308      	adds	r3, #8
 8011844:	b2d2      	uxtb	r2, r2
 8011846:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8011848:	693b      	ldr	r3, [r7, #16]
 801184a:	0e1a      	lsrs	r2, r3, #24
 801184c:	69bb      	ldr	r3, [r7, #24]
 801184e:	3309      	adds	r3, #9
 8011850:	b2d2      	uxtb	r2, r2
 8011852:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8011854:	69bb      	ldr	r3, [r7, #24]
 8011856:	330a      	adds	r3, #10
 8011858:	697a      	ldr	r2, [r7, #20]
 801185a:	b2d2      	uxtb	r2, r2
 801185c:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 801185e:	697b      	ldr	r3, [r7, #20]
 8011860:	0a1a      	lsrs	r2, r3, #8
 8011862:	69bb      	ldr	r3, [r7, #24]
 8011864:	330b      	adds	r3, #11
 8011866:	b2d2      	uxtb	r2, r2
 8011868:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801186a:	697b      	ldr	r3, [r7, #20]
 801186c:	0c1a      	lsrs	r2, r3, #16
 801186e:	69bb      	ldr	r3, [r7, #24]
 8011870:	330c      	adds	r3, #12
 8011872:	b2d2      	uxtb	r2, r2
 8011874:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8011876:	697b      	ldr	r3, [r7, #20]
 8011878:	0e1a      	lsrs	r2, r3, #24
 801187a:	69bb      	ldr	r3, [r7, #24]
 801187c:	330d      	adds	r3, #13
 801187e:	b2d2      	uxtb	r2, r2
 8011880:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8011882:	69bb      	ldr	r3, [r7, #24]
 8011884:	330e      	adds	r3, #14
 8011886:	2200      	movs	r2, #0
 8011888:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 801188a:	69bb      	ldr	r3, [r7, #24]
 801188c:	330f      	adds	r3, #15
 801188e:	88fa      	ldrh	r2, [r7, #6]
 8011890:	b2d2      	uxtb	r2, r2
 8011892:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011894:	2300      	movs	r3, #0
}
 8011896:	4618      	mov	r0, r3
 8011898:	3708      	adds	r7, #8
 801189a:	46bd      	mov	sp, r7
 801189c:	bc90      	pop	{r4, r7}
 801189e:	4770      	bx	lr

080118a0 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80118a0:	b590      	push	{r4, r7, lr}
 80118a2:	b08b      	sub	sp, #44	; 0x2c
 80118a4:	af04      	add	r7, sp, #16
 80118a6:	6078      	str	r0, [r7, #4]
 80118a8:	4608      	mov	r0, r1
 80118aa:	4611      	mov	r1, r2
 80118ac:	461a      	mov	r2, r3
 80118ae:	4603      	mov	r3, r0
 80118b0:	807b      	strh	r3, [r7, #2]
 80118b2:	460b      	mov	r3, r1
 80118b4:	707b      	strb	r3, [r7, #1]
 80118b6:	4613      	mov	r3, r2
 80118b8:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d002      	beq.n	80118c6 <ComputeCmacB0+0x26>
 80118c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d101      	bne.n	80118ca <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80118c6:	230a      	movs	r3, #10
 80118c8:	e024      	b.n	8011914 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80118ca:	887b      	ldrh	r3, [r7, #2]
 80118cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80118d0:	d901      	bls.n	80118d6 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80118d2:	230e      	movs	r3, #14
 80118d4:	e01e      	b.n	8011914 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80118d6:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 80118da:	783a      	ldrb	r2, [r7, #0]
 80118dc:	7879      	ldrb	r1, [r7, #1]
 80118de:	8878      	ldrh	r0, [r7, #2]
 80118e0:	f107 0308 	add.w	r3, r7, #8
 80118e4:	9302      	str	r3, [sp, #8]
 80118e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118e8:	9301      	str	r3, [sp, #4]
 80118ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118ec:	9300      	str	r3, [sp, #0]
 80118ee:	4623      	mov	r3, r4
 80118f0:	f7ff ff6e 	bl	80117d0 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80118f4:	7879      	ldrb	r1, [r7, #1]
 80118f6:	887a      	ldrh	r2, [r7, #2]
 80118f8:	f107 0008 	add.w	r0, r7, #8
 80118fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80118fe:	9300      	str	r3, [sp, #0]
 8011900:	460b      	mov	r3, r1
 8011902:	6879      	ldr	r1, [r7, #4]
 8011904:	f7f8 fef0 	bl	800a6e8 <SecureElementComputeAesCmac>
 8011908:	4603      	mov	r3, r0
 801190a:	2b00      	cmp	r3, #0
 801190c:	d001      	beq.n	8011912 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801190e:	230f      	movs	r3, #15
 8011910:	e000      	b.n	8011914 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011912:	2300      	movs	r3, #0
}
 8011914:	4618      	mov	r0, r3
 8011916:	371c      	adds	r7, #28
 8011918:	46bd      	mov	sp, r7
 801191a:	bd90      	pop	{r4, r7, pc}

0801191c <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801191c:	b590      	push	{r4, r7, lr}
 801191e:	b0cd      	sub	sp, #308	; 0x134
 8011920:	af04      	add	r7, sp, #16
 8011922:	1d3c      	adds	r4, r7, #4
 8011924:	6020      	str	r0, [r4, #0]
 8011926:	460c      	mov	r4, r1
 8011928:	4610      	mov	r0, r2
 801192a:	4619      	mov	r1, r3
 801192c:	1cbb      	adds	r3, r7, #2
 801192e:	4622      	mov	r2, r4
 8011930:	801a      	strh	r2, [r3, #0]
 8011932:	1c7b      	adds	r3, r7, #1
 8011934:	4602      	mov	r2, r0
 8011936:	701a      	strb	r2, [r3, #0]
 8011938:	463b      	mov	r3, r7
 801193a:	460a      	mov	r2, r1
 801193c:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 801193e:	1d3b      	adds	r3, r7, #4
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	2b00      	cmp	r3, #0
 8011944:	d101      	bne.n	801194a <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011946:	230a      	movs	r3, #10
 8011948:	e04b      	b.n	80119e2 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801194a:	1cbb      	adds	r3, r7, #2
 801194c:	881b      	ldrh	r3, [r3, #0]
 801194e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011952:	d901      	bls.n	8011958 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011954:	230e      	movs	r3, #14
 8011956:	e044      	b.n	80119e2 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8011958:	f107 030c 	add.w	r3, r7, #12
 801195c:	f44f 7288 	mov.w	r2, #272	; 0x110
 8011960:	2100      	movs	r1, #0
 8011962:	4618      	mov	r0, r3
 8011964:	f003 fb26 	bl	8014fb4 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8011968:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 801196c:	463b      	mov	r3, r7
 801196e:	781a      	ldrb	r2, [r3, #0]
 8011970:	1c7b      	adds	r3, r7, #1
 8011972:	7819      	ldrb	r1, [r3, #0]
 8011974:	1cbb      	adds	r3, r7, #2
 8011976:	8818      	ldrh	r0, [r3, #0]
 8011978:	f107 030c 	add.w	r3, r7, #12
 801197c:	9302      	str	r3, [sp, #8]
 801197e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8011982:	9301      	str	r3, [sp, #4]
 8011984:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8011988:	9300      	str	r3, [sp, #0]
 801198a:	4623      	mov	r3, r4
 801198c:	f7ff ff20 	bl	80117d0 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8011990:	f107 030c 	add.w	r3, r7, #12
 8011994:	3310      	adds	r3, #16
 8011996:	1cba      	adds	r2, r7, #2
 8011998:	8812      	ldrh	r2, [r2, #0]
 801199a:	1d39      	adds	r1, r7, #4
 801199c:	6809      	ldr	r1, [r1, #0]
 801199e:	4618      	mov	r0, r3
 80119a0:	f003 facd 	bl	8014f3e <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80119a4:	2306      	movs	r3, #6
 80119a6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 80119aa:	1cbb      	adds	r3, r7, #2
 80119ac:	881b      	ldrh	r3, [r3, #0]
 80119ae:	3310      	adds	r3, #16
 80119b0:	b299      	uxth	r1, r3
 80119b2:	1c7b      	adds	r3, r7, #1
 80119b4:	781b      	ldrb	r3, [r3, #0]
 80119b6:	f107 000c 	add.w	r0, r7, #12
 80119ba:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80119be:	f7f8 feb1 	bl	800a724 <SecureElementVerifyAesCmac>
 80119c2:	4603      	mov	r3, r0
 80119c4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 80119c8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d101      	bne.n	80119d4 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 80119d0:	2300      	movs	r3, #0
 80119d2:	e006      	b.n	80119e2 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 80119d4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80119d8:	2b01      	cmp	r3, #1
 80119da:	d101      	bne.n	80119e0 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 80119dc:	2301      	movs	r3, #1
 80119de:	e000      	b.n	80119e2 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80119e0:	230f      	movs	r3, #15
}
 80119e2:	4618      	mov	r0, r3
 80119e4:	f507 7792 	add.w	r7, r7, #292	; 0x124
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd90      	pop	{r4, r7, pc}

080119ec <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 80119ec:	b480      	push	{r7}
 80119ee:	b085      	sub	sp, #20
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	4603      	mov	r3, r0
 80119f4:	6039      	str	r1, [r7, #0]
 80119f6:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80119f8:	2300      	movs	r3, #0
 80119fa:	73fb      	strb	r3, [r7, #15]
 80119fc:	e011      	b.n	8011a22 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80119fe:	7bfb      	ldrb	r3, [r7, #15]
 8011a00:	4a0c      	ldr	r2, [pc, #48]	; (8011a34 <GetKeyAddrItem+0x48>)
 8011a02:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8011a06:	79fa      	ldrb	r2, [r7, #7]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d107      	bne.n	8011a1c <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8011a0c:	7bfb      	ldrb	r3, [r7, #15]
 8011a0e:	009b      	lsls	r3, r3, #2
 8011a10:	4a08      	ldr	r2, [pc, #32]	; (8011a34 <GetKeyAddrItem+0x48>)
 8011a12:	441a      	add	r2, r3
 8011a14:	683b      	ldr	r3, [r7, #0]
 8011a16:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8011a18:	2300      	movs	r3, #0
 8011a1a:	e006      	b.n	8011a2a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011a1c:	7bfb      	ldrb	r3, [r7, #15]
 8011a1e:	3301      	adds	r3, #1
 8011a20:	73fb      	strb	r3, [r7, #15]
 8011a22:	7bfb      	ldrb	r3, [r7, #15]
 8011a24:	2b01      	cmp	r3, #1
 8011a26:	d9ea      	bls.n	80119fe <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8011a28:	230c      	movs	r3, #12
}
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	3714      	adds	r7, #20
 8011a2e:	46bd      	mov	sp, r7
 8011a30:	bc80      	pop	{r7}
 8011a32:	4770      	bx	lr
 8011a34:	200001a8 	.word	0x200001a8

08011a38 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b088      	sub	sp, #32
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	60b9      	str	r1, [r7, #8]
 8011a40:	607a      	str	r2, [r7, #4]
 8011a42:	603b      	str	r3, [r7, #0]
 8011a44:	4603      	mov	r3, r0
 8011a46:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8011a48:	68bb      	ldr	r3, [r7, #8]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d005      	beq.n	8011a5a <DeriveSessionKey10x+0x22>
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d002      	beq.n	8011a5a <DeriveSessionKey10x+0x22>
 8011a54:	683b      	ldr	r3, [r7, #0]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d101      	bne.n	8011a5e <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011a5a:	230a      	movs	r3, #10
 8011a5c:	e03c      	b.n	8011ad8 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8011a5e:	2300      	movs	r3, #0
 8011a60:	613b      	str	r3, [r7, #16]
 8011a62:	f107 0314 	add.w	r3, r7, #20
 8011a66:	2200      	movs	r2, #0
 8011a68:	601a      	str	r2, [r3, #0]
 8011a6a:	605a      	str	r2, [r3, #4]
 8011a6c:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8011a6e:	7bfb      	ldrb	r3, [r7, #15]
 8011a70:	2b02      	cmp	r3, #2
 8011a72:	d002      	beq.n	8011a7a <DeriveSessionKey10x+0x42>
 8011a74:	2b03      	cmp	r3, #3
 8011a76:	d003      	beq.n	8011a80 <DeriveSessionKey10x+0x48>
 8011a78:	e005      	b.n	8011a86 <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	743b      	strb	r3, [r7, #16]
            break;
 8011a7e:	e004      	b.n	8011a8a <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8011a80:	2302      	movs	r3, #2
 8011a82:	743b      	strb	r3, [r7, #16]
            break;
 8011a84:	e001      	b.n	8011a8a <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8011a86:	230b      	movs	r3, #11
 8011a88:	e026      	b.n	8011ad8 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 8011a8a:	f107 0310 	add.w	r3, r7, #16
 8011a8e:	3301      	adds	r3, #1
 8011a90:	2203      	movs	r2, #3
 8011a92:	68b9      	ldr	r1, [r7, #8]
 8011a94:	4618      	mov	r0, r3
 8011a96:	f003 fa52 	bl	8014f3e <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8011a9a:	f107 0310 	add.w	r3, r7, #16
 8011a9e:	3304      	adds	r3, #4
 8011aa0:	2203      	movs	r2, #3
 8011aa2:	6879      	ldr	r1, [r7, #4]
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	f003 fa4a 	bl	8014f3e <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8011aaa:	f107 0310 	add.w	r3, r7, #16
 8011aae:	3307      	adds	r3, #7
 8011ab0:	2202      	movs	r2, #2
 8011ab2:	6839      	ldr	r1, [r7, #0]
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	f003 fa42 	bl	8014f3e <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8011aba:	4b09      	ldr	r3, [pc, #36]	; (8011ae0 <DeriveSessionKey10x+0xa8>)
 8011abc:	6818      	ldr	r0, [r3, #0]
 8011abe:	7bfb      	ldrb	r3, [r7, #15]
 8011ac0:	f107 0110 	add.w	r1, r7, #16
 8011ac4:	2201      	movs	r2, #1
 8011ac6:	6800      	ldr	r0, [r0, #0]
 8011ac8:	f7f8 febc 	bl	800a844 <SecureElementDeriveAndStoreKey>
 8011acc:	4603      	mov	r3, r0
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d001      	beq.n	8011ad6 <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011ad2:	230f      	movs	r3, #15
 8011ad4:	e000      	b.n	8011ad8 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011ad6:	2300      	movs	r3, #0
}
 8011ad8:	4618      	mov	r0, r3
 8011ada:	3720      	adds	r7, #32
 8011adc:	46bd      	mov	sp, r7
 8011ade:	bd80      	pop	{r7, pc}
 8011ae0:	20000c4c 	.word	0x20000c4c

08011ae4 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8011ae4:	b480      	push	{r7}
 8011ae6:	b083      	sub	sp, #12
 8011ae8:	af00      	add	r7, sp, #0
 8011aea:	4603      	mov	r3, r0
 8011aec:	6039      	str	r1, [r7, #0]
 8011aee:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d101      	bne.n	8011afa <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011af6:	230a      	movs	r3, #10
 8011af8:	e03b      	b.n	8011b72 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8011afa:	79fb      	ldrb	r3, [r7, #7]
 8011afc:	3b01      	subs	r3, #1
 8011afe:	2b03      	cmp	r3, #3
 8011b00:	d834      	bhi.n	8011b6c <GetLastFcntDown+0x88>
 8011b02:	a201      	add	r2, pc, #4	; (adr r2, 8011b08 <GetLastFcntDown+0x24>)
 8011b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b08:	08011b19 	.word	0x08011b19
 8011b0c:	08011b31 	.word	0x08011b31
 8011b10:	08011b49 	.word	0x08011b49
 8011b14:	08011b61 	.word	0x08011b61
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011b18:	4b18      	ldr	r3, [pc, #96]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	691a      	ldr	r2, [r3, #16]
 8011b1e:	683b      	ldr	r3, [r7, #0]
 8011b20:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011b22:	4b16      	ldr	r3, [pc, #88]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b24:	681a      	ldr	r2, [r3, #0]
 8011b26:	4b15      	ldr	r3, [pc, #84]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	3210      	adds	r2, #16
 8011b2c:	621a      	str	r2, [r3, #32]
            break;
 8011b2e:	e01f      	b.n	8011b70 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011b30:	4b12      	ldr	r3, [pc, #72]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	695a      	ldr	r2, [r3, #20]
 8011b36:	683b      	ldr	r3, [r7, #0]
 8011b38:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011b3a:	4b10      	ldr	r3, [pc, #64]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b3c:	681a      	ldr	r2, [r3, #0]
 8011b3e:	4b0f      	ldr	r3, [pc, #60]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	3214      	adds	r2, #20
 8011b44:	621a      	str	r2, [r3, #32]
            break;
 8011b46:	e013      	b.n	8011b70 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011b48:	4b0c      	ldr	r3, [pc, #48]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	699a      	ldr	r2, [r3, #24]
 8011b4e:	683b      	ldr	r3, [r7, #0]
 8011b50:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011b52:	4b0a      	ldr	r3, [pc, #40]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b54:	681a      	ldr	r2, [r3, #0]
 8011b56:	4b09      	ldr	r3, [pc, #36]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	3218      	adds	r2, #24
 8011b5c:	621a      	str	r2, [r3, #32]
            break;
 8011b5e:	e007      	b.n	8011b70 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8011b60:	4b06      	ldr	r3, [pc, #24]	; (8011b7c <GetLastFcntDown+0x98>)
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	69da      	ldr	r2, [r3, #28]
 8011b66:	683b      	ldr	r3, [r7, #0]
 8011b68:	601a      	str	r2, [r3, #0]
            break;
 8011b6a:	e001      	b.n	8011b70 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8011b6c:	2305      	movs	r3, #5
 8011b6e:	e000      	b.n	8011b72 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011b70:	2300      	movs	r3, #0
}
 8011b72:	4618      	mov	r0, r3
 8011b74:	370c      	adds	r7, #12
 8011b76:	46bd      	mov	sp, r7
 8011b78:	bc80      	pop	{r7}
 8011b7a:	4770      	bx	lr
 8011b7c:	20000c4c 	.word	0x20000c4c

08011b80 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011b80:	b580      	push	{r7, lr}
 8011b82:	b084      	sub	sp, #16
 8011b84:	af00      	add	r7, sp, #0
 8011b86:	4603      	mov	r3, r0
 8011b88:	6039      	str	r1, [r7, #0]
 8011b8a:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8011b8c:	2300      	movs	r3, #0
 8011b8e:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8011b90:	f107 020c 	add.w	r2, r7, #12
 8011b94:	79fb      	ldrb	r3, [r7, #7]
 8011b96:	4611      	mov	r1, r2
 8011b98:	4618      	mov	r0, r3
 8011b9a:	f7ff ffa3 	bl	8011ae4 <GetLastFcntDown>
 8011b9e:	4603      	mov	r3, r0
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d001      	beq.n	8011ba8 <CheckFCntDown+0x28>
    {
        return false;
 8011ba4:	2300      	movs	r3, #0
 8011ba6:	e00a      	b.n	8011bbe <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	683a      	ldr	r2, [r7, #0]
 8011bac:	429a      	cmp	r2, r3
 8011bae:	d803      	bhi.n	8011bb8 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8011bb0:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8011bb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011bb6:	d101      	bne.n	8011bbc <CheckFCntDown+0x3c>
    {
        return true;
 8011bb8:	2301      	movs	r3, #1
 8011bba:	e000      	b.n	8011bbe <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8011bbc:	2300      	movs	r3, #0
    }
}
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	3710      	adds	r7, #16
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}
	...

08011bc8 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b082      	sub	sp, #8
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	4603      	mov	r3, r0
 8011bd0:	6039      	str	r1, [r7, #0]
 8011bd2:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8011bd4:	79fb      	ldrb	r3, [r7, #7]
 8011bd6:	3b01      	subs	r3, #1
 8011bd8:	2b03      	cmp	r3, #3
 8011bda:	d81f      	bhi.n	8011c1c <UpdateFCntDown+0x54>
 8011bdc:	a201      	add	r2, pc, #4	; (adr r2, 8011be4 <UpdateFCntDown+0x1c>)
 8011bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011be2:	bf00      	nop
 8011be4:	08011bf5 	.word	0x08011bf5
 8011be8:	08011bff 	.word	0x08011bff
 8011bec:	08011c09 	.word	0x08011c09
 8011bf0:	08011c13 	.word	0x08011c13
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8011bf4:	4b0d      	ldr	r3, [pc, #52]	; (8011c2c <UpdateFCntDown+0x64>)
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	683a      	ldr	r2, [r7, #0]
 8011bfa:	611a      	str	r2, [r3, #16]
            break;
 8011bfc:	e00f      	b.n	8011c1e <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8011bfe:	4b0b      	ldr	r3, [pc, #44]	; (8011c2c <UpdateFCntDown+0x64>)
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	683a      	ldr	r2, [r7, #0]
 8011c04:	615a      	str	r2, [r3, #20]
            break;
 8011c06:	e00a      	b.n	8011c1e <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8011c08:	4b08      	ldr	r3, [pc, #32]	; (8011c2c <UpdateFCntDown+0x64>)
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	683a      	ldr	r2, [r7, #0]
 8011c0e:	619a      	str	r2, [r3, #24]
            break;
 8011c10:	e005      	b.n	8011c1e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8011c12:	4b06      	ldr	r3, [pc, #24]	; (8011c2c <UpdateFCntDown+0x64>)
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	683a      	ldr	r2, [r7, #0]
 8011c18:	61da      	str	r2, [r3, #28]
            break;
 8011c1a:	e000      	b.n	8011c1e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8011c1c:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011c1e:	4b03      	ldr	r3, [pc, #12]	; (8011c2c <UpdateFCntDown+0x64>)
 8011c20:	685b      	ldr	r3, [r3, #4]
 8011c22:	4798      	blx	r3
}
 8011c24:	bf00      	nop
 8011c26:	3708      	adds	r7, #8
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	bd80      	pop	{r7, pc}
 8011c2c:	20000c4c 	.word	0x20000c4c

08011c30 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8011c30:	b580      	push	{r7, lr}
 8011c32:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8011c34:	4b11      	ldr	r3, [pc, #68]	; (8011c7c <ResetFCnts+0x4c>)
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	2200      	movs	r2, #0
 8011c3a:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011c3c:	4b0f      	ldr	r3, [pc, #60]	; (8011c7c <ResetFCnts+0x4c>)
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011c44:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011c46:	4b0d      	ldr	r3, [pc, #52]	; (8011c7c <ResetFCnts+0x4c>)
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011c4e:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8011c50:	4b0a      	ldr	r3, [pc, #40]	; (8011c7c <ResetFCnts+0x4c>)
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011c58:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011c5a:	4b08      	ldr	r3, [pc, #32]	; (8011c7c <ResetFCnts+0x4c>)
 8011c5c:	681a      	ldr	r2, [r3, #0]
 8011c5e:	4b07      	ldr	r3, [pc, #28]	; (8011c7c <ResetFCnts+0x4c>)
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	3218      	adds	r2, #24
 8011c64:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8011c66:	4b05      	ldr	r3, [pc, #20]	; (8011c7c <ResetFCnts+0x4c>)
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011c6e:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011c70:	4b02      	ldr	r3, [pc, #8]	; (8011c7c <ResetFCnts+0x4c>)
 8011c72:	685b      	ldr	r3, [r3, #4]
 8011c74:	4798      	blx	r3
}
 8011c76:	bf00      	nop
 8011c78:	bd80      	pop	{r7, pc}
 8011c7a:	bf00      	nop
 8011c7c:	20000c4c 	.word	0x20000c4c

08011c80 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8011c80:	b480      	push	{r7}
 8011c82:	af00      	add	r7, sp, #0
    return;
 8011c84:	bf00      	nop
}
 8011c86:	46bd      	mov	sp, r7
 8011c88:	bc80      	pop	{r7}
 8011c8a:	4770      	bx	lr

08011c8c <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8011c8c:	b580      	push	{r7, lr}
 8011c8e:	b082      	sub	sp, #8
 8011c90:	af00      	add	r7, sp, #0
 8011c92:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8011c94:	4b15      	ldr	r3, [pc, #84]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011c96:	4a16      	ldr	r2, [pc, #88]	; (8011cf0 <LoRaMacCryptoInit+0x64>)
 8011c98:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d003      	beq.n	8011ca8 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8011ca0:	4a12      	ldr	r2, [pc, #72]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	6053      	str	r3, [r2, #4]
 8011ca6:	e002      	b.n	8011cae <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8011ca8:	4b10      	ldr	r3, [pc, #64]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011caa:	4a12      	ldr	r2, [pc, #72]	; (8011cf4 <LoRaMacCryptoInit+0x68>)
 8011cac:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8011cae:	4b0f      	ldr	r3, [pc, #60]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	2224      	movs	r2, #36	; 0x24
 8011cb4:	2100      	movs	r1, #0
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	f003 f97c 	bl	8014fb4 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8011cbc:	4b0b      	ldr	r3, [pc, #44]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	2201      	movs	r2, #1
 8011cc2:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8011cc4:	4b09      	ldr	r3, [pc, #36]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	2201      	movs	r2, #1
 8011cca:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8011ccc:	4b07      	ldr	r3, [pc, #28]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	2201      	movs	r2, #1
 8011cd2:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8011cd4:	4b05      	ldr	r3, [pc, #20]	; (8011cec <LoRaMacCryptoInit+0x60>)
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	2200      	movs	r2, #0
 8011cda:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8011cdc:	f7ff ffa8 	bl	8011c30 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8011ce0:	2300      	movs	r3, #0
}
 8011ce2:	4618      	mov	r0, r3
 8011ce4:	3708      	adds	r7, #8
 8011ce6:	46bd      	mov	sp, r7
 8011ce8:	bd80      	pop	{r7, pc}
 8011cea:	bf00      	nop
 8011cec:	20000c4c 	.word	0x20000c4c
 8011cf0:	20000c54 	.word	0x20000c54
 8011cf4:	08011c81 	.word	0x08011c81

08011cf8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8011cf8:	b480      	push	{r7}
 8011cfa:	b083      	sub	sp, #12
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8011d00:	4b04      	ldr	r3, [pc, #16]	; (8011d14 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	687a      	ldr	r2, [r7, #4]
 8011d06:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8011d08:	2300      	movs	r3, #0
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	370c      	adds	r7, #12
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bc80      	pop	{r7}
 8011d12:	4770      	bx	lr
 8011d14:	20000c4c 	.word	0x20000c4c

08011d18 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b082      	sub	sp, #8
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d006      	beq.n	8011d34 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8011d26:	2224      	movs	r2, #36	; 0x24
 8011d28:	6879      	ldr	r1, [r7, #4]
 8011d2a:	4805      	ldr	r0, [pc, #20]	; (8011d40 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8011d2c:	f003 f907 	bl	8014f3e <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8011d30:	2300      	movs	r3, #0
 8011d32:	e000      	b.n	8011d36 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011d34:	230a      	movs	r3, #10
    }
}
 8011d36:	4618      	mov	r0, r3
 8011d38:	3708      	adds	r7, #8
 8011d3a:	46bd      	mov	sp, r7
 8011d3c:	bd80      	pop	{r7, pc}
 8011d3e:	bf00      	nop
 8011d40:	20000c54 	.word	0x20000c54

08011d44 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8011d44:	b480      	push	{r7}
 8011d46:	b083      	sub	sp, #12
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	2224      	movs	r2, #36	; 0x24
 8011d50:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8011d52:	4b03      	ldr	r3, [pc, #12]	; (8011d60 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8011d54:	4618      	mov	r0, r3
 8011d56:	370c      	adds	r7, #12
 8011d58:	46bd      	mov	sp, r7
 8011d5a:	bc80      	pop	{r7}
 8011d5c:	4770      	bx	lr
 8011d5e:	bf00      	nop
 8011d60:	20000c54 	.word	0x20000c54

08011d64 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8011d64:	b480      	push	{r7}
 8011d66:	b083      	sub	sp, #12
 8011d68:	af00      	add	r7, sp, #0
 8011d6a:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d101      	bne.n	8011d76 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011d72:	230a      	movs	r3, #10
 8011d74:	e006      	b.n	8011d84 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8011d76:	4b06      	ldr	r3, [pc, #24]	; (8011d90 <LoRaMacCryptoGetFCntUp+0x2c>)
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	68db      	ldr	r3, [r3, #12]
 8011d7c:	1c5a      	adds	r2, r3, #1
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011d82:	2300      	movs	r3, #0
}
 8011d84:	4618      	mov	r0, r3
 8011d86:	370c      	adds	r7, #12
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	bc80      	pop	{r7}
 8011d8c:	4770      	bx	lr
 8011d8e:	bf00      	nop
 8011d90:	20000c4c 	.word	0x20000c4c

08011d94 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8011d94:	b5b0      	push	{r4, r5, r7, lr}
 8011d96:	b088      	sub	sp, #32
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	60ba      	str	r2, [r7, #8]
 8011d9c:	607b      	str	r3, [r7, #4]
 8011d9e:	4603      	mov	r3, r0
 8011da0:	73fb      	strb	r3, [r7, #15]
 8011da2:	460b      	mov	r3, r1
 8011da4:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8011da6:	2300      	movs	r3, #0
 8011da8:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8011daa:	2300      	movs	r3, #0
 8011dac:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011dae:	2313      	movs	r3, #19
 8011db0:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d101      	bne.n	8011dbc <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011db8:	230a      	movs	r3, #10
 8011dba:	e04f      	b.n	8011e5c <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8011dbc:	f107 0214 	add.w	r2, r7, #20
 8011dc0:	7bfb      	ldrb	r3, [r7, #15]
 8011dc2:	4611      	mov	r1, r2
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	f7ff fe8d 	bl	8011ae4 <GetLastFcntDown>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8011dce:	7efb      	ldrb	r3, [r7, #27]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d001      	beq.n	8011dd8 <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8011dd4:	7efb      	ldrb	r3, [r7, #27]
 8011dd6:	e041      	b.n	8011e5c <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011dde:	d103      	bne.n	8011de8 <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	68ba      	ldr	r2, [r7, #8]
 8011de4:	601a      	str	r2, [r3, #0]
 8011de6:	e01e      	b.n	8011e26 <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8011de8:	697b      	ldr	r3, [r7, #20]
 8011dea:	b29b      	uxth	r3, r3
 8011dec:	68ba      	ldr	r2, [r7, #8]
 8011dee:	1ad3      	subs	r3, r2, r3
 8011df0:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8011df2:	69fb      	ldr	r3, [r7, #28]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	dd05      	ble.n	8011e04 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8011df8:	697a      	ldr	r2, [r7, #20]
 8011dfa:	69fb      	ldr	r3, [r7, #28]
 8011dfc:	441a      	add	r2, r3
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	601a      	str	r2, [r3, #0]
 8011e02:	e010      	b.n	8011e26 <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8011e04:	69fb      	ldr	r3, [r7, #28]
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d104      	bne.n	8011e14 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8011e0a:	697a      	ldr	r2, [r7, #20]
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8011e10:	2307      	movs	r3, #7
 8011e12:	e023      	b.n	8011e5c <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8011e14:	697b      	ldr	r3, [r7, #20]
 8011e16:	0c1b      	lsrs	r3, r3, #16
 8011e18:	041b      	lsls	r3, r3, #16
 8011e1a:	68ba      	ldr	r2, [r7, #8]
 8011e1c:	4413      	add	r3, r2
 8011e1e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8011e26:	4b0f      	ldr	r3, [pc, #60]	; (8011e64 <LoRaMacCryptoGetFCntDown+0xd0>)
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	789b      	ldrb	r3, [r3, #2]
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d114      	bne.n	8011e5a <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	4618      	mov	r0, r3
 8011e36:	f04f 0100 	mov.w	r1, #0
 8011e3a:	697b      	ldr	r3, [r7, #20]
 8011e3c:	461a      	mov	r2, r3
 8011e3e:	f04f 0300 	mov.w	r3, #0
 8011e42:	1a84      	subs	r4, r0, r2
 8011e44:	eb61 0503 	sbc.w	r5, r1, r3
 8011e48:	89ba      	ldrh	r2, [r7, #12]
 8011e4a:	f04f 0300 	mov.w	r3, #0
 8011e4e:	4294      	cmp	r4, r2
 8011e50:	eb75 0303 	sbcs.w	r3, r5, r3
 8011e54:	db01      	blt.n	8011e5a <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8011e56:	2308      	movs	r3, #8
 8011e58:	e000      	b.n	8011e5c <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011e5a:	2300      	movs	r3, #0
}
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	3720      	adds	r7, #32
 8011e60:	46bd      	mov	sp, r7
 8011e62:	bdb0      	pop	{r4, r5, r7, pc}
 8011e64:	20000c4c 	.word	0x20000c4c

08011e68 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8011e68:	b480      	push	{r7}
 8011e6a:	b083      	sub	sp, #12
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d101      	bne.n	8011e7a <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011e76:	230a      	movs	r3, #10
 8011e78:	e006      	b.n	8011e88 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8011e7a:	4b06      	ldr	r3, [pc, #24]	; (8011e94 <LoRaMacCryptoSetMulticastReference+0x2c>)
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	f103 021c 	add.w	r2, r3, #28
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 8011e86:	2300      	movs	r3, #0
}
 8011e88:	4618      	mov	r0, r3
 8011e8a:	370c      	adds	r7, #12
 8011e8c:	46bd      	mov	sp, r7
 8011e8e:	bc80      	pop	{r7}
 8011e90:	4770      	bx	lr
 8011e92:	bf00      	nop
 8011e94:	20000c4c 	.word	0x20000c4c

08011e98 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8011e98:	b580      	push	{r7, lr}
 8011e9a:	b082      	sub	sp, #8
 8011e9c:	af00      	add	r7, sp, #0
 8011e9e:	4603      	mov	r3, r0
 8011ea0:	6039      	str	r1, [r7, #0]
 8011ea2:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8011ea4:	79fb      	ldrb	r3, [r7, #7]
 8011ea6:	6839      	ldr	r1, [r7, #0]
 8011ea8:	4618      	mov	r0, r3
 8011eaa:	f7f8 fbb9 	bl	800a620 <SecureElementSetKey>
 8011eae:	4603      	mov	r3, r0
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d001      	beq.n	8011eb8 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011eb4:	230f      	movs	r3, #15
 8011eb6:	e014      	b.n	8011ee2 <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8011eb8:	79fb      	ldrb	r3, [r7, #7]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d110      	bne.n	8011ee0 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8011ebe:	79fb      	ldrb	r3, [r7, #7]
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	f000 fa21 	bl	8012308 <LoRaMacCryptoDeriveMcRootKey>
 8011ec6:	4603      	mov	r3, r0
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d001      	beq.n	8011ed0 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011ecc:	230f      	movs	r3, #15
 8011ece:	e008      	b.n	8011ee2 <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8011ed0:	2004      	movs	r0, #4
 8011ed2:	f000 fa47 	bl	8012364 <LoRaMacCryptoDeriveMcKEKey>
 8011ed6:	4603      	mov	r3, r0
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d001      	beq.n	8011ee0 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011edc:	230f      	movs	r3, #15
 8011ede:	e000      	b.n	8011ee2 <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011ee0:	2300      	movs	r3, #0
}
 8011ee2:	4618      	mov	r0, r3
 8011ee4:	3708      	adds	r7, #8
 8011ee6:	46bd      	mov	sp, r7
 8011ee8:	bd80      	pop	{r7, pc}
	...

08011eec <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b086      	sub	sp, #24
 8011ef0:	af02      	add	r7, sp, #8
 8011ef2:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d101      	bne.n	8011efe <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011efa:	230a      	movs	r3, #10
 8011efc:	e036      	b.n	8011f6c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8011efe:	2301      	movs	r3, #1
 8011f00:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8011f02:	2300      	movs	r3, #0
 8011f04:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8011f06:	f107 0308 	add.w	r3, r7, #8
 8011f0a:	4618      	mov	r0, r3
 8011f0c:	f7f8 fd62 	bl	800a9d4 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8011f10:	68ba      	ldr	r2, [r7, #8]
 8011f12:	4b18      	ldr	r3, [pc, #96]	; (8011f74 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	b292      	uxth	r2, r2
 8011f18:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011f1a:	4b16      	ldr	r3, [pc, #88]	; (8011f74 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011f1c:	685b      	ldr	r3, [r3, #4]
 8011f1e:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 8011f20:	4b14      	ldr	r3, [pc, #80]	; (8011f74 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	889a      	ldrh	r2, [r3, #4]
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f000 fc01 	bl	8012732 <LoRaMacSerializerJoinRequest>
 8011f30:	4603      	mov	r3, r0
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d001      	beq.n	8011f3a <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011f36:	2311      	movs	r3, #17
 8011f38:	e018      	b.n	8011f6c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	6819      	ldr	r1, [r3, #0]
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	3318      	adds	r3, #24
 8011f42:	7bfa      	ldrb	r2, [r7, #15]
 8011f44:	9300      	str	r3, [sp, #0]
 8011f46:	4613      	mov	r3, r2
 8011f48:	2213      	movs	r2, #19
 8011f4a:	2000      	movs	r0, #0
 8011f4c:	f7f8 fbcc 	bl	800a6e8 <SecureElementComputeAesCmac>
 8011f50:	4603      	mov	r3, r0
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d001      	beq.n	8011f5a <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011f56:	230f      	movs	r3, #15
 8011f58:	e008      	b.n	8011f6c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011f5a:	6878      	ldr	r0, [r7, #4]
 8011f5c:	f000 fbe9 	bl	8012732 <LoRaMacSerializerJoinRequest>
 8011f60:	4603      	mov	r3, r0
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d001      	beq.n	8011f6a <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011f66:	2311      	movs	r3, #17
 8011f68:	e000      	b.n	8011f6c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011f6a:	2300      	movs	r3, #0
}
 8011f6c:	4618      	mov	r0, r3
 8011f6e:	3710      	adds	r7, #16
 8011f70:	46bd      	mov	sp, r7
 8011f72:	bd80      	pop	{r7, pc}
 8011f74:	20000c4c 	.word	0x20000c4c

08011f78 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8011f78:	b590      	push	{r4, r7, lr}
 8011f7a:	b095      	sub	sp, #84	; 0x54
 8011f7c:	af04      	add	r7, sp, #16
 8011f7e:	4603      	mov	r3, r0
 8011f80:	60b9      	str	r1, [r7, #8]
 8011f82:	607a      	str	r2, [r7, #4]
 8011f84:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d002      	beq.n	8011f92 <LoRaMacCryptoHandleJoinAccept+0x1a>
 8011f8c:	68bb      	ldr	r3, [r7, #8]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d101      	bne.n	8011f96 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011f92:	230a      	movs	r3, #10
 8011f94:	e09b      	b.n	80120ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011f96:	2313      	movs	r3, #19
 8011f98:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8011f9c:	2300      	movs	r3, #0
 8011f9e:	617b      	str	r3, [r7, #20]
 8011fa0:	f107 0318 	add.w	r3, r7, #24
 8011fa4:	221d      	movs	r2, #29
 8011fa6:	2100      	movs	r1, #0
 8011fa8:	4618      	mov	r0, r3
 8011faa:	f007 f969 	bl	8019280 <memset>
    uint8_t versionMinor         = 0;
 8011fae:	2300      	movs	r3, #0
 8011fb0:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 8011fb2:	4b49      	ldr	r3, [pc, #292]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	3304      	adds	r3, #4
 8011fb8:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 8011fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fbc:	781b      	ldrb	r3, [r3, #0]
 8011fbe:	b299      	uxth	r1, r3
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	681c      	ldr	r4, [r3, #0]
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	791b      	ldrb	r3, [r3, #4]
 8011fc8:	7bf8      	ldrb	r0, [r7, #15]
 8011fca:	f107 0213 	add.w	r2, r7, #19
 8011fce:	9202      	str	r2, [sp, #8]
 8011fd0:	f107 0214 	add.w	r2, r7, #20
 8011fd4:	9201      	str	r2, [sp, #4]
 8011fd6:	9300      	str	r3, [sp, #0]
 8011fd8:	4623      	mov	r3, r4
 8011fda:	460a      	mov	r2, r1
 8011fdc:	68b9      	ldr	r1, [r7, #8]
 8011fde:	f7f8 fc7c 	bl	800a8da <SecureElementProcessJoinAccept>
 8011fe2:	4603      	mov	r3, r0
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d001      	beq.n	8011fec <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011fe8:	230f      	movs	r3, #15
 8011fea:	e070      	b.n	80120ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	6818      	ldr	r0, [r3, #0]
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	791b      	ldrb	r3, [r3, #4]
 8011ff4:	b29a      	uxth	r2, r3
 8011ff6:	f107 0314 	add.w	r3, r7, #20
 8011ffa:	4619      	mov	r1, r3
 8011ffc:	f002 ff9f 	bl	8014f3e <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8012000:	6878      	ldr	r0, [r7, #4]
 8012002:	f000 f9d7 	bl	80123b4 <LoRaMacParserJoinAccept>
 8012006:	4603      	mov	r3, r0
 8012008:	2b00      	cmp	r3, #0
 801200a:	d001      	beq.n	8012010 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 801200c:	2310      	movs	r3, #16
 801200e:	e05e      	b.n	80120ce <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 8012010:	2000      	movs	r0, #0
 8012012:	f000 f979 	bl	8012308 <LoRaMacCryptoDeriveMcRootKey>
 8012016:	4603      	mov	r3, r0
 8012018:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801201c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012020:	2b00      	cmp	r3, #0
 8012022:	d002      	beq.n	801202a <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 8012024:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012028:	e051      	b.n	80120ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 801202a:	2004      	movs	r0, #4
 801202c:	f000 f99a 	bl	8012364 <LoRaMacCryptoDeriveMcKEKey>
 8012030:	4603      	mov	r3, r0
 8012032:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012036:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801203a:	2b00      	cmp	r3, #0
 801203c:	d002      	beq.n	8012044 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 801203e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012042:	e044      	b.n	80120ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	1d99      	adds	r1, r3, #6
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	f103 0209 	add.w	r2, r3, #9
 801204e:	4b22      	ldr	r3, [pc, #136]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	3304      	adds	r3, #4
 8012054:	2003      	movs	r0, #3
 8012056:	f7ff fcef 	bl	8011a38 <DeriveSessionKey10x>
 801205a:	4603      	mov	r3, r0
 801205c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012060:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012064:	2b00      	cmp	r3, #0
 8012066:	d002      	beq.n	801206e <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8012068:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801206c:	e02f      	b.n	80120ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	1d99      	adds	r1, r3, #6
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	f103 0209 	add.w	r2, r3, #9
 8012078:	4b17      	ldr	r3, [pc, #92]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	3304      	adds	r3, #4
 801207e:	2002      	movs	r0, #2
 8012080:	f7ff fcda 	bl	8011a38 <DeriveSessionKey10x>
 8012084:	4603      	mov	r3, r0
 8012086:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801208a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801208e:	2b00      	cmp	r3, #0
 8012090:	d002      	beq.n	8012098 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 8012092:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012096:	e01a      	b.n	80120ce <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8012098:	4b0f      	ldr	r3, [pc, #60]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	7cfa      	ldrb	r2, [r7, #19]
 801209e:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 80120a0:	4b0d      	ldr	r3, [pc, #52]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	2200      	movs	r2, #0
 80120a6:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80120a8:	4b0b      	ldr	r3, [pc, #44]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80120b0:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80120b2:	4b09      	ldr	r3, [pc, #36]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80120ba:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80120bc:	4b06      	ldr	r3, [pc, #24]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80120c4:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 80120c6:	4b04      	ldr	r3, [pc, #16]	; (80120d8 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80120c8:	685b      	ldr	r3, [r3, #4]
 80120ca:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80120cc:	2300      	movs	r3, #0
}
 80120ce:	4618      	mov	r0, r3
 80120d0:	3744      	adds	r7, #68	; 0x44
 80120d2:	46bd      	mov	sp, r7
 80120d4:	bd90      	pop	{r4, r7, pc}
 80120d6:	bf00      	nop
 80120d8:	20000c4c 	.word	0x20000c4c

080120dc <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80120dc:	b590      	push	{r4, r7, lr}
 80120de:	b08b      	sub	sp, #44	; 0x2c
 80120e0:	af04      	add	r7, sp, #16
 80120e2:	60f8      	str	r0, [r7, #12]
 80120e4:	607b      	str	r3, [r7, #4]
 80120e6:	460b      	mov	r3, r1
 80120e8:	72fb      	strb	r3, [r7, #11]
 80120ea:	4613      	mov	r3, r2
 80120ec:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80120ee:	2313      	movs	r3, #19
 80120f0:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80120f2:	2303      	movs	r3, #3
 80120f4:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d101      	bne.n	8012100 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80120fc:	230a      	movs	r3, #10
 80120fe:	e062      	b.n	80121c6 <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8012100:	4b33      	ldr	r3, [pc, #204]	; (80121d0 <LoRaMacCryptoSecureMessage+0xf4>)
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	68db      	ldr	r3, [r3, #12]
 8012106:	68fa      	ldr	r2, [r7, #12]
 8012108:	429a      	cmp	r2, r3
 801210a:	d201      	bcs.n	8012110 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801210c:	2306      	movs	r3, #6
 801210e:	e05a      	b.n	80121c6 <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d101      	bne.n	801211e <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801211a:	2302      	movs	r3, #2
 801211c:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 801211e:	4b2c      	ldr	r3, [pc, #176]	; (80121d0 <LoRaMacCryptoSecureMessage+0xf4>)
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	68db      	ldr	r3, [r3, #12]
 8012124:	68fa      	ldr	r2, [r7, #12]
 8012126:	429a      	cmp	r2, r3
 8012128:	d916      	bls.n	8012158 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012134:	b219      	sxth	r1, r3
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	689c      	ldr	r4, [r3, #8]
 801213a:	7dfa      	ldrb	r2, [r7, #23]
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	9301      	str	r3, [sp, #4]
 8012140:	2300      	movs	r3, #0
 8012142:	9300      	str	r3, [sp, #0]
 8012144:	4623      	mov	r3, r4
 8012146:	f7ff faa9 	bl	801169c <PayloadEncrypt>
 801214a:	4603      	mov	r3, r0
 801214c:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801214e:	7dbb      	ldrb	r3, [r7, #22]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d001      	beq.n	8012158 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8012154:	7dbb      	ldrb	r3, [r7, #22]
 8012156:	e036      	b.n	80121c6 <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8012158:	6878      	ldr	r0, [r7, #4]
 801215a:	f000 fb6c 	bl	8012836 <LoRaMacSerializerData>
 801215e:	4603      	mov	r3, r0
 8012160:	2b00      	cmp	r3, #0
 8012162:	d001      	beq.n	8012168 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012164:	2311      	movs	r3, #17
 8012166:	e02e      	b.n	80121c6 <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8012168:	2302      	movs	r3, #2
 801216a:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	6818      	ldr	r0, [r3, #0]
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	791b      	ldrb	r3, [r3, #4]
 8012174:	b29b      	uxth	r3, r3
 8012176:	3b04      	subs	r3, #4
 8012178:	b299      	uxth	r1, r3
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	689b      	ldr	r3, [r3, #8]
 801217e:	687a      	ldr	r2, [r7, #4]
 8012180:	322c      	adds	r2, #44	; 0x2c
 8012182:	7dfc      	ldrb	r4, [r7, #23]
 8012184:	9203      	str	r2, [sp, #12]
 8012186:	68fa      	ldr	r2, [r7, #12]
 8012188:	9202      	str	r2, [sp, #8]
 801218a:	9301      	str	r3, [sp, #4]
 801218c:	2300      	movs	r3, #0
 801218e:	9300      	str	r3, [sp, #0]
 8012190:	2300      	movs	r3, #0
 8012192:	4622      	mov	r2, r4
 8012194:	f7ff fb84 	bl	80118a0 <ComputeCmacB0>
 8012198:	4603      	mov	r3, r0
 801219a:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801219c:	7dbb      	ldrb	r3, [r7, #22]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d001      	beq.n	80121a6 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 80121a2:	7dbb      	ldrb	r3, [r7, #22]
 80121a4:	e00f      	b.n	80121c6 <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80121a6:	6878      	ldr	r0, [r7, #4]
 80121a8:	f000 fb45 	bl	8012836 <LoRaMacSerializerData>
 80121ac:	4603      	mov	r3, r0
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d001      	beq.n	80121b6 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80121b2:	2311      	movs	r3, #17
 80121b4:	e007      	b.n	80121c6 <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 80121b6:	4b06      	ldr	r3, [pc, #24]	; (80121d0 <LoRaMacCryptoSecureMessage+0xf4>)
 80121b8:	681b      	ldr	r3, [r3, #0]
 80121ba:	68fa      	ldr	r2, [r7, #12]
 80121bc:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80121be:	4b04      	ldr	r3, [pc, #16]	; (80121d0 <LoRaMacCryptoSecureMessage+0xf4>)
 80121c0:	685b      	ldr	r3, [r3, #4]
 80121c2:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80121c4:	2300      	movs	r3, #0
}
 80121c6:	4618      	mov	r0, r3
 80121c8:	371c      	adds	r7, #28
 80121ca:	46bd      	mov	sp, r7
 80121cc:	bd90      	pop	{r4, r7, pc}
 80121ce:	bf00      	nop
 80121d0:	20000c4c 	.word	0x20000c4c

080121d4 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80121d4:	b590      	push	{r4, r7, lr}
 80121d6:	b08b      	sub	sp, #44	; 0x2c
 80121d8:	af04      	add	r7, sp, #16
 80121da:	60b9      	str	r1, [r7, #8]
 80121dc:	607b      	str	r3, [r7, #4]
 80121de:	4603      	mov	r3, r0
 80121e0:	73fb      	strb	r3, [r7, #15]
 80121e2:	4613      	mov	r3, r2
 80121e4:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 80121e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d101      	bne.n	80121f0 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80121ec:	230a      	movs	r3, #10
 80121ee:	e084      	b.n	80122fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80121f0:	7bbb      	ldrb	r3, [r7, #14]
 80121f2:	6879      	ldr	r1, [r7, #4]
 80121f4:	4618      	mov	r0, r3
 80121f6:	f7ff fcc3 	bl	8011b80 <CheckFCntDown>
 80121fa:	4603      	mov	r3, r0
 80121fc:	f083 0301 	eor.w	r3, r3, #1
 8012200:	b2db      	uxtb	r3, r3
 8012202:	2b00      	cmp	r3, #0
 8012204:	d001      	beq.n	801220a <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8012206:	2306      	movs	r3, #6
 8012208:	e077      	b.n	80122fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801220a:	2313      	movs	r3, #19
 801220c:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801220e:	2303      	movs	r3, #3
 8012210:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8012212:	2302      	movs	r3, #2
 8012214:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8012216:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012218:	f000 f997 	bl	801254a <LoRaMacParserData>
 801221c:	4603      	mov	r3, r0
 801221e:	2b00      	cmp	r3, #0
 8012220:	d001      	beq.n	8012226 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8012222:	2310      	movs	r3, #16
 8012224:	e069      	b.n	80122fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8012226:	f107 0210 	add.w	r2, r7, #16
 801222a:	7bfb      	ldrb	r3, [r7, #15]
 801222c:	4611      	mov	r1, r2
 801222e:	4618      	mov	r0, r3
 8012230:	f7ff fbdc 	bl	80119ec <GetKeyAddrItem>
 8012234:	4603      	mov	r3, r0
 8012236:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012238:	7d7b      	ldrb	r3, [r7, #21]
 801223a:	2b00      	cmp	r3, #0
 801223c:	d001      	beq.n	8012242 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 801223e:	7d7b      	ldrb	r3, [r7, #21]
 8012240:	e05b      	b.n	80122fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8012242:	693b      	ldr	r3, [r7, #16]
 8012244:	785b      	ldrb	r3, [r3, #1]
 8012246:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8012248:	693b      	ldr	r3, [r7, #16]
 801224a:	789b      	ldrb	r3, [r3, #2]
 801224c:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 801224e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012250:	689b      	ldr	r3, [r3, #8]
 8012252:	68ba      	ldr	r2, [r7, #8]
 8012254:	429a      	cmp	r2, r3
 8012256:	d001      	beq.n	801225c <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8012258:	2302      	movs	r3, #2
 801225a:	e04e      	b.n	80122fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 801225c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801225e:	7b1b      	ldrb	r3, [r3, #12]
 8012260:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012264:	b2db      	uxtb	r3, r3
 8012266:	2b00      	cmp	r3, #0
 8012268:	bf14      	ite	ne
 801226a:	2301      	movne	r3, #1
 801226c:	2300      	moveq	r3, #0
 801226e:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8012270:	4b24      	ldr	r3, [pc, #144]	; (8012304 <LoRaMacCryptoUnsecureMessage+0x130>)
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	789b      	ldrb	r3, [r3, #2]
 8012276:	2b00      	cmp	r3, #0
 8012278:	d101      	bne.n	801227e <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801227a:	2300      	movs	r3, #0
 801227c:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 801227e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012280:	6818      	ldr	r0, [r3, #0]
 8012282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012284:	791b      	ldrb	r3, [r3, #4]
 8012286:	b29b      	uxth	r3, r3
 8012288:	3b04      	subs	r3, #4
 801228a:	b299      	uxth	r1, r3
 801228c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801228e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012290:	7dbc      	ldrb	r4, [r7, #22]
 8012292:	7d3a      	ldrb	r2, [r7, #20]
 8012294:	9303      	str	r3, [sp, #12]
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	9302      	str	r3, [sp, #8]
 801229a:	68bb      	ldr	r3, [r7, #8]
 801229c:	9301      	str	r3, [sp, #4]
 801229e:	2301      	movs	r3, #1
 80122a0:	9300      	str	r3, [sp, #0]
 80122a2:	4623      	mov	r3, r4
 80122a4:	f7ff fb3a 	bl	801191c <VerifyCmacB0>
 80122a8:	4603      	mov	r3, r0
 80122aa:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80122ac:	7d7b      	ldrb	r3, [r7, #21]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d001      	beq.n	80122b6 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 80122b2:	7d7b      	ldrb	r3, [r7, #21]
 80122b4:	e021      	b.n	80122fa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80122b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d101      	bne.n	80122c4 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80122c0:	2302      	movs	r3, #2
 80122c2:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80122c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122c6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80122c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80122ce:	b219      	sxth	r1, r3
 80122d0:	7dfa      	ldrb	r2, [r7, #23]
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	9301      	str	r3, [sp, #4]
 80122d6:	2301      	movs	r3, #1
 80122d8:	9300      	str	r3, [sp, #0]
 80122da:	68bb      	ldr	r3, [r7, #8]
 80122dc:	f7ff f9de 	bl	801169c <PayloadEncrypt>
 80122e0:	4603      	mov	r3, r0
 80122e2:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80122e4:	7d7b      	ldrb	r3, [r7, #21]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d001      	beq.n	80122ee <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 80122ea:	7d7b      	ldrb	r3, [r7, #21]
 80122ec:	e005      	b.n	80122fa <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 80122ee:	7bbb      	ldrb	r3, [r7, #14]
 80122f0:	6879      	ldr	r1, [r7, #4]
 80122f2:	4618      	mov	r0, r3
 80122f4:	f7ff fc68 	bl	8011bc8 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80122f8:	2300      	movs	r3, #0
}
 80122fa:	4618      	mov	r0, r3
 80122fc:	371c      	adds	r7, #28
 80122fe:	46bd      	mov	sp, r7
 8012300:	bd90      	pop	{r4, r7, pc}
 8012302:	bf00      	nop
 8012304:	20000c4c 	.word	0x20000c4c

08012308 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b086      	sub	sp, #24
 801230c:	af00      	add	r7, sp, #0
 801230e:	4603      	mov	r3, r0
 8012310:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8012312:	79fb      	ldrb	r3, [r7, #7]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d001      	beq.n	801231c <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012318:	230b      	movs	r3, #11
 801231a:	e01d      	b.n	8012358 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 801231c:	2300      	movs	r3, #0
 801231e:	60bb      	str	r3, [r7, #8]
 8012320:	f107 030c 	add.w	r3, r7, #12
 8012324:	2200      	movs	r2, #0
 8012326:	601a      	str	r2, [r3, #0]
 8012328:	605a      	str	r2, [r3, #4]
 801232a:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 801232c:	4b0c      	ldr	r3, [pc, #48]	; (8012360 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801232e:	681b      	ldr	r3, [r3, #0]
 8012330:	789b      	ldrb	r3, [r3, #2]
 8012332:	2b01      	cmp	r3, #1
 8012334:	d101      	bne.n	801233a <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8012336:	2320      	movs	r3, #32
 8012338:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801233a:	4b09      	ldr	r3, [pc, #36]	; (8012360 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801233c:	6818      	ldr	r0, [r3, #0]
 801233e:	79fa      	ldrb	r2, [r7, #7]
 8012340:	f107 0108 	add.w	r1, r7, #8
 8012344:	2304      	movs	r3, #4
 8012346:	6800      	ldr	r0, [r0, #0]
 8012348:	f7f8 fa7c 	bl	800a844 <SecureElementDeriveAndStoreKey>
 801234c:	4603      	mov	r3, r0
 801234e:	2b00      	cmp	r3, #0
 8012350:	d001      	beq.n	8012356 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012352:	230f      	movs	r3, #15
 8012354:	e000      	b.n	8012358 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012356:	2300      	movs	r3, #0
}
 8012358:	4618      	mov	r0, r3
 801235a:	3718      	adds	r7, #24
 801235c:	46bd      	mov	sp, r7
 801235e:	bd80      	pop	{r7, pc}
 8012360:	20000c4c 	.word	0x20000c4c

08012364 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8012364:	b580      	push	{r7, lr}
 8012366:	b086      	sub	sp, #24
 8012368:	af00      	add	r7, sp, #0
 801236a:	4603      	mov	r3, r0
 801236c:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 801236e:	79fb      	ldrb	r3, [r7, #7]
 8012370:	2b04      	cmp	r3, #4
 8012372:	d001      	beq.n	8012378 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012374:	230b      	movs	r3, #11
 8012376:	e016      	b.n	80123a6 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 8012378:	2300      	movs	r3, #0
 801237a:	60bb      	str	r3, [r7, #8]
 801237c:	f107 030c 	add.w	r3, r7, #12
 8012380:	2200      	movs	r2, #0
 8012382:	601a      	str	r2, [r3, #0]
 8012384:	605a      	str	r2, [r3, #4]
 8012386:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8012388:	4b09      	ldr	r3, [pc, #36]	; (80123b0 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 801238a:	6818      	ldr	r0, [r3, #0]
 801238c:	79fa      	ldrb	r2, [r7, #7]
 801238e:	f107 0108 	add.w	r1, r7, #8
 8012392:	237f      	movs	r3, #127	; 0x7f
 8012394:	6800      	ldr	r0, [r0, #0]
 8012396:	f7f8 fa55 	bl	800a844 <SecureElementDeriveAndStoreKey>
 801239a:	4603      	mov	r3, r0
 801239c:	2b00      	cmp	r3, #0
 801239e:	d001      	beq.n	80123a4 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80123a0:	230f      	movs	r3, #15
 80123a2:	e000      	b.n	80123a6 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80123a4:	2300      	movs	r3, #0
}
 80123a6:	4618      	mov	r0, r3
 80123a8:	3718      	adds	r7, #24
 80123aa:	46bd      	mov	sp, r7
 80123ac:	bd80      	pop	{r7, pc}
 80123ae:	bf00      	nop
 80123b0:	20000c4c 	.word	0x20000c4c

080123b4 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b084      	sub	sp, #16
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d003      	beq.n	80123ca <LoRaMacParserJoinAccept+0x16>
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d101      	bne.n	80123ce <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80123ca:	2302      	movs	r3, #2
 80123cc:	e0b9      	b.n	8012542 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80123ce:	2300      	movs	r3, #0
 80123d0:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	681a      	ldr	r2, [r3, #0]
 80123d6:	89fb      	ldrh	r3, [r7, #14]
 80123d8:	1c59      	adds	r1, r3, #1
 80123da:	81f9      	strh	r1, [r7, #14]
 80123dc:	4413      	add	r3, r2
 80123de:	781a      	ldrb	r2, [r3, #0]
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	1d98      	adds	r0, r3, #6
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	681a      	ldr	r2, [r3, #0]
 80123ec:	89fb      	ldrh	r3, [r7, #14]
 80123ee:	4413      	add	r3, r2
 80123f0:	2203      	movs	r2, #3
 80123f2:	4619      	mov	r1, r3
 80123f4:	f002 fda3 	bl	8014f3e <memcpy1>
    bufItr = bufItr + 3;
 80123f8:	89fb      	ldrh	r3, [r7, #14]
 80123fa:	3303      	adds	r3, #3
 80123fc:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	f103 0009 	add.w	r0, r3, #9
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	681a      	ldr	r2, [r3, #0]
 8012408:	89fb      	ldrh	r3, [r7, #14]
 801240a:	4413      	add	r3, r2
 801240c:	2203      	movs	r2, #3
 801240e:	4619      	mov	r1, r3
 8012410:	f002 fd95 	bl	8014f3e <memcpy1>
    bufItr = bufItr + 3;
 8012414:	89fb      	ldrh	r3, [r7, #14]
 8012416:	3303      	adds	r3, #3
 8012418:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	681a      	ldr	r2, [r3, #0]
 801241e:	89fb      	ldrh	r3, [r7, #14]
 8012420:	1c59      	adds	r1, r3, #1
 8012422:	81f9      	strh	r1, [r7, #14]
 8012424:	4413      	add	r3, r2
 8012426:	781b      	ldrb	r3, [r3, #0]
 8012428:	461a      	mov	r2, r3
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	681a      	ldr	r2, [r3, #0]
 8012432:	89fb      	ldrh	r3, [r7, #14]
 8012434:	1c59      	adds	r1, r3, #1
 8012436:	81f9      	strh	r1, [r7, #14]
 8012438:	4413      	add	r3, r2
 801243a:	781b      	ldrb	r3, [r3, #0]
 801243c:	021a      	lsls	r2, r3, #8
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	68db      	ldr	r3, [r3, #12]
 8012442:	431a      	orrs	r2, r3
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	681a      	ldr	r2, [r3, #0]
 801244c:	89fb      	ldrh	r3, [r7, #14]
 801244e:	1c59      	adds	r1, r3, #1
 8012450:	81f9      	strh	r1, [r7, #14]
 8012452:	4413      	add	r3, r2
 8012454:	781b      	ldrb	r3, [r3, #0]
 8012456:	041a      	lsls	r2, r3, #16
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	68db      	ldr	r3, [r3, #12]
 801245c:	431a      	orrs	r2, r3
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	681a      	ldr	r2, [r3, #0]
 8012466:	89fb      	ldrh	r3, [r7, #14]
 8012468:	1c59      	adds	r1, r3, #1
 801246a:	81f9      	strh	r1, [r7, #14]
 801246c:	4413      	add	r3, r2
 801246e:	781b      	ldrb	r3, [r3, #0]
 8012470:	061a      	lsls	r2, r3, #24
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	68db      	ldr	r3, [r3, #12]
 8012476:	431a      	orrs	r2, r3
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	681a      	ldr	r2, [r3, #0]
 8012480:	89fb      	ldrh	r3, [r7, #14]
 8012482:	1c59      	adds	r1, r3, #1
 8012484:	81f9      	strh	r1, [r7, #14]
 8012486:	4413      	add	r3, r2
 8012488:	781a      	ldrb	r2, [r3, #0]
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	681a      	ldr	r2, [r3, #0]
 8012492:	89fb      	ldrh	r3, [r7, #14]
 8012494:	1c59      	adds	r1, r3, #1
 8012496:	81f9      	strh	r1, [r7, #14]
 8012498:	4413      	add	r3, r2
 801249a:	781a      	ldrb	r2, [r3, #0]
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	791b      	ldrb	r3, [r3, #4]
 80124a4:	1f1a      	subs	r2, r3, #4
 80124a6:	89fb      	ldrh	r3, [r7, #14]
 80124a8:	1ad3      	subs	r3, r2, r3
 80124aa:	2b10      	cmp	r3, #16
 80124ac:	d10e      	bne.n	80124cc <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	f103 0012 	add.w	r0, r3, #18
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	681a      	ldr	r2, [r3, #0]
 80124b8:	89fb      	ldrh	r3, [r7, #14]
 80124ba:	4413      	add	r3, r2
 80124bc:	2210      	movs	r2, #16
 80124be:	4619      	mov	r1, r3
 80124c0:	f002 fd3d 	bl	8014f3e <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80124c4:	89fb      	ldrh	r3, [r7, #14]
 80124c6:	3310      	adds	r3, #16
 80124c8:	81fb      	strh	r3, [r7, #14]
 80124ca:	e008      	b.n	80124de <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	791b      	ldrb	r3, [r3, #4]
 80124d0:	1f1a      	subs	r2, r3, #4
 80124d2:	89fb      	ldrh	r3, [r7, #14]
 80124d4:	1ad3      	subs	r3, r2, r3
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	dd01      	ble.n	80124de <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80124da:	2301      	movs	r3, #1
 80124dc:	e031      	b.n	8012542 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	681a      	ldr	r2, [r3, #0]
 80124e2:	89fb      	ldrh	r3, [r7, #14]
 80124e4:	1c59      	adds	r1, r3, #1
 80124e6:	81f9      	strh	r1, [r7, #14]
 80124e8:	4413      	add	r3, r2
 80124ea:	781b      	ldrb	r3, [r3, #0]
 80124ec:	461a      	mov	r2, r3
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	681a      	ldr	r2, [r3, #0]
 80124f6:	89fb      	ldrh	r3, [r7, #14]
 80124f8:	1c59      	adds	r1, r3, #1
 80124fa:	81f9      	strh	r1, [r7, #14]
 80124fc:	4413      	add	r3, r2
 80124fe:	781b      	ldrb	r3, [r3, #0]
 8012500:	021a      	lsls	r2, r3, #8
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012506:	431a      	orrs	r2, r3
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681a      	ldr	r2, [r3, #0]
 8012510:	89fb      	ldrh	r3, [r7, #14]
 8012512:	1c59      	adds	r1, r3, #1
 8012514:	81f9      	strh	r1, [r7, #14]
 8012516:	4413      	add	r3, r2
 8012518:	781b      	ldrb	r3, [r3, #0]
 801251a:	041a      	lsls	r2, r3, #16
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012520:	431a      	orrs	r2, r3
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	681a      	ldr	r2, [r3, #0]
 801252a:	89fb      	ldrh	r3, [r7, #14]
 801252c:	1c59      	adds	r1, r3, #1
 801252e:	81f9      	strh	r1, [r7, #14]
 8012530:	4413      	add	r3, r2
 8012532:	781b      	ldrb	r3, [r3, #0]
 8012534:	061a      	lsls	r2, r3, #24
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801253a:	431a      	orrs	r2, r3
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8012540:	2300      	movs	r3, #0
}
 8012542:	4618      	mov	r0, r3
 8012544:	3710      	adds	r7, #16
 8012546:	46bd      	mov	sp, r7
 8012548:	bd80      	pop	{r7, pc}

0801254a <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801254a:	b580      	push	{r7, lr}
 801254c:	b084      	sub	sp, #16
 801254e:	af00      	add	r7, sp, #0
 8012550:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d003      	beq.n	8012560 <LoRaMacParserData+0x16>
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d101      	bne.n	8012564 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8012560:	2302      	movs	r3, #2
 8012562:	e0e2      	b.n	801272a <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8012564:	2300      	movs	r3, #0
 8012566:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681a      	ldr	r2, [r3, #0]
 801256c:	89fb      	ldrh	r3, [r7, #14]
 801256e:	1c59      	adds	r1, r3, #1
 8012570:	81f9      	strh	r1, [r7, #14]
 8012572:	4413      	add	r3, r2
 8012574:	781a      	ldrb	r2, [r3, #0]
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	681a      	ldr	r2, [r3, #0]
 801257e:	89fb      	ldrh	r3, [r7, #14]
 8012580:	1c59      	adds	r1, r3, #1
 8012582:	81f9      	strh	r1, [r7, #14]
 8012584:	4413      	add	r3, r2
 8012586:	781b      	ldrb	r3, [r3, #0]
 8012588:	461a      	mov	r2, r3
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	681a      	ldr	r2, [r3, #0]
 8012592:	89fb      	ldrh	r3, [r7, #14]
 8012594:	1c59      	adds	r1, r3, #1
 8012596:	81f9      	strh	r1, [r7, #14]
 8012598:	4413      	add	r3, r2
 801259a:	781b      	ldrb	r3, [r3, #0]
 801259c:	021a      	lsls	r2, r3, #8
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	689b      	ldr	r3, [r3, #8]
 80125a2:	431a      	orrs	r2, r3
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	681a      	ldr	r2, [r3, #0]
 80125ac:	89fb      	ldrh	r3, [r7, #14]
 80125ae:	1c59      	adds	r1, r3, #1
 80125b0:	81f9      	strh	r1, [r7, #14]
 80125b2:	4413      	add	r3, r2
 80125b4:	781b      	ldrb	r3, [r3, #0]
 80125b6:	041a      	lsls	r2, r3, #16
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	689b      	ldr	r3, [r3, #8]
 80125bc:	431a      	orrs	r2, r3
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	681a      	ldr	r2, [r3, #0]
 80125c6:	89fb      	ldrh	r3, [r7, #14]
 80125c8:	1c59      	adds	r1, r3, #1
 80125ca:	81f9      	strh	r1, [r7, #14]
 80125cc:	4413      	add	r3, r2
 80125ce:	781b      	ldrb	r3, [r3, #0]
 80125d0:	061a      	lsls	r2, r3, #24
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	689b      	ldr	r3, [r3, #8]
 80125d6:	431a      	orrs	r2, r3
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	681a      	ldr	r2, [r3, #0]
 80125e0:	89fb      	ldrh	r3, [r7, #14]
 80125e2:	1c59      	adds	r1, r3, #1
 80125e4:	81f9      	strh	r1, [r7, #14]
 80125e6:	4413      	add	r3, r2
 80125e8:	781a      	ldrb	r2, [r3, #0]
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681a      	ldr	r2, [r3, #0]
 80125f2:	89fb      	ldrh	r3, [r7, #14]
 80125f4:	1c59      	adds	r1, r3, #1
 80125f6:	81f9      	strh	r1, [r7, #14]
 80125f8:	4413      	add	r3, r2
 80125fa:	781b      	ldrb	r3, [r3, #0]
 80125fc:	b29a      	uxth	r2, r3
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681a      	ldr	r2, [r3, #0]
 8012606:	89fb      	ldrh	r3, [r7, #14]
 8012608:	1c59      	adds	r1, r3, #1
 801260a:	81f9      	strh	r1, [r7, #14]
 801260c:	4413      	add	r3, r2
 801260e:	781b      	ldrb	r3, [r3, #0]
 8012610:	0219      	lsls	r1, r3, #8
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	89db      	ldrh	r3, [r3, #14]
 8012616:	b21a      	sxth	r2, r3
 8012618:	b20b      	sxth	r3, r1
 801261a:	4313      	orrs	r3, r2
 801261c:	b21b      	sxth	r3, r3
 801261e:	b29a      	uxth	r2, r3
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	f103 0010 	add.w	r0, r3, #16
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	681a      	ldr	r2, [r3, #0]
 801262e:	89fb      	ldrh	r3, [r7, #14]
 8012630:	18d1      	adds	r1, r2, r3
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	7b1b      	ldrb	r3, [r3, #12]
 8012636:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801263a:	b2db      	uxtb	r3, r3
 801263c:	b29b      	uxth	r3, r3
 801263e:	461a      	mov	r2, r3
 8012640:	f002 fc7d 	bl	8014f3e <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	7b1b      	ldrb	r3, [r3, #12]
 8012648:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801264c:	b2db      	uxtb	r3, r3
 801264e:	b29a      	uxth	r2, r3
 8012650:	89fb      	ldrh	r3, [r7, #14]
 8012652:	4413      	add	r3, r2
 8012654:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	2200      	movs	r2, #0
 801265a:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	2200      	movs	r2, #0
 8012662:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	791b      	ldrb	r3, [r3, #4]
 801266a:	461a      	mov	r2, r3
 801266c:	89fb      	ldrh	r3, [r7, #14]
 801266e:	1ad3      	subs	r3, r2, r3
 8012670:	2b04      	cmp	r3, #4
 8012672:	dd28      	ble.n	80126c6 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	681a      	ldr	r2, [r3, #0]
 8012678:	89fb      	ldrh	r3, [r7, #14]
 801267a:	1c59      	adds	r1, r3, #1
 801267c:	81f9      	strh	r1, [r7, #14]
 801267e:	4413      	add	r3, r2
 8012680:	781a      	ldrb	r2, [r3, #0]
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	791a      	ldrb	r2, [r3, #4]
 801268c:	89fb      	ldrh	r3, [r7, #14]
 801268e:	b2db      	uxtb	r3, r3
 8012690:	1ad3      	subs	r3, r2, r3
 8012692:	b2db      	uxtb	r3, r3
 8012694:	3b04      	subs	r3, #4
 8012696:	b2da      	uxtb	r2, r3
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	681a      	ldr	r2, [r3, #0]
 80126a6:	89fb      	ldrh	r3, [r7, #14]
 80126a8:	18d1      	adds	r1, r2, r3
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80126b0:	b29b      	uxth	r3, r3
 80126b2:	461a      	mov	r2, r3
 80126b4:	f002 fc43 	bl	8014f3e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80126be:	b29a      	uxth	r2, r3
 80126c0:	89fb      	ldrh	r3, [r7, #14]
 80126c2:	4413      	add	r3, r2
 80126c4:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	681a      	ldr	r2, [r3, #0]
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	791b      	ldrb	r3, [r3, #4]
 80126ce:	3b04      	subs	r3, #4
 80126d0:	4413      	add	r3, r2
 80126d2:	781b      	ldrb	r3, [r3, #0]
 80126d4:	461a      	mov	r2, r3
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	6819      	ldr	r1, [r3, #0]
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	791b      	ldrb	r3, [r3, #4]
 80126e6:	3b03      	subs	r3, #3
 80126e8:	440b      	add	r3, r1
 80126ea:	781b      	ldrb	r3, [r3, #0]
 80126ec:	021b      	lsls	r3, r3, #8
 80126ee:	431a      	orrs	r2, r3
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	6819      	ldr	r1, [r3, #0]
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	791b      	ldrb	r3, [r3, #4]
 8012700:	3b02      	subs	r3, #2
 8012702:	440b      	add	r3, r1
 8012704:	781b      	ldrb	r3, [r3, #0]
 8012706:	041b      	lsls	r3, r3, #16
 8012708:	431a      	orrs	r2, r3
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	6819      	ldr	r1, [r3, #0]
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	791b      	ldrb	r3, [r3, #4]
 801271a:	3b01      	subs	r3, #1
 801271c:	440b      	add	r3, r1
 801271e:	781b      	ldrb	r3, [r3, #0]
 8012720:	061b      	lsls	r3, r3, #24
 8012722:	431a      	orrs	r2, r3
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8012728:	2300      	movs	r3, #0
}
 801272a:	4618      	mov	r0, r3
 801272c:	3710      	adds	r7, #16
 801272e:	46bd      	mov	sp, r7
 8012730:	bd80      	pop	{r7, pc}

08012732 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8012732:	b580      	push	{r7, lr}
 8012734:	b084      	sub	sp, #16
 8012736:	af00      	add	r7, sp, #0
 8012738:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d003      	beq.n	8012748 <LoRaMacSerializerJoinRequest+0x16>
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d101      	bne.n	801274c <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8012748:	2301      	movs	r3, #1
 801274a:	e070      	b.n	801282e <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 801274c:	2300      	movs	r3, #0
 801274e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	791b      	ldrb	r3, [r3, #4]
 8012754:	2b16      	cmp	r3, #22
 8012756:	d801      	bhi.n	801275c <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8012758:	2302      	movs	r3, #2
 801275a:	e068      	b.n	801282e <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	681a      	ldr	r2, [r3, #0]
 8012760:	89fb      	ldrh	r3, [r7, #14]
 8012762:	1c59      	adds	r1, r3, #1
 8012764:	81f9      	strh	r1, [r7, #14]
 8012766:	4413      	add	r3, r2
 8012768:	687a      	ldr	r2, [r7, #4]
 801276a:	7952      	ldrb	r2, [r2, #5]
 801276c:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	681a      	ldr	r2, [r3, #0]
 8012772:	89fb      	ldrh	r3, [r7, #14]
 8012774:	18d0      	adds	r0, r2, r3
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	3306      	adds	r3, #6
 801277a:	2208      	movs	r2, #8
 801277c:	4619      	mov	r1, r3
 801277e:	f002 fbf9 	bl	8014f74 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8012782:	89fb      	ldrh	r3, [r7, #14]
 8012784:	3308      	adds	r3, #8
 8012786:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	681a      	ldr	r2, [r3, #0]
 801278c:	89fb      	ldrh	r3, [r7, #14]
 801278e:	18d0      	adds	r0, r2, r3
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	330e      	adds	r3, #14
 8012794:	2208      	movs	r2, #8
 8012796:	4619      	mov	r1, r3
 8012798:	f002 fbec 	bl	8014f74 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 801279c:	89fb      	ldrh	r3, [r7, #14]
 801279e:	3308      	adds	r3, #8
 80127a0:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	8ad9      	ldrh	r1, [r3, #22]
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	681a      	ldr	r2, [r3, #0]
 80127aa:	89fb      	ldrh	r3, [r7, #14]
 80127ac:	1c58      	adds	r0, r3, #1
 80127ae:	81f8      	strh	r0, [r7, #14]
 80127b0:	4413      	add	r3, r2
 80127b2:	b2ca      	uxtb	r2, r1
 80127b4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	8adb      	ldrh	r3, [r3, #22]
 80127ba:	0a1b      	lsrs	r3, r3, #8
 80127bc:	b299      	uxth	r1, r3
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	681a      	ldr	r2, [r3, #0]
 80127c2:	89fb      	ldrh	r3, [r7, #14]
 80127c4:	1c58      	adds	r0, r3, #1
 80127c6:	81f8      	strh	r0, [r7, #14]
 80127c8:	4413      	add	r3, r2
 80127ca:	b2ca      	uxtb	r2, r1
 80127cc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	6999      	ldr	r1, [r3, #24]
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	681a      	ldr	r2, [r3, #0]
 80127d6:	89fb      	ldrh	r3, [r7, #14]
 80127d8:	1c58      	adds	r0, r3, #1
 80127da:	81f8      	strh	r0, [r7, #14]
 80127dc:	4413      	add	r3, r2
 80127de:	b2ca      	uxtb	r2, r1
 80127e0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	699b      	ldr	r3, [r3, #24]
 80127e6:	0a19      	lsrs	r1, r3, #8
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	681a      	ldr	r2, [r3, #0]
 80127ec:	89fb      	ldrh	r3, [r7, #14]
 80127ee:	1c58      	adds	r0, r3, #1
 80127f0:	81f8      	strh	r0, [r7, #14]
 80127f2:	4413      	add	r3, r2
 80127f4:	b2ca      	uxtb	r2, r1
 80127f6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	699b      	ldr	r3, [r3, #24]
 80127fc:	0c19      	lsrs	r1, r3, #16
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	681a      	ldr	r2, [r3, #0]
 8012802:	89fb      	ldrh	r3, [r7, #14]
 8012804:	1c58      	adds	r0, r3, #1
 8012806:	81f8      	strh	r0, [r7, #14]
 8012808:	4413      	add	r3, r2
 801280a:	b2ca      	uxtb	r2, r1
 801280c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	699b      	ldr	r3, [r3, #24]
 8012812:	0e19      	lsrs	r1, r3, #24
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	681a      	ldr	r2, [r3, #0]
 8012818:	89fb      	ldrh	r3, [r7, #14]
 801281a:	1c58      	adds	r0, r3, #1
 801281c:	81f8      	strh	r0, [r7, #14]
 801281e:	4413      	add	r3, r2
 8012820:	b2ca      	uxtb	r2, r1
 8012822:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012824:	89fb      	ldrh	r3, [r7, #14]
 8012826:	b2da      	uxtb	r2, r3
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801282c:	2300      	movs	r3, #0
}
 801282e:	4618      	mov	r0, r3
 8012830:	3710      	adds	r7, #16
 8012832:	46bd      	mov	sp, r7
 8012834:	bd80      	pop	{r7, pc}

08012836 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8012836:	b580      	push	{r7, lr}
 8012838:	b084      	sub	sp, #16
 801283a:	af00      	add	r7, sp, #0
 801283c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	2b00      	cmp	r3, #0
 8012842:	d003      	beq.n	801284c <LoRaMacSerializerData+0x16>
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	2b00      	cmp	r3, #0
 801284a:	d101      	bne.n	8012850 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801284c:	2301      	movs	r3, #1
 801284e:	e0e5      	b.n	8012a1c <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8012850:	2300      	movs	r3, #0
 8012852:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8012854:	2308      	movs	r3, #8
 8012856:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	7b1b      	ldrb	r3, [r3, #12]
 801285c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012860:	b2db      	uxtb	r3, r3
 8012862:	b29a      	uxth	r2, r3
 8012864:	89bb      	ldrh	r3, [r7, #12]
 8012866:	4413      	add	r3, r2
 8012868:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012870:	2b00      	cmp	r3, #0
 8012872:	d002      	beq.n	801287a <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8012874:	89bb      	ldrh	r3, [r7, #12]
 8012876:	3301      	adds	r3, #1
 8012878:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012880:	b29a      	uxth	r2, r3
 8012882:	89bb      	ldrh	r3, [r7, #12]
 8012884:	4413      	add	r3, r2
 8012886:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8012888:	89bb      	ldrh	r3, [r7, #12]
 801288a:	3304      	adds	r3, #4
 801288c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	791b      	ldrb	r3, [r3, #4]
 8012892:	b29b      	uxth	r3, r3
 8012894:	89ba      	ldrh	r2, [r7, #12]
 8012896:	429a      	cmp	r2, r3
 8012898:	d901      	bls.n	801289e <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801289a:	2302      	movs	r3, #2
 801289c:	e0be      	b.n	8012a1c <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	681a      	ldr	r2, [r3, #0]
 80128a2:	89fb      	ldrh	r3, [r7, #14]
 80128a4:	1c59      	adds	r1, r3, #1
 80128a6:	81f9      	strh	r1, [r7, #14]
 80128a8:	4413      	add	r3, r2
 80128aa:	687a      	ldr	r2, [r7, #4]
 80128ac:	7952      	ldrb	r2, [r2, #5]
 80128ae:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	6899      	ldr	r1, [r3, #8]
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	681a      	ldr	r2, [r3, #0]
 80128b8:	89fb      	ldrh	r3, [r7, #14]
 80128ba:	1c58      	adds	r0, r3, #1
 80128bc:	81f8      	strh	r0, [r7, #14]
 80128be:	4413      	add	r3, r2
 80128c0:	b2ca      	uxtb	r2, r1
 80128c2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	689b      	ldr	r3, [r3, #8]
 80128c8:	0a19      	lsrs	r1, r3, #8
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	681a      	ldr	r2, [r3, #0]
 80128ce:	89fb      	ldrh	r3, [r7, #14]
 80128d0:	1c58      	adds	r0, r3, #1
 80128d2:	81f8      	strh	r0, [r7, #14]
 80128d4:	4413      	add	r3, r2
 80128d6:	b2ca      	uxtb	r2, r1
 80128d8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	689b      	ldr	r3, [r3, #8]
 80128de:	0c19      	lsrs	r1, r3, #16
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681a      	ldr	r2, [r3, #0]
 80128e4:	89fb      	ldrh	r3, [r7, #14]
 80128e6:	1c58      	adds	r0, r3, #1
 80128e8:	81f8      	strh	r0, [r7, #14]
 80128ea:	4413      	add	r3, r2
 80128ec:	b2ca      	uxtb	r2, r1
 80128ee:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	689b      	ldr	r3, [r3, #8]
 80128f4:	0e19      	lsrs	r1, r3, #24
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	681a      	ldr	r2, [r3, #0]
 80128fa:	89fb      	ldrh	r3, [r7, #14]
 80128fc:	1c58      	adds	r0, r3, #1
 80128fe:	81f8      	strh	r0, [r7, #14]
 8012900:	4413      	add	r3, r2
 8012902:	b2ca      	uxtb	r2, r1
 8012904:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	681a      	ldr	r2, [r3, #0]
 801290a:	89fb      	ldrh	r3, [r7, #14]
 801290c:	1c59      	adds	r1, r3, #1
 801290e:	81f9      	strh	r1, [r7, #14]
 8012910:	4413      	add	r3, r2
 8012912:	687a      	ldr	r2, [r7, #4]
 8012914:	7b12      	ldrb	r2, [r2, #12]
 8012916:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	89d9      	ldrh	r1, [r3, #14]
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	681a      	ldr	r2, [r3, #0]
 8012920:	89fb      	ldrh	r3, [r7, #14]
 8012922:	1c58      	adds	r0, r3, #1
 8012924:	81f8      	strh	r0, [r7, #14]
 8012926:	4413      	add	r3, r2
 8012928:	b2ca      	uxtb	r2, r1
 801292a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	89db      	ldrh	r3, [r3, #14]
 8012930:	0a1b      	lsrs	r3, r3, #8
 8012932:	b299      	uxth	r1, r3
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	681a      	ldr	r2, [r3, #0]
 8012938:	89fb      	ldrh	r3, [r7, #14]
 801293a:	1c58      	adds	r0, r3, #1
 801293c:	81f8      	strh	r0, [r7, #14]
 801293e:	4413      	add	r3, r2
 8012940:	b2ca      	uxtb	r2, r1
 8012942:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	681a      	ldr	r2, [r3, #0]
 8012948:	89fb      	ldrh	r3, [r7, #14]
 801294a:	18d0      	adds	r0, r2, r3
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	f103 0110 	add.w	r1, r3, #16
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	7b1b      	ldrb	r3, [r3, #12]
 8012956:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801295a:	b2db      	uxtb	r3, r3
 801295c:	b29b      	uxth	r3, r3
 801295e:	461a      	mov	r2, r3
 8012960:	f002 faed 	bl	8014f3e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	7b1b      	ldrb	r3, [r3, #12]
 8012968:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801296c:	b2db      	uxtb	r3, r3
 801296e:	b29a      	uxth	r2, r3
 8012970:	89fb      	ldrh	r3, [r7, #14]
 8012972:	4413      	add	r3, r2
 8012974:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801297c:	2b00      	cmp	r3, #0
 801297e:	d009      	beq.n	8012994 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	681a      	ldr	r2, [r3, #0]
 8012984:	89fb      	ldrh	r3, [r7, #14]
 8012986:	1c59      	adds	r1, r3, #1
 8012988:	81f9      	strh	r1, [r7, #14]
 801298a:	4413      	add	r3, r2
 801298c:	687a      	ldr	r2, [r7, #4]
 801298e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8012992:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	681a      	ldr	r2, [r3, #0]
 8012998:	89fb      	ldrh	r3, [r7, #14]
 801299a:	18d0      	adds	r0, r2, r3
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80129a6:	b29b      	uxth	r3, r3
 80129a8:	461a      	mov	r2, r3
 80129aa:	f002 fac8 	bl	8014f3e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80129b4:	b29a      	uxth	r2, r3
 80129b6:	89fb      	ldrh	r3, [r7, #14]
 80129b8:	4413      	add	r3, r2
 80129ba:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681a      	ldr	r2, [r3, #0]
 80129c4:	89fb      	ldrh	r3, [r7, #14]
 80129c6:	1c58      	adds	r0, r3, #1
 80129c8:	81f8      	strh	r0, [r7, #14]
 80129ca:	4413      	add	r3, r2
 80129cc:	b2ca      	uxtb	r2, r1
 80129ce:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129d4:	0a19      	lsrs	r1, r3, #8
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	681a      	ldr	r2, [r3, #0]
 80129da:	89fb      	ldrh	r3, [r7, #14]
 80129dc:	1c58      	adds	r0, r3, #1
 80129de:	81f8      	strh	r0, [r7, #14]
 80129e0:	4413      	add	r3, r2
 80129e2:	b2ca      	uxtb	r2, r1
 80129e4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129ea:	0c19      	lsrs	r1, r3, #16
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	681a      	ldr	r2, [r3, #0]
 80129f0:	89fb      	ldrh	r3, [r7, #14]
 80129f2:	1c58      	adds	r0, r3, #1
 80129f4:	81f8      	strh	r0, [r7, #14]
 80129f6:	4413      	add	r3, r2
 80129f8:	b2ca      	uxtb	r2, r1
 80129fa:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a00:	0e19      	lsrs	r1, r3, #24
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	681a      	ldr	r2, [r3, #0]
 8012a06:	89fb      	ldrh	r3, [r7, #14]
 8012a08:	1c58      	adds	r0, r3, #1
 8012a0a:	81f8      	strh	r0, [r7, #14]
 8012a0c:	4413      	add	r3, r2
 8012a0e:	b2ca      	uxtb	r2, r1
 8012a10:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012a12:	89fb      	ldrh	r3, [r7, #14]
 8012a14:	b2da      	uxtb	r2, r3
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8012a1a:	2300      	movs	r3, #0
}
 8012a1c:	4618      	mov	r0, r3
 8012a1e:	3710      	adds	r7, #16
 8012a20:	46bd      	mov	sp, r7
 8012a22:	bd80      	pop	{r7, pc}

08012a24 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8012a24:	b480      	push	{r7}
 8012a26:	b083      	sub	sp, #12
 8012a28:	af00      	add	r7, sp, #0
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012a2e:	79fb      	ldrb	r3, [r7, #7]
 8012a30:	2b08      	cmp	r3, #8
 8012a32:	d101      	bne.n	8012a38 <RegionIsActive+0x14>
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8012a34:	2301      	movs	r3, #1
 8012a36:	e000      	b.n	8012a3a <RegionIsActive+0x16>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8012a38:	2300      	movs	r3, #0
        }
    }
}
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	370c      	adds	r7, #12
 8012a3e:	46bd      	mov	sp, r7
 8012a40:	bc80      	pop	{r7}
 8012a42:	4770      	bx	lr

08012a44 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8012a44:	b580      	push	{r7, lr}
 8012a46:	b084      	sub	sp, #16
 8012a48:	af00      	add	r7, sp, #0
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	6039      	str	r1, [r7, #0]
 8012a4e:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8012a50:	2300      	movs	r3, #0
 8012a52:	60bb      	str	r3, [r7, #8]
    switch( region )
 8012a54:	79fb      	ldrb	r3, [r7, #7]
 8012a56:	2b08      	cmp	r3, #8
 8012a58:	d105      	bne.n	8012a66 <RegionGetPhyParam+0x22>
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8012a5a:	6838      	ldr	r0, [r7, #0]
 8012a5c:	f001 f8d0 	bl	8013c00 <RegionUS915GetPhyParam>
 8012a60:	4603      	mov	r3, r0
 8012a62:	60fb      	str	r3, [r7, #12]
 8012a64:	e001      	b.n	8012a6a <RegionGetPhyParam+0x26>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8012a66:	68bb      	ldr	r3, [r7, #8]
 8012a68:	60fb      	str	r3, [r7, #12]
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8012a6e:	4618      	mov	r0, r3
 8012a70:	3710      	adds	r7, #16
 8012a72:	46bd      	mov	sp, r7
 8012a74:	bd80      	pop	{r7, pc}

08012a76 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8012a76:	b580      	push	{r7, lr}
 8012a78:	b082      	sub	sp, #8
 8012a7a:	af00      	add	r7, sp, #0
 8012a7c:	4603      	mov	r3, r0
 8012a7e:	6039      	str	r1, [r7, #0]
 8012a80:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012a82:	79fb      	ldrb	r3, [r7, #7]
 8012a84:	2b08      	cmp	r3, #8
 8012a86:	d103      	bne.n	8012a90 <RegionSetBandTxDone+0x1a>
        CN779_SET_BAND_TX_DONE( );
        EU433_SET_BAND_TX_DONE( );
        EU868_SET_BAND_TX_DONE( );
        KR920_SET_BAND_TX_DONE( );
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
 8012a88:	6838      	ldr	r0, [r7, #0]
 8012a8a:	f001 fa07 	bl	8013e9c <RegionUS915SetBandTxDone>
 8012a8e:	e000      	b.n	8012a92 <RegionSetBandTxDone+0x1c>
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8012a90:	bf00      	nop
        }
    }
}
 8012a92:	3708      	adds	r7, #8
 8012a94:	46bd      	mov	sp, r7
 8012a96:	bd80      	pop	{r7, pc}

08012a98 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b082      	sub	sp, #8
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	4603      	mov	r3, r0
 8012aa0:	6039      	str	r1, [r7, #0]
 8012aa2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012aa4:	79fb      	ldrb	r3, [r7, #7]
 8012aa6:	2b08      	cmp	r3, #8
 8012aa8:	d103      	bne.n	8012ab2 <RegionInitDefaults+0x1a>
        CN779_INIT_DEFAULTS( );
        EU433_INIT_DEFAULTS( );
        EU868_INIT_DEFAULTS( );
        KR920_INIT_DEFAULTS( );
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
 8012aaa:	6838      	ldr	r0, [r7, #0]
 8012aac:	f001 fa20 	bl	8013ef0 <RegionUS915InitDefaults>
 8012ab0:	e000      	b.n	8012ab4 <RegionInitDefaults+0x1c>
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8012ab2:	bf00      	nop
        }
    }
}
 8012ab4:	bf00      	nop
 8012ab6:	3708      	adds	r7, #8
 8012ab8:	46bd      	mov	sp, r7
 8012aba:	bd80      	pop	{r7, pc}

08012abc <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8012abc:	b580      	push	{r7, lr}
 8012abe:	b082      	sub	sp, #8
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	4603      	mov	r3, r0
 8012ac4:	6039      	str	r1, [r7, #0]
 8012ac6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012ac8:	79fb      	ldrb	r3, [r7, #7]
 8012aca:	2b08      	cmp	r3, #8
 8012acc:	d104      	bne.n	8012ad8 <RegionGetNvmCtx+0x1c>
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8012ace:	6838      	ldr	r0, [r7, #0]
 8012ad0:	f001 fb0a 	bl	80140e8 <RegionUS915GetNvmCtx>
 8012ad4:	4603      	mov	r3, r0
 8012ad6:	e000      	b.n	8012ada <RegionGetNvmCtx+0x1e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8012ad8:	2300      	movs	r3, #0
        }
    }
}
 8012ada:	4618      	mov	r0, r3
 8012adc:	3708      	adds	r7, #8
 8012ade:	46bd      	mov	sp, r7
 8012ae0:	bd80      	pop	{r7, pc}

08012ae2 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8012ae2:	b580      	push	{r7, lr}
 8012ae4:	b082      	sub	sp, #8
 8012ae6:	af00      	add	r7, sp, #0
 8012ae8:	4603      	mov	r3, r0
 8012aea:	6039      	str	r1, [r7, #0]
 8012aec:	71fb      	strb	r3, [r7, #7]
 8012aee:	4613      	mov	r3, r2
 8012af0:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8012af2:	79fb      	ldrb	r3, [r7, #7]
 8012af4:	2b08      	cmp	r3, #8
 8012af6:	d106      	bne.n	8012b06 <RegionVerify+0x24>
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8012af8:	79bb      	ldrb	r3, [r7, #6]
 8012afa:	4619      	mov	r1, r3
 8012afc:	6838      	ldr	r0, [r7, #0]
 8012afe:	f001 fb03 	bl	8014108 <RegionUS915Verify>
 8012b02:	4603      	mov	r3, r0
 8012b04:	e000      	b.n	8012b08 <RegionVerify+0x26>
        RU864_VERIFY( );
        default:
        {
            return false;
 8012b06:	2300      	movs	r3, #0
        }
    }
}
 8012b08:	4618      	mov	r0, r3
 8012b0a:	3708      	adds	r7, #8
 8012b0c:	46bd      	mov	sp, r7
 8012b0e:	bd80      	pop	{r7, pc}

08012b10 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8012b10:	b580      	push	{r7, lr}
 8012b12:	b082      	sub	sp, #8
 8012b14:	af00      	add	r7, sp, #0
 8012b16:	4603      	mov	r3, r0
 8012b18:	6039      	str	r1, [r7, #0]
 8012b1a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012b1c:	79fb      	ldrb	r3, [r7, #7]
 8012b1e:	2b08      	cmp	r3, #8
 8012b20:	d103      	bne.n	8012b2a <RegionApplyCFList+0x1a>
        CN779_APPLY_CF_LIST( );
        EU433_APPLY_CF_LIST( );
        EU868_APPLY_CF_LIST( );
        KR920_APPLY_CF_LIST( );
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
 8012b22:	6838      	ldr	r0, [r7, #0]
 8012b24:	f001 fb66 	bl	80141f4 <RegionUS915ApplyCFList>
 8012b28:	e000      	b.n	8012b2c <RegionApplyCFList+0x1c>
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8012b2a:	bf00      	nop
        }
    }
}
 8012b2c:	bf00      	nop
 8012b2e:	3708      	adds	r7, #8
 8012b30:	46bd      	mov	sp, r7
 8012b32:	bd80      	pop	{r7, pc}

08012b34 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8012b34:	b580      	push	{r7, lr}
 8012b36:	b082      	sub	sp, #8
 8012b38:	af00      	add	r7, sp, #0
 8012b3a:	4603      	mov	r3, r0
 8012b3c:	6039      	str	r1, [r7, #0]
 8012b3e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012b40:	79fb      	ldrb	r3, [r7, #7]
 8012b42:	2b08      	cmp	r3, #8
 8012b44:	d104      	bne.n	8012b50 <RegionChanMaskSet+0x1c>
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8012b46:	6838      	ldr	r0, [r7, #0]
 8012b48:	f001 fbcc 	bl	80142e4 <RegionUS915ChanMaskSet>
 8012b4c:	4603      	mov	r3, r0
 8012b4e:	e000      	b.n	8012b52 <RegionChanMaskSet+0x1e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8012b50:	2300      	movs	r3, #0
        }
    }
}
 8012b52:	4618      	mov	r0, r3
 8012b54:	3708      	adds	r7, #8
 8012b56:	46bd      	mov	sp, r7
 8012b58:	bd80      	pop	{r7, pc}

08012b5a <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8012b5a:	b580      	push	{r7, lr}
 8012b5c:	b082      	sub	sp, #8
 8012b5e:	af00      	add	r7, sp, #0
 8012b60:	603b      	str	r3, [r7, #0]
 8012b62:	4603      	mov	r3, r0
 8012b64:	71fb      	strb	r3, [r7, #7]
 8012b66:	460b      	mov	r3, r1
 8012b68:	71bb      	strb	r3, [r7, #6]
 8012b6a:	4613      	mov	r3, r2
 8012b6c:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012b6e:	79fb      	ldrb	r3, [r7, #7]
 8012b70:	2b08      	cmp	r3, #8
 8012b72:	d107      	bne.n	8012b84 <RegionComputeRxWindowParameters+0x2a>
        CN779_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU433_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
        KR920_COMPUTE_RX_WINDOW_PARAMETERS( );
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012b74:	7979      	ldrb	r1, [r7, #5]
 8012b76:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012b7a:	693b      	ldr	r3, [r7, #16]
 8012b7c:	683a      	ldr	r2, [r7, #0]
 8012b7e:	f001 fc15 	bl	80143ac <RegionUS915ComputeRxWindowParameters>
 8012b82:	e000      	b.n	8012b86 <RegionComputeRxWindowParameters+0x2c>
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8012b84:	bf00      	nop
        }
    }
}
 8012b86:	bf00      	nop
 8012b88:	3708      	adds	r7, #8
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	bd80      	pop	{r7, pc}

08012b8e <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8012b8e:	b580      	push	{r7, lr}
 8012b90:	b084      	sub	sp, #16
 8012b92:	af00      	add	r7, sp, #0
 8012b94:	4603      	mov	r3, r0
 8012b96:	60b9      	str	r1, [r7, #8]
 8012b98:	607a      	str	r2, [r7, #4]
 8012b9a:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012b9c:	7bfb      	ldrb	r3, [r7, #15]
 8012b9e:	2b08      	cmp	r3, #8
 8012ba0:	d105      	bne.n	8012bae <RegionRxConfig+0x20>
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8012ba2:	6879      	ldr	r1, [r7, #4]
 8012ba4:	68b8      	ldr	r0, [r7, #8]
 8012ba6:	f001 fc49 	bl	801443c <RegionUS915RxConfig>
 8012baa:	4603      	mov	r3, r0
 8012bac:	e000      	b.n	8012bb0 <RegionRxConfig+0x22>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8012bae:	2300      	movs	r3, #0
        }
    }
}
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	3710      	adds	r7, #16
 8012bb4:	46bd      	mov	sp, r7
 8012bb6:	bd80      	pop	{r7, pc}

08012bb8 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8012bb8:	b580      	push	{r7, lr}
 8012bba:	b084      	sub	sp, #16
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	60b9      	str	r1, [r7, #8]
 8012bc0:	607a      	str	r2, [r7, #4]
 8012bc2:	603b      	str	r3, [r7, #0]
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012bc8:	7bfb      	ldrb	r3, [r7, #15]
 8012bca:	2b08      	cmp	r3, #8
 8012bcc:	d106      	bne.n	8012bdc <RegionTxConfig+0x24>
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8012bce:	683a      	ldr	r2, [r7, #0]
 8012bd0:	6879      	ldr	r1, [r7, #4]
 8012bd2:	68b8      	ldr	r0, [r7, #8]
 8012bd4:	f001 fcb6 	bl	8014544 <RegionUS915TxConfig>
 8012bd8:	4603      	mov	r3, r0
 8012bda:	e000      	b.n	8012bde <RegionTxConfig+0x26>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8012bdc:	2300      	movs	r3, #0
        }
    }
}
 8012bde:	4618      	mov	r0, r3
 8012be0:	3710      	adds	r7, #16
 8012be2:	46bd      	mov	sp, r7
 8012be4:	bd80      	pop	{r7, pc}

08012be6 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8012be6:	b580      	push	{r7, lr}
 8012be8:	b086      	sub	sp, #24
 8012bea:	af02      	add	r7, sp, #8
 8012bec:	60b9      	str	r1, [r7, #8]
 8012bee:	607a      	str	r2, [r7, #4]
 8012bf0:	603b      	str	r3, [r7, #0]
 8012bf2:	4603      	mov	r3, r0
 8012bf4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012bf6:	7bfb      	ldrb	r3, [r7, #15]
 8012bf8:	2b08      	cmp	r3, #8
 8012bfa:	d109      	bne.n	8012c10 <RegionLinkAdrReq+0x2a>
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8012bfc:	69fb      	ldr	r3, [r7, #28]
 8012bfe:	9300      	str	r3, [sp, #0]
 8012c00:	69bb      	ldr	r3, [r7, #24]
 8012c02:	683a      	ldr	r2, [r7, #0]
 8012c04:	6879      	ldr	r1, [r7, #4]
 8012c06:	68b8      	ldr	r0, [r7, #8]
 8012c08:	f001 fd3e 	bl	8014688 <RegionUS915LinkAdrReq>
 8012c0c:	4603      	mov	r3, r0
 8012c0e:	e000      	b.n	8012c12 <RegionLinkAdrReq+0x2c>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8012c10:	2300      	movs	r3, #0
        }
    }
}
 8012c12:	4618      	mov	r0, r3
 8012c14:	3710      	adds	r7, #16
 8012c16:	46bd      	mov	sp, r7
 8012c18:	bd80      	pop	{r7, pc}

08012c1a <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8012c1a:	b580      	push	{r7, lr}
 8012c1c:	b082      	sub	sp, #8
 8012c1e:	af00      	add	r7, sp, #0
 8012c20:	4603      	mov	r3, r0
 8012c22:	6039      	str	r1, [r7, #0]
 8012c24:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c26:	79fb      	ldrb	r3, [r7, #7]
 8012c28:	2b08      	cmp	r3, #8
 8012c2a:	d104      	bne.n	8012c36 <RegionRxParamSetupReq+0x1c>
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8012c2c:	6838      	ldr	r0, [r7, #0]
 8012c2e:	f001 ff41 	bl	8014ab4 <RegionUS915RxParamSetupReq>
 8012c32:	4603      	mov	r3, r0
 8012c34:	e000      	b.n	8012c38 <RegionRxParamSetupReq+0x1e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012c36:	2300      	movs	r3, #0
        }
    }
}
 8012c38:	4618      	mov	r0, r3
 8012c3a:	3708      	adds	r7, #8
 8012c3c:	46bd      	mov	sp, r7
 8012c3e:	bd80      	pop	{r7, pc}

08012c40 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8012c40:	b580      	push	{r7, lr}
 8012c42:	b082      	sub	sp, #8
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	4603      	mov	r3, r0
 8012c48:	6039      	str	r1, [r7, #0]
 8012c4a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c4c:	79fb      	ldrb	r3, [r7, #7]
 8012c4e:	2b08      	cmp	r3, #8
 8012c50:	d104      	bne.n	8012c5c <RegionNewChannelReq+0x1c>
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8012c52:	6838      	ldr	r0, [r7, #0]
 8012c54:	f001 ff7a 	bl	8014b4c <RegionUS915NewChannelReq>
 8012c58:	4603      	mov	r3, r0
 8012c5a:	e000      	b.n	8012c5e <RegionNewChannelReq+0x1e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012c5c:	2300      	movs	r3, #0
        }
    }
}
 8012c5e:	4618      	mov	r0, r3
 8012c60:	3708      	adds	r7, #8
 8012c62:	46bd      	mov	sp, r7
 8012c64:	bd80      	pop	{r7, pc}

08012c66 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8012c66:	b580      	push	{r7, lr}
 8012c68:	b082      	sub	sp, #8
 8012c6a:	af00      	add	r7, sp, #0
 8012c6c:	4603      	mov	r3, r0
 8012c6e:	6039      	str	r1, [r7, #0]
 8012c70:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c72:	79fb      	ldrb	r3, [r7, #7]
 8012c74:	2b08      	cmp	r3, #8
 8012c76:	d104      	bne.n	8012c82 <RegionTxParamSetupReq+0x1c>
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8012c78:	6838      	ldr	r0, [r7, #0]
 8012c7a:	f001 ff71 	bl	8014b60 <RegionUS915TxParamSetupReq>
 8012c7e:	4603      	mov	r3, r0
 8012c80:	e000      	b.n	8012c84 <RegionTxParamSetupReq+0x1e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012c82:	2300      	movs	r3, #0
        }
    }
}
 8012c84:	4618      	mov	r0, r3
 8012c86:	3708      	adds	r7, #8
 8012c88:	46bd      	mov	sp, r7
 8012c8a:	bd80      	pop	{r7, pc}

08012c8c <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8012c8c:	b580      	push	{r7, lr}
 8012c8e:	b082      	sub	sp, #8
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	4603      	mov	r3, r0
 8012c94:	6039      	str	r1, [r7, #0]
 8012c96:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c98:	79fb      	ldrb	r3, [r7, #7]
 8012c9a:	2b08      	cmp	r3, #8
 8012c9c:	d104      	bne.n	8012ca8 <RegionDlChannelReq+0x1c>
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8012c9e:	6838      	ldr	r0, [r7, #0]
 8012ca0:	f001 ff69 	bl	8014b76 <RegionUS915DlChannelReq>
 8012ca4:	4603      	mov	r3, r0
 8012ca6:	e000      	b.n	8012caa <RegionDlChannelReq+0x1e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012ca8:	2300      	movs	r3, #0
        }
    }
}
 8012caa:	4618      	mov	r0, r3
 8012cac:	3708      	adds	r7, #8
 8012cae:	46bd      	mov	sp, r7
 8012cb0:	bd80      	pop	{r7, pc}

08012cb2 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8012cb2:	b580      	push	{r7, lr}
 8012cb4:	b082      	sub	sp, #8
 8012cb6:	af00      	add	r7, sp, #0
 8012cb8:	4603      	mov	r3, r0
 8012cba:	71fb      	strb	r3, [r7, #7]
 8012cbc:	460b      	mov	r3, r1
 8012cbe:	71bb      	strb	r3, [r7, #6]
 8012cc0:	4613      	mov	r3, r2
 8012cc2:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012cc4:	79fb      	ldrb	r3, [r7, #7]
 8012cc6:	2b08      	cmp	r3, #8
 8012cc8:	d108      	bne.n	8012cdc <RegionAlternateDr+0x2a>
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8012cca:	797a      	ldrb	r2, [r7, #5]
 8012ccc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012cd0:	4611      	mov	r1, r2
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	f001 ff5a 	bl	8014b8c <RegionUS915AlternateDr>
 8012cd8:	4603      	mov	r3, r0
 8012cda:	e000      	b.n	8012cde <RegionAlternateDr+0x2c>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8012cdc:	2300      	movs	r3, #0
        }
    }
}
 8012cde:	4618      	mov	r0, r3
 8012ce0:	3708      	adds	r7, #8
 8012ce2:	46bd      	mov	sp, r7
 8012ce4:	bd80      	pop	{r7, pc}

08012ce6 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8012ce6:	b580      	push	{r7, lr}
 8012ce8:	b084      	sub	sp, #16
 8012cea:	af00      	add	r7, sp, #0
 8012cec:	60b9      	str	r1, [r7, #8]
 8012cee:	607a      	str	r2, [r7, #4]
 8012cf0:	603b      	str	r3, [r7, #0]
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012cf6:	7bfb      	ldrb	r3, [r7, #15]
 8012cf8:	2b08      	cmp	r3, #8
 8012cfa:	d107      	bne.n	8012d0c <RegionNextChannel+0x26>
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8012cfc:	69bb      	ldr	r3, [r7, #24]
 8012cfe:	683a      	ldr	r2, [r7, #0]
 8012d00:	6879      	ldr	r1, [r7, #4]
 8012d02:	68b8      	ldr	r0, [r7, #8]
 8012d04:	f001 ff7c 	bl	8014c00 <RegionUS915NextChannel>
 8012d08:	4603      	mov	r3, r0
 8012d0a:	e000      	b.n	8012d0e <RegionNextChannel+0x28>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8012d0c:	2309      	movs	r3, #9
        }
    }
}
 8012d0e:	4618      	mov	r0, r3
 8012d10:	3710      	adds	r7, #16
 8012d12:	46bd      	mov	sp, r7
 8012d14:	bd80      	pop	{r7, pc}

08012d16 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8012d16:	b580      	push	{r7, lr}
 8012d18:	b082      	sub	sp, #8
 8012d1a:	af00      	add	r7, sp, #0
 8012d1c:	4603      	mov	r3, r0
 8012d1e:	6039      	str	r1, [r7, #0]
 8012d20:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012d22:	79fb      	ldrb	r3, [r7, #7]
 8012d24:	2b08      	cmp	r3, #8
 8012d26:	d103      	bne.n	8012d30 <RegionSetContinuousWave+0x1a>
        CN779_SET_CONTINUOUS_WAVE( );
        EU433_SET_CONTINUOUS_WAVE( );
        EU868_SET_CONTINUOUS_WAVE( );
        KR920_SET_CONTINUOUS_WAVE( );
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
 8012d28:	6838      	ldr	r0, [r7, #0]
 8012d2a:	f002 f84f 	bl	8014dcc <RegionUS915SetContinuousWave>
 8012d2e:	e000      	b.n	8012d32 <RegionSetContinuousWave+0x1c>
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8012d30:	bf00      	nop
        }
    }
}
 8012d32:	bf00      	nop
 8012d34:	3708      	adds	r7, #8
 8012d36:	46bd      	mov	sp, r7
 8012d38:	bd80      	pop	{r7, pc}

08012d3a <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8012d3a:	b590      	push	{r4, r7, lr}
 8012d3c:	b083      	sub	sp, #12
 8012d3e:	af00      	add	r7, sp, #0
 8012d40:	4604      	mov	r4, r0
 8012d42:	4608      	mov	r0, r1
 8012d44:	4611      	mov	r1, r2
 8012d46:	461a      	mov	r2, r3
 8012d48:	4623      	mov	r3, r4
 8012d4a:	71fb      	strb	r3, [r7, #7]
 8012d4c:	4603      	mov	r3, r0
 8012d4e:	71bb      	strb	r3, [r7, #6]
 8012d50:	460b      	mov	r3, r1
 8012d52:	717b      	strb	r3, [r7, #5]
 8012d54:	4613      	mov	r3, r2
 8012d56:	713b      	strb	r3, [r7, #4]
    switch( region )
 8012d58:	79fb      	ldrb	r3, [r7, #7]
 8012d5a:	2b08      	cmp	r3, #8
 8012d5c:	d109      	bne.n	8012d72 <RegionApplyDrOffset+0x38>
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8012d5e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8012d62:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012d66:	79bb      	ldrb	r3, [r7, #6]
 8012d68:	4618      	mov	r0, r3
 8012d6a:	f002 f87f 	bl	8014e6c <RegionUS915ApplyDrOffset>
 8012d6e:	4603      	mov	r3, r0
 8012d70:	e000      	b.n	8012d74 <RegionApplyDrOffset+0x3a>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8012d72:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8012d74:	4618      	mov	r0, r3
 8012d76:	370c      	adds	r7, #12
 8012d78:	46bd      	mov	sp, r7
 8012d7a:	bd90      	pop	{r4, r7, pc}

08012d7c <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8012d7c:	b480      	push	{r7}
 8012d7e:	b083      	sub	sp, #12
 8012d80:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8012d82:	4b04      	ldr	r3, [pc, #16]	; (8012d94 <RegionGetVersion+0x18>)
 8012d84:	607b      	str	r3, [r7, #4]

    return version;
 8012d86:	687b      	ldr	r3, [r7, #4]
}
 8012d88:	4618      	mov	r0, r3
 8012d8a:	370c      	adds	r7, #12
 8012d8c:	46bd      	mov	sp, r7
 8012d8e:	bc80      	pop	{r7}
 8012d90:	4770      	bx	lr
 8012d92:	bf00      	nop
 8012d94:	01000300 	.word	0x01000300

08012d98 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8012d98:	b580      	push	{r7, lr}
 8012d9a:	b086      	sub	sp, #24
 8012d9c:	af00      	add	r7, sp, #0
 8012d9e:	60f8      	str	r0, [r7, #12]
 8012da0:	4608      	mov	r0, r1
 8012da2:	4639      	mov	r1, r7
 8012da4:	e881 000c 	stmia.w	r1, {r2, r3}
 8012da8:	4603      	mov	r3, r0
 8012daa:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8012dac:	463b      	mov	r3, r7
 8012dae:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012db2:	f000 f8dc 	bl	8012f6e <RegionCommonGetJoinDc>
 8012db6:	4603      	mov	r3, r0
 8012db8:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	881b      	ldrh	r3, [r3, #0]
 8012dbe:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8012dc0:	7afb      	ldrb	r3, [r7, #11]
 8012dc2:	f083 0301 	eor.w	r3, r3, #1
 8012dc6:	b2db      	uxtb	r3, r3
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d00c      	beq.n	8012de6 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8012dcc:	463b      	mov	r3, r7
 8012dce:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012dd2:	f000 f8cc 	bl	8012f6e <RegionCommonGetJoinDc>
 8012dd6:	4603      	mov	r3, r0
 8012dd8:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8012dda:	8aba      	ldrh	r2, [r7, #20]
 8012ddc:	8afb      	ldrh	r3, [r7, #22]
 8012dde:	4293      	cmp	r3, r2
 8012de0:	bf38      	it	cc
 8012de2:	4613      	movcc	r3, r2
 8012de4:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8012de6:	8afb      	ldrh	r3, [r7, #22]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d101      	bne.n	8012df0 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 8012dec:	2301      	movs	r3, #1
 8012dee:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8012df0:	8afb      	ldrh	r3, [r7, #22]
}
 8012df2:	4618      	mov	r0, r3
 8012df4:	3718      	adds	r7, #24
 8012df6:	46bd      	mov	sp, r7
 8012df8:	bd80      	pop	{r7, pc}
	...

08012dfc <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	b086      	sub	sp, #24
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	60f8      	str	r0, [r7, #12]
 8012e04:	4608      	mov	r0, r1
 8012e06:	4639      	mov	r1, r7
 8012e08:	e881 000c 	stmia.w	r1, {r2, r3}
 8012e0c:	4603      	mov	r3, r0
 8012e0e:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	881b      	ldrh	r3, [r3, #0]
 8012e14:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 8012e16:	2301      	movs	r3, #1
 8012e18:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8012e1a:	7af9      	ldrb	r1, [r7, #11]
 8012e1c:	463b      	mov	r3, r7
 8012e1e:	cb0c      	ldmia	r3, {r2, r3}
 8012e20:	68f8      	ldr	r0, [r7, #12]
 8012e22:	f7ff ffb9 	bl	8012d98 <GetDutyCycle>
 8012e26:	4603      	mov	r3, r0
 8012e28:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 8012e2a:	7afb      	ldrb	r3, [r7, #11]
 8012e2c:	f083 0301 	eor.w	r3, r3, #1
 8012e30:	b2db      	uxtb	r3, r3
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d006      	beq.n	8012e44 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 8012e36:	8abb      	ldrh	r3, [r7, #20]
 8012e38:	4a0c      	ldr	r2, [pc, #48]	; (8012e6c <SetMaxTimeCredits+0x70>)
 8012e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8012e3e:	095b      	lsrs	r3, r3, #5
 8012e40:	b29b      	uxth	r3, r3
 8012e42:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 8012e44:	7dfb      	ldrb	r3, [r7, #23]
 8012e46:	4a0a      	ldr	r2, [pc, #40]	; (8012e70 <SetMaxTimeCredits+0x74>)
 8012e48:	fb02 f303 	mul.w	r3, r2, r3
 8012e4c:	461a      	mov	r2, r3
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	685b      	ldr	r3, [r3, #4]
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d103      	bne.n	8012e62 <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8012e5a:	68fb      	ldr	r3, [r7, #12]
 8012e5c:	68da      	ldr	r2, [r3, #12]
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 8012e62:	8abb      	ldrh	r3, [r7, #20]
}
 8012e64:	4618      	mov	r0, r3
 8012e66:	3718      	adds	r7, #24
 8012e68:	46bd      	mov	sp, r7
 8012e6a:	bd80      	pop	{r7, pc}
 8012e6c:	51eb851f 	.word	0x51eb851f
 8012e70:	0036ee80 	.word	0x0036ee80

08012e74 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b084      	sub	sp, #16
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	6078      	str	r0, [r7, #4]
 8012e7c:	4608      	mov	r0, r1
 8012e7e:	4611      	mov	r1, r2
 8012e80:	461a      	mov	r2, r3
 8012e82:	4603      	mov	r3, r0
 8012e84:	70fb      	strb	r3, [r7, #3]
 8012e86:	460b      	mov	r3, r1
 8012e88:	70bb      	strb	r3, [r7, #2]
 8012e8a:	4613      	mov	r3, r2
 8012e8c:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 8012e8e:	78f9      	ldrb	r1, [r7, #3]
 8012e90:	f107 0318 	add.w	r3, r7, #24
 8012e94:	cb0c      	ldmia	r3, {r2, r3}
 8012e96:	6878      	ldr	r0, [r7, #4]
 8012e98:	f7ff ffb0 	bl	8012dfc <SetMaxTimeCredits>
 8012e9c:	4603      	mov	r3, r0
 8012e9e:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 8012ea0:	78fb      	ldrb	r3, [r7, #3]
 8012ea2:	f083 0301 	eor.w	r3, r3, #1
 8012ea6:	b2db      	uxtb	r3, r3
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	d010      	beq.n	8012ece <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 8012eac:	78bb      	ldrb	r3, [r7, #2]
 8012eae:	f083 0301 	eor.w	r3, r3, #1
 8012eb2:	b2db      	uxtb	r3, r3
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d014      	beq.n	8012ee2 <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 8012eb8:	787b      	ldrb	r3, [r7, #1]
 8012eba:	f083 0301 	eor.w	r3, r3, #1
 8012ebe:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d00e      	beq.n	8012ee2 <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	68da      	ldr	r2, [r3, #12]
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	609a      	str	r2, [r3, #8]
 8012ecc:	e009      	b.n	8012ee2 <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 8012ece:	78bb      	ldrb	r3, [r7, #2]
 8012ed0:	f083 0301 	eor.w	r3, r3, #1
 8012ed4:	b2db      	uxtb	r3, r3
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d003      	beq.n	8012ee2 <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	68da      	ldr	r2, [r3, #12]
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	685b      	ldr	r3, [r3, #4]
 8012ee6:	4618      	mov	r0, r3
 8012ee8:	f005 fe8a 	bl	8018c00 <UTIL_TIMER_GetElapsedTime>
 8012eec:	4602      	mov	r2, r0
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	689b      	ldr	r3, [r3, #8]
 8012ef2:	441a      	add	r2, r3
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	689a      	ldr	r2, [r3, #8]
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	68db      	ldr	r3, [r3, #12]
 8012f00:	429a      	cmp	r2, r3
 8012f02:	d903      	bls.n	8012f0c <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	68da      	ldr	r2, [r3, #12]
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	6a3a      	ldr	r2, [r7, #32]
 8012f10:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8012f12:	89fb      	ldrh	r3, [r7, #14]
}
 8012f14:	4618      	mov	r0, r3
 8012f16:	3710      	adds	r7, #16
 8012f18:	46bd      	mov	sp, r7
 8012f1a:	bd80      	pop	{r7, pc}

08012f1c <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8012f1c:	b480      	push	{r7}
 8012f1e:	b085      	sub	sp, #20
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	4603      	mov	r3, r0
 8012f24:	460a      	mov	r2, r1
 8012f26:	80fb      	strh	r3, [r7, #6]
 8012f28:	4613      	mov	r3, r2
 8012f2a:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8012f2c:	2300      	movs	r3, #0
 8012f2e:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8012f30:	2300      	movs	r3, #0
 8012f32:	73bb      	strb	r3, [r7, #14]
 8012f34:	e011      	b.n	8012f5a <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8012f36:	88fa      	ldrh	r2, [r7, #6]
 8012f38:	7bbb      	ldrb	r3, [r7, #14]
 8012f3a:	2101      	movs	r1, #1
 8012f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8012f40:	401a      	ands	r2, r3
 8012f42:	7bbb      	ldrb	r3, [r7, #14]
 8012f44:	2101      	movs	r1, #1
 8012f46:	fa01 f303 	lsl.w	r3, r1, r3
 8012f4a:	429a      	cmp	r2, r3
 8012f4c:	d102      	bne.n	8012f54 <CountChannels+0x38>
        {
            nbActiveBits++;
 8012f4e:	7bfb      	ldrb	r3, [r7, #15]
 8012f50:	3301      	adds	r3, #1
 8012f52:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8012f54:	7bbb      	ldrb	r3, [r7, #14]
 8012f56:	3301      	adds	r3, #1
 8012f58:	73bb      	strb	r3, [r7, #14]
 8012f5a:	7bba      	ldrb	r2, [r7, #14]
 8012f5c:	797b      	ldrb	r3, [r7, #5]
 8012f5e:	429a      	cmp	r2, r3
 8012f60:	d3e9      	bcc.n	8012f36 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8012f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f64:	4618      	mov	r0, r3
 8012f66:	3714      	adds	r7, #20
 8012f68:	46bd      	mov	sp, r7
 8012f6a:	bc80      	pop	{r7}
 8012f6c:	4770      	bx	lr

08012f6e <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 8012f6e:	b480      	push	{r7}
 8012f70:	b085      	sub	sp, #20
 8012f72:	af00      	add	r7, sp, #0
 8012f74:	463b      	mov	r3, r7
 8012f76:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 8012f7e:	683b      	ldr	r3, [r7, #0]
 8012f80:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8012f84:	d202      	bcs.n	8012f8c <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 8012f86:	2364      	movs	r3, #100	; 0x64
 8012f88:	81fb      	strh	r3, [r7, #14]
 8012f8a:	e00b      	b.n	8012fa4 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 8012f8c:	683b      	ldr	r3, [r7, #0]
 8012f8e:	f649 22af 	movw	r2, #39599	; 0x9aaf
 8012f92:	4293      	cmp	r3, r2
 8012f94:	d803      	bhi.n	8012f9e <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 8012f96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012f9a:	81fb      	strh	r3, [r7, #14]
 8012f9c:	e002      	b.n	8012fa4 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 8012f9e:	f242 7310 	movw	r3, #10000	; 0x2710
 8012fa2:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 8012fa4:	89fb      	ldrh	r3, [r7, #14]
}
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	3714      	adds	r7, #20
 8012faa:	46bd      	mov	sp, r7
 8012fac:	bc80      	pop	{r7}
 8012fae:	4770      	bx	lr

08012fb0 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8012fb0:	b580      	push	{r7, lr}
 8012fb2:	b084      	sub	sp, #16
 8012fb4:	af00      	add	r7, sp, #0
 8012fb6:	6039      	str	r1, [r7, #0]
 8012fb8:	4611      	mov	r1, r2
 8012fba:	461a      	mov	r2, r3
 8012fbc:	4603      	mov	r3, r0
 8012fbe:	71fb      	strb	r3, [r7, #7]
 8012fc0:	460b      	mov	r3, r1
 8012fc2:	71bb      	strb	r3, [r7, #6]
 8012fc4:	4613      	mov	r3, r2
 8012fc6:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8012fc8:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8012fcc:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012fd0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012fd4:	4618      	mov	r0, r3
 8012fd6:	f000 f85d 	bl	8013094 <RegionCommonValueInRange>
 8012fda:	4603      	mov	r3, r0
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d101      	bne.n	8012fe4 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	e053      	b.n	801308c <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8012fe4:	2300      	movs	r3, #0
 8012fe6:	73fb      	strb	r3, [r7, #15]
 8012fe8:	2300      	movs	r3, #0
 8012fea:	73bb      	strb	r3, [r7, #14]
 8012fec:	e049      	b.n	8013082 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8012fee:	2300      	movs	r3, #0
 8012ff0:	737b      	strb	r3, [r7, #13]
 8012ff2:	e03d      	b.n	8013070 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8012ff4:	7bbb      	ldrb	r3, [r7, #14]
 8012ff6:	005b      	lsls	r3, r3, #1
 8012ff8:	683a      	ldr	r2, [r7, #0]
 8012ffa:	4413      	add	r3, r2
 8012ffc:	881b      	ldrh	r3, [r3, #0]
 8012ffe:	461a      	mov	r2, r3
 8013000:	7b7b      	ldrb	r3, [r7, #13]
 8013002:	fa42 f303 	asr.w	r3, r2, r3
 8013006:	f003 0301 	and.w	r3, r3, #1
 801300a:	2b00      	cmp	r3, #0
 801300c:	d02d      	beq.n	801306a <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801300e:	7bfa      	ldrb	r2, [r7, #15]
 8013010:	7b7b      	ldrb	r3, [r7, #13]
 8013012:	4413      	add	r3, r2
 8013014:	461a      	mov	r2, r3
 8013016:	4613      	mov	r3, r2
 8013018:	005b      	lsls	r3, r3, #1
 801301a:	4413      	add	r3, r2
 801301c:	009b      	lsls	r3, r3, #2
 801301e:	461a      	mov	r2, r3
 8013020:	69fb      	ldr	r3, [r7, #28]
 8013022:	4413      	add	r3, r2
 8013024:	7a1b      	ldrb	r3, [r3, #8]
 8013026:	f343 0303 	sbfx	r3, r3, #0, #4
 801302a:	b25b      	sxtb	r3, r3
 801302c:	f003 030f 	and.w	r3, r3, #15
 8013030:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8013032:	7bfa      	ldrb	r2, [r7, #15]
 8013034:	7b7b      	ldrb	r3, [r7, #13]
 8013036:	4413      	add	r3, r2
 8013038:	461a      	mov	r2, r3
 801303a:	4613      	mov	r3, r2
 801303c:	005b      	lsls	r3, r3, #1
 801303e:	4413      	add	r3, r2
 8013040:	009b      	lsls	r3, r3, #2
 8013042:	461a      	mov	r2, r3
 8013044:	69fb      	ldr	r3, [r7, #28]
 8013046:	4413      	add	r3, r2
 8013048:	7a1b      	ldrb	r3, [r3, #8]
 801304a:	f343 1303 	sbfx	r3, r3, #4, #4
 801304e:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8013050:	f003 030f 	and.w	r3, r3, #15
 8013054:	b25a      	sxtb	r2, r3
 8013056:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801305a:	4618      	mov	r0, r3
 801305c:	f000 f81a 	bl	8013094 <RegionCommonValueInRange>
 8013060:	4603      	mov	r3, r0
 8013062:	2b01      	cmp	r3, #1
 8013064:	d101      	bne.n	801306a <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8013066:	2301      	movs	r3, #1
 8013068:	e010      	b.n	801308c <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801306a:	7b7b      	ldrb	r3, [r7, #13]
 801306c:	3301      	adds	r3, #1
 801306e:	737b      	strb	r3, [r7, #13]
 8013070:	7b7b      	ldrb	r3, [r7, #13]
 8013072:	2b0f      	cmp	r3, #15
 8013074:	d9be      	bls.n	8012ff4 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8013076:	7bfb      	ldrb	r3, [r7, #15]
 8013078:	3310      	adds	r3, #16
 801307a:	73fb      	strb	r3, [r7, #15]
 801307c:	7bbb      	ldrb	r3, [r7, #14]
 801307e:	3301      	adds	r3, #1
 8013080:	73bb      	strb	r3, [r7, #14]
 8013082:	7bfa      	ldrb	r2, [r7, #15]
 8013084:	79fb      	ldrb	r3, [r7, #7]
 8013086:	429a      	cmp	r2, r3
 8013088:	d3b1      	bcc.n	8012fee <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801308a:	2300      	movs	r3, #0
}
 801308c:	4618      	mov	r0, r3
 801308e:	3710      	adds	r7, #16
 8013090:	46bd      	mov	sp, r7
 8013092:	bd80      	pop	{r7, pc}

08013094 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8013094:	b480      	push	{r7}
 8013096:	b083      	sub	sp, #12
 8013098:	af00      	add	r7, sp, #0
 801309a:	4603      	mov	r3, r0
 801309c:	71fb      	strb	r3, [r7, #7]
 801309e:	460b      	mov	r3, r1
 80130a0:	71bb      	strb	r3, [r7, #6]
 80130a2:	4613      	mov	r3, r2
 80130a4:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80130a6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80130aa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80130ae:	429a      	cmp	r2, r3
 80130b0:	db07      	blt.n	80130c2 <RegionCommonValueInRange+0x2e>
 80130b2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80130b6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80130ba:	429a      	cmp	r2, r3
 80130bc:	dc01      	bgt.n	80130c2 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80130be:	2301      	movs	r3, #1
 80130c0:	e000      	b.n	80130c4 <RegionCommonValueInRange+0x30>
    }
    return 0;
 80130c2:	2300      	movs	r3, #0
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	370c      	adds	r7, #12
 80130c8:	46bd      	mov	sp, r7
 80130ca:	bc80      	pop	{r7}
 80130cc:	4770      	bx	lr

080130ce <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80130ce:	b480      	push	{r7}
 80130d0:	b085      	sub	sp, #20
 80130d2:	af00      	add	r7, sp, #0
 80130d4:	6078      	str	r0, [r7, #4]
 80130d6:	460b      	mov	r3, r1
 80130d8:	70fb      	strb	r3, [r7, #3]
 80130da:	4613      	mov	r3, r2
 80130dc:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 80130de:	78fb      	ldrb	r3, [r7, #3]
 80130e0:	091b      	lsrs	r3, r3, #4
 80130e2:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 80130e4:	78bb      	ldrb	r3, [r7, #2]
 80130e6:	091b      	lsrs	r3, r3, #4
 80130e8:	b2db      	uxtb	r3, r3
 80130ea:	7bfa      	ldrb	r2, [r7, #15]
 80130ec:	429a      	cmp	r2, r3
 80130ee:	d803      	bhi.n	80130f8 <RegionCommonChanDisable+0x2a>
 80130f0:	78fa      	ldrb	r2, [r7, #3]
 80130f2:	78bb      	ldrb	r3, [r7, #2]
 80130f4:	429a      	cmp	r2, r3
 80130f6:	d301      	bcc.n	80130fc <RegionCommonChanDisable+0x2e>
    {
        return false;
 80130f8:	2300      	movs	r3, #0
 80130fa:	e017      	b.n	801312c <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 80130fc:	7bfb      	ldrb	r3, [r7, #15]
 80130fe:	005b      	lsls	r3, r3, #1
 8013100:	687a      	ldr	r2, [r7, #4]
 8013102:	4413      	add	r3, r2
 8013104:	881b      	ldrh	r3, [r3, #0]
 8013106:	b21a      	sxth	r2, r3
 8013108:	78fb      	ldrb	r3, [r7, #3]
 801310a:	f003 030f 	and.w	r3, r3, #15
 801310e:	2101      	movs	r1, #1
 8013110:	fa01 f303 	lsl.w	r3, r1, r3
 8013114:	b21b      	sxth	r3, r3
 8013116:	43db      	mvns	r3, r3
 8013118:	b21b      	sxth	r3, r3
 801311a:	4013      	ands	r3, r2
 801311c:	b219      	sxth	r1, r3
 801311e:	7bfb      	ldrb	r3, [r7, #15]
 8013120:	005b      	lsls	r3, r3, #1
 8013122:	687a      	ldr	r2, [r7, #4]
 8013124:	4413      	add	r3, r2
 8013126:	b28a      	uxth	r2, r1
 8013128:	801a      	strh	r2, [r3, #0]

    return true;
 801312a:	2301      	movs	r3, #1
}
 801312c:	4618      	mov	r0, r3
 801312e:	3714      	adds	r7, #20
 8013130:	46bd      	mov	sp, r7
 8013132:	bc80      	pop	{r7}
 8013134:	4770      	bx	lr

08013136 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8013136:	b580      	push	{r7, lr}
 8013138:	b084      	sub	sp, #16
 801313a:	af00      	add	r7, sp, #0
 801313c:	6078      	str	r0, [r7, #4]
 801313e:	460b      	mov	r3, r1
 8013140:	70fb      	strb	r3, [r7, #3]
 8013142:	4613      	mov	r3, r2
 8013144:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8013146:	2300      	movs	r3, #0
 8013148:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	2b00      	cmp	r3, #0
 801314e:	d101      	bne.n	8013154 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8013150:	2300      	movs	r3, #0
 8013152:	e018      	b.n	8013186 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8013154:	78fb      	ldrb	r3, [r7, #3]
 8013156:	73bb      	strb	r3, [r7, #14]
 8013158:	e010      	b.n	801317c <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801315a:	7bbb      	ldrb	r3, [r7, #14]
 801315c:	005b      	lsls	r3, r3, #1
 801315e:	687a      	ldr	r2, [r7, #4]
 8013160:	4413      	add	r3, r2
 8013162:	881b      	ldrh	r3, [r3, #0]
 8013164:	2110      	movs	r1, #16
 8013166:	4618      	mov	r0, r3
 8013168:	f7ff fed8 	bl	8012f1c <CountChannels>
 801316c:	4603      	mov	r3, r0
 801316e:	461a      	mov	r2, r3
 8013170:	7bfb      	ldrb	r3, [r7, #15]
 8013172:	4413      	add	r3, r2
 8013174:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8013176:	7bbb      	ldrb	r3, [r7, #14]
 8013178:	3301      	adds	r3, #1
 801317a:	73bb      	strb	r3, [r7, #14]
 801317c:	7bba      	ldrb	r2, [r7, #14]
 801317e:	78bb      	ldrb	r3, [r7, #2]
 8013180:	429a      	cmp	r2, r3
 8013182:	d3ea      	bcc.n	801315a <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8013184:	7bfb      	ldrb	r3, [r7, #15]
}
 8013186:	4618      	mov	r0, r3
 8013188:	3710      	adds	r7, #16
 801318a:	46bd      	mov	sp, r7
 801318c:	bd80      	pop	{r7, pc}

0801318e <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801318e:	b480      	push	{r7}
 8013190:	b087      	sub	sp, #28
 8013192:	af00      	add	r7, sp, #0
 8013194:	60f8      	str	r0, [r7, #12]
 8013196:	60b9      	str	r1, [r7, #8]
 8013198:	4613      	mov	r3, r2
 801319a:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d016      	beq.n	80131d0 <RegionCommonChanMaskCopy+0x42>
 80131a2:	68bb      	ldr	r3, [r7, #8]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d013      	beq.n	80131d0 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80131a8:	2300      	movs	r3, #0
 80131aa:	75fb      	strb	r3, [r7, #23]
 80131ac:	e00c      	b.n	80131c8 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80131ae:	7dfb      	ldrb	r3, [r7, #23]
 80131b0:	005b      	lsls	r3, r3, #1
 80131b2:	68ba      	ldr	r2, [r7, #8]
 80131b4:	441a      	add	r2, r3
 80131b6:	7dfb      	ldrb	r3, [r7, #23]
 80131b8:	005b      	lsls	r3, r3, #1
 80131ba:	68f9      	ldr	r1, [r7, #12]
 80131bc:	440b      	add	r3, r1
 80131be:	8812      	ldrh	r2, [r2, #0]
 80131c0:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80131c2:	7dfb      	ldrb	r3, [r7, #23]
 80131c4:	3301      	adds	r3, #1
 80131c6:	75fb      	strb	r3, [r7, #23]
 80131c8:	7dfa      	ldrb	r2, [r7, #23]
 80131ca:	79fb      	ldrb	r3, [r7, #7]
 80131cc:	429a      	cmp	r2, r3
 80131ce:	d3ee      	bcc.n	80131ae <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80131d0:	bf00      	nop
 80131d2:	371c      	adds	r7, #28
 80131d4:	46bd      	mov	sp, r7
 80131d6:	bc80      	pop	{r7}
 80131d8:	4770      	bx	lr

080131da <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80131da:	b082      	sub	sp, #8
 80131dc:	b580      	push	{r7, lr}
 80131de:	b086      	sub	sp, #24
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	60f8      	str	r0, [r7, #12]
 80131e4:	60b9      	str	r1, [r7, #8]
 80131e6:	627b      	str	r3, [r7, #36]	; 0x24
 80131e8:	4613      	mov	r3, r2
 80131ea:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80131ec:	79f9      	ldrb	r1, [r7, #7]
 80131ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80131f2:	cb0c      	ldmia	r3, {r2, r3}
 80131f4:	68f8      	ldr	r0, [r7, #12]
 80131f6:	f7ff fdcf 	bl	8012d98 <GetDutyCycle>
 80131fa:	4603      	mov	r3, r0
 80131fc:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	689a      	ldr	r2, [r3, #8]
 8013202:	8afb      	ldrh	r3, [r7, #22]
 8013204:	68b9      	ldr	r1, [r7, #8]
 8013206:	fb01 f303 	mul.w	r3, r1, r3
 801320a:	429a      	cmp	r2, r3
 801320c:	d909      	bls.n	8013222 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	689a      	ldr	r2, [r3, #8]
 8013212:	8afb      	ldrh	r3, [r7, #22]
 8013214:	68b9      	ldr	r1, [r7, #8]
 8013216:	fb01 f303 	mul.w	r3, r1, r3
 801321a:	1ad2      	subs	r2, r2, r3
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8013220:	e002      	b.n	8013228 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	2200      	movs	r2, #0
 8013226:	609a      	str	r2, [r3, #8]
}
 8013228:	bf00      	nop
 801322a:	3718      	adds	r7, #24
 801322c:	46bd      	mov	sp, r7
 801322e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013232:	b002      	add	sp, #8
 8013234:	4770      	bx	lr

08013236 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8013236:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013238:	b08d      	sub	sp, #52	; 0x34
 801323a:	af04      	add	r7, sp, #16
 801323c:	6039      	str	r1, [r7, #0]
 801323e:	4611      	mov	r1, r2
 8013240:	461a      	mov	r2, r3
 8013242:	4603      	mov	r3, r0
 8013244:	71fb      	strb	r3, [r7, #7]
 8013246:	460b      	mov	r3, r1
 8013248:	71bb      	strb	r3, [r7, #6]
 801324a:	4613      	mov	r3, r2
 801324c:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801324e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013252:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8013254:	f005 fcc2 	bl	8018bdc <UTIL_TIMER_GetCurrentTime>
 8013258:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 801325a:	2300      	movs	r3, #0
 801325c:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 801325e:	2301      	movs	r3, #1
 8013260:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 8013262:	2300      	movs	r3, #0
 8013264:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 8013266:	2300      	movs	r3, #0
 8013268:	76bb      	strb	r3, [r7, #26]
 801326a:	e06c      	b.n	8013346 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801326c:	7eba      	ldrb	r2, [r7, #26]
 801326e:	4613      	mov	r3, r2
 8013270:	009b      	lsls	r3, r3, #2
 8013272:	4413      	add	r3, r2
 8013274:	009b      	lsls	r3, r3, #2
 8013276:	461a      	mov	r2, r3
 8013278:	683b      	ldr	r3, [r7, #0]
 801327a:	189c      	adds	r4, r3, r2
 801327c:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 8013280:	797a      	ldrb	r2, [r7, #5]
 8013282:	79fd      	ldrb	r5, [r7, #7]
 8013284:	697b      	ldr	r3, [r7, #20]
 8013286:	9302      	str	r3, [sp, #8]
 8013288:	46ec      	mov	ip, sp
 801328a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801328e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013292:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013296:	4633      	mov	r3, r6
 8013298:	4629      	mov	r1, r5
 801329a:	4620      	mov	r0, r4
 801329c:	f7ff fdea 	bl	8012e74 <UpdateTimeCredits>
 80132a0:	4603      	mov	r3, r0
 80132a2:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80132a4:	89fa      	ldrh	r2, [r7, #14]
 80132a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80132a8:	fb02 f303 	mul.w	r3, r2, r3
 80132ac:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80132ae:	7eba      	ldrb	r2, [r7, #26]
 80132b0:	4613      	mov	r3, r2
 80132b2:	009b      	lsls	r3, r3, #2
 80132b4:	4413      	add	r3, r2
 80132b6:	009b      	lsls	r3, r3, #2
 80132b8:	461a      	mov	r2, r3
 80132ba:	683b      	ldr	r3, [r7, #0]
 80132bc:	4413      	add	r3, r2
 80132be:	689b      	ldr	r3, [r3, #8]
 80132c0:	693a      	ldr	r2, [r7, #16]
 80132c2:	429a      	cmp	r2, r3
 80132c4:	d305      	bcc.n	80132d2 <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 80132c6:	797b      	ldrb	r3, [r7, #5]
 80132c8:	f083 0301 	eor.w	r3, r3, #1
 80132cc:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d00d      	beq.n	80132ee <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 80132d2:	7eba      	ldrb	r2, [r7, #26]
 80132d4:	4613      	mov	r3, r2
 80132d6:	009b      	lsls	r3, r3, #2
 80132d8:	4413      	add	r3, r2
 80132da:	009b      	lsls	r3, r3, #2
 80132dc:	461a      	mov	r2, r3
 80132de:	683b      	ldr	r3, [r7, #0]
 80132e0:	4413      	add	r3, r2
 80132e2:	2201      	movs	r2, #1
 80132e4:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 80132e6:	7efb      	ldrb	r3, [r7, #27]
 80132e8:	3301      	adds	r3, #1
 80132ea:	76fb      	strb	r3, [r7, #27]
 80132ec:	e028      	b.n	8013340 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 80132ee:	7eba      	ldrb	r2, [r7, #26]
 80132f0:	4613      	mov	r3, r2
 80132f2:	009b      	lsls	r3, r3, #2
 80132f4:	4413      	add	r3, r2
 80132f6:	009b      	lsls	r3, r3, #2
 80132f8:	461a      	mov	r2, r3
 80132fa:	683b      	ldr	r3, [r7, #0]
 80132fc:	4413      	add	r3, r2
 80132fe:	2200      	movs	r2, #0
 8013300:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 8013302:	7eba      	ldrb	r2, [r7, #26]
 8013304:	4613      	mov	r3, r2
 8013306:	009b      	lsls	r3, r3, #2
 8013308:	4413      	add	r3, r2
 801330a:	009b      	lsls	r3, r3, #2
 801330c:	461a      	mov	r2, r3
 801330e:	683b      	ldr	r3, [r7, #0]
 8013310:	4413      	add	r3, r2
 8013312:	68db      	ldr	r3, [r3, #12]
 8013314:	693a      	ldr	r2, [r7, #16]
 8013316:	429a      	cmp	r2, r3
 8013318:	d212      	bcs.n	8013340 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 801331a:	7eba      	ldrb	r2, [r7, #26]
 801331c:	4613      	mov	r3, r2
 801331e:	009b      	lsls	r3, r3, #2
 8013320:	4413      	add	r3, r2
 8013322:	009b      	lsls	r3, r3, #2
 8013324:	461a      	mov	r2, r3
 8013326:	683b      	ldr	r3, [r7, #0]
 8013328:	4413      	add	r3, r2
 801332a:	689b      	ldr	r3, [r3, #8]
 801332c:	693a      	ldr	r2, [r7, #16]
 801332e:	1ad3      	subs	r3, r2, r3
 8013330:	69fa      	ldr	r2, [r7, #28]
 8013332:	4293      	cmp	r3, r2
 8013334:	bf28      	it	cs
 8013336:	4613      	movcs	r3, r2
 8013338:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 801333a:	7efb      	ldrb	r3, [r7, #27]
 801333c:	3301      	adds	r3, #1
 801333e:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 8013340:	7ebb      	ldrb	r3, [r7, #26]
 8013342:	3301      	adds	r3, #1
 8013344:	76bb      	strb	r3, [r7, #26]
 8013346:	7eba      	ldrb	r2, [r7, #26]
 8013348:	79bb      	ldrb	r3, [r7, #6]
 801334a:	429a      	cmp	r2, r3
 801334c:	d38e      	bcc.n	801326c <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 801334e:	7efb      	ldrb	r3, [r7, #27]
 8013350:	2b00      	cmp	r3, #0
 8013352:	d102      	bne.n	801335a <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8013354:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013358:	e000      	b.n	801335c <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 801335a:	69fb      	ldr	r3, [r7, #28]
}
 801335c:	4618      	mov	r0, r3
 801335e:	3724      	adds	r7, #36	; 0x24
 8013360:	46bd      	mov	sp, r7
 8013362:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013364 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8013364:	b480      	push	{r7}
 8013366:	b085      	sub	sp, #20
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
 801336c:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801336e:	2300      	movs	r3, #0
 8013370:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	781b      	ldrb	r3, [r3, #0]
 8013376:	2b03      	cmp	r3, #3
 8013378:	d13f      	bne.n	80133fa <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	3301      	adds	r3, #1
 801337e:	781b      	ldrb	r3, [r3, #0]
 8013380:	b25a      	sxtb	r2, r3
 8013382:	683b      	ldr	r3, [r7, #0]
 8013384:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8013386:	683b      	ldr	r3, [r7, #0]
 8013388:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801338c:	f003 030f 	and.w	r3, r3, #15
 8013390:	b25a      	sxtb	r2, r3
 8013392:	683b      	ldr	r3, [r7, #0]
 8013394:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8013396:	683b      	ldr	r3, [r7, #0]
 8013398:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801339c:	b2db      	uxtb	r3, r3
 801339e:	091b      	lsrs	r3, r3, #4
 80133a0:	b2db      	uxtb	r3, r3
 80133a2:	b25a      	sxtb	r2, r3
 80133a4:	683b      	ldr	r3, [r7, #0]
 80133a6:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	3302      	adds	r3, #2
 80133ac:	781b      	ldrb	r3, [r3, #0]
 80133ae:	b29a      	uxth	r2, r3
 80133b0:	683b      	ldr	r3, [r7, #0]
 80133b2:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80133b4:	683b      	ldr	r3, [r7, #0]
 80133b6:	889b      	ldrh	r3, [r3, #4]
 80133b8:	b21a      	sxth	r2, r3
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	3303      	adds	r3, #3
 80133be:	781b      	ldrb	r3, [r3, #0]
 80133c0:	021b      	lsls	r3, r3, #8
 80133c2:	b21b      	sxth	r3, r3
 80133c4:	4313      	orrs	r3, r2
 80133c6:	b21b      	sxth	r3, r3
 80133c8:	b29a      	uxth	r2, r3
 80133ca:	683b      	ldr	r3, [r7, #0]
 80133cc:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	791a      	ldrb	r2, [r3, #4]
 80133d2:	683b      	ldr	r3, [r7, #0]
 80133d4:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80133d6:	683b      	ldr	r3, [r7, #0]
 80133d8:	781b      	ldrb	r3, [r3, #0]
 80133da:	091b      	lsrs	r3, r3, #4
 80133dc:	b2db      	uxtb	r3, r3
 80133de:	f003 0307 	and.w	r3, r3, #7
 80133e2:	b2da      	uxtb	r2, r3
 80133e4:	683b      	ldr	r3, [r7, #0]
 80133e6:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80133e8:	683b      	ldr	r3, [r7, #0]
 80133ea:	781b      	ldrb	r3, [r3, #0]
 80133ec:	f003 030f 	and.w	r3, r3, #15
 80133f0:	b2da      	uxtb	r2, r3
 80133f2:	683b      	ldr	r3, [r7, #0]
 80133f4:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 80133f6:	2305      	movs	r3, #5
 80133f8:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 80133fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80133fc:	4618      	mov	r0, r3
 80133fe:	3714      	adds	r7, #20
 8013400:	46bd      	mov	sp, r7
 8013402:	bc80      	pop	{r7}
 8013404:	4770      	bx	lr

08013406 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8013406:	b5b0      	push	{r4, r5, r7, lr}
 8013408:	b088      	sub	sp, #32
 801340a:	af02      	add	r7, sp, #8
 801340c:	60f8      	str	r0, [r7, #12]
 801340e:	60b9      	str	r1, [r7, #8]
 8013410:	607a      	str	r2, [r7, #4]
 8013412:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	791b      	ldrb	r3, [r3, #4]
 8013418:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	799b      	ldrb	r3, [r3, #6]
 801341e:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	79db      	ldrb	r3, [r3, #7]
 8013424:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	7a1b      	ldrb	r3, [r3, #8]
 801342a:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 801342c:	68fb      	ldr	r3, [r7, #12]
 801342e:	795b      	ldrb	r3, [r3, #5]
 8013430:	f083 0301 	eor.w	r3, r3, #1
 8013434:	b2db      	uxtb	r3, r3
 8013436:	2b00      	cmp	r3, #0
 8013438:	d008      	beq.n	801344c <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	7adb      	ldrb	r3, [r3, #11]
 801343e:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	7a5b      	ldrb	r3, [r3, #9]
 8013444:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	7a9b      	ldrb	r3, [r3, #10]
 801344a:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 801344c:	7dfb      	ldrb	r3, [r7, #23]
 801344e:	2b00      	cmp	r3, #0
 8013450:	d03a      	beq.n	80134c8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8013452:	68fb      	ldr	r3, [r7, #12]
 8013454:	7b18      	ldrb	r0, [r3, #12]
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	6919      	ldr	r1, [r3, #16]
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8013466:	68fa      	ldr	r2, [r7, #12]
 8013468:	6992      	ldr	r2, [r2, #24]
 801346a:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801346e:	9201      	str	r2, [sp, #4]
 8013470:	9300      	str	r3, [sp, #0]
 8013472:	462b      	mov	r3, r5
 8013474:	4622      	mov	r2, r4
 8013476:	f7ff fd9b 	bl	8012fb0 <RegionCommonChanVerifyDr>
 801347a:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801347c:	f083 0301 	eor.w	r3, r3, #1
 8013480:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8013482:	2b00      	cmp	r3, #0
 8013484:	d003      	beq.n	801348e <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 8013486:	7dfb      	ldrb	r3, [r7, #23]
 8013488:	f023 0302 	bic.w	r3, r3, #2
 801348c:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801349a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801349e:	4618      	mov	r0, r3
 80134a0:	f7ff fdf8 	bl	8013094 <RegionCommonValueInRange>
 80134a4:	4603      	mov	r3, r0
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d10e      	bne.n	80134c8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80134b0:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80134b4:	429a      	cmp	r2, r3
 80134b6:	da03      	bge.n	80134c0 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	7f5b      	ldrb	r3, [r3, #29]
 80134bc:	757b      	strb	r3, [r7, #21]
 80134be:	e003      	b.n	80134c8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80134c0:	7dfb      	ldrb	r3, [r7, #23]
 80134c2:	f023 0304 	bic.w	r3, r3, #4
 80134c6:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80134c8:	7dfb      	ldrb	r3, [r7, #23]
 80134ca:	2b07      	cmp	r3, #7
 80134cc:	d105      	bne.n	80134da <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 80134ce:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d101      	bne.n	80134da <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 80134d6:	2301      	movs	r3, #1
 80134d8:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80134da:	68bb      	ldr	r3, [r7, #8]
 80134dc:	7dba      	ldrb	r2, [r7, #22]
 80134de:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	7d7a      	ldrb	r2, [r7, #21]
 80134e4:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80134e6:	7d3a      	ldrb	r2, [r7, #20]
 80134e8:	683b      	ldr	r3, [r7, #0]
 80134ea:	701a      	strb	r2, [r3, #0]

    return status;
 80134ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80134ee:	4618      	mov	r0, r3
 80134f0:	3718      	adds	r7, #24
 80134f2:	46bd      	mov	sp, r7
 80134f4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080134f8 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 80134f8:	b480      	push	{r7}
 80134fa:	b083      	sub	sp, #12
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	4603      	mov	r3, r0
 8013500:	6039      	str	r1, [r7, #0]
 8013502:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 8013504:	4a05      	ldr	r2, [pc, #20]	; (801351c <RegionCommonComputeSymbolTimeLoRa+0x24>)
 8013506:	683b      	ldr	r3, [r7, #0]
 8013508:	fbb2 f2f3 	udiv	r2, r2, r3
 801350c:	79fb      	ldrb	r3, [r7, #7]
 801350e:	fa02 f303 	lsl.w	r3, r2, r3
}
 8013512:	4618      	mov	r0, r3
 8013514:	370c      	adds	r7, #12
 8013516:	46bd      	mov	sp, r7
 8013518:	bc80      	pop	{r7}
 801351a:	4770      	bx	lr
 801351c:	3b9aca00 	.word	0x3b9aca00

08013520 <RegionCommonComputeRxWindowParameters>:
    // ((8 * 1000000) / 50);
    return 160000UL;
}

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 8013520:	b480      	push	{r7}
 8013522:	b085      	sub	sp, #20
 8013524:	af00      	add	r7, sp, #0
 8013526:	60f8      	str	r0, [r7, #12]
 8013528:	607a      	str	r2, [r7, #4]
 801352a:	603b      	str	r3, [r7, #0]
 801352c:	460b      	mov	r3, r1
 801352e:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 8013530:	7afa      	ldrb	r2, [r7, #11]
 8013532:	7afb      	ldrb	r3, [r7, #11]
 8013534:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013538:	3b04      	subs	r3, #4
 801353a:	0059      	lsls	r1, r3, #1
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	4817      	ldr	r0, [pc, #92]	; (801359c <RegionCommonComputeRxWindowParameters+0x7c>)
 8013540:	fb00 f003 	mul.w	r0, r0, r3
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	4403      	add	r3, r0
 8013548:	1e58      	subs	r0, r3, #1
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	fbb0 f3f3 	udiv	r3, r0, r3
 8013550:	440b      	add	r3, r1
 8013552:	429a      	cmp	r2, r3
 8013554:	bf38      	it	cc
 8013556:	461a      	movcc	r2, r3
 8013558:	69bb      	ldr	r3, [r7, #24]
 801355a:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	009a      	lsls	r2, r3, #2
 8013560:	69bb      	ldr	r3, [r7, #24]
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	68f9      	ldr	r1, [r7, #12]
 8013566:	fb01 f303 	mul.w	r3, r1, r3
 801356a:	085b      	lsrs	r3, r3, #1
 801356c:	1ad3      	subs	r3, r2, r3
 801356e:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 8013572:	f203 233f 	addw	r3, r3, #575	; 0x23f
 8013576:	4a0a      	ldr	r2, [pc, #40]	; (80135a0 <RegionCommonComputeRxWindowParameters+0x80>)
 8013578:	fb82 1203 	smull	r1, r2, r2, r3
 801357c:	1492      	asrs	r2, r2, #18
 801357e:	17db      	asrs	r3, r3, #31
 8013580:	1ad3      	subs	r3, r2, r3
 8013582:	461a      	mov	r2, r3
 8013584:	683b      	ldr	r3, [r7, #0]
 8013586:	1ad3      	subs	r3, r2, r3
 8013588:	3b01      	subs	r3, #1
 801358a:	461a      	mov	r2, r3
 801358c:	69fb      	ldr	r3, [r7, #28]
 801358e:	601a      	str	r2, [r3, #0]
}
 8013590:	bf00      	nop
 8013592:	3714      	adds	r7, #20
 8013594:	46bd      	mov	sp, r7
 8013596:	bc80      	pop	{r7}
 8013598:	4770      	bx	lr
 801359a:	bf00      	nop
 801359c:	001e8480 	.word	0x001e8480
 80135a0:	431bde83 	.word	0x431bde83

080135a4 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	b086      	sub	sp, #24
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	4603      	mov	r3, r0
 80135ac:	60b9      	str	r1, [r7, #8]
 80135ae:	607a      	str	r2, [r7, #4]
 80135b0:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80135b2:	2300      	movs	r3, #0
 80135b4:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80135b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80135ba:	005b      	lsls	r3, r3, #1
 80135bc:	4618      	mov	r0, r3
 80135be:	f7ed f905 	bl	80007cc <__aeabi_ui2f>
 80135c2:	4603      	mov	r3, r0
 80135c4:	4619      	mov	r1, r3
 80135c6:	68b8      	ldr	r0, [r7, #8]
 80135c8:	f7ed f84e 	bl	8000668 <__aeabi_fsub>
 80135cc:	4603      	mov	r3, r0
 80135ce:	6879      	ldr	r1, [r7, #4]
 80135d0:	4618      	mov	r0, r3
 80135d2:	f7ed f849 	bl	8000668 <__aeabi_fsub>
 80135d6:	4603      	mov	r3, r0
 80135d8:	4618      	mov	r0, r3
 80135da:	f7ec ff39 	bl	8000450 <__aeabi_f2d>
 80135de:	4602      	mov	r2, r0
 80135e0:	460b      	mov	r3, r1
 80135e2:	4610      	mov	r0, r2
 80135e4:	4619      	mov	r1, r3
 80135e6:	f005 fe53 	bl	8019290 <floor>
 80135ea:	4602      	mov	r2, r0
 80135ec:	460b      	mov	r3, r1
 80135ee:	4610      	mov	r0, r2
 80135f0:	4619      	mov	r1, r3
 80135f2:	f7ed f80d 	bl	8000610 <__aeabi_d2iz>
 80135f6:	4603      	mov	r3, r0
 80135f8:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 80135fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80135fe:	4618      	mov	r0, r3
 8013600:	3718      	adds	r7, #24
 8013602:	46bd      	mov	sp, r7
 8013604:	bd80      	pop	{r7, pc}

08013606 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8013606:	b590      	push	{r4, r7, lr}
 8013608:	b087      	sub	sp, #28
 801360a:	af00      	add	r7, sp, #0
 801360c:	60f8      	str	r0, [r7, #12]
 801360e:	60b9      	str	r1, [r7, #8]
 8013610:	607a      	str	r2, [r7, #4]
 8013612:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8013614:	2300      	movs	r3, #0
 8013616:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8013618:	2300      	movs	r3, #0
 801361a:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801361c:	2300      	movs	r3, #0
 801361e:	757b      	strb	r3, [r7, #21]
 8013620:	2300      	movs	r3, #0
 8013622:	753b      	strb	r3, [r7, #20]
 8013624:	e098      	b.n	8013758 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8013626:	2300      	movs	r3, #0
 8013628:	74fb      	strb	r3, [r7, #19]
 801362a:	e08b      	b.n	8013744 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	685a      	ldr	r2, [r3, #4]
 8013630:	7d3b      	ldrb	r3, [r7, #20]
 8013632:	005b      	lsls	r3, r3, #1
 8013634:	4413      	add	r3, r2
 8013636:	881b      	ldrh	r3, [r3, #0]
 8013638:	461a      	mov	r2, r3
 801363a:	7cfb      	ldrb	r3, [r7, #19]
 801363c:	fa42 f303 	asr.w	r3, r2, r3
 8013640:	f003 0301 	and.w	r3, r3, #1
 8013644:	2b00      	cmp	r3, #0
 8013646:	d07a      	beq.n	801373e <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8013648:	68fb      	ldr	r3, [r7, #12]
 801364a:	689a      	ldr	r2, [r3, #8]
 801364c:	7d79      	ldrb	r1, [r7, #21]
 801364e:	7cfb      	ldrb	r3, [r7, #19]
 8013650:	440b      	add	r3, r1
 8013652:	4619      	mov	r1, r3
 8013654:	460b      	mov	r3, r1
 8013656:	005b      	lsls	r3, r3, #1
 8013658:	440b      	add	r3, r1
 801365a:	009b      	lsls	r3, r3, #2
 801365c:	4413      	add	r3, r2
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	2b00      	cmp	r3, #0
 8013662:	d067      	beq.n	8013734 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8013664:	68fb      	ldr	r3, [r7, #12]
 8013666:	781b      	ldrb	r3, [r3, #0]
 8013668:	f083 0301 	eor.w	r3, r3, #1
 801366c:	b2db      	uxtb	r3, r3
 801366e:	2b00      	cmp	r3, #0
 8013670:	d00d      	beq.n	801368e <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8013676:	2b00      	cmp	r3, #0
 8013678:	d009      	beq.n	801368e <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	8a5b      	ldrh	r3, [r3, #18]
 801367e:	461a      	mov	r2, r3
 8013680:	7cfb      	ldrb	r3, [r7, #19]
 8013682:	fa42 f303 	asr.w	r3, r2, r3
 8013686:	f003 0301 	and.w	r3, r3, #1
 801368a:	2b00      	cmp	r3, #0
 801368c:	d054      	beq.n	8013738 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	785b      	ldrb	r3, [r3, #1]
 8013692:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	689a      	ldr	r2, [r3, #8]
 8013698:	7d79      	ldrb	r1, [r7, #21]
 801369a:	7cfb      	ldrb	r3, [r7, #19]
 801369c:	440b      	add	r3, r1
 801369e:	4619      	mov	r1, r3
 80136a0:	460b      	mov	r3, r1
 80136a2:	005b      	lsls	r3, r3, #1
 80136a4:	440b      	add	r3, r1
 80136a6:	009b      	lsls	r3, r3, #2
 80136a8:	4413      	add	r3, r2
 80136aa:	7a1b      	ldrb	r3, [r3, #8]
 80136ac:	f343 0303 	sbfx	r3, r3, #0, #4
 80136b0:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80136b2:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	689a      	ldr	r2, [r3, #8]
 80136b8:	7d79      	ldrb	r1, [r7, #21]
 80136ba:	7cfb      	ldrb	r3, [r7, #19]
 80136bc:	440b      	add	r3, r1
 80136be:	4619      	mov	r1, r3
 80136c0:	460b      	mov	r3, r1
 80136c2:	005b      	lsls	r3, r3, #1
 80136c4:	440b      	add	r3, r1
 80136c6:	009b      	lsls	r3, r3, #2
 80136c8:	4413      	add	r3, r2
 80136ca:	7a1b      	ldrb	r3, [r3, #8]
 80136cc:	f343 1303 	sbfx	r3, r3, #4, #4
 80136d0:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80136d2:	461a      	mov	r2, r3
 80136d4:	4621      	mov	r1, r4
 80136d6:	f7ff fcdd 	bl	8013094 <RegionCommonValueInRange>
 80136da:	4603      	mov	r3, r0
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d02d      	beq.n	801373c <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	68da      	ldr	r2, [r3, #12]
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	6899      	ldr	r1, [r3, #8]
 80136e8:	7d78      	ldrb	r0, [r7, #21]
 80136ea:	7cfb      	ldrb	r3, [r7, #19]
 80136ec:	4403      	add	r3, r0
 80136ee:	4618      	mov	r0, r3
 80136f0:	4603      	mov	r3, r0
 80136f2:	005b      	lsls	r3, r3, #1
 80136f4:	4403      	add	r3, r0
 80136f6:	009b      	lsls	r3, r3, #2
 80136f8:	440b      	add	r3, r1
 80136fa:	7a5b      	ldrb	r3, [r3, #9]
 80136fc:	4619      	mov	r1, r3
 80136fe:	460b      	mov	r3, r1
 8013700:	009b      	lsls	r3, r3, #2
 8013702:	440b      	add	r3, r1
 8013704:	009b      	lsls	r3, r3, #2
 8013706:	4413      	add	r3, r2
 8013708:	7c1b      	ldrb	r3, [r3, #16]
 801370a:	f083 0301 	eor.w	r3, r3, #1
 801370e:	b2db      	uxtb	r3, r3
 8013710:	2b00      	cmp	r3, #0
 8013712:	d003      	beq.n	801371c <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8013714:	7dbb      	ldrb	r3, [r7, #22]
 8013716:	3301      	adds	r3, #1
 8013718:	75bb      	strb	r3, [r7, #22]
                    continue;
 801371a:	e010      	b.n	801373e <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801371c:	7dfb      	ldrb	r3, [r7, #23]
 801371e:	1c5a      	adds	r2, r3, #1
 8013720:	75fa      	strb	r2, [r7, #23]
 8013722:	461a      	mov	r2, r3
 8013724:	68bb      	ldr	r3, [r7, #8]
 8013726:	4413      	add	r3, r2
 8013728:	7d79      	ldrb	r1, [r7, #21]
 801372a:	7cfa      	ldrb	r2, [r7, #19]
 801372c:	440a      	add	r2, r1
 801372e:	b2d2      	uxtb	r2, r2
 8013730:	701a      	strb	r2, [r3, #0]
 8013732:	e004      	b.n	801373e <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8013734:	bf00      	nop
 8013736:	e002      	b.n	801373e <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 8013738:	bf00      	nop
 801373a:	e000      	b.n	801373e <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801373c:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801373e:	7cfb      	ldrb	r3, [r7, #19]
 8013740:	3301      	adds	r3, #1
 8013742:	74fb      	strb	r3, [r7, #19]
 8013744:	7cfb      	ldrb	r3, [r7, #19]
 8013746:	2b0f      	cmp	r3, #15
 8013748:	f67f af70 	bls.w	801362c <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801374c:	7d7b      	ldrb	r3, [r7, #21]
 801374e:	3310      	adds	r3, #16
 8013750:	757b      	strb	r3, [r7, #21]
 8013752:	7d3b      	ldrb	r3, [r7, #20]
 8013754:	3301      	adds	r3, #1
 8013756:	753b      	strb	r3, [r7, #20]
 8013758:	7d7b      	ldrb	r3, [r7, #21]
 801375a:	b29a      	uxth	r2, r3
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	8a1b      	ldrh	r3, [r3, #16]
 8013760:	429a      	cmp	r2, r3
 8013762:	f4ff af60 	bcc.w	8013626 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	7dfa      	ldrb	r2, [r7, #23]
 801376a:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 801376c:	683b      	ldr	r3, [r7, #0]
 801376e:	7dba      	ldrb	r2, [r7, #22]
 8013770:	701a      	strb	r2, [r3, #0]
}
 8013772:	bf00      	nop
 8013774:	371c      	adds	r7, #28
 8013776:	46bd      	mov	sp, r7
 8013778:	bd90      	pop	{r4, r7, pc}

0801377a <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801377a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801377c:	b08b      	sub	sp, #44	; 0x2c
 801377e:	af04      	add	r7, sp, #16
 8013780:	60f8      	str	r0, [r7, #12]
 8013782:	60b9      	str	r1, [r7, #8]
 8013784:	607a      	str	r2, [r7, #4]
 8013786:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	685b      	ldr	r3, [r3, #4]
 801378c:	4618      	mov	r0, r3
 801378e:	f005 fa37 	bl	8018c00 <UTIL_TIMER_GetElapsedTime>
 8013792:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	681a      	ldr	r2, [r3, #0]
 8013798:	697b      	ldr	r3, [r7, #20]
 801379a:	1ad2      	subs	r2, r2, r3
 801379c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801379e:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 80137a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137a2:	2201      	movs	r2, #1
 80137a4:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 80137a6:	683b      	ldr	r3, [r7, #0]
 80137a8:	2200      	movs	r2, #0
 80137aa:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	685b      	ldr	r3, [r3, #4]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d004      	beq.n	80137be <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80137b8:	697a      	ldr	r2, [r7, #20]
 80137ba:	429a      	cmp	r2, r3
 80137bc:	d32b      	bcc.n	8013816 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 80137be:	68bb      	ldr	r3, [r7, #8]
 80137c0:	2200      	movs	r2, #0
 80137c2:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	69db      	ldr	r3, [r3, #28]
 80137c8:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80137ce:	68dd      	ldr	r5, [r3, #12]
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	7a5e      	ldrb	r6, [r3, #9]
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	f893 c008 	ldrb.w	ip, [r3, #8]
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	7d1b      	ldrb	r3, [r3, #20]
 80137de:	68fa      	ldr	r2, [r7, #12]
 80137e0:	6992      	ldr	r2, [r2, #24]
 80137e2:	9203      	str	r2, [sp, #12]
 80137e4:	68fa      	ldr	r2, [r7, #12]
 80137e6:	f10d 0e04 	add.w	lr, sp, #4
 80137ea:	320c      	adds	r2, #12
 80137ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80137f0:	e88e 0003 	stmia.w	lr, {r0, r1}
 80137f4:	9300      	str	r3, [sp, #0]
 80137f6:	4663      	mov	r3, ip
 80137f8:	4632      	mov	r2, r6
 80137fa:	4629      	mov	r1, r5
 80137fc:	4620      	mov	r0, r4
 80137fe:	f7ff fd1a 	bl	8013236 <RegionCommonUpdateBandTimeOff>
 8013802:	4602      	mov	r2, r0
 8013804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013806:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	69d8      	ldr	r0, [r3, #28]
 801380c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801380e:	683a      	ldr	r2, [r7, #0]
 8013810:	6879      	ldr	r1, [r7, #4]
 8013812:	f7ff fef8 	bl	8013606 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	781b      	ldrb	r3, [r3, #0]
 801381a:	2b00      	cmp	r3, #0
 801381c:	d004      	beq.n	8013828 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801381e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013820:	2200      	movs	r2, #0
 8013822:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8013824:	2300      	movs	r3, #0
 8013826:	e006      	b.n	8013836 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8013828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801382a:	781b      	ldrb	r3, [r3, #0]
 801382c:	2b00      	cmp	r3, #0
 801382e:	d001      	beq.n	8013834 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8013830:	230b      	movs	r3, #11
 8013832:	e000      	b.n	8013836 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8013834:	230c      	movs	r3, #12
    }
}
 8013836:	4618      	mov	r0, r3
 8013838:	371c      	adds	r7, #28
 801383a:	46bd      	mov	sp, r7
 801383c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08013840 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8013840:	b5b0      	push	{r4, r5, r7, lr}
 8013842:	b08c      	sub	sp, #48	; 0x30
 8013844:	af04      	add	r7, sp, #16
 8013846:	4603      	mov	r3, r0
 8013848:	6039      	str	r1, [r7, #0]
 801384a:	71fb      	strb	r3, [r7, #7]
 801384c:	4613      	mov	r3, r2
 801384e:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8013850:	4b17      	ldr	r3, [pc, #92]	; (80138b0 <RegionCommonRxConfigPrint+0x70>)
 8013852:	f107 0408 	add.w	r4, r7, #8
 8013856:	461d      	mov	r5, r3
 8013858:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801385a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801385c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013860:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8013864:	79fb      	ldrb	r3, [r7, #7]
 8013866:	2b05      	cmp	r3, #5
 8013868:	d813      	bhi.n	8013892 <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 801386a:	79fb      	ldrb	r3, [r7, #7]
 801386c:	009b      	lsls	r3, r3, #2
 801386e:	f107 0220 	add.w	r2, r7, #32
 8013872:	4413      	add	r3, r2
 8013874:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8013878:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801387c:	9202      	str	r2, [sp, #8]
 801387e:	683a      	ldr	r2, [r7, #0]
 8013880:	9201      	str	r2, [sp, #4]
 8013882:	9300      	str	r3, [sp, #0]
 8013884:	4b0b      	ldr	r3, [pc, #44]	; (80138b4 <RegionCommonRxConfigPrint+0x74>)
 8013886:	2201      	movs	r2, #1
 8013888:	2100      	movs	r1, #0
 801388a:	2002      	movs	r0, #2
 801388c:	f004 fa14 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8013890:	e00a      	b.n	80138a8 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8013892:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013896:	9301      	str	r3, [sp, #4]
 8013898:	683b      	ldr	r3, [r7, #0]
 801389a:	9300      	str	r3, [sp, #0]
 801389c:	4b06      	ldr	r3, [pc, #24]	; (80138b8 <RegionCommonRxConfigPrint+0x78>)
 801389e:	2201      	movs	r2, #1
 80138a0:	2100      	movs	r1, #0
 80138a2:	2002      	movs	r0, #2
 80138a4:	f004 fa08 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 80138a8:	bf00      	nop
 80138aa:	3720      	adds	r7, #32
 80138ac:	46bd      	mov	sp, r7
 80138ae:	bdb0      	pop	{r4, r5, r7, pc}
 80138b0:	08019a58 	.word	0x08019a58
 80138b4:	08019a1c 	.word	0x08019a1c
 80138b8:	08019a3c 	.word	0x08019a3c

080138bc <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 80138bc:	b580      	push	{r7, lr}
 80138be:	b084      	sub	sp, #16
 80138c0:	af02      	add	r7, sp, #8
 80138c2:	6078      	str	r0, [r7, #4]
 80138c4:	460b      	mov	r3, r1
 80138c6:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80138c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80138cc:	9301      	str	r3, [sp, #4]
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	9300      	str	r3, [sp, #0]
 80138d2:	4b05      	ldr	r3, [pc, #20]	; (80138e8 <RegionCommonTxConfigPrint+0x2c>)
 80138d4:	2201      	movs	r2, #1
 80138d6:	2100      	movs	r1, #0
 80138d8:	2002      	movs	r0, #2
 80138da:	f004 f9ed 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
}
 80138de:	bf00      	nop
 80138e0:	3708      	adds	r7, #8
 80138e2:	46bd      	mov	sp, r7
 80138e4:	bd80      	pop	{r7, pc}
 80138e6:	bf00      	nop
 80138e8:	08019a70 	.word	0x08019a70

080138ec <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 80138ec:	b480      	push	{r7}
 80138ee:	b085      	sub	sp, #20
 80138f0:	af00      	add	r7, sp, #0
 80138f2:	4603      	mov	r3, r0
 80138f4:	460a      	mov	r2, r1
 80138f6:	71fb      	strb	r3, [r7, #7]
 80138f8:	4613      	mov	r3, r2
 80138fa:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 80138fc:	2300      	movs	r3, #0
 80138fe:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8013900:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8013904:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013908:	429a      	cmp	r2, r3
 801390a:	d102      	bne.n	8013912 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801390c:	79bb      	ldrb	r3, [r7, #6]
 801390e:	73fb      	strb	r3, [r7, #15]
 8013910:	e002      	b.n	8013918 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8013912:	79fb      	ldrb	r3, [r7, #7]
 8013914:	3b01      	subs	r3, #1
 8013916:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8013918:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801391c:	4618      	mov	r0, r3
 801391e:	3714      	adds	r7, #20
 8013920:	46bd      	mov	sp, r7
 8013922:	bc80      	pop	{r7}
 8013924:	4770      	bx	lr

08013926 <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 8013926:	b480      	push	{r7}
 8013928:	b087      	sub	sp, #28
 801392a:	af00      	add	r7, sp, #0
 801392c:	60f8      	str	r0, [r7, #12]
 801392e:	460b      	mov	r3, r1
 8013930:	607a      	str	r2, [r7, #4]
 8013932:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d002      	beq.n	8013940 <FindAvailable125kHzChannels+0x1a>
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	2b00      	cmp	r3, #0
 801393e:	d101      	bne.n	8013944 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013940:	2303      	movs	r3, #3
 8013942:	e021      	b.n	8013988 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	2200      	movs	r2, #0
 8013948:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801394a:	2300      	movs	r3, #0
 801394c:	75fb      	strb	r3, [r7, #23]
 801394e:	e017      	b.n	8013980 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 8013950:	897a      	ldrh	r2, [r7, #10]
 8013952:	7dfb      	ldrb	r3, [r7, #23]
 8013954:	fa42 f303 	asr.w	r3, r2, r3
 8013958:	f003 0301 	and.w	r3, r3, #1
 801395c:	2b00      	cmp	r3, #0
 801395e:	d00c      	beq.n	801397a <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	781b      	ldrb	r3, [r3, #0]
 8013964:	461a      	mov	r2, r3
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	4413      	add	r3, r2
 801396a:	7dfa      	ldrb	r2, [r7, #23]
 801396c:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	781b      	ldrb	r3, [r3, #0]
 8013972:	3301      	adds	r3, #1
 8013974:	b2da      	uxtb	r2, r3
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801397a:	7dfb      	ldrb	r3, [r7, #23]
 801397c:	3301      	adds	r3, #1
 801397e:	75fb      	strb	r3, [r7, #23]
 8013980:	7dfb      	ldrb	r3, [r7, #23]
 8013982:	2b07      	cmp	r3, #7
 8013984:	d9e4      	bls.n	8013950 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8013986:	2300      	movs	r3, #0
}
 8013988:	4618      	mov	r0, r3
 801398a:	371c      	adds	r7, #28
 801398c:	46bd      	mov	sp, r7
 801398e:	bc80      	pop	{r7}
 8013990:	4770      	bx	lr
	...

08013994 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 8013994:	b590      	push	{r4, r7, lr}
 8013996:	b087      	sub	sp, #28
 8013998:	af00      	add	r7, sp, #0
 801399a:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 801399c:	2300      	movs	r3, #0
 801399e:	60fb      	str	r3, [r7, #12]
 80139a0:	2300      	movs	r3, #0
 80139a2:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 80139a4:	2300      	movs	r3, #0
 80139a6:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 80139a8:	4b32      	ldr	r3, [pc, #200]	; (8013a74 <ComputeNext125kHzJoinChannel+0xe0>)
 80139aa:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 80139ae:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d101      	bne.n	80139ba <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80139b6:	2303      	movs	r3, #3
 80139b8:	e057      	b.n	8013a6a <ComputeNext125kHzJoinChannel+0xd6>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 80139ba:	7d7b      	ldrb	r3, [r7, #21]
 80139bc:	085b      	lsrs	r3, r3, #1
 80139be:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 80139c0:	7d7b      	ldrb	r3, [r7, #21]
 80139c2:	f003 0301 	and.w	r3, r3, #1
 80139c6:	b2db      	uxtb	r3, r3
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d108      	bne.n	80139de <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 80139cc:	7d3b      	ldrb	r3, [r7, #20]
 80139ce:	4a29      	ldr	r2, [pc, #164]	; (8013a74 <ComputeNext125kHzJoinChannel+0xe0>)
 80139d0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80139d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80139d8:	b2db      	uxtb	r3, r3
 80139da:	82fb      	strh	r3, [r7, #22]
 80139dc:	e007      	b.n	80139ee <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 80139de:	7d3b      	ldrb	r3, [r7, #20]
 80139e0:	4a24      	ldr	r2, [pc, #144]	; (8013a74 <ComputeNext125kHzJoinChannel+0xe0>)
 80139e2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80139e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80139ea:	0a1b      	lsrs	r3, r3, #8
 80139ec:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80139ee:	f107 020b 	add.w	r2, r7, #11
 80139f2:	8af9      	ldrh	r1, [r7, #22]
 80139f4:	f107 030c 	add.w	r3, r7, #12
 80139f8:	4618      	mov	r0, r3
 80139fa:	f7ff ff94 	bl	8013926 <FindAvailable125kHzChannels>
 80139fe:	4603      	mov	r3, r0
 8013a00:	2b03      	cmp	r3, #3
 8013a02:	d101      	bne.n	8013a08 <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8013a04:	2303      	movs	r3, #3
 8013a06:	e030      	b.n	8013a6a <ComputeNext125kHzJoinChannel+0xd6>
        }

        if ( availableChannels > 0 )
 8013a08:	7afb      	ldrb	r3, [r7, #11]
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d012      	beq.n	8013a34 <ComputeNext125kHzJoinChannel+0xa0>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8013a0e:	7d7b      	ldrb	r3, [r7, #21]
 8013a10:	00db      	lsls	r3, r3, #3
 8013a12:	b2dc      	uxtb	r4, r3
 8013a14:	7afb      	ldrb	r3, [r7, #11]
 8013a16:	3b01      	subs	r3, #1
 8013a18:	4619      	mov	r1, r3
 8013a1a:	2000      	movs	r0, #0
 8013a1c:	f001 fa78 	bl	8014f10 <randr>
 8013a20:	4603      	mov	r3, r0
 8013a22:	f107 0218 	add.w	r2, r7, #24
 8013a26:	4413      	add	r3, r2
 8013a28:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8013a2c:	4423      	add	r3, r4
 8013a2e:	b2da      	uxtb	r2, r3
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8013a34:	7d7b      	ldrb	r3, [r7, #21]
 8013a36:	3301      	adds	r3, #1
 8013a38:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 8013a3a:	7d7b      	ldrb	r3, [r7, #21]
 8013a3c:	2b07      	cmp	r3, #7
 8013a3e:	d901      	bls.n	8013a44 <ComputeNext125kHzJoinChannel+0xb0>
        {
            startIndex = 0;
 8013a40:	2300      	movs	r3, #0
 8013a42:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 8013a44:	7afb      	ldrb	r3, [r7, #11]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d105      	bne.n	8013a56 <ComputeNext125kHzJoinChannel+0xc2>
 8013a4a:	4b0a      	ldr	r3, [pc, #40]	; (8013a74 <ComputeNext125kHzJoinChannel+0xe0>)
 8013a4c:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8013a50:	7d7a      	ldrb	r2, [r7, #21]
 8013a52:	429a      	cmp	r2, r3
 8013a54:	d1b1      	bne.n	80139ba <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 8013a56:	7afb      	ldrb	r3, [r7, #11]
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d005      	beq.n	8013a68 <ComputeNext125kHzJoinChannel+0xd4>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 8013a5c:	4a05      	ldr	r2, [pc, #20]	; (8013a74 <ComputeNext125kHzJoinChannel+0xe0>)
 8013a5e:	7d7b      	ldrb	r3, [r7, #21]
 8013a60:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 8013a64:	2300      	movs	r3, #0
 8013a66:	e000      	b.n	8013a6a <ComputeNext125kHzJoinChannel+0xd6>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8013a68:	2303      	movs	r3, #3
}
 8013a6a:	4618      	mov	r0, r3
 8013a6c:	371c      	adds	r7, #28
 8013a6e:	46bd      	mov	sp, r7
 8013a70:	bd90      	pop	{r4, r7, pc}
 8013a72:	bf00      	nop
 8013a74:	20000c78 	.word	0x20000c78

08013a78 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8013a78:	b480      	push	{r7}
 8013a7a:	b083      	sub	sp, #12
 8013a7c:	af00      	add	r7, sp, #0
 8013a7e:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 8013a80:	4a09      	ldr	r2, [pc, #36]	; (8013aa8 <GetBandwidth+0x30>)
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013a88:	4a08      	ldr	r2, [pc, #32]	; (8013aac <GetBandwidth+0x34>)
 8013a8a:	4293      	cmp	r3, r2
 8013a8c:	d004      	beq.n	8013a98 <GetBandwidth+0x20>
 8013a8e:	4a08      	ldr	r2, [pc, #32]	; (8013ab0 <GetBandwidth+0x38>)
 8013a90:	4293      	cmp	r3, r2
 8013a92:	d003      	beq.n	8013a9c <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8013a94:	2300      	movs	r3, #0
 8013a96:	e002      	b.n	8013a9e <GetBandwidth+0x26>
        case 250000:
            return 1;
 8013a98:	2301      	movs	r3, #1
 8013a9a:	e000      	b.n	8013a9e <GetBandwidth+0x26>
        case 500000:
            return 2;
 8013a9c:	2302      	movs	r3, #2
    }
}
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	370c      	adds	r7, #12
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	bc80      	pop	{r7}
 8013aa6:	4770      	bx	lr
 8013aa8:	0801a044 	.word	0x0801a044
 8013aac:	0003d090 	.word	0x0003d090
 8013ab0:	0007a120 	.word	0x0007a120

08013ab4 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b084      	sub	sp, #16
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	603b      	str	r3, [r7, #0]
 8013abc:	4603      	mov	r3, r0
 8013abe:	71fb      	strb	r3, [r7, #7]
 8013ac0:	460b      	mov	r3, r1
 8013ac2:	71bb      	strb	r3, [r7, #6]
 8013ac4:	4613      	mov	r3, r2
 8013ac6:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8013ac8:	79fb      	ldrb	r3, [r7, #7]
 8013aca:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8013acc:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013ad4:	4293      	cmp	r3, r2
 8013ad6:	bfb8      	it	lt
 8013ad8:	4613      	movlt	r3, r2
 8013ada:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8013adc:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8013ae0:	2b04      	cmp	r3, #4
 8013ae2:	d106      	bne.n	8013af2 <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8013ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013ae8:	2b02      	cmp	r3, #2
 8013aea:	bfb8      	it	lt
 8013aec:	2302      	movlt	r3, #2
 8013aee:	73fb      	strb	r3, [r7, #15]
 8013af0:	e00d      	b.n	8013b0e <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8013af2:	2204      	movs	r2, #4
 8013af4:	2100      	movs	r1, #0
 8013af6:	6838      	ldr	r0, [r7, #0]
 8013af8:	f7ff fb1d 	bl	8013136 <RegionCommonCountChannels>
 8013afc:	4603      	mov	r3, r0
 8013afe:	2b31      	cmp	r3, #49	; 0x31
 8013b00:	d805      	bhi.n	8013b0e <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8013b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013b06:	2b05      	cmp	r3, #5
 8013b08:	bfb8      	it	lt
 8013b0a:	2305      	movlt	r3, #5
 8013b0c:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8013b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013b12:	4618      	mov	r0, r3
 8013b14:	3710      	adds	r7, #16
 8013b16:	46bd      	mov	sp, r7
 8013b18:	bd80      	pop	{r7, pc}
	...

08013b1c <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8013b1c:	b580      	push	{r7, lr}
 8013b1e:	b082      	sub	sp, #8
 8013b20:	af00      	add	r7, sp, #0
 8013b22:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8013b24:	4b18      	ldr	r3, [pc, #96]	; (8013b88 <VerifyRfFreq+0x6c>)
 8013b26:	6a1b      	ldr	r3, [r3, #32]
 8013b28:	6878      	ldr	r0, [r7, #4]
 8013b2a:	4798      	blx	r3
 8013b2c:	4603      	mov	r3, r0
 8013b2e:	f083 0301 	eor.w	r3, r3, #1
 8013b32:	b2db      	uxtb	r3, r3
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d001      	beq.n	8013b3c <VerifyRfFreq+0x20>
    {
        return false;
 8013b38:	2300      	movs	r3, #0
 8013b3a:	e021      	b.n	8013b80 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	4a13      	ldr	r2, [pc, #76]	; (8013b8c <VerifyRfFreq+0x70>)
 8013b40:	4293      	cmp	r3, r2
 8013b42:	d910      	bls.n	8013b66 <VerifyRfFreq+0x4a>
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	4a12      	ldr	r2, [pc, #72]	; (8013b90 <VerifyRfFreq+0x74>)
 8013b48:	4293      	cmp	r3, r2
 8013b4a:	d80c      	bhi.n	8013b66 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8013b4c:	687a      	ldr	r2, [r7, #4]
 8013b4e:	4b11      	ldr	r3, [pc, #68]	; (8013b94 <VerifyRfFreq+0x78>)
 8013b50:	4413      	add	r3, r2
 8013b52:	4a11      	ldr	r2, [pc, #68]	; (8013b98 <VerifyRfFreq+0x7c>)
 8013b54:	fba2 1203 	umull	r1, r2, r2, r3
 8013b58:	0c92      	lsrs	r2, r2, #18
 8013b5a:	4910      	ldr	r1, [pc, #64]	; (8013b9c <VerifyRfFreq+0x80>)
 8013b5c:	fb01 f202 	mul.w	r2, r1, r2
 8013b60:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8013b62:	2a00      	cmp	r2, #0
 8013b64:	d001      	beq.n	8013b6a <VerifyRfFreq+0x4e>
    {
        return false;
 8013b66:	2300      	movs	r3, #0
 8013b68:	e00a      	b.n	8013b80 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	4a0c      	ldr	r2, [pc, #48]	; (8013ba0 <VerifyRfFreq+0x84>)
 8013b6e:	4293      	cmp	r3, r2
 8013b70:	d903      	bls.n	8013b7a <VerifyRfFreq+0x5e>
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	4a06      	ldr	r2, [pc, #24]	; (8013b90 <VerifyRfFreq+0x74>)
 8013b76:	4293      	cmp	r3, r2
 8013b78:	d901      	bls.n	8013b7e <VerifyRfFreq+0x62>
    {
        return false;
 8013b7a:	2300      	movs	r3, #0
 8013b7c:	e000      	b.n	8013b80 <VerifyRfFreq+0x64>
    }
    return true;
 8013b7e:	2301      	movs	r3, #1
}
 8013b80:	4618      	mov	r0, r3
 8013b82:	3708      	adds	r7, #8
 8013b84:	46bd      	mov	sp, r7
 8013b86:	bd80      	pop	{r7, pc}
 8013b88:	0801a0b8 	.word	0x0801a0b8
 8013b8c:	3708709f 	.word	0x3708709f
 8013b90:	374886e0 	.word	0x374886e0
 8013b94:	c8f78f60 	.word	0xc8f78f60
 8013b98:	6fd91d85 	.word	0x6fd91d85
 8013b9c:	000927c0 	.word	0x000927c0
 8013ba0:	35c8015f 	.word	0x35c8015f

08013ba4 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8013ba4:	b590      	push	{r4, r7, lr}
 8013ba6:	b089      	sub	sp, #36	; 0x24
 8013ba8:	af04      	add	r7, sp, #16
 8013baa:	4603      	mov	r3, r0
 8013bac:	460a      	mov	r2, r1
 8013bae:	71fb      	strb	r3, [r7, #7]
 8013bb0:	4613      	mov	r3, r2
 8013bb2:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8013bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013bb8:	4a0f      	ldr	r2, [pc, #60]	; (8013bf8 <GetTimeOnAir+0x54>)
 8013bba:	5cd3      	ldrb	r3, [r2, r3]
 8013bbc:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 8013bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013bc2:	4618      	mov	r0, r3
 8013bc4:	f7ff ff58 	bl	8013a78 <GetBandwidth>
 8013bc8:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8013bca:	4b0c      	ldr	r3, [pc, #48]	; (8013bfc <GetTimeOnAir+0x58>)
 8013bcc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013bce:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8013bd2:	88bb      	ldrh	r3, [r7, #4]
 8013bd4:	b2db      	uxtb	r3, r3
 8013bd6:	2101      	movs	r1, #1
 8013bd8:	9103      	str	r1, [sp, #12]
 8013bda:	9302      	str	r3, [sp, #8]
 8013bdc:	2300      	movs	r3, #0
 8013bde:	9301      	str	r3, [sp, #4]
 8013be0:	2308      	movs	r3, #8
 8013be2:	9300      	str	r3, [sp, #0]
 8013be4:	2301      	movs	r3, #1
 8013be6:	68b9      	ldr	r1, [r7, #8]
 8013be8:	2001      	movs	r0, #1
 8013bea:	47a0      	blx	r4
 8013bec:	4603      	mov	r3, r0
}
 8013bee:	4618      	mov	r0, r3
 8013bf0:	3714      	adds	r7, #20
 8013bf2:	46bd      	mov	sp, r7
 8013bf4:	bd90      	pop	{r4, r7, pc}
 8013bf6:	bf00      	nop
 8013bf8:	0801a034 	.word	0x0801a034
 8013bfc:	0801a0b8 	.word	0x0801a0b8

08013c00 <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8013c00:	b580      	push	{r7, lr}
 8013c02:	b084      	sub	sp, #16
 8013c04:	af00      	add	r7, sp, #0
 8013c06:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8013c08:	2300      	movs	r3, #0
 8013c0a:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	781b      	ldrb	r3, [r3, #0]
 8013c10:	3b01      	subs	r3, #1
 8013c12:	2b38      	cmp	r3, #56	; 0x38
 8013c14:	f200 8124 	bhi.w	8013e60 <RegionUS915GetPhyParam+0x260>
 8013c18:	a201      	add	r2, pc, #4	; (adr r2, 8013c20 <RegionUS915GetPhyParam+0x20>)
 8013c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c1e:	bf00      	nop
 8013c20:	08013d05 	.word	0x08013d05
 8013c24:	08013d0b 	.word	0x08013d0b
 8013c28:	08013e61 	.word	0x08013e61
 8013c2c:	08013e61 	.word	0x08013e61
 8013c30:	08013e61 	.word	0x08013e61
 8013c34:	08013d11 	.word	0x08013d11
 8013c38:	08013e61 	.word	0x08013e61
 8013c3c:	08013d2b 	.word	0x08013d2b
 8013c40:	08013e61 	.word	0x08013e61
 8013c44:	08013d31 	.word	0x08013d31
 8013c48:	08013d37 	.word	0x08013d37
 8013c4c:	08013d3d 	.word	0x08013d3d
 8013c50:	08013d43 	.word	0x08013d43
 8013c54:	08013d53 	.word	0x08013d53
 8013c58:	08013d63 	.word	0x08013d63
 8013c5c:	08013d69 	.word	0x08013d69
 8013c60:	08013d71 	.word	0x08013d71
 8013c64:	08013d79 	.word	0x08013d79
 8013c68:	08013d81 	.word	0x08013d81
 8013c6c:	08013d89 	.word	0x08013d89
 8013c70:	08013d91 	.word	0x08013d91
 8013c74:	08013d99 	.word	0x08013d99
 8013c78:	08013dad 	.word	0x08013dad
 8013c7c:	08013db3 	.word	0x08013db3
 8013c80:	08013db9 	.word	0x08013db9
 8013c84:	08013dbf 	.word	0x08013dbf
 8013c88:	08013dc5 	.word	0x08013dc5
 8013c8c:	08013dcb 	.word	0x08013dcb
 8013c90:	08013dd1 	.word	0x08013dd1
 8013c94:	08013dd7 	.word	0x08013dd7
 8013c98:	08013dd7 	.word	0x08013dd7
 8013c9c:	08013ddd 	.word	0x08013ddd
 8013ca0:	08013de3 	.word	0x08013de3
 8013ca4:	08013d17 	.word	0x08013d17
 8013ca8:	08013e61 	.word	0x08013e61
 8013cac:	08013e61 	.word	0x08013e61
 8013cb0:	08013e61 	.word	0x08013e61
 8013cb4:	08013e61 	.word	0x08013e61
 8013cb8:	08013e61 	.word	0x08013e61
 8013cbc:	08013e61 	.word	0x08013e61
 8013cc0:	08013e61 	.word	0x08013e61
 8013cc4:	08013e61 	.word	0x08013e61
 8013cc8:	08013e61 	.word	0x08013e61
 8013ccc:	08013e61 	.word	0x08013e61
 8013cd0:	08013e61 	.word	0x08013e61
 8013cd4:	08013e61 	.word	0x08013e61
 8013cd8:	08013e61 	.word	0x08013e61
 8013cdc:	08013deb 	.word	0x08013deb
 8013ce0:	08013dff 	.word	0x08013dff
 8013ce4:	08013e0d 	.word	0x08013e0d
 8013ce8:	08013e13 	.word	0x08013e13
 8013cec:	08013e1f 	.word	0x08013e1f
 8013cf0:	08013e25 	.word	0x08013e25
 8013cf4:	08013e39 	.word	0x08013e39
 8013cf8:	08013e19 	.word	0x08013e19
 8013cfc:	08013e3f 	.word	0x08013e3f
 8013d00:	08013e4f 	.word	0x08013e4f
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8013d04:	2308      	movs	r3, #8
 8013d06:	60bb      	str	r3, [r7, #8]
            break;
 8013d08:	e0ab      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8013d0a:	2300      	movs	r3, #0
 8013d0c:	60bb      	str	r3, [r7, #8]
            break;
 8013d0e:	e0a8      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8013d10:	2300      	movs	r3, #0
 8013d12:	60bb      	str	r3, [r7, #8]
            break;
 8013d14:	e0a5      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013d1c:	2100      	movs	r1, #0
 8013d1e:	4618      	mov	r0, r3
 8013d20:	f7ff fde4 	bl	80138ec <GetNextLowerTxDr>
 8013d24:	4603      	mov	r3, r0
 8013d26:	60bb      	str	r3, [r7, #8]
            break;
 8013d28:	e09b      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	60bb      	str	r3, [r7, #8]
            break;
 8013d2e:	e098      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8013d30:	2300      	movs	r3, #0
 8013d32:	60bb      	str	r3, [r7, #8]
            break;
 8013d34:	e095      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 8013d36:	2340      	movs	r3, #64	; 0x40
 8013d38:	60bb      	str	r3, [r7, #8]
            break;
 8013d3a:	e092      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 8013d3c:	2320      	movs	r3, #32
 8013d3e:	60bb      	str	r3, [r7, #8]
            break;
 8013d40:	e08f      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013d48:	461a      	mov	r2, r3
 8013d4a:	4b4a      	ldr	r3, [pc, #296]	; (8013e74 <RegionUS915GetPhyParam+0x274>)
 8013d4c:	5c9b      	ldrb	r3, [r3, r2]
 8013d4e:	60bb      	str	r3, [r7, #8]
            break;
 8013d50:	e087      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013d58:	461a      	mov	r2, r3
 8013d5a:	4b47      	ldr	r3, [pc, #284]	; (8013e78 <RegionUS915GetPhyParam+0x278>)
 8013d5c:	5c9b      	ldrb	r3, [r3, r2]
 8013d5e:	60bb      	str	r3, [r7, #8]
            break;
 8013d60:	e07f      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8013d62:	2300      	movs	r3, #0
 8013d64:	60bb      	str	r3, [r7, #8]
            break;
 8013d66:	e07c      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8013d68:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8013d6c:	60bb      	str	r3, [r7, #8]
            break;
 8013d6e:	e078      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 8013d70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013d74:	60bb      	str	r3, [r7, #8]
            break;
 8013d76:	e074      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 8013d78:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013d7c:	60bb      	str	r3, [r7, #8]
            break;
 8013d7e:	e070      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 8013d80:	f241 3388 	movw	r3, #5000	; 0x1388
 8013d84:	60bb      	str	r3, [r7, #8]
            break;
 8013d86:	e06c      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 8013d88:	f241 7370 	movw	r3, #6000	; 0x1770
 8013d8c:	60bb      	str	r3, [r7, #8]
            break;
 8013d8e:	e068      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 8013d90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013d94:	60bb      	str	r3, [r7, #8]
            break;
 8013d96:	e064      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 8013d98:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013d9c:	4837      	ldr	r0, [pc, #220]	; (8013e7c <RegionUS915GetPhyParam+0x27c>)
 8013d9e:	f001 f8b7 	bl	8014f10 <randr>
 8013da2:	4603      	mov	r3, r0
 8013da4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8013da8:	60bb      	str	r3, [r7, #8]
            break;
 8013daa:	e05a      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 8013dac:	2300      	movs	r3, #0
 8013dae:	60bb      	str	r3, [r7, #8]
            break;
 8013db0:	e057      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 8013db2:	4b33      	ldr	r3, [pc, #204]	; (8013e80 <RegionUS915GetPhyParam+0x280>)
 8013db4:	60bb      	str	r3, [r7, #8]
            break;
 8013db6:	e054      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8013db8:	2308      	movs	r3, #8
 8013dba:	60bb      	str	r3, [r7, #8]
            break;
 8013dbc:	e051      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 8013dbe:	4b31      	ldr	r3, [pc, #196]	; (8013e84 <RegionUS915GetPhyParam+0x284>)
 8013dc0:	60bb      	str	r3, [r7, #8]
            break;
 8013dc2:	e04e      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8013dc4:	4b30      	ldr	r3, [pc, #192]	; (8013e88 <RegionUS915GetPhyParam+0x288>)
 8013dc6:	60bb      	str	r3, [r7, #8]
            break;
 8013dc8:	e04b      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8013dca:	2348      	movs	r3, #72	; 0x48
 8013dcc:	60bb      	str	r3, [r7, #8]
            break;
 8013dce:	e048      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8013dd0:	4b2e      	ldr	r3, [pc, #184]	; (8013e8c <RegionUS915GetPhyParam+0x28c>)
 8013dd2:	60bb      	str	r3, [r7, #8]
            break;
 8013dd4:	e045      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8013dd6:	2300      	movs	r3, #0
 8013dd8:	60bb      	str	r3, [r7, #8]
            break;
 8013dda:	e042      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8013ddc:	4b2c      	ldr	r3, [pc, #176]	; (8013e90 <RegionUS915GetPhyParam+0x290>)
 8013dde:	60bb      	str	r3, [r7, #8]
            break;
 8013de0:	e03f      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8013de2:	f04f 0300 	mov.w	r3, #0
 8013de6:	60bb      	str	r3, [r7, #8]
            break;
 8013de8:	e03b      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	791b      	ldrb	r3, [r3, #4]
 8013dee:	461a      	mov	r2, r3
 8013df0:	4b28      	ldr	r3, [pc, #160]	; (8013e94 <RegionUS915GetPhyParam+0x294>)
 8013df2:	fb03 f202 	mul.w	r2, r3, r2
 8013df6:	4b22      	ldr	r3, [pc, #136]	; (8013e80 <RegionUS915GetPhyParam+0x280>)
 8013df8:	4413      	add	r3, r2
 8013dfa:	60bb      	str	r3, [r7, #8]
            break;
 8013dfc:	e031      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8013dfe:	2317      	movs	r3, #23
 8013e00:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8013e02:	2305      	movs	r3, #5
 8013e04:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8013e06:	2303      	movs	r3, #3
 8013e08:	72bb      	strb	r3, [r7, #10]
            break;
 8013e0a:	e02a      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8013e0c:	2308      	movs	r3, #8
 8013e0e:	60bb      	str	r3, [r7, #8]
            break;
 8013e10:	e027      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 8013e12:	4b20      	ldr	r3, [pc, #128]	; (8013e94 <RegionUS915GetPhyParam+0x294>)
 8013e14:	60bb      	str	r3, [r7, #8]
            break;
 8013e16:	e024      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 8013e18:	2308      	movs	r3, #8
 8013e1a:	60bb      	str	r3, [r7, #8]
            break;
 8013e1c:	e021      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8013e1e:	2308      	movs	r3, #8
 8013e20:	60bb      	str	r3, [r7, #8]
            break;
 8013e22:	e01e      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	791b      	ldrb	r3, [r3, #4]
 8013e28:	461a      	mov	r2, r3
 8013e2a:	4b1a      	ldr	r3, [pc, #104]	; (8013e94 <RegionUS915GetPhyParam+0x294>)
 8013e2c:	fb03 f202 	mul.w	r2, r3, r2
 8013e30:	4b13      	ldr	r3, [pc, #76]	; (8013e80 <RegionUS915GetPhyParam+0x280>)
 8013e32:	4413      	add	r3, r2
 8013e34:	60bb      	str	r3, [r7, #8]
            break;
 8013e36:	e014      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8013e38:	2308      	movs	r3, #8
 8013e3a:	60bb      	str	r3, [r7, #8]
            break;
 8013e3c:	e011      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013e44:	461a      	mov	r2, r3
 8013e46:	4b14      	ldr	r3, [pc, #80]	; (8013e98 <RegionUS915GetPhyParam+0x298>)
 8013e48:	5c9b      	ldrb	r3, [r3, r2]
 8013e4a:	60bb      	str	r3, [r7, #8]
            break;
 8013e4c:	e009      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013e54:	4618      	mov	r0, r3
 8013e56:	f7ff fe0f 	bl	8013a78 <GetBandwidth>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	60bb      	str	r3, [r7, #8]
            break;
 8013e5e:	e000      	b.n	8013e62 <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 8013e60:	bf00      	nop
        }
    }

    return phyParam;
 8013e62:	68bb      	ldr	r3, [r7, #8]
 8013e64:	60fb      	str	r3, [r7, #12]
 8013e66:	2300      	movs	r3, #0
 8013e68:	68fb      	ldr	r3, [r7, #12]
}
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	3710      	adds	r7, #16
 8013e6e:	46bd      	mov	sp, r7
 8013e70:	bd80      	pop	{r7, pc}
 8013e72:	bf00      	nop
 8013e74:	0801a098 	.word	0x0801a098
 8013e78:	0801a0a8 	.word	0x0801a0a8
 8013e7c:	fffffc18 	.word	0xfffffc18
 8013e80:	370870a0 	.word	0x370870a0
 8013e84:	20000fec 	.word	0x20000fec
 8013e88:	20001004 	.word	0x20001004
 8013e8c:	20000c78 	.word	0x20000c78
 8013e90:	4200999a 	.word	0x4200999a
 8013e94:	000927c0 	.word	0x000927c0
 8013e98:	0801a034 	.word	0x0801a034

08013e9c <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8013e9c:	b590      	push	{r4, r7, lr}
 8013e9e:	b085      	sub	sp, #20
 8013ea0:	af02      	add	r7, sp, #8
 8013ea2:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	781b      	ldrb	r3, [r3, #0]
 8013ea8:	4619      	mov	r1, r3
 8013eaa:	4a10      	ldr	r2, [pc, #64]	; (8013eec <RegionUS915SetBandTxDone+0x50>)
 8013eac:	460b      	mov	r3, r1
 8013eae:	005b      	lsls	r3, r3, #1
 8013eb0:	440b      	add	r3, r1
 8013eb2:	009b      	lsls	r3, r3, #2
 8013eb4:	4413      	add	r3, r2
 8013eb6:	3309      	adds	r3, #9
 8013eb8:	781b      	ldrb	r3, [r3, #0]
 8013eba:	461a      	mov	r2, r3
 8013ebc:	4613      	mov	r3, r2
 8013ebe:	009b      	lsls	r3, r3, #2
 8013ec0:	4413      	add	r3, r2
 8013ec2:	009b      	lsls	r3, r3, #2
 8013ec4:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8013ec8:	4a08      	ldr	r2, [pc, #32]	; (8013eec <RegionUS915SetBandTxDone+0x50>)
 8013eca:	1898      	adds	r0, r3, r2
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	6899      	ldr	r1, [r3, #8]
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	785c      	ldrb	r4, [r3, #1]
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	691a      	ldr	r2, [r3, #16]
 8013ed8:	9200      	str	r2, [sp, #0]
 8013eda:	68db      	ldr	r3, [r3, #12]
 8013edc:	4622      	mov	r2, r4
 8013ede:	f7ff f97c 	bl	80131da <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 8013ee2:	bf00      	nop
 8013ee4:	370c      	adds	r7, #12
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	bd90      	pop	{r4, r7, pc}
 8013eea:	bf00      	nop
 8013eec:	20000c78 	.word	0x20000c78

08013ef0 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8013ef0:	b580      	push	{r7, lr}
 8013ef2:	b088      	sub	sp, #32
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 8013ef8:	2301      	movs	r3, #1
 8013efa:	813b      	strh	r3, [r7, #8]
 8013efc:	2300      	movs	r3, #0
 8013efe:	72bb      	strb	r3, [r7, #10]
 8013f00:	2300      	movs	r3, #0
 8013f02:	60fb      	str	r3, [r7, #12]
 8013f04:	2300      	movs	r3, #0
 8013f06:	613b      	str	r3, [r7, #16]
 8013f08:	2300      	movs	r3, #0
 8013f0a:	617b      	str	r3, [r7, #20]
 8013f0c:	2300      	movs	r3, #0
 8013f0e:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	791b      	ldrb	r3, [r3, #4]
 8013f14:	2b03      	cmp	r3, #3
 8013f16:	f000 80c0 	beq.w	801409a <RegionUS915InitDefaults+0x1aa>
 8013f1a:	2b03      	cmp	r3, #3
 8013f1c:	f300 80ca 	bgt.w	80140b4 <RegionUS915InitDefaults+0x1c4>
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d007      	beq.n	8013f34 <RegionUS915InitDefaults+0x44>
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	f2c0 80c5 	blt.w	80140b4 <RegionUS915InitDefaults+0x1c4>
 8013f2a:	3b01      	subs	r3, #1
 8013f2c:	2b01      	cmp	r3, #1
 8013f2e:	f200 80c1 	bhi.w	80140b4 <RegionUS915InitDefaults+0x1c4>
 8013f32:	e08e      	b.n	8014052 <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8013f34:	4b63      	ldr	r3, [pc, #396]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013f36:	2200      	movs	r2, #0
 8013f38:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 8013f3c:	4b61      	ldr	r3, [pc, #388]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013f3e:	2200      	movs	r2, #0
 8013f40:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8013f44:	f107 0308 	add.w	r3, r7, #8
 8013f48:	2214      	movs	r2, #20
 8013f4a:	4619      	mov	r1, r3
 8013f4c:	485e      	ldr	r0, [pc, #376]	; (80140c8 <RegionUS915InitDefaults+0x1d8>)
 8013f4e:	f000 fff6 	bl	8014f3e <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8013f52:	2300      	movs	r3, #0
 8013f54:	77fb      	strb	r3, [r7, #31]
 8013f56:	e025      	b.n	8013fa4 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 8013f58:	7ffb      	ldrb	r3, [r7, #31]
 8013f5a:	4a5c      	ldr	r2, [pc, #368]	; (80140cc <RegionUS915InitDefaults+0x1dc>)
 8013f5c:	fb02 f203 	mul.w	r2, r2, r3
 8013f60:	4b5b      	ldr	r3, [pc, #364]	; (80140d0 <RegionUS915InitDefaults+0x1e0>)
 8013f62:	4413      	add	r3, r2
 8013f64:	7ffa      	ldrb	r2, [r7, #31]
 8013f66:	4618      	mov	r0, r3
 8013f68:	4956      	ldr	r1, [pc, #344]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013f6a:	4613      	mov	r3, r2
 8013f6c:	005b      	lsls	r3, r3, #1
 8013f6e:	4413      	add	r3, r2
 8013f70:	009b      	lsls	r3, r3, #2
 8013f72:	440b      	add	r3, r1
 8013f74:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8013f76:	7ffa      	ldrb	r2, [r7, #31]
 8013f78:	4952      	ldr	r1, [pc, #328]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013f7a:	4613      	mov	r3, r2
 8013f7c:	005b      	lsls	r3, r3, #1
 8013f7e:	4413      	add	r3, r2
 8013f80:	009b      	lsls	r3, r3, #2
 8013f82:	440b      	add	r3, r1
 8013f84:	3308      	adds	r3, #8
 8013f86:	2230      	movs	r2, #48	; 0x30
 8013f88:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 8013f8a:	7ffa      	ldrb	r2, [r7, #31]
 8013f8c:	494d      	ldr	r1, [pc, #308]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013f8e:	4613      	mov	r3, r2
 8013f90:	005b      	lsls	r3, r3, #1
 8013f92:	4413      	add	r3, r2
 8013f94:	009b      	lsls	r3, r3, #2
 8013f96:	440b      	add	r3, r1
 8013f98:	3309      	adds	r3, #9
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8013f9e:	7ffb      	ldrb	r3, [r7, #31]
 8013fa0:	3301      	adds	r3, #1
 8013fa2:	77fb      	strb	r3, [r7, #31]
 8013fa4:	7ffb      	ldrb	r3, [r7, #31]
 8013fa6:	2b3f      	cmp	r3, #63	; 0x3f
 8013fa8:	d9d6      	bls.n	8013f58 <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8013faa:	2340      	movs	r3, #64	; 0x40
 8013fac:	77bb      	strb	r3, [r7, #30]
 8013fae:	e026      	b.n	8013ffe <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8013fb0:	7fbb      	ldrb	r3, [r7, #30]
 8013fb2:	3b40      	subs	r3, #64	; 0x40
 8013fb4:	4a47      	ldr	r2, [pc, #284]	; (80140d4 <RegionUS915InitDefaults+0x1e4>)
 8013fb6:	fb02 f203 	mul.w	r2, r2, r3
 8013fba:	4b47      	ldr	r3, [pc, #284]	; (80140d8 <RegionUS915InitDefaults+0x1e8>)
 8013fbc:	4413      	add	r3, r2
 8013fbe:	7fba      	ldrb	r2, [r7, #30]
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	4940      	ldr	r1, [pc, #256]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013fc4:	4613      	mov	r3, r2
 8013fc6:	005b      	lsls	r3, r3, #1
 8013fc8:	4413      	add	r3, r2
 8013fca:	009b      	lsls	r3, r3, #2
 8013fcc:	440b      	add	r3, r1
 8013fce:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8013fd0:	7fba      	ldrb	r2, [r7, #30]
 8013fd2:	493c      	ldr	r1, [pc, #240]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013fd4:	4613      	mov	r3, r2
 8013fd6:	005b      	lsls	r3, r3, #1
 8013fd8:	4413      	add	r3, r2
 8013fda:	009b      	lsls	r3, r3, #2
 8013fdc:	440b      	add	r3, r1
 8013fde:	3308      	adds	r3, #8
 8013fe0:	2244      	movs	r2, #68	; 0x44
 8013fe2:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 8013fe4:	7fba      	ldrb	r2, [r7, #30]
 8013fe6:	4937      	ldr	r1, [pc, #220]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8013fe8:	4613      	mov	r3, r2
 8013fea:	005b      	lsls	r3, r3, #1
 8013fec:	4413      	add	r3, r2
 8013fee:	009b      	lsls	r3, r3, #2
 8013ff0:	440b      	add	r3, r1
 8013ff2:	3309      	adds	r3, #9
 8013ff4:	2200      	movs	r2, #0
 8013ff6:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8013ff8:	7fbb      	ldrb	r3, [r7, #30]
 8013ffa:	3301      	adds	r3, #1
 8013ffc:	77bb      	strb	r3, [r7, #30]
 8013ffe:	7fbb      	ldrb	r3, [r7, #30]
 8014000:	2b47      	cmp	r3, #71	; 0x47
 8014002:	d9d5      	bls.n	8013fb0 <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 8014004:	4b2f      	ldr	r3, [pc, #188]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8014006:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801400a:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 801400e:	4b2d      	ldr	r3, [pc, #180]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8014010:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014014:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 8014018:	4b2a      	ldr	r3, [pc, #168]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 801401a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801401e:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 8014022:	4b28      	ldr	r3, [pc, #160]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8014024:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014028:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 801402c:	4b25      	ldr	r3, [pc, #148]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 801402e:	22ff      	movs	r2, #255	; 0xff
 8014030:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8014034:	4b23      	ldr	r3, [pc, #140]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8014036:	2200      	movs	r2, #0
 8014038:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801403c:	2206      	movs	r2, #6
 801403e:	4927      	ldr	r1, [pc, #156]	; (80140dc <RegionUS915InitDefaults+0x1ec>)
 8014040:	4827      	ldr	r0, [pc, #156]	; (80140e0 <RegionUS915InitDefaults+0x1f0>)
 8014042:	f7ff f8a4 	bl	801318e <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 8014046:	2206      	movs	r2, #6
 8014048:	4925      	ldr	r1, [pc, #148]	; (80140e0 <RegionUS915InitDefaults+0x1f0>)
 801404a:	4826      	ldr	r0, [pc, #152]	; (80140e4 <RegionUS915InitDefaults+0x1f4>)
 801404c:	f7ff f89f 	bl	801318e <RegionCommonChanMaskCopy>
            break;
 8014050:	e033      	b.n	80140ba <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8014052:	2206      	movs	r2, #6
 8014054:	4921      	ldr	r1, [pc, #132]	; (80140dc <RegionUS915InitDefaults+0x1ec>)
 8014056:	4822      	ldr	r0, [pc, #136]	; (80140e0 <RegionUS915InitDefaults+0x1f0>)
 8014058:	f7ff f899 	bl	801318e <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 801405c:	2300      	movs	r3, #0
 801405e:	777b      	strb	r3, [r7, #29]
 8014060:	e017      	b.n	8014092 <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8014062:	7f7b      	ldrb	r3, [r7, #29]
 8014064:	4a17      	ldr	r2, [pc, #92]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8014066:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801406a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801406e:	7f7b      	ldrb	r3, [r7, #29]
 8014070:	4a14      	ldr	r2, [pc, #80]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8014072:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8014076:	005b      	lsls	r3, r3, #1
 8014078:	4413      	add	r3, r2
 801407a:	889a      	ldrh	r2, [r3, #4]
 801407c:	7f7b      	ldrb	r3, [r7, #29]
 801407e:	400a      	ands	r2, r1
 8014080:	b291      	uxth	r1, r2
 8014082:	4a10      	ldr	r2, [pc, #64]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 8014084:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8014088:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801408c:	7f7b      	ldrb	r3, [r7, #29]
 801408e:	3301      	adds	r3, #1
 8014090:	777b      	strb	r3, [r7, #29]
 8014092:	7f7b      	ldrb	r3, [r7, #29]
 8014094:	2b05      	cmp	r3, #5
 8014096:	d9e4      	bls.n	8014062 <RegionUS915InitDefaults+0x172>
            }
            break;
 8014098:	e00f      	b.n	80140ba <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	681b      	ldr	r3, [r3, #0]
 801409e:	2b00      	cmp	r3, #0
 80140a0:	d00a      	beq.n	80140b8 <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	f44f 7267 	mov.w	r2, #924	; 0x39c
 80140aa:	4619      	mov	r1, r3
 80140ac:	4805      	ldr	r0, [pc, #20]	; (80140c4 <RegionUS915InitDefaults+0x1d4>)
 80140ae:	f000 ff46 	bl	8014f3e <memcpy1>
            }
            break;
 80140b2:	e001      	b.n	80140b8 <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 80140b4:	bf00      	nop
 80140b6:	e000      	b.n	80140ba <RegionUS915InitDefaults+0x1ca>
            break;
 80140b8:	bf00      	nop
        }
    }
}
 80140ba:	bf00      	nop
 80140bc:	3720      	adds	r7, #32
 80140be:	46bd      	mov	sp, r7
 80140c0:	bd80      	pop	{r7, pc}
 80140c2:	bf00      	nop
 80140c4:	20000c78 	.word	0x20000c78
 80140c8:	20000fd8 	.word	0x20000fd8
 80140cc:	00030d40 	.word	0x00030d40
 80140d0:	35c80160 	.word	0x35c80160
 80140d4:	00186a00 	.word	0x00186a00
 80140d8:	35d2afc0 	.word	0x35d2afc0
 80140dc:	20001004 	.word	0x20001004
 80140e0:	20000fec 	.word	0x20000fec
 80140e4:	20000ff8 	.word	0x20000ff8

080140e8 <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 80140e8:	b480      	push	{r7}
 80140ea:	b083      	sub	sp, #12
 80140ec:	af00      	add	r7, sp, #0
 80140ee:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	f44f 7267 	mov.w	r2, #924	; 0x39c
 80140f6:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 80140f8:	4b02      	ldr	r3, [pc, #8]	; (8014104 <RegionUS915GetNvmCtx+0x1c>)
}
 80140fa:	4618      	mov	r0, r3
 80140fc:	370c      	adds	r7, #12
 80140fe:	46bd      	mov	sp, r7
 8014100:	bc80      	pop	{r7}
 8014102:	4770      	bx	lr
 8014104:	20000c78 	.word	0x20000c78

08014108 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b082      	sub	sp, #8
 801410c:	af00      	add	r7, sp, #0
 801410e:	6078      	str	r0, [r7, #4]
 8014110:	460b      	mov	r3, r1
 8014112:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8014114:	78fb      	ldrb	r3, [r7, #3]
 8014116:	2b0f      	cmp	r3, #15
 8014118:	d867      	bhi.n	80141ea <RegionUS915Verify+0xe2>
 801411a:	a201      	add	r2, pc, #4	; (adr r2, 8014120 <RegionUS915Verify+0x18>)
 801411c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014120:	08014161 	.word	0x08014161
 8014124:	080141eb 	.word	0x080141eb
 8014128:	080141eb 	.word	0x080141eb
 801412c:	080141eb 	.word	0x080141eb
 8014130:	080141eb 	.word	0x080141eb
 8014134:	0801416f 	.word	0x0801416f
 8014138:	0801418d 	.word	0x0801418d
 801413c:	080141ab 	.word	0x080141ab
 8014140:	080141eb 	.word	0x080141eb
 8014144:	080141c9 	.word	0x080141c9
 8014148:	080141c9 	.word	0x080141c9
 801414c:	080141eb 	.word	0x080141eb
 8014150:	080141eb 	.word	0x080141eb
 8014154:	080141eb 	.word	0x080141eb
 8014158:	080141eb 	.word	0x080141eb
 801415c:	080141e7 	.word	0x080141e7
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	4618      	mov	r0, r3
 8014166:	f7ff fcd9 	bl	8013b1c <VerifyRfFreq>
 801416a:	4603      	mov	r3, r0
 801416c:	e03e      	b.n	80141ec <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	f993 3000 	ldrsb.w	r3, [r3]
 8014174:	2204      	movs	r2, #4
 8014176:	2100      	movs	r1, #0
 8014178:	4618      	mov	r0, r3
 801417a:	f7fe ff8b 	bl	8013094 <RegionCommonValueInRange>
 801417e:	4603      	mov	r3, r0
 8014180:	2b00      	cmp	r3, #0
 8014182:	bf14      	ite	ne
 8014184:	2301      	movne	r3, #1
 8014186:	2300      	moveq	r3, #0
 8014188:	b2db      	uxtb	r3, r3
 801418a:	e02f      	b.n	80141ec <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	f993 3000 	ldrsb.w	r3, [r3]
 8014192:	2205      	movs	r2, #5
 8014194:	2100      	movs	r1, #0
 8014196:	4618      	mov	r0, r3
 8014198:	f7fe ff7c 	bl	8013094 <RegionCommonValueInRange>
 801419c:	4603      	mov	r3, r0
 801419e:	2b00      	cmp	r3, #0
 80141a0:	bf14      	ite	ne
 80141a2:	2301      	movne	r3, #1
 80141a4:	2300      	moveq	r3, #0
 80141a6:	b2db      	uxtb	r3, r3
 80141a8:	e020      	b.n	80141ec <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	f993 3000 	ldrsb.w	r3, [r3]
 80141b0:	220d      	movs	r2, #13
 80141b2:	2108      	movs	r1, #8
 80141b4:	4618      	mov	r0, r3
 80141b6:	f7fe ff6d 	bl	8013094 <RegionCommonValueInRange>
 80141ba:	4603      	mov	r3, r0
 80141bc:	2b00      	cmp	r3, #0
 80141be:	bf14      	ite	ne
 80141c0:	2301      	movne	r3, #1
 80141c2:	2300      	moveq	r3, #0
 80141c4:	b2db      	uxtb	r3, r3
 80141c6:	e011      	b.n	80141ec <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	f993 3000 	ldrsb.w	r3, [r3]
 80141ce:	220e      	movs	r2, #14
 80141d0:	2100      	movs	r1, #0
 80141d2:	4618      	mov	r0, r3
 80141d4:	f7fe ff5e 	bl	8013094 <RegionCommonValueInRange>
 80141d8:	4603      	mov	r3, r0
 80141da:	2b00      	cmp	r3, #0
 80141dc:	bf14      	ite	ne
 80141de:	2301      	movne	r3, #1
 80141e0:	2300      	moveq	r3, #0
 80141e2:	b2db      	uxtb	r3, r3
 80141e4:	e002      	b.n	80141ec <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 80141e6:	2300      	movs	r3, #0
 80141e8:	e000      	b.n	80141ec <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 80141ea:	2300      	movs	r3, #0
    }
}
 80141ec:	4618      	mov	r0, r3
 80141ee:	3708      	adds	r7, #8
 80141f0:	46bd      	mov	sp, r7
 80141f2:	bd80      	pop	{r7, pc}

080141f4 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80141f4:	b480      	push	{r7}
 80141f6:	b085      	sub	sp, #20
 80141f8:	af00      	add	r7, sp, #0
 80141fa:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	791b      	ldrb	r3, [r3, #4]
 8014200:	2b10      	cmp	r3, #16
 8014202:	d165      	bne.n	80142d0 <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	681b      	ldr	r3, [r3, #0]
 8014208:	330f      	adds	r3, #15
 801420a:	781b      	ldrb	r3, [r3, #0]
 801420c:	2b01      	cmp	r3, #1
 801420e:	d161      	bne.n	80142d4 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8014210:	2300      	movs	r3, #0
 8014212:	73fb      	strb	r3, [r7, #15]
 8014214:	2300      	movs	r3, #0
 8014216:	73bb      	strb	r3, [r7, #14]
 8014218:	e056      	b.n	80142c8 <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	681a      	ldr	r2, [r3, #0]
 801421e:	7bbb      	ldrb	r3, [r7, #14]
 8014220:	4413      	add	r3, r2
 8014222:	781a      	ldrb	r2, [r3, #0]
 8014224:	7bfb      	ldrb	r3, [r7, #15]
 8014226:	b291      	uxth	r1, r2
 8014228:	4a2d      	ldr	r2, [pc, #180]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 801422a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801422e:	005b      	lsls	r3, r3, #1
 8014230:	4413      	add	r3, r2
 8014232:	460a      	mov	r2, r1
 8014234:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8014236:	7bfb      	ldrb	r3, [r7, #15]
 8014238:	4a29      	ldr	r2, [pc, #164]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 801423a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801423e:	005b      	lsls	r3, r3, #1
 8014240:	4413      	add	r3, r2
 8014242:	8899      	ldrh	r1, [r3, #4]
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	681a      	ldr	r2, [r3, #0]
 8014248:	7bbb      	ldrb	r3, [r7, #14]
 801424a:	3301      	adds	r3, #1
 801424c:	4413      	add	r3, r2
 801424e:	781b      	ldrb	r3, [r3, #0]
 8014250:	b29b      	uxth	r3, r3
 8014252:	021b      	lsls	r3, r3, #8
 8014254:	b29a      	uxth	r2, r3
 8014256:	7bfb      	ldrb	r3, [r7, #15]
 8014258:	430a      	orrs	r2, r1
 801425a:	b291      	uxth	r1, r2
 801425c:	4a20      	ldr	r2, [pc, #128]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 801425e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8014262:	005b      	lsls	r3, r3, #1
 8014264:	4413      	add	r3, r2
 8014266:	460a      	mov	r2, r1
 8014268:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 801426a:	7bfb      	ldrb	r3, [r7, #15]
 801426c:	2b04      	cmp	r3, #4
 801426e:	d110      	bne.n	8014292 <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8014270:	7bfb      	ldrb	r3, [r7, #15]
 8014272:	4a1b      	ldr	r2, [pc, #108]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 8014274:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8014278:	005b      	lsls	r3, r3, #1
 801427a:	4413      	add	r3, r2
 801427c:	889a      	ldrh	r2, [r3, #4]
 801427e:	7bfb      	ldrb	r3, [r7, #15]
 8014280:	b2d2      	uxtb	r2, r2
 8014282:	b291      	uxth	r1, r2
 8014284:	4a16      	ldr	r2, [pc, #88]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 8014286:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801428a:	005b      	lsls	r3, r3, #1
 801428c:	4413      	add	r3, r2
 801428e:	460a      	mov	r2, r1
 8014290:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8014292:	7bfb      	ldrb	r3, [r7, #15]
 8014294:	4a12      	ldr	r2, [pc, #72]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 8014296:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801429a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801429e:	7bfb      	ldrb	r3, [r7, #15]
 80142a0:	4a0f      	ldr	r2, [pc, #60]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 80142a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80142a6:	005b      	lsls	r3, r3, #1
 80142a8:	4413      	add	r3, r2
 80142aa:	889a      	ldrh	r2, [r3, #4]
 80142ac:	7bfb      	ldrb	r3, [r7, #15]
 80142ae:	400a      	ands	r2, r1
 80142b0:	b291      	uxth	r1, r2
 80142b2:	4a0b      	ldr	r2, [pc, #44]	; (80142e0 <RegionUS915ApplyCFList+0xec>)
 80142b4:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80142b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80142bc:	7bfb      	ldrb	r3, [r7, #15]
 80142be:	3301      	adds	r3, #1
 80142c0:	73fb      	strb	r3, [r7, #15]
 80142c2:	7bbb      	ldrb	r3, [r7, #14]
 80142c4:	3302      	adds	r3, #2
 80142c6:	73bb      	strb	r3, [r7, #14]
 80142c8:	7bfb      	ldrb	r3, [r7, #15]
 80142ca:	2b04      	cmp	r3, #4
 80142cc:	d9a5      	bls.n	801421a <RegionUS915ApplyCFList+0x26>
 80142ce:	e002      	b.n	80142d6 <RegionUS915ApplyCFList+0xe2>
        return;
 80142d0:	bf00      	nop
 80142d2:	e000      	b.n	80142d6 <RegionUS915ApplyCFList+0xe2>
        return;
 80142d4:	bf00      	nop
    }
}
 80142d6:	3714      	adds	r7, #20
 80142d8:	46bd      	mov	sp, r7
 80142da:	bc80      	pop	{r7}
 80142dc:	4770      	bx	lr
 80142de:	bf00      	nop
 80142e0:	20000c78 	.word	0x20000c78

080142e4 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80142e4:	b580      	push	{r7, lr}
 80142e6:	b084      	sub	sp, #16
 80142e8:	af00      	add	r7, sp, #0
 80142ea:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	2204      	movs	r2, #4
 80142f2:	2100      	movs	r1, #0
 80142f4:	4618      	mov	r0, r3
 80142f6:	f7fe ff1e 	bl	8013136 <RegionCommonCountChannels>
 80142fa:	4603      	mov	r3, r0
 80142fc:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 80142fe:	7bbb      	ldrb	r3, [r7, #14]
 8014300:	2b01      	cmp	r3, #1
 8014302:	d804      	bhi.n	801430e <RegionUS915ChanMaskSet+0x2a>
 8014304:	7bbb      	ldrb	r3, [r7, #14]
 8014306:	2b00      	cmp	r3, #0
 8014308:	d001      	beq.n	801430e <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801430a:	2300      	movs	r3, #0
 801430c:	e043      	b.n	8014396 <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	791b      	ldrb	r3, [r3, #4]
 8014312:	2b00      	cmp	r3, #0
 8014314:	d002      	beq.n	801431c <RegionUS915ChanMaskSet+0x38>
 8014316:	2b01      	cmp	r3, #1
 8014318:	d032      	beq.n	8014380 <RegionUS915ChanMaskSet+0x9c>
 801431a:	e039      	b.n	8014390 <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	2206      	movs	r2, #6
 8014322:	4619      	mov	r1, r3
 8014324:	481e      	ldr	r0, [pc, #120]	; (80143a0 <RegionUS915ChanMaskSet+0xbc>)
 8014326:	f7fe ff32 	bl	801318e <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801432a:	4b1e      	ldr	r3, [pc, #120]	; (80143a4 <RegionUS915ChanMaskSet+0xc0>)
 801432c:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 8014330:	b2db      	uxtb	r3, r3
 8014332:	b29a      	uxth	r2, r3
 8014334:	4b1b      	ldr	r3, [pc, #108]	; (80143a4 <RegionUS915ChanMaskSet+0xc0>)
 8014336:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801433a:	4b1a      	ldr	r3, [pc, #104]	; (80143a4 <RegionUS915ChanMaskSet+0xc0>)
 801433c:	2200      	movs	r2, #0
 801433e:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8014342:	2300      	movs	r3, #0
 8014344:	73fb      	strb	r3, [r7, #15]
 8014346:	e017      	b.n	8014378 <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8014348:	7bfb      	ldrb	r3, [r7, #15]
 801434a:	4a16      	ldr	r2, [pc, #88]	; (80143a4 <RegionUS915ChanMaskSet+0xc0>)
 801434c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8014350:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8014354:	7bfb      	ldrb	r3, [r7, #15]
 8014356:	4a13      	ldr	r2, [pc, #76]	; (80143a4 <RegionUS915ChanMaskSet+0xc0>)
 8014358:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801435c:	005b      	lsls	r3, r3, #1
 801435e:	4413      	add	r3, r2
 8014360:	889a      	ldrh	r2, [r3, #4]
 8014362:	7bfb      	ldrb	r3, [r7, #15]
 8014364:	400a      	ands	r2, r1
 8014366:	b291      	uxth	r1, r2
 8014368:	4a0e      	ldr	r2, [pc, #56]	; (80143a4 <RegionUS915ChanMaskSet+0xc0>)
 801436a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801436e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8014372:	7bfb      	ldrb	r3, [r7, #15]
 8014374:	3301      	adds	r3, #1
 8014376:	73fb      	strb	r3, [r7, #15]
 8014378:	7bfb      	ldrb	r3, [r7, #15]
 801437a:	2b05      	cmp	r3, #5
 801437c:	d9e4      	bls.n	8014348 <RegionUS915ChanMaskSet+0x64>
            }
            break;
 801437e:	e009      	b.n	8014394 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	2206      	movs	r2, #6
 8014386:	4619      	mov	r1, r3
 8014388:	4807      	ldr	r0, [pc, #28]	; (80143a8 <RegionUS915ChanMaskSet+0xc4>)
 801438a:	f7fe ff00 	bl	801318e <RegionCommonChanMaskCopy>
            break;
 801438e:	e001      	b.n	8014394 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 8014390:	2300      	movs	r3, #0
 8014392:	e000      	b.n	8014396 <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 8014394:	2301      	movs	r3, #1
}
 8014396:	4618      	mov	r0, r3
 8014398:	3710      	adds	r7, #16
 801439a:	46bd      	mov	sp, r7
 801439c:	bd80      	pop	{r7, pc}
 801439e:	bf00      	nop
 80143a0:	20000fec 	.word	0x20000fec
 80143a4:	20000c78 	.word	0x20000c78
 80143a8:	20001004 	.word	0x20001004

080143ac <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80143ac:	b580      	push	{r7, lr}
 80143ae:	b088      	sub	sp, #32
 80143b0:	af02      	add	r7, sp, #8
 80143b2:	60ba      	str	r2, [r7, #8]
 80143b4:	607b      	str	r3, [r7, #4]
 80143b6:	4603      	mov	r3, r0
 80143b8:	73fb      	strb	r3, [r7, #15]
 80143ba:	460b      	mov	r3, r1
 80143bc:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 80143be:	2300      	movs	r3, #0
 80143c0:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 80143c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80143c6:	2b0d      	cmp	r3, #13
 80143c8:	bfa8      	it	ge
 80143ca:	230d      	movge	r3, #13
 80143cc:	b25a      	sxtb	r2, r3
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80143d8:	4618      	mov	r0, r3
 80143da:	f7ff fb4d 	bl	8013a78 <GetBandwidth>
 80143de:	4603      	mov	r3, r0
 80143e0:	b2da      	uxtb	r2, r3
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80143ec:	461a      	mov	r2, r3
 80143ee:	4b10      	ldr	r3, [pc, #64]	; (8014430 <RegionUS915ComputeRxWindowParameters+0x84>)
 80143f0:	5c9a      	ldrb	r2, [r3, r2]
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80143f8:	4619      	mov	r1, r3
 80143fa:	4b0e      	ldr	r3, [pc, #56]	; (8014434 <RegionUS915ComputeRxWindowParameters+0x88>)
 80143fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014400:	4619      	mov	r1, r3
 8014402:	4610      	mov	r0, r2
 8014404:	f7ff f878 	bl	80134f8 <RegionCommonComputeSymbolTimeLoRa>
 8014408:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801440a:	4b0b      	ldr	r3, [pc, #44]	; (8014438 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801440c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801440e:	4798      	blx	r3
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	3308      	adds	r3, #8
 8014414:	687a      	ldr	r2, [r7, #4]
 8014416:	320c      	adds	r2, #12
 8014418:	7bb9      	ldrb	r1, [r7, #14]
 801441a:	9201      	str	r2, [sp, #4]
 801441c:	9300      	str	r3, [sp, #0]
 801441e:	4603      	mov	r3, r0
 8014420:	68ba      	ldr	r2, [r7, #8]
 8014422:	6978      	ldr	r0, [r7, #20]
 8014424:	f7ff f87c 	bl	8013520 <RegionCommonComputeRxWindowParameters>
}
 8014428:	bf00      	nop
 801442a:	3718      	adds	r7, #24
 801442c:	46bd      	mov	sp, r7
 801442e:	bd80      	pop	{r7, pc}
 8014430:	0801a034 	.word	0x0801a034
 8014434:	0801a044 	.word	0x0801a044
 8014438:	0801a0b8 	.word	0x0801a0b8

0801443c <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801443c:	b590      	push	{r4, r7, lr}
 801443e:	b091      	sub	sp, #68	; 0x44
 8014440:	af0a      	add	r7, sp, #40	; 0x28
 8014442:	6078      	str	r0, [r7, #4]
 8014444:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	785b      	ldrb	r3, [r3, #1]
 801444a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801444c:	2300      	movs	r3, #0
 801444e:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8014450:	2300      	movs	r3, #0
 8014452:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	685b      	ldr	r3, [r3, #4]
 8014458:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801445a:	4b34      	ldr	r3, [pc, #208]	; (801452c <RegionUS915RxConfig+0xf0>)
 801445c:	685b      	ldr	r3, [r3, #4]
 801445e:	4798      	blx	r3
 8014460:	4603      	mov	r3, r0
 8014462:	2b00      	cmp	r3, #0
 8014464:	d001      	beq.n	801446a <RegionUS915RxConfig+0x2e>
    {
        return false;
 8014466:	2300      	movs	r3, #0
 8014468:	e05c      	b.n	8014524 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	7cdb      	ldrb	r3, [r3, #19]
 801446e:	2b00      	cmp	r3, #0
 8014470:	d109      	bne.n	8014486 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	781b      	ldrb	r3, [r3, #0]
 8014476:	f003 0307 	and.w	r3, r3, #7
 801447a:	4a2d      	ldr	r2, [pc, #180]	; (8014530 <RegionUS915RxConfig+0xf4>)
 801447c:	fb02 f203 	mul.w	r2, r2, r3
 8014480:	4b2c      	ldr	r3, [pc, #176]	; (8014534 <RegionUS915RxConfig+0xf8>)
 8014482:	4413      	add	r3, r2
 8014484:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8014486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801448a:	4a2b      	ldr	r2, [pc, #172]	; (8014538 <RegionUS915RxConfig+0xfc>)
 801448c:	5cd3      	ldrb	r3, [r2, r3]
 801448e:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8014490:	4b26      	ldr	r3, [pc, #152]	; (801452c <RegionUS915RxConfig+0xf0>)
 8014492:	68db      	ldr	r3, [r3, #12]
 8014494:	6938      	ldr	r0, [r7, #16]
 8014496:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8014498:	4b24      	ldr	r3, [pc, #144]	; (801452c <RegionUS915RxConfig+0xf0>)
 801449a:	699c      	ldr	r4, [r3, #24]
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	789b      	ldrb	r3, [r3, #2]
 80144a0:	4618      	mov	r0, r3
 80144a2:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	689b      	ldr	r3, [r3, #8]
 80144aa:	b29b      	uxth	r3, r3
 80144ac:	687a      	ldr	r2, [r7, #4]
 80144ae:	7c92      	ldrb	r2, [r2, #18]
 80144b0:	9209      	str	r2, [sp, #36]	; 0x24
 80144b2:	2201      	movs	r2, #1
 80144b4:	9208      	str	r2, [sp, #32]
 80144b6:	2200      	movs	r2, #0
 80144b8:	9207      	str	r2, [sp, #28]
 80144ba:	2200      	movs	r2, #0
 80144bc:	9206      	str	r2, [sp, #24]
 80144be:	2200      	movs	r2, #0
 80144c0:	9205      	str	r2, [sp, #20]
 80144c2:	2200      	movs	r2, #0
 80144c4:	9204      	str	r2, [sp, #16]
 80144c6:	2200      	movs	r2, #0
 80144c8:	9203      	str	r2, [sp, #12]
 80144ca:	9302      	str	r3, [sp, #8]
 80144cc:	2308      	movs	r3, #8
 80144ce:	9301      	str	r3, [sp, #4]
 80144d0:	2300      	movs	r3, #0
 80144d2:	9300      	str	r3, [sp, #0]
 80144d4:	2301      	movs	r3, #1
 80144d6:	460a      	mov	r2, r1
 80144d8:	4601      	mov	r1, r0
 80144da:	2001      	movs	r0, #1
 80144dc:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	7c5b      	ldrb	r3, [r3, #17]
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d005      	beq.n	80144f2 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 80144e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80144ea:	4a14      	ldr	r2, [pc, #80]	; (801453c <RegionUS915RxConfig+0x100>)
 80144ec:	5cd3      	ldrb	r3, [r2, r3]
 80144ee:	75fb      	strb	r3, [r7, #23]
 80144f0:	e004      	b.n	80144fc <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 80144f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80144f6:	4a12      	ldr	r2, [pc, #72]	; (8014540 <RegionUS915RxConfig+0x104>)
 80144f8:	5cd3      	ldrb	r3, [r2, r3]
 80144fa:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80144fc:	4b0b      	ldr	r3, [pc, #44]	; (801452c <RegionUS915RxConfig+0xf0>)
 80144fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014500:	7dfa      	ldrb	r2, [r7, #23]
 8014502:	320d      	adds	r2, #13
 8014504:	b2d2      	uxtb	r2, r2
 8014506:	4611      	mov	r1, r2
 8014508:	2001      	movs	r0, #1
 801450a:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	7cdb      	ldrb	r3, [r3, #19]
 8014510:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014514:	6939      	ldr	r1, [r7, #16]
 8014516:	4618      	mov	r0, r3
 8014518:	f7ff f992 	bl	8013840 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801451c:	683b      	ldr	r3, [r7, #0]
 801451e:	7bfa      	ldrb	r2, [r7, #15]
 8014520:	701a      	strb	r2, [r3, #0]
    return true;
 8014522:	2301      	movs	r3, #1
}
 8014524:	4618      	mov	r0, r3
 8014526:	371c      	adds	r7, #28
 8014528:	46bd      	mov	sp, r7
 801452a:	bd90      	pop	{r4, r7, pc}
 801452c:	0801a0b8 	.word	0x0801a0b8
 8014530:	000927c0 	.word	0x000927c0
 8014534:	370870a0 	.word	0x370870a0
 8014538:	0801a034 	.word	0x0801a034
 801453c:	0801a0a8 	.word	0x0801a0a8
 8014540:	0801a098 	.word	0x0801a098

08014544 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8014544:	b590      	push	{r4, r7, lr}
 8014546:	b093      	sub	sp, #76	; 0x4c
 8014548:	af0a      	add	r7, sp, #40	; 0x28
 801454a:	60f8      	str	r0, [r7, #12]
 801454c:	60b9      	str	r1, [r7, #8]
 801454e:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014556:	461a      	mov	r2, r3
 8014558:	4b46      	ldr	r3, [pc, #280]	; (8014674 <RegionUS915TxConfig+0x130>)
 801455a:	5c9b      	ldrb	r3, [r3, r2]
 801455c:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	781b      	ldrb	r3, [r3, #0]
 8014568:	4619      	mov	r1, r3
 801456a:	4a43      	ldr	r2, [pc, #268]	; (8014678 <RegionUS915TxConfig+0x134>)
 801456c:	460b      	mov	r3, r1
 801456e:	005b      	lsls	r3, r3, #1
 8014570:	440b      	add	r3, r1
 8014572:	009b      	lsls	r3, r3, #2
 8014574:	4413      	add	r3, r2
 8014576:	3309      	adds	r3, #9
 8014578:	781b      	ldrb	r3, [r3, #0]
 801457a:	4619      	mov	r1, r3
 801457c:	4a3e      	ldr	r2, [pc, #248]	; (8014678 <RegionUS915TxConfig+0x134>)
 801457e:	460b      	mov	r3, r1
 8014580:	009b      	lsls	r3, r3, #2
 8014582:	440b      	add	r3, r1
 8014584:	009b      	lsls	r3, r3, #2
 8014586:	4413      	add	r3, r2
 8014588:	f203 3362 	addw	r3, r3, #866	; 0x362
 801458c:	f993 1000 	ldrsb.w	r1, [r3]
 8014590:	68fb      	ldr	r3, [r7, #12]
 8014592:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014596:	4b39      	ldr	r3, [pc, #228]	; (801467c <RegionUS915TxConfig+0x138>)
 8014598:	f7ff fa8c 	bl	8013ab4 <LimitTxPower>
 801459c:	4603      	mov	r3, r0
 801459e:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80145a6:	4618      	mov	r0, r3
 80145a8:	f7ff fa66 	bl	8013a78 <GetBandwidth>
 80145ac:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80145ae:	2300      	movs	r3, #0
 80145b0:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 80145b2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80145b6:	f04f 0200 	mov.w	r2, #0
 80145ba:	4931      	ldr	r1, [pc, #196]	; (8014680 <RegionUS915TxConfig+0x13c>)
 80145bc:	4618      	mov	r0, r3
 80145be:	f7fe fff1 	bl	80135a4 <RegionCommonComputeTxPower>
 80145c2:	4603      	mov	r3, r0
 80145c4:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 80145c6:	4b2f      	ldr	r3, [pc, #188]	; (8014684 <RegionUS915TxConfig+0x140>)
 80145c8:	68da      	ldr	r2, [r3, #12]
 80145ca:	68fb      	ldr	r3, [r7, #12]
 80145cc:	781b      	ldrb	r3, [r3, #0]
 80145ce:	4618      	mov	r0, r3
 80145d0:	4929      	ldr	r1, [pc, #164]	; (8014678 <RegionUS915TxConfig+0x134>)
 80145d2:	4603      	mov	r3, r0
 80145d4:	005b      	lsls	r3, r3, #1
 80145d6:	4403      	add	r3, r0
 80145d8:	009b      	lsls	r3, r3, #2
 80145da:	440b      	add	r3, r1
 80145dc:	681b      	ldr	r3, [r3, #0]
 80145de:	4618      	mov	r0, r3
 80145e0:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80145e2:	4b28      	ldr	r3, [pc, #160]	; (8014684 <RegionUS915TxConfig+0x140>)
 80145e4:	69dc      	ldr	r4, [r3, #28]
 80145e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80145ea:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80145ee:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80145f2:	9208      	str	r2, [sp, #32]
 80145f4:	2200      	movs	r2, #0
 80145f6:	9207      	str	r2, [sp, #28]
 80145f8:	2200      	movs	r2, #0
 80145fa:	9206      	str	r2, [sp, #24]
 80145fc:	2200      	movs	r2, #0
 80145fe:	9205      	str	r2, [sp, #20]
 8014600:	2201      	movs	r2, #1
 8014602:	9204      	str	r2, [sp, #16]
 8014604:	2200      	movs	r2, #0
 8014606:	9203      	str	r2, [sp, #12]
 8014608:	2208      	movs	r2, #8
 801460a:	9202      	str	r2, [sp, #8]
 801460c:	2201      	movs	r2, #1
 801460e:	9201      	str	r2, [sp, #4]
 8014610:	9300      	str	r3, [sp, #0]
 8014612:	69bb      	ldr	r3, [r7, #24]
 8014614:	2200      	movs	r2, #0
 8014616:	2001      	movs	r0, #1
 8014618:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	781b      	ldrb	r3, [r3, #0]
 801461e:	4619      	mov	r1, r3
 8014620:	4a15      	ldr	r2, [pc, #84]	; (8014678 <RegionUS915TxConfig+0x134>)
 8014622:	460b      	mov	r3, r1
 8014624:	005b      	lsls	r3, r3, #1
 8014626:	440b      	add	r3, r1
 8014628:	009b      	lsls	r3, r3, #2
 801462a:	4413      	add	r3, r2
 801462c:	681a      	ldr	r2, [r3, #0]
 801462e:	68fb      	ldr	r3, [r7, #12]
 8014630:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014634:	4619      	mov	r1, r3
 8014636:	4610      	mov	r0, r2
 8014638:	f7ff f940 	bl	80138bc <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801463c:	4b11      	ldr	r3, [pc, #68]	; (8014684 <RegionUS915TxConfig+0x140>)
 801463e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014640:	68fa      	ldr	r2, [r7, #12]
 8014642:	8992      	ldrh	r2, [r2, #12]
 8014644:	b2d2      	uxtb	r2, r2
 8014646:	4611      	mov	r1, r2
 8014648:	2001      	movs	r0, #1
 801464a:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	899b      	ldrh	r3, [r3, #12]
 8014656:	4619      	mov	r1, r3
 8014658:	4610      	mov	r0, r2
 801465a:	f7ff faa3 	bl	8013ba4 <GetTimeOnAir>
 801465e:	4602      	mov	r2, r0
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8014664:	68bb      	ldr	r3, [r7, #8]
 8014666:	7fba      	ldrb	r2, [r7, #30]
 8014668:	701a      	strb	r2, [r3, #0]
    return true;
 801466a:	2301      	movs	r3, #1
}
 801466c:	4618      	mov	r0, r3
 801466e:	3724      	adds	r7, #36	; 0x24
 8014670:	46bd      	mov	sp, r7
 8014672:	bd90      	pop	{r4, r7, pc}
 8014674:	0801a034 	.word	0x0801a034
 8014678:	20000c78 	.word	0x20000c78
 801467c:	20000fec 	.word	0x20000fec
 8014680:	41f00000 	.word	0x41f00000
 8014684:	0801a0b8 	.word	0x0801a0b8

08014688 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8014688:	b590      	push	{r4, r7, lr}
 801468a:	b097      	sub	sp, #92	; 0x5c
 801468c:	af00      	add	r7, sp, #0
 801468e:	60f8      	str	r0, [r7, #12]
 8014690:	60b9      	str	r1, [r7, #8]
 8014692:	607a      	str	r2, [r7, #4]
 8014694:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8014696:	2307      	movs	r3, #7
 8014698:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801469c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80146a0:	2200      	movs	r2, #0
 80146a2:	601a      	str	r2, [r3, #0]
 80146a4:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80146a6:	2300      	movs	r3, #0
 80146a8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 80146ac:	2300      	movs	r3, #0
 80146ae:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 80146b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80146b6:	2200      	movs	r2, #0
 80146b8:	601a      	str	r2, [r3, #0]
 80146ba:	605a      	str	r2, [r3, #4]
 80146bc:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 80146be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80146c2:	2206      	movs	r2, #6
 80146c4:	4998      	ldr	r1, [pc, #608]	; (8014928 <RegionUS915LinkAdrReq+0x2a0>)
 80146c6:	4618      	mov	r0, r3
 80146c8:	f7fe fd61 	bl	801318e <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80146cc:	e124      	b.n	8014918 <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80146ce:	68fb      	ldr	r3, [r7, #12]
 80146d0:	685a      	ldr	r2, [r3, #4]
 80146d2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80146d6:	4413      	add	r3, r2
 80146d8:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80146dc:	4611      	mov	r1, r2
 80146de:	4618      	mov	r0, r3
 80146e0:	f7fe fe40 	bl	8013364 <RegionCommonParseLinkAdrReq>
 80146e4:	4603      	mov	r3, r0
 80146e6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 80146ea:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80146ee:	2b00      	cmp	r3, #0
 80146f0:	f000 811c 	beq.w	801492c <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80146f4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80146f8:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80146fc:	4413      	add	r3, r2
 80146fe:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8014702:	2307      	movs	r3, #7
 8014704:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8014708:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801470c:	2b06      	cmp	r3, #6
 801470e:	d116      	bne.n	801473e <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8014710:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014714:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 8014718:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801471c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 8014720:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014724:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8014728:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801472c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8014730:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8014734:	b2db      	uxtb	r3, r3
 8014736:	b29b      	uxth	r3, r3
 8014738:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801473c:	e0ec      	b.n	8014918 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801473e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8014742:	2b07      	cmp	r3, #7
 8014744:	d112      	bne.n	801476c <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8014746:	2300      	movs	r3, #0
 8014748:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801474c:	2300      	movs	r3, #0
 801474e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8014752:	2300      	movs	r3, #0
 8014754:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8014758:	2300      	movs	r3, #0
 801475a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801475e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8014762:	b2db      	uxtb	r3, r3
 8014764:	b29b      	uxth	r3, r3
 8014766:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801476a:	e0d5      	b.n	8014918 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801476c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8014770:	2b05      	cmp	r3, #5
 8014772:	f040 80c7 	bne.w	8014904 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8014776:	2301      	movs	r3, #1
 8014778:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801477c:	2300      	movs	r3, #0
 801477e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8014782:	2300      	movs	r3, #0
 8014784:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8014788:	e0b6      	b.n	80148f8 <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801478a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801478e:	b2da      	uxtb	r2, r3
 8014790:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8014794:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8014798:	fa01 f303 	lsl.w	r3, r1, r3
 801479c:	4013      	ands	r3, r2
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d051      	beq.n	8014846 <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 80147a2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80147a6:	f003 0301 	and.w	r3, r3, #1
 80147aa:	b2db      	uxtb	r3, r3
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d122      	bne.n	80147f6 <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 80147b0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80147b4:	005b      	lsls	r3, r3, #1
 80147b6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80147ba:	4413      	add	r3, r2
 80147bc:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80147c0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80147c4:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 80147c8:	b292      	uxth	r2, r2
 80147ca:	005b      	lsls	r3, r3, #1
 80147cc:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80147d0:	440b      	add	r3, r1
 80147d2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80147d6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80147da:	b21a      	sxth	r2, r3
 80147dc:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80147e0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80147e4:	fa01 f303 	lsl.w	r3, r1, r3
 80147e8:	b21b      	sxth	r3, r3
 80147ea:	4313      	orrs	r3, r2
 80147ec:	b21b      	sxth	r3, r3
 80147ee:	b29b      	uxth	r3, r3
 80147f0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80147f4:	e07b      	b.n	80148ee <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 80147f6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80147fa:	005b      	lsls	r3, r3, #1
 80147fc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014800:	4413      	add	r3, r2
 8014802:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8014806:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801480a:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801480e:	b292      	uxth	r2, r2
 8014810:	005b      	lsls	r3, r3, #1
 8014812:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8014816:	440b      	add	r3, r1
 8014818:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801481c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8014820:	b21a      	sxth	r2, r3
 8014822:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8014826:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801482a:	fa01 f303 	lsl.w	r3, r1, r3
 801482e:	b21b      	sxth	r3, r3
 8014830:	4313      	orrs	r3, r2
 8014832:	b21b      	sxth	r3, r3
 8014834:	b29b      	uxth	r3, r3
 8014836:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801483a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801483e:	3301      	adds	r3, #1
 8014840:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8014844:	e053      	b.n	80148ee <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8014846:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801484a:	f003 0301 	and.w	r3, r3, #1
 801484e:	b2db      	uxtb	r3, r3
 8014850:	2b00      	cmp	r3, #0
 8014852:	d124      	bne.n	801489e <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8014854:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8014858:	005b      	lsls	r3, r3, #1
 801485a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801485e:	4413      	add	r3, r2
 8014860:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8014864:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8014868:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801486c:	b292      	uxth	r2, r2
 801486e:	005b      	lsls	r3, r3, #1
 8014870:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8014874:	440b      	add	r3, r1
 8014876:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801487a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801487e:	b21a      	sxth	r2, r3
 8014880:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8014884:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8014888:	fa01 f303 	lsl.w	r3, r1, r3
 801488c:	b21b      	sxth	r3, r3
 801488e:	43db      	mvns	r3, r3
 8014890:	b21b      	sxth	r3, r3
 8014892:	4013      	ands	r3, r2
 8014894:	b21b      	sxth	r3, r3
 8014896:	b29b      	uxth	r3, r3
 8014898:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801489c:	e027      	b.n	80148ee <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801489e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80148a2:	005b      	lsls	r3, r3, #1
 80148a4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80148a8:	4413      	add	r3, r2
 80148aa:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80148ae:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80148b2:	b2d2      	uxtb	r2, r2
 80148b4:	b292      	uxth	r2, r2
 80148b6:	005b      	lsls	r3, r3, #1
 80148b8:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80148bc:	440b      	add	r3, r1
 80148be:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80148c2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80148c6:	b21a      	sxth	r2, r3
 80148c8:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80148cc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80148d0:	fa01 f303 	lsl.w	r3, r1, r3
 80148d4:	b21b      	sxth	r3, r3
 80148d6:	43db      	mvns	r3, r3
 80148d8:	b21b      	sxth	r3, r3
 80148da:	4013      	ands	r3, r2
 80148dc:	b21b      	sxth	r3, r3
 80148de:	b29b      	uxth	r3, r3
 80148e0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80148e4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80148e8:	3301      	adds	r3, #1
 80148ea:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 80148ee:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80148f2:	3301      	adds	r3, #1
 80148f4:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 80148f8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80148fc:	2b07      	cmp	r3, #7
 80148fe:	f67f af44 	bls.w	801478a <RegionUS915LinkAdrReq+0x102>
 8014902:	e009      	b.n	8014918 <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8014904:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8014908:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 801490c:	005b      	lsls	r3, r3, #1
 801490e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8014912:	440b      	add	r3, r1
 8014914:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8014918:	68fb      	ldr	r3, [r7, #12]
 801491a:	7a1b      	ldrb	r3, [r3, #8]
 801491c:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8014920:	429a      	cmp	r2, r3
 8014922:	f4ff aed4 	bcc.w	80146ce <RegionUS915LinkAdrReq+0x46>
 8014926:	e002      	b.n	801492e <RegionUS915LinkAdrReq+0x2a6>
 8014928:	20000fec 	.word	0x20000fec
            break; // break loop, since no more request has been found
 801492c:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801492e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8014932:	2b03      	cmp	r3, #3
 8014934:	dc0f      	bgt.n	8014956 <RegionUS915LinkAdrReq+0x2ce>
 8014936:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801493a:	2204      	movs	r2, #4
 801493c:	2100      	movs	r1, #0
 801493e:	4618      	mov	r0, r3
 8014940:	f7fe fbf9 	bl	8013136 <RegionCommonCountChannels>
 8014944:	4603      	mov	r3, r0
 8014946:	2b01      	cmp	r3, #1
 8014948:	d805      	bhi.n	8014956 <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 801494a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801494e:	f023 0301 	bic.w	r3, r3, #1
 8014952:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8014956:	2302      	movs	r3, #2
 8014958:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	7a5b      	ldrb	r3, [r3, #9]
 8014960:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8014964:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8014968:	4618      	mov	r0, r3
 801496a:	f7ff f949 	bl	8013c00 <RegionUS915GetPhyParam>
 801496e:	4603      	mov	r3, r0
 8014970:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 8014972:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014976:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	7a9b      	ldrb	r3, [r3, #10]
 801497c:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801497e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8014982:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8014984:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8014988:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801498a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801498e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8014990:	68fb      	ldr	r3, [r7, #12]
 8014992:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8014996:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801499e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	7b5b      	ldrb	r3, [r3, #13]
 80149a4:	b25b      	sxtb	r3, r3
 80149a6:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 80149a8:	2348      	movs	r3, #72	; 0x48
 80149aa:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 80149ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80149b2:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80149b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80149b6:	b25b      	sxtb	r3, r3
 80149b8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 80149bc:	2304      	movs	r3, #4
 80149be:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 80149c2:	4b3a      	ldr	r3, [pc, #232]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 80149c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 80149c6:	230e      	movs	r3, #14
 80149c8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 80149cc:	2300      	movs	r3, #0
 80149ce:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80149d8:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80149dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80149e0:	1c9a      	adds	r2, r3, #2
 80149e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80149e6:	1c59      	adds	r1, r3, #1
 80149e8:	f107 0014 	add.w	r0, r7, #20
 80149ec:	4623      	mov	r3, r4
 80149ee:	f7fe fd0a 	bl	8013406 <RegionCommonLinkAdrReqVerifyParams>
 80149f2:	4603      	mov	r3, r0
 80149f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80149f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80149fc:	2b07      	cmp	r3, #7
 80149fe:	d13e      	bne.n	8014a7e <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 8014a00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014a04:	2206      	movs	r2, #6
 8014a06:	4619      	mov	r1, r3
 8014a08:	4829      	ldr	r0, [pc, #164]	; (8014ab0 <RegionUS915LinkAdrReq+0x428>)
 8014a0a:	f7fe fbc0 	bl	801318e <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 8014a0e:	4b27      	ldr	r3, [pc, #156]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a10:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 8014a14:	4b25      	ldr	r3, [pc, #148]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a16:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 8014a1a:	4013      	ands	r3, r2
 8014a1c:	b29a      	uxth	r2, r3
 8014a1e:	4b23      	ldr	r3, [pc, #140]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a20:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 8014a24:	4b21      	ldr	r3, [pc, #132]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a26:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 8014a2a:	4b20      	ldr	r3, [pc, #128]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a2c:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 8014a30:	4013      	ands	r3, r2
 8014a32:	b29a      	uxth	r2, r3
 8014a34:	4b1d      	ldr	r3, [pc, #116]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a36:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 8014a3a:	4b1c      	ldr	r3, [pc, #112]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a3c:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 8014a40:	4b1a      	ldr	r3, [pc, #104]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a42:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 8014a46:	4013      	ands	r3, r2
 8014a48:	b29a      	uxth	r2, r3
 8014a4a:	4b18      	ldr	r3, [pc, #96]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a4c:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 8014a50:	4b16      	ldr	r3, [pc, #88]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a52:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 8014a56:	4b15      	ldr	r3, [pc, #84]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a58:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 8014a5c:	4013      	ands	r3, r2
 8014a5e:	b29a      	uxth	r2, r3
 8014a60:	4b12      	ldr	r3, [pc, #72]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a62:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8014a66:	4b11      	ldr	r3, [pc, #68]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a68:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 8014a6c:	4b0f      	ldr	r3, [pc, #60]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a6e:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 8014a72:	4b0e      	ldr	r3, [pc, #56]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a74:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 8014a78:	4b0c      	ldr	r3, [pc, #48]	; (8014aac <RegionUS915LinkAdrReq+0x424>)
 8014a7a:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8014a7e:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8014a82:	68bb      	ldr	r3, [r7, #8]
 8014a84:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8014a86:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8014a8e:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8014a92:	683b      	ldr	r3, [r7, #0]
 8014a94:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8014a96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8014a98:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8014a9c:	701a      	strb	r2, [r3, #0]

    return status;
 8014a9e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8014aa2:	4618      	mov	r0, r3
 8014aa4:	375c      	adds	r7, #92	; 0x5c
 8014aa6:	46bd      	mov	sp, r7
 8014aa8:	bd90      	pop	{r4, r7, pc}
 8014aaa:	bf00      	nop
 8014aac:	20000c78 	.word	0x20000c78
 8014ab0:	20000fec 	.word	0x20000fec

08014ab4 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014ab4:	b580      	push	{r7, lr}
 8014ab6:	b084      	sub	sp, #16
 8014ab8:	af00      	add	r7, sp, #0
 8014aba:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8014abc:	2307      	movs	r3, #7
 8014abe:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	685b      	ldr	r3, [r3, #4]
 8014ac4:	4618      	mov	r0, r3
 8014ac6:	f7ff f829 	bl	8013b1c <VerifyRfFreq>
 8014aca:	4603      	mov	r3, r0
 8014acc:	f083 0301 	eor.w	r3, r3, #1
 8014ad0:	b2db      	uxtb	r3, r3
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d003      	beq.n	8014ade <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8014ad6:	7bfb      	ldrb	r3, [r7, #15]
 8014ad8:	f023 0301 	bic.w	r3, r3, #1
 8014adc:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	f993 3000 	ldrsb.w	r3, [r3]
 8014ae4:	220d      	movs	r2, #13
 8014ae6:	2108      	movs	r1, #8
 8014ae8:	4618      	mov	r0, r3
 8014aea:	f7fe fad3 	bl	8013094 <RegionCommonValueInRange>
 8014aee:	4603      	mov	r3, r0
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d103      	bne.n	8014afc <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8014af4:	7bfb      	ldrb	r3, [r7, #15]
 8014af6:	f023 0302 	bic.w	r3, r3, #2
 8014afa:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	f993 3000 	ldrsb.w	r3, [r3]
 8014b02:	2207      	movs	r2, #7
 8014b04:	2105      	movs	r1, #5
 8014b06:	4618      	mov	r0, r3
 8014b08:	f7fe fac4 	bl	8013094 <RegionCommonValueInRange>
 8014b0c:	4603      	mov	r3, r0
 8014b0e:	2b01      	cmp	r3, #1
 8014b10:	d004      	beq.n	8014b1c <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8014b18:	2b0d      	cmp	r3, #13
 8014b1a:	dd03      	ble.n	8014b24 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8014b1c:	7bfb      	ldrb	r3, [r7, #15]
 8014b1e:	f023 0302 	bic.w	r3, r3, #2
 8014b22:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014b2a:	2203      	movs	r2, #3
 8014b2c:	2100      	movs	r1, #0
 8014b2e:	4618      	mov	r0, r3
 8014b30:	f7fe fab0 	bl	8013094 <RegionCommonValueInRange>
 8014b34:	4603      	mov	r3, r0
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d103      	bne.n	8014b42 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8014b3a:	7bfb      	ldrb	r3, [r7, #15]
 8014b3c:	f023 0304 	bic.w	r3, r3, #4
 8014b40:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8014b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b44:	4618      	mov	r0, r3
 8014b46:	3710      	adds	r7, #16
 8014b48:	46bd      	mov	sp, r7
 8014b4a:	bd80      	pop	{r7, pc}

08014b4c <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8014b4c:	b480      	push	{r7}
 8014b4e:	b083      	sub	sp, #12
 8014b50:	af00      	add	r7, sp, #0
 8014b52:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 8014b54:	2300      	movs	r3, #0
}
 8014b56:	4618      	mov	r0, r3
 8014b58:	370c      	adds	r7, #12
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	bc80      	pop	{r7}
 8014b5e:	4770      	bx	lr

08014b60 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8014b60:	b480      	push	{r7}
 8014b62:	b083      	sub	sp, #12
 8014b64:	af00      	add	r7, sp, #0
 8014b66:	6078      	str	r0, [r7, #4]
    return -1;
 8014b68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8014b6c:	4618      	mov	r0, r3
 8014b6e:	370c      	adds	r7, #12
 8014b70:	46bd      	mov	sp, r7
 8014b72:	bc80      	pop	{r7}
 8014b74:	4770      	bx	lr

08014b76 <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8014b76:	b480      	push	{r7}
 8014b78:	b083      	sub	sp, #12
 8014b7a:	af00      	add	r7, sp, #0
 8014b7c:	6078      	str	r0, [r7, #4]
    return 0;
 8014b7e:	2300      	movs	r3, #0
}
 8014b80:	4618      	mov	r0, r3
 8014b82:	370c      	adds	r7, #12
 8014b84:	46bd      	mov	sp, r7
 8014b86:	bc80      	pop	{r7}
 8014b88:	4770      	bx	lr
	...

08014b8c <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8014b8c:	b480      	push	{r7}
 8014b8e:	b083      	sub	sp, #12
 8014b90:	af00      	add	r7, sp, #0
 8014b92:	4603      	mov	r3, r0
 8014b94:	460a      	mov	r2, r1
 8014b96:	71fb      	strb	r3, [r7, #7]
 8014b98:	4613      	mov	r3, r2
 8014b9a:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8014b9c:	79bb      	ldrb	r3, [r7, #6]
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	d108      	bne.n	8014bb4 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 8014ba2:	4b15      	ldr	r3, [pc, #84]	; (8014bf8 <RegionUS915AlternateDr+0x6c>)
 8014ba4:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8014ba8:	3301      	adds	r3, #1
 8014baa:	b2da      	uxtb	r2, r3
 8014bac:	4b12      	ldr	r3, [pc, #72]	; (8014bf8 <RegionUS915AlternateDr+0x6c>)
 8014bae:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8014bb2:	e007      	b.n	8014bc4 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 8014bb4:	4b10      	ldr	r3, [pc, #64]	; (8014bf8 <RegionUS915AlternateDr+0x6c>)
 8014bb6:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8014bba:	3b01      	subs	r3, #1
 8014bbc:	b2da      	uxtb	r2, r3
 8014bbe:	4b0e      	ldr	r3, [pc, #56]	; (8014bf8 <RegionUS915AlternateDr+0x6c>)
 8014bc0:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 8014bc4:	4b0c      	ldr	r3, [pc, #48]	; (8014bf8 <RegionUS915AlternateDr+0x6c>)
 8014bc6:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 8014bca:	4b0c      	ldr	r3, [pc, #48]	; (8014bfc <RegionUS915AlternateDr+0x70>)
 8014bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8014bd0:	0859      	lsrs	r1, r3, #1
 8014bd2:	460b      	mov	r3, r1
 8014bd4:	00db      	lsls	r3, r3, #3
 8014bd6:	440b      	add	r3, r1
 8014bd8:	1ad3      	subs	r3, r2, r3
 8014bda:	b2db      	uxtb	r3, r3
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d102      	bne.n	8014be6 <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 8014be0:	2304      	movs	r3, #4
 8014be2:	71fb      	strb	r3, [r7, #7]
 8014be4:	e001      	b.n	8014bea <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 8014be6:	2300      	movs	r3, #0
 8014be8:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8014bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8014bee:	4618      	mov	r0, r3
 8014bf0:	370c      	adds	r7, #12
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	bc80      	pop	{r7}
 8014bf6:	4770      	bx	lr
 8014bf8:	20000c78 	.word	0x20000c78
 8014bfc:	38e38e39 	.word	0x38e38e39

08014c00 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014c00:	b580      	push	{r7, lr}
 8014c02:	b0a8      	sub	sp, #160	; 0xa0
 8014c04:	af02      	add	r7, sp, #8
 8014c06:	60f8      	str	r0, [r7, #12]
 8014c08:	60b9      	str	r1, [r7, #8]
 8014c0a:	607a      	str	r2, [r7, #4]
 8014c0c:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8014c0e:	2300      	movs	r3, #0
 8014c10:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8014c14:	2300      	movs	r3, #0
 8014c16:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8014c1a:	2300      	movs	r3, #0
 8014c1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014c1e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8014c22:	2244      	movs	r2, #68	; 0x44
 8014c24:	2100      	movs	r1, #0
 8014c26:	4618      	mov	r0, r3
 8014c28:	f004 fb2a 	bl	8019280 <memset>
    uint8_t newChannelIndex = 0;
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8014c32:	230c      	movs	r3, #12
 8014c34:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 8014c38:	2204      	movs	r2, #4
 8014c3a:	2100      	movs	r1, #0
 8014c3c:	485f      	ldr	r0, [pc, #380]	; (8014dbc <RegionUS915NextChannel+0x1bc>)
 8014c3e:	f7fe fa7a 	bl	8013136 <RegionCommonCountChannels>
 8014c42:	4603      	mov	r3, r0
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d108      	bne.n	8014c5a <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 8014c48:	2204      	movs	r2, #4
 8014c4a:	495d      	ldr	r1, [pc, #372]	; (8014dc0 <RegionUS915NextChannel+0x1c0>)
 8014c4c:	485b      	ldr	r0, [pc, #364]	; (8014dbc <RegionUS915NextChannel+0x1bc>)
 8014c4e:	f7fe fa9e 	bl	801318e <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8014c52:	4b5c      	ldr	r3, [pc, #368]	; (8014dc4 <RegionUS915NextChannel+0x1c4>)
 8014c54:	2200      	movs	r2, #0
 8014c56:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014c60:	2b03      	cmp	r3, #3
 8014c62:	dd0b      	ble.n	8014c7c <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8014c64:	4b57      	ldr	r3, [pc, #348]	; (8014dc4 <RegionUS915NextChannel+0x1c4>)
 8014c66:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 8014c6a:	b2db      	uxtb	r3, r3
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d105      	bne.n	8014c7c <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8014c70:	4b54      	ldr	r3, [pc, #336]	; (8014dc4 <RegionUS915NextChannel+0x1c4>)
 8014c72:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 8014c76:	4b53      	ldr	r3, [pc, #332]	; (8014dc4 <RegionUS915NextChannel+0x1c4>)
 8014c78:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8014c7c:	68fb      	ldr	r3, [r7, #12]
 8014c7e:	7a5b      	ldrb	r3, [r3, #9]
 8014c80:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014c88:	b2db      	uxtb	r3, r3
 8014c8a:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 8014c8c:	4b4b      	ldr	r3, [pc, #300]	; (8014dbc <RegionUS915NextChannel+0x1bc>)
 8014c8e:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 8014c90:	4b4c      	ldr	r3, [pc, #304]	; (8014dc4 <RegionUS915NextChannel+0x1c4>)
 8014c92:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 8014c94:	4b4c      	ldr	r3, [pc, #304]	; (8014dc8 <RegionUS915NextChannel+0x1c8>)
 8014c96:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8014c98:	2348      	movs	r3, #72	; 0x48
 8014c9a:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8014ca0:	68fb      	ldr	r3, [r7, #12]
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8014ca6:	68fb      	ldr	r3, [r7, #12]
 8014ca8:	685b      	ldr	r3, [r3, #4]
 8014caa:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	7a9b      	ldrb	r3, [r3, #10]
 8014cb0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 8014cb4:	2301      	movs	r3, #1
 8014cb6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8014cba:	f107 0314 	add.w	r3, r7, #20
 8014cbe:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8014cc0:	68fa      	ldr	r2, [r7, #12]
 8014cc2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8014cc6:	320c      	adds	r2, #12
 8014cc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014ccc:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8014cd0:	68fb      	ldr	r3, [r7, #12]
 8014cd2:	7d1b      	ldrb	r3, [r3, #20]
 8014cd4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8014cd8:	68fb      	ldr	r3, [r7, #12]
 8014cda:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8014cde:	68fb      	ldr	r3, [r7, #12]
 8014ce0:	8adb      	ldrh	r3, [r3, #22]
 8014ce2:	4619      	mov	r1, r3
 8014ce4:	4610      	mov	r0, r2
 8014ce6:	f7fe ff5d 	bl	8013ba4 <GetTimeOnAir>
 8014cea:	4603      	mov	r3, r0
 8014cec:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8014cee:	f107 0195 	add.w	r1, r7, #149	; 0x95
 8014cf2:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8014cf6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	9301      	str	r3, [sp, #4]
 8014cfe:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8014d02:	9300      	str	r3, [sp, #0]
 8014d04:	460b      	mov	r3, r1
 8014d06:	6839      	ldr	r1, [r7, #0]
 8014d08:	f7fe fd37 	bl	801377a <RegionCommonIdentifyChannels>
 8014d0c:	4603      	mov	r3, r0
 8014d0e:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8014d12:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d149      	bne.n	8014dae <RegionUS915NextChannel+0x1ae>
    {
        if( nextChanParams->Joined == true )
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	7a5b      	ldrb	r3, [r3, #9]
 8014d1e:	2b00      	cmp	r3, #0
 8014d20:	d00f      	beq.n	8014d42 <RegionUS915NextChannel+0x142>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8014d22:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8014d26:	3b01      	subs	r3, #1
 8014d28:	4619      	mov	r1, r3
 8014d2a:	2000      	movs	r0, #0
 8014d2c:	f000 f8f0 	bl	8014f10 <randr>
 8014d30:	4603      	mov	r3, r0
 8014d32:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8014d36:	4413      	add	r3, r2
 8014d38:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8014d3c:	68bb      	ldr	r3, [r7, #8]
 8014d3e:	701a      	strb	r2, [r3, #0]
 8014d40:	e02e      	b.n	8014da0 <RegionUS915NextChannel+0x1a0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 8014d42:	68fb      	ldr	r3, [r7, #12]
 8014d44:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d10e      	bne.n	8014d6a <RegionUS915NextChannel+0x16a>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8014d4c:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 8014d50:	4618      	mov	r0, r3
 8014d52:	f7fe fe1f 	bl	8013994 <ComputeNext125kHzJoinChannel>
 8014d56:	4603      	mov	r3, r0
 8014d58:	2b03      	cmp	r3, #3
 8014d5a:	d101      	bne.n	8014d60 <RegionUS915NextChannel+0x160>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8014d5c:	2303      	movs	r3, #3
 8014d5e:	e028      	b.n	8014db2 <RegionUS915NextChannel+0x1b2>
                }
                *channel = newChannelIndex;
 8014d60:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8014d64:	68bb      	ldr	r3, [r7, #8]
 8014d66:	701a      	strb	r2, [r3, #0]
 8014d68:	e01a      	b.n	8014da0 <RegionUS915NextChannel+0x1a0>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8014d6a:	2300      	movs	r3, #0
 8014d6c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8014d70:	e004      	b.n	8014d7c <RegionUS915NextChannel+0x17c>
                {
                    i++;
 8014d72:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8014d76:	3301      	adds	r3, #1
 8014d78:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8014d7c:	4b11      	ldr	r3, [pc, #68]	; (8014dc4 <RegionUS915NextChannel+0x1c4>)
 8014d7e:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 8014d82:	b2da      	uxtb	r2, r3
 8014d84:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8014d88:	fa42 f303 	asr.w	r3, r2, r3
 8014d8c:	f003 0301 	and.w	r3, r3, #1
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	d0ee      	beq.n	8014d72 <RegionUS915NextChannel+0x172>
                }
                *channel = 64 + i;
 8014d94:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8014d98:	3340      	adds	r3, #64	; 0x40
 8014d9a:	b2da      	uxtb	r2, r3
 8014d9c:	68bb      	ldr	r3, [r7, #8]
 8014d9e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8014da0:	68bb      	ldr	r3, [r7, #8]
 8014da2:	781b      	ldrb	r3, [r3, #0]
 8014da4:	2248      	movs	r2, #72	; 0x48
 8014da6:	4619      	mov	r1, r3
 8014da8:	4804      	ldr	r0, [pc, #16]	; (8014dbc <RegionUS915NextChannel+0x1bc>)
 8014daa:	f7fe f990 	bl	80130ce <RegionCommonChanDisable>
    }
    return status;
 8014dae:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 8014db2:	4618      	mov	r0, r3
 8014db4:	3798      	adds	r7, #152	; 0x98
 8014db6:	46bd      	mov	sp, r7
 8014db8:	bd80      	pop	{r7, pc}
 8014dba:	bf00      	nop
 8014dbc:	20000ff8 	.word	0x20000ff8
 8014dc0:	20000fec 	.word	0x20000fec
 8014dc4:	20000c78 	.word	0x20000c78
 8014dc8:	20000fd8 	.word	0x20000fd8

08014dcc <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8014dcc:	b580      	push	{r7, lr}
 8014dce:	b084      	sub	sp, #16
 8014dd0:	af00      	add	r7, sp, #0
 8014dd2:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	781b      	ldrb	r3, [r3, #0]
 8014dde:	4619      	mov	r1, r3
 8014de0:	4a1e      	ldr	r2, [pc, #120]	; (8014e5c <RegionUS915SetContinuousWave+0x90>)
 8014de2:	460b      	mov	r3, r1
 8014de4:	005b      	lsls	r3, r3, #1
 8014de6:	440b      	add	r3, r1
 8014de8:	009b      	lsls	r3, r3, #2
 8014dea:	4413      	add	r3, r2
 8014dec:	3309      	adds	r3, #9
 8014dee:	781b      	ldrb	r3, [r3, #0]
 8014df0:	4619      	mov	r1, r3
 8014df2:	4a1a      	ldr	r2, [pc, #104]	; (8014e5c <RegionUS915SetContinuousWave+0x90>)
 8014df4:	460b      	mov	r3, r1
 8014df6:	009b      	lsls	r3, r3, #2
 8014df8:	440b      	add	r3, r1
 8014dfa:	009b      	lsls	r3, r3, #2
 8014dfc:	4413      	add	r3, r2
 8014dfe:	f203 3362 	addw	r3, r3, #866	; 0x362
 8014e02:	f993 1000 	ldrsb.w	r1, [r3]
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014e0c:	4b14      	ldr	r3, [pc, #80]	; (8014e60 <RegionUS915SetContinuousWave+0x94>)
 8014e0e:	f7fe fe51 	bl	8013ab4 <LimitTxPower>
 8014e12:	4603      	mov	r3, r0
 8014e14:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8014e16:	2300      	movs	r3, #0
 8014e18:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	781b      	ldrb	r3, [r3, #0]
 8014e1e:	4619      	mov	r1, r3
 8014e20:	4a0e      	ldr	r2, [pc, #56]	; (8014e5c <RegionUS915SetContinuousWave+0x90>)
 8014e22:	460b      	mov	r3, r1
 8014e24:	005b      	lsls	r3, r3, #1
 8014e26:	440b      	add	r3, r1
 8014e28:	009b      	lsls	r3, r3, #2
 8014e2a:	4413      	add	r3, r2
 8014e2c:	681b      	ldr	r3, [r3, #0]
 8014e2e:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8014e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014e34:	f04f 0200 	mov.w	r2, #0
 8014e38:	490a      	ldr	r1, [pc, #40]	; (8014e64 <RegionUS915SetContinuousWave+0x98>)
 8014e3a:	4618      	mov	r0, r3
 8014e3c:	f7fe fbb2 	bl	80135a4 <RegionCommonComputeTxPower>
 8014e40:	4603      	mov	r3, r0
 8014e42:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8014e44:	4b08      	ldr	r3, [pc, #32]	; (8014e68 <RegionUS915SetContinuousWave+0x9c>)
 8014e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014e48:	687a      	ldr	r2, [r7, #4]
 8014e4a:	8992      	ldrh	r2, [r2, #12]
 8014e4c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8014e50:	68b8      	ldr	r0, [r7, #8]
 8014e52:	4798      	blx	r3
}
 8014e54:	bf00      	nop
 8014e56:	3710      	adds	r7, #16
 8014e58:	46bd      	mov	sp, r7
 8014e5a:	bd80      	pop	{r7, pc}
 8014e5c:	20000c78 	.word	0x20000c78
 8014e60:	20000fec 	.word	0x20000fec
 8014e64:	41f00000 	.word	0x41f00000
 8014e68:	0801a0b8 	.word	0x0801a0b8

08014e6c <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014e6c:	b480      	push	{r7}
 8014e6e:	b085      	sub	sp, #20
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	4603      	mov	r3, r0
 8014e74:	71fb      	strb	r3, [r7, #7]
 8014e76:	460b      	mov	r3, r1
 8014e78:	71bb      	strb	r3, [r7, #6]
 8014e7a:	4613      	mov	r3, r2
 8014e7c:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 8014e7e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8014e82:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8014e86:	4909      	ldr	r1, [pc, #36]	; (8014eac <RegionUS915ApplyDrOffset+0x40>)
 8014e88:	0092      	lsls	r2, r2, #2
 8014e8a:	440a      	add	r2, r1
 8014e8c:	4413      	add	r3, r2
 8014e8e:	781b      	ldrb	r3, [r3, #0]
 8014e90:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8014e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	da01      	bge.n	8014e9e <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 8014e9a:	2300      	movs	r3, #0
 8014e9c:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8014e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ea0:	4618      	mov	r0, r3
 8014ea2:	3714      	adds	r7, #20
 8014ea4:	46bd      	mov	sp, r7
 8014ea6:	bc80      	pop	{r7}
 8014ea8:	4770      	bx	lr
 8014eaa:	bf00      	nop
 8014eac:	0801a084 	.word	0x0801a084

08014eb0 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8014eb0:	b480      	push	{r7}
 8014eb2:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8014eb4:	4b0d      	ldr	r3, [pc, #52]	; (8014eec <rand1+0x3c>)
 8014eb6:	681b      	ldr	r3, [r3, #0]
 8014eb8:	4a0d      	ldr	r2, [pc, #52]	; (8014ef0 <rand1+0x40>)
 8014eba:	fb02 f303 	mul.w	r3, r2, r3
 8014ebe:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8014ec2:	3339      	adds	r3, #57	; 0x39
 8014ec4:	4a09      	ldr	r2, [pc, #36]	; (8014eec <rand1+0x3c>)
 8014ec6:	6013      	str	r3, [r2, #0]
 8014ec8:	4b08      	ldr	r3, [pc, #32]	; (8014eec <rand1+0x3c>)
 8014eca:	681a      	ldr	r2, [r3, #0]
 8014ecc:	2303      	movs	r3, #3
 8014ece:	fba3 1302 	umull	r1, r3, r3, r2
 8014ed2:	1ad1      	subs	r1, r2, r3
 8014ed4:	0849      	lsrs	r1, r1, #1
 8014ed6:	440b      	add	r3, r1
 8014ed8:	0f99      	lsrs	r1, r3, #30
 8014eda:	460b      	mov	r3, r1
 8014edc:	07db      	lsls	r3, r3, #31
 8014ede:	1a5b      	subs	r3, r3, r1
 8014ee0:	1ad1      	subs	r1, r2, r3
 8014ee2:	460b      	mov	r3, r1
}
 8014ee4:	4618      	mov	r0, r3
 8014ee6:	46bd      	mov	sp, r7
 8014ee8:	bc80      	pop	{r7}
 8014eea:	4770      	bx	lr
 8014eec:	200001b0 	.word	0x200001b0
 8014ef0:	41c64e6d 	.word	0x41c64e6d

08014ef4 <srand1>:

void srand1( uint32_t seed )
{
 8014ef4:	b480      	push	{r7}
 8014ef6:	b083      	sub	sp, #12
 8014ef8:	af00      	add	r7, sp, #0
 8014efa:	6078      	str	r0, [r7, #4]
    next = seed;
 8014efc:	4a03      	ldr	r2, [pc, #12]	; (8014f0c <srand1+0x18>)
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	6013      	str	r3, [r2, #0]
}
 8014f02:	bf00      	nop
 8014f04:	370c      	adds	r7, #12
 8014f06:	46bd      	mov	sp, r7
 8014f08:	bc80      	pop	{r7}
 8014f0a:	4770      	bx	lr
 8014f0c:	200001b0 	.word	0x200001b0

08014f10 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8014f10:	b580      	push	{r7, lr}
 8014f12:	b082      	sub	sp, #8
 8014f14:	af00      	add	r7, sp, #0
 8014f16:	6078      	str	r0, [r7, #4]
 8014f18:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8014f1a:	f7ff ffc9 	bl	8014eb0 <rand1>
 8014f1e:	4602      	mov	r2, r0
 8014f20:	6839      	ldr	r1, [r7, #0]
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	1acb      	subs	r3, r1, r3
 8014f26:	3301      	adds	r3, #1
 8014f28:	fb92 f1f3 	sdiv	r1, r2, r3
 8014f2c:	fb03 f301 	mul.w	r3, r3, r1
 8014f30:	1ad2      	subs	r2, r2, r3
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	4413      	add	r3, r2
}
 8014f36:	4618      	mov	r0, r3
 8014f38:	3708      	adds	r7, #8
 8014f3a:	46bd      	mov	sp, r7
 8014f3c:	bd80      	pop	{r7, pc}

08014f3e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8014f3e:	b480      	push	{r7}
 8014f40:	b085      	sub	sp, #20
 8014f42:	af00      	add	r7, sp, #0
 8014f44:	60f8      	str	r0, [r7, #12]
 8014f46:	60b9      	str	r1, [r7, #8]
 8014f48:	4613      	mov	r3, r2
 8014f4a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8014f4c:	e007      	b.n	8014f5e <memcpy1+0x20>
    {
        *dst++ = *src++;
 8014f4e:	68ba      	ldr	r2, [r7, #8]
 8014f50:	1c53      	adds	r3, r2, #1
 8014f52:	60bb      	str	r3, [r7, #8]
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	1c59      	adds	r1, r3, #1
 8014f58:	60f9      	str	r1, [r7, #12]
 8014f5a:	7812      	ldrb	r2, [r2, #0]
 8014f5c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8014f5e:	88fb      	ldrh	r3, [r7, #6]
 8014f60:	1e5a      	subs	r2, r3, #1
 8014f62:	80fa      	strh	r2, [r7, #6]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d1f2      	bne.n	8014f4e <memcpy1+0x10>
    }
}
 8014f68:	bf00      	nop
 8014f6a:	bf00      	nop
 8014f6c:	3714      	adds	r7, #20
 8014f6e:	46bd      	mov	sp, r7
 8014f70:	bc80      	pop	{r7}
 8014f72:	4770      	bx	lr

08014f74 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8014f74:	b480      	push	{r7}
 8014f76:	b085      	sub	sp, #20
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	60f8      	str	r0, [r7, #12]
 8014f7c:	60b9      	str	r1, [r7, #8]
 8014f7e:	4613      	mov	r3, r2
 8014f80:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8014f82:	88fb      	ldrh	r3, [r7, #6]
 8014f84:	3b01      	subs	r3, #1
 8014f86:	68fa      	ldr	r2, [r7, #12]
 8014f88:	4413      	add	r3, r2
 8014f8a:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8014f8c:	e007      	b.n	8014f9e <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8014f8e:	68ba      	ldr	r2, [r7, #8]
 8014f90:	1c53      	adds	r3, r2, #1
 8014f92:	60bb      	str	r3, [r7, #8]
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	1e59      	subs	r1, r3, #1
 8014f98:	60f9      	str	r1, [r7, #12]
 8014f9a:	7812      	ldrb	r2, [r2, #0]
 8014f9c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8014f9e:	88fb      	ldrh	r3, [r7, #6]
 8014fa0:	1e5a      	subs	r2, r3, #1
 8014fa2:	80fa      	strh	r2, [r7, #6]
 8014fa4:	2b00      	cmp	r3, #0
 8014fa6:	d1f2      	bne.n	8014f8e <memcpyr+0x1a>
    }
}
 8014fa8:	bf00      	nop
 8014faa:	bf00      	nop
 8014fac:	3714      	adds	r7, #20
 8014fae:	46bd      	mov	sp, r7
 8014fb0:	bc80      	pop	{r7}
 8014fb2:	4770      	bx	lr

08014fb4 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8014fb4:	b480      	push	{r7}
 8014fb6:	b083      	sub	sp, #12
 8014fb8:	af00      	add	r7, sp, #0
 8014fba:	6078      	str	r0, [r7, #4]
 8014fbc:	460b      	mov	r3, r1
 8014fbe:	70fb      	strb	r3, [r7, #3]
 8014fc0:	4613      	mov	r3, r2
 8014fc2:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8014fc4:	e004      	b.n	8014fd0 <memset1+0x1c>
    {
        *dst++ = value;
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	1c5a      	adds	r2, r3, #1
 8014fca:	607a      	str	r2, [r7, #4]
 8014fcc:	78fa      	ldrb	r2, [r7, #3]
 8014fce:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8014fd0:	883b      	ldrh	r3, [r7, #0]
 8014fd2:	1e5a      	subs	r2, r3, #1
 8014fd4:	803a      	strh	r2, [r7, #0]
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d1f5      	bne.n	8014fc6 <memset1+0x12>
    }
}
 8014fda:	bf00      	nop
 8014fdc:	bf00      	nop
 8014fde:	370c      	adds	r7, #12
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	bc80      	pop	{r7}
 8014fe4:	4770      	bx	lr
	...

08014fe8 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 8014fe8:	b580      	push	{r7, lr}
 8014fea:	b08a      	sub	sp, #40	; 0x28
 8014fec:	af00      	add	r7, sp, #0
 8014fee:	60b9      	str	r1, [r7, #8]
 8014ff0:	607a      	str	r2, [r7, #4]
 8014ff2:	603b      	str	r3, [r7, #0]
 8014ff4:	4603      	mov	r3, r0
 8014ff6:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 8014ff8:	2300      	movs	r3, #0
 8014ffa:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 8014ffc:	2300      	movs	r3, #0
 8014ffe:	617b      	str	r3, [r7, #20]
 8015000:	2300      	movs	r3, #0
 8015002:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	2b00      	cmp	r3, #0
 8015008:	d001      	beq.n	801500e <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 801500a:	2300      	movs	r3, #0
 801500c:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	2b00      	cmp	r3, #0
 8015012:	bf14      	ite	ne
 8015014:	2301      	movne	r3, #1
 8015016:	2300      	moveq	r3, #0
 8015018:	b2da      	uxtb	r2, r3
 801501a:	4bb3      	ldr	r3, [pc, #716]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801501c:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801501e:	7bfb      	ldrb	r3, [r7, #15]
 8015020:	2b00      	cmp	r3, #0
 8015022:	d003      	beq.n	801502c <RadioSetRxGenericConfig+0x44>
 8015024:	2b01      	cmp	r3, #1
 8015026:	f000 80aa 	beq.w	801517e <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 801502a:	e158      	b.n	80152de <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	68db      	ldr	r3, [r3, #12]
 8015030:	2b00      	cmp	r3, #0
 8015032:	d003      	beq.n	801503c <RadioSetRxGenericConfig+0x54>
 8015034:	68bb      	ldr	r3, [r7, #8]
 8015036:	691b      	ldr	r3, [r3, #16]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d102      	bne.n	8015042 <RadioSetRxGenericConfig+0x5a>
                return -1;
 801503c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015040:	e14e      	b.n	80152e0 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 8015042:	68bb      	ldr	r3, [r7, #8]
 8015044:	7d5b      	ldrb	r3, [r3, #21]
 8015046:	2b08      	cmp	r3, #8
 8015048:	d902      	bls.n	8015050 <RadioSetRxGenericConfig+0x68>
                return -1;
 801504a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801504e:	e147      	b.n	80152e0 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8015050:	2300      	movs	r3, #0
 8015052:	623b      	str	r3, [r7, #32]
 8015054:	e00d      	b.n	8015072 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 8015056:	68bb      	ldr	r3, [r7, #8]
 8015058:	699a      	ldr	r2, [r3, #24]
 801505a:	6a3b      	ldr	r3, [r7, #32]
 801505c:	4413      	add	r3, r2
 801505e:	7819      	ldrb	r1, [r3, #0]
 8015060:	f107 0214 	add.w	r2, r7, #20
 8015064:	6a3b      	ldr	r3, [r7, #32]
 8015066:	4413      	add	r3, r2
 8015068:	460a      	mov	r2, r1
 801506a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801506c:	6a3b      	ldr	r3, [r7, #32]
 801506e:	3301      	adds	r3, #1
 8015070:	623b      	str	r3, [r7, #32]
 8015072:	68bb      	ldr	r3, [r7, #8]
 8015074:	7d5b      	ldrb	r3, [r3, #21]
 8015076:	461a      	mov	r2, r3
 8015078:	6a3b      	ldr	r3, [r7, #32]
 801507a:	4293      	cmp	r3, r2
 801507c:	dbeb      	blt.n	8015056 <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801507e:	68bb      	ldr	r3, [r7, #8]
 8015080:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8015084:	2b00      	cmp	r3, #0
 8015086:	d104      	bne.n	8015092 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8015088:	68bb      	ldr	r3, [r7, #8]
 801508a:	69db      	ldr	r3, [r3, #28]
 801508c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015090:	e002      	b.n	8015098 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 8015092:	23ff      	movs	r3, #255	; 0xff
 8015094:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8015098:	68bb      	ldr	r3, [r7, #8]
 801509a:	681b      	ldr	r3, [r3, #0]
 801509c:	2b00      	cmp	r3, #0
 801509e:	bf14      	ite	ne
 80150a0:	2301      	movne	r3, #1
 80150a2:	2300      	moveq	r3, #0
 80150a4:	b2db      	uxtb	r3, r3
 80150a6:	4618      	mov	r0, r3
 80150a8:	f001 fff0 	bl	801708c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80150ac:	4b8e      	ldr	r3, [pc, #568]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80150ae:	2200      	movs	r2, #0
 80150b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80150b4:	68bb      	ldr	r3, [r7, #8]
 80150b6:	68db      	ldr	r3, [r3, #12]
 80150b8:	4a8b      	ldr	r2, [pc, #556]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80150ba:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 80150bc:	68bb      	ldr	r3, [r7, #8]
 80150be:	791a      	ldrb	r2, [r3, #4]
 80150c0:	4b89      	ldr	r3, [pc, #548]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80150c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 80150c6:	68bb      	ldr	r3, [r7, #8]
 80150c8:	689b      	ldr	r3, [r3, #8]
 80150ca:	4618      	mov	r0, r3
 80150cc:	f000 fa78 	bl	80155c0 <RadioGetFskBandwidthRegValue>
 80150d0:	4603      	mov	r3, r0
 80150d2:	461a      	mov	r2, r3
 80150d4:	4b84      	ldr	r3, [pc, #528]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80150d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80150da:	4b83      	ldr	r3, [pc, #524]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80150dc:	2200      	movs	r2, #0
 80150de:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 80150e0:	68bb      	ldr	r3, [r7, #8]
 80150e2:	691b      	ldr	r3, [r3, #16]
 80150e4:	b29b      	uxth	r3, r3
 80150e6:	00db      	lsls	r3, r3, #3
 80150e8:	b29a      	uxth	r2, r3
 80150ea:	4b7f      	ldr	r3, [pc, #508]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80150ec:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 80150ee:	68bb      	ldr	r3, [r7, #8]
 80150f0:	7d1a      	ldrb	r2, [r3, #20]
 80150f2:	4b7d      	ldr	r3, [pc, #500]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80150f4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 80150f6:	68bb      	ldr	r3, [r7, #8]
 80150f8:	7d5b      	ldrb	r3, [r3, #21]
 80150fa:	00db      	lsls	r3, r3, #3
 80150fc:	b2da      	uxtb	r2, r3
 80150fe:	4b7a      	ldr	r3, [pc, #488]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015100:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 8015102:	68bb      	ldr	r3, [r7, #8]
 8015104:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8015108:	4b77      	ldr	r3, [pc, #476]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801510a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 801510c:	68bb      	ldr	r3, [r7, #8]
 801510e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8015112:	4b75      	ldr	r3, [pc, #468]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015114:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8015116:	4a74      	ldr	r2, [pc, #464]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015118:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801511c:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801511e:	68bb      	ldr	r3, [r7, #8]
 8015120:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8015124:	4b70      	ldr	r3, [pc, #448]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015126:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8015128:	68bb      	ldr	r3, [r7, #8]
 801512a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801512e:	4b6e      	ldr	r3, [pc, #440]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015130:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8015132:	f001 f910 	bl	8016356 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 8015136:	2000      	movs	r0, #0
 8015138:	f000 fad8 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801513c:	486b      	ldr	r0, [pc, #428]	; (80152ec <RadioSetRxGenericConfig+0x304>)
 801513e:	f002 f9eb 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015142:	486b      	ldr	r0, [pc, #428]	; (80152f0 <RadioSetRxGenericConfig+0x308>)
 8015144:	f002 fab6 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8015148:	f107 0314 	add.w	r3, r7, #20
 801514c:	4618      	mov	r0, r3
 801514e:	f001 fdc0 	bl	8016cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8015152:	68bb      	ldr	r3, [r7, #8]
 8015154:	8c1b      	ldrh	r3, [r3, #32]
 8015156:	4618      	mov	r0, r3
 8015158:	f001 fe0a 	bl	8016d70 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801515c:	68bb      	ldr	r3, [r7, #8]
 801515e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8015160:	4618      	mov	r0, r3
 8015162:	f001 fde5 	bl	8016d30 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 8015166:	683b      	ldr	r3, [r7, #0]
 8015168:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801516c:	fb02 f203 	mul.w	r2, r2, r3
 8015170:	68bb      	ldr	r3, [r7, #8]
 8015172:	68db      	ldr	r3, [r3, #12]
 8015174:	fbb2 f3f3 	udiv	r3, r2, r3
 8015178:	4a5b      	ldr	r2, [pc, #364]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801517a:	6093      	str	r3, [r2, #8]
            break;
 801517c:	e0af      	b.n	80152de <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 801517e:	68bb      	ldr	r3, [r7, #8]
 8015180:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8015182:	2b00      	cmp	r3, #0
 8015184:	d102      	bne.n	801518c <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8015186:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801518a:	e0a9      	b.n	80152e0 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801518c:	68bb      	ldr	r3, [r7, #8]
 801518e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8015192:	2b01      	cmp	r3, #1
 8015194:	d104      	bne.n	80151a0 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8015196:	68bb      	ldr	r3, [r7, #8]
 8015198:	69db      	ldr	r3, [r3, #28]
 801519a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801519e:	e002      	b.n	80151a6 <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 80151a0:	23ff      	movs	r3, #255	; 0xff
 80151a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 80151a6:	68bb      	ldr	r3, [r7, #8]
 80151a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	bf14      	ite	ne
 80151ae:	2301      	movne	r3, #1
 80151b0:	2300      	moveq	r3, #0
 80151b2:	b2db      	uxtb	r3, r3
 80151b4:	4618      	mov	r0, r3
 80151b6:	f001 ff69 	bl	801708c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80151ba:	683b      	ldr	r3, [r7, #0]
 80151bc:	b2db      	uxtb	r3, r3
 80151be:	4618      	mov	r0, r3
 80151c0:	f001 ff76 	bl	80170b0 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80151c4:	4b48      	ldr	r3, [pc, #288]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80151c6:	2201      	movs	r2, #1
 80151c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 80151cc:	68bb      	ldr	r3, [r7, #8]
 80151ce:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80151d2:	4b45      	ldr	r3, [pc, #276]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80151d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 80151d8:	68bb      	ldr	r3, [r7, #8]
 80151da:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80151de:	4b42      	ldr	r3, [pc, #264]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80151e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 80151e4:	68bb      	ldr	r3, [r7, #8]
 80151e6:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 80151ea:	4b3f      	ldr	r3, [pc, #252]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80151ec:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 80151f0:	68bb      	ldr	r3, [r7, #8]
 80151f2:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80151f6:	2b02      	cmp	r3, #2
 80151f8:	d010      	beq.n	801521c <RadioSetRxGenericConfig+0x234>
 80151fa:	2b02      	cmp	r3, #2
 80151fc:	dc22      	bgt.n	8015244 <RadioSetRxGenericConfig+0x25c>
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d002      	beq.n	8015208 <RadioSetRxGenericConfig+0x220>
 8015202:	2b01      	cmp	r3, #1
 8015204:	d005      	beq.n	8015212 <RadioSetRxGenericConfig+0x22a>
                break;
 8015206:	e01d      	b.n	8015244 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8015208:	4b37      	ldr	r3, [pc, #220]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801520a:	2200      	movs	r2, #0
 801520c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015210:	e019      	b.n	8015246 <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8015212:	4b35      	ldr	r3, [pc, #212]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015214:	2201      	movs	r2, #1
 8015216:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801521a:	e014      	b.n	8015246 <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801521c:	68bb      	ldr	r3, [r7, #8]
 801521e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015222:	2b0b      	cmp	r3, #11
 8015224:	d004      	beq.n	8015230 <RadioSetRxGenericConfig+0x248>
 8015226:	68bb      	ldr	r3, [r7, #8]
 8015228:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801522c:	2b0c      	cmp	r3, #12
 801522e:	d104      	bne.n	801523a <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8015230:	4b2d      	ldr	r3, [pc, #180]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015232:	2201      	movs	r2, #1
 8015234:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015238:	e005      	b.n	8015246 <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801523a:	4b2b      	ldr	r3, [pc, #172]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801523c:	2200      	movs	r2, #0
 801523e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015242:	e000      	b.n	8015246 <RadioSetRxGenericConfig+0x25e>
                break;
 8015244:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8015246:	4b28      	ldr	r3, [pc, #160]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015248:	2201      	movs	r2, #1
 801524a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801524c:	68bb      	ldr	r3, [r7, #8]
 801524e:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8015250:	4b25      	ldr	r3, [pc, #148]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015252:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8015254:	68bb      	ldr	r3, [r7, #8]
 8015256:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801525a:	4b23      	ldr	r3, [pc, #140]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801525c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801525e:	4a22      	ldr	r2, [pc, #136]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015260:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015264:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8015266:	68bb      	ldr	r3, [r7, #8]
 8015268:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801526c:	4b1e      	ldr	r3, [pc, #120]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801526e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8015272:	68bb      	ldr	r3, [r7, #8]
 8015274:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8015278:	4b1b      	ldr	r3, [pc, #108]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 801527a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801527e:	f001 f86a 	bl	8016356 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8015282:	2001      	movs	r0, #1
 8015284:	f000 fa32 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015288:	4818      	ldr	r0, [pc, #96]	; (80152ec <RadioSetRxGenericConfig+0x304>)
 801528a:	f002 f945 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801528e:	4818      	ldr	r0, [pc, #96]	; (80152f0 <RadioSetRxGenericConfig+0x308>)
 8015290:	f002 fa10 	bl	80176b4 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8015294:	4b14      	ldr	r3, [pc, #80]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 8015296:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801529a:	2b01      	cmp	r3, #1
 801529c:	d10d      	bne.n	80152ba <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801529e:	f240 7036 	movw	r0, #1846	; 0x736
 80152a2:	f002 fb6f 	bl	8017984 <SUBGRF_ReadRegister>
 80152a6:	4603      	mov	r3, r0
 80152a8:	f023 0304 	bic.w	r3, r3, #4
 80152ac:	b2db      	uxtb	r3, r3
 80152ae:	4619      	mov	r1, r3
 80152b0:	f240 7036 	movw	r0, #1846	; 0x736
 80152b4:	f002 fb52 	bl	801795c <SUBGRF_WriteRegister>
 80152b8:	e00c      	b.n	80152d4 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 80152ba:	f240 7036 	movw	r0, #1846	; 0x736
 80152be:	f002 fb61 	bl	8017984 <SUBGRF_ReadRegister>
 80152c2:	4603      	mov	r3, r0
 80152c4:	f043 0304 	orr.w	r3, r3, #4
 80152c8:	b2db      	uxtb	r3, r3
 80152ca:	4619      	mov	r1, r3
 80152cc:	f240 7036 	movw	r0, #1846	; 0x736
 80152d0:	f002 fb44 	bl	801795c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80152d4:	4b04      	ldr	r3, [pc, #16]	; (80152e8 <RadioSetRxGenericConfig+0x300>)
 80152d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80152da:	609a      	str	r2, [r3, #8]
            break;
 80152dc:	bf00      	nop
    }
    return status;
 80152de:	69fb      	ldr	r3, [r7, #28]
}
 80152e0:	4618      	mov	r0, r3
 80152e2:	3728      	adds	r7, #40	; 0x28
 80152e4:	46bd      	mov	sp, r7
 80152e6:	bd80      	pop	{r7, pc}
 80152e8:	200016b8 	.word	0x200016b8
 80152ec:	200016f0 	.word	0x200016f0
 80152f0:	200016c6 	.word	0x200016c6

080152f4 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 80152f4:	b580      	push	{r7, lr}
 80152f6:	b088      	sub	sp, #32
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	60b9      	str	r1, [r7, #8]
 80152fc:	607b      	str	r3, [r7, #4]
 80152fe:	4603      	mov	r3, r0
 8015300:	73fb      	strb	r3, [r7, #15]
 8015302:	4613      	mov	r3, r2
 8015304:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8015306:	2300      	movs	r3, #0
 8015308:	617b      	str	r3, [r7, #20]
 801530a:	2300      	movs	r3, #0
 801530c:	61bb      	str	r3, [r7, #24]
    switch( modem )
 801530e:	7bfb      	ldrb	r3, [r7, #15]
 8015310:	2b02      	cmp	r3, #2
 8015312:	f000 811c 	beq.w	801554e <RadioSetTxGenericConfig+0x25a>
 8015316:	2b02      	cmp	r3, #2
 8015318:	f300 8138 	bgt.w	801558c <RadioSetTxGenericConfig+0x298>
 801531c:	2b00      	cmp	r3, #0
 801531e:	d003      	beq.n	8015328 <RadioSetTxGenericConfig+0x34>
 8015320:	2b01      	cmp	r3, #1
 8015322:	f000 8083 	beq.w	801542c <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8015326:	e131      	b.n	801558c <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	689b      	ldr	r3, [r3, #8]
 801532c:	2b00      	cmp	r3, #0
 801532e:	d003      	beq.n	8015338 <RadioSetTxGenericConfig+0x44>
 8015330:	68bb      	ldr	r3, [r7, #8]
 8015332:	691b      	ldr	r3, [r3, #16]
 8015334:	2b00      	cmp	r3, #0
 8015336:	d102      	bne.n	801533e <RadioSetTxGenericConfig+0x4a>
                return -1;
 8015338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801533c:	e135      	b.n	80155aa <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 801533e:	68bb      	ldr	r3, [r7, #8]
 8015340:	7d1b      	ldrb	r3, [r3, #20]
 8015342:	2b08      	cmp	r3, #8
 8015344:	d902      	bls.n	801534c <RadioSetTxGenericConfig+0x58>
                return -1;
 8015346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801534a:	e12e      	b.n	80155aa <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801534c:	2300      	movs	r3, #0
 801534e:	61fb      	str	r3, [r7, #28]
 8015350:	e00d      	b.n	801536e <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 8015352:	68bb      	ldr	r3, [r7, #8]
 8015354:	699a      	ldr	r2, [r3, #24]
 8015356:	69fb      	ldr	r3, [r7, #28]
 8015358:	4413      	add	r3, r2
 801535a:	7819      	ldrb	r1, [r3, #0]
 801535c:	f107 0214 	add.w	r2, r7, #20
 8015360:	69fb      	ldr	r3, [r7, #28]
 8015362:	4413      	add	r3, r2
 8015364:	460a      	mov	r2, r1
 8015366:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8015368:	69fb      	ldr	r3, [r7, #28]
 801536a:	3301      	adds	r3, #1
 801536c:	61fb      	str	r3, [r7, #28]
 801536e:	68bb      	ldr	r3, [r7, #8]
 8015370:	7d1b      	ldrb	r3, [r3, #20]
 8015372:	461a      	mov	r2, r3
 8015374:	69fb      	ldr	r3, [r7, #28]
 8015376:	4293      	cmp	r3, r2
 8015378:	dbeb      	blt.n	8015352 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801537a:	4b8e      	ldr	r3, [pc, #568]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801537c:	2200      	movs	r2, #0
 801537e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8015382:	68bb      	ldr	r3, [r7, #8]
 8015384:	689b      	ldr	r3, [r3, #8]
 8015386:	4a8b      	ldr	r2, [pc, #556]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 8015388:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801538a:	68bb      	ldr	r3, [r7, #8]
 801538c:	781a      	ldrb	r2, [r3, #0]
 801538e:	4b89      	ldr	r3, [pc, #548]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 8015390:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8015394:	68bb      	ldr	r3, [r7, #8]
 8015396:	685b      	ldr	r3, [r3, #4]
 8015398:	4618      	mov	r0, r3
 801539a:	f000 f911 	bl	80155c0 <RadioGetFskBandwidthRegValue>
 801539e:	4603      	mov	r3, r0
 80153a0:	461a      	mov	r2, r3
 80153a2:	4b84      	ldr	r3, [pc, #528]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 80153a8:	68bb      	ldr	r3, [r7, #8]
 80153aa:	68db      	ldr	r3, [r3, #12]
 80153ac:	4a81      	ldr	r2, [pc, #516]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153ae:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80153b0:	4b80      	ldr	r3, [pc, #512]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153b2:	2200      	movs	r2, #0
 80153b4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 80153b6:	68bb      	ldr	r3, [r7, #8]
 80153b8:	691b      	ldr	r3, [r3, #16]
 80153ba:	b29b      	uxth	r3, r3
 80153bc:	00db      	lsls	r3, r3, #3
 80153be:	b29a      	uxth	r2, r3
 80153c0:	4b7c      	ldr	r3, [pc, #496]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153c2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 80153c4:	4b7b      	ldr	r3, [pc, #492]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153c6:	2204      	movs	r2, #4
 80153c8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 80153ca:	68bb      	ldr	r3, [r7, #8]
 80153cc:	7d1b      	ldrb	r3, [r3, #20]
 80153ce:	00db      	lsls	r3, r3, #3
 80153d0:	b2da      	uxtb	r2, r3
 80153d2:	4b78      	ldr	r3, [pc, #480]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153d4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 80153d6:	4b77      	ldr	r3, [pc, #476]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153d8:	2200      	movs	r2, #0
 80153da:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 80153dc:	68bb      	ldr	r3, [r7, #8]
 80153de:	7f9a      	ldrb	r2, [r3, #30]
 80153e0:	4b74      	ldr	r3, [pc, #464]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153e2:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 80153e4:	68bb      	ldr	r3, [r7, #8]
 80153e6:	7fda      	ldrb	r2, [r3, #31]
 80153e8:	4b72      	ldr	r3, [pc, #456]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153ea:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 80153ec:	68bb      	ldr	r3, [r7, #8]
 80153ee:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80153f2:	4b70      	ldr	r3, [pc, #448]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80153f4:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80153f6:	f000 ffae 	bl	8016356 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80153fa:	2000      	movs	r0, #0
 80153fc:	f000 f976 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015400:	486d      	ldr	r0, [pc, #436]	; (80155b8 <RadioSetTxGenericConfig+0x2c4>)
 8015402:	f002 f889 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015406:	486d      	ldr	r0, [pc, #436]	; (80155bc <RadioSetTxGenericConfig+0x2c8>)
 8015408:	f002 f954 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801540c:	f107 0314 	add.w	r3, r7, #20
 8015410:	4618      	mov	r0, r3
 8015412:	f001 fc5e 	bl	8016cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8015416:	68bb      	ldr	r3, [r7, #8]
 8015418:	8b9b      	ldrh	r3, [r3, #28]
 801541a:	4618      	mov	r0, r3
 801541c:	f001 fca8 	bl	8016d70 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8015420:	68bb      	ldr	r3, [r7, #8]
 8015422:	8c1b      	ldrh	r3, [r3, #32]
 8015424:	4618      	mov	r0, r3
 8015426:	f001 fc83 	bl	8016d30 <SUBGRF_SetCrcPolynomial>
            break;
 801542a:	e0b0      	b.n	801558e <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801542c:	4b61      	ldr	r3, [pc, #388]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801542e:	2201      	movs	r2, #1
 8015430:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8015434:	68bb      	ldr	r3, [r7, #8]
 8015436:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801543a:	4b5e      	ldr	r3, [pc, #376]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801543c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8015440:	68bb      	ldr	r3, [r7, #8]
 8015442:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8015446:	4b5b      	ldr	r3, [pc, #364]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 8015448:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801544c:	68bb      	ldr	r3, [r7, #8]
 801544e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8015452:	4b58      	ldr	r3, [pc, #352]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 8015454:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8015458:	68bb      	ldr	r3, [r7, #8]
 801545a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801545e:	2b02      	cmp	r3, #2
 8015460:	d010      	beq.n	8015484 <RadioSetTxGenericConfig+0x190>
 8015462:	2b02      	cmp	r3, #2
 8015464:	dc22      	bgt.n	80154ac <RadioSetTxGenericConfig+0x1b8>
 8015466:	2b00      	cmp	r3, #0
 8015468:	d002      	beq.n	8015470 <RadioSetTxGenericConfig+0x17c>
 801546a:	2b01      	cmp	r3, #1
 801546c:	d005      	beq.n	801547a <RadioSetTxGenericConfig+0x186>
                break;
 801546e:	e01d      	b.n	80154ac <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8015470:	4b50      	ldr	r3, [pc, #320]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 8015472:	2200      	movs	r2, #0
 8015474:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015478:	e019      	b.n	80154ae <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801547a:	4b4e      	ldr	r3, [pc, #312]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801547c:	2201      	movs	r2, #1
 801547e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015482:	e014      	b.n	80154ae <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8015484:	68bb      	ldr	r3, [r7, #8]
 8015486:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801548a:	2b0b      	cmp	r3, #11
 801548c:	d004      	beq.n	8015498 <RadioSetTxGenericConfig+0x1a4>
 801548e:	68bb      	ldr	r3, [r7, #8]
 8015490:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8015494:	2b0c      	cmp	r3, #12
 8015496:	d104      	bne.n	80154a2 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8015498:	4b46      	ldr	r3, [pc, #280]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801549a:	2201      	movs	r2, #1
 801549c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80154a0:	e005      	b.n	80154ae <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80154a2:	4b44      	ldr	r3, [pc, #272]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80154a4:	2200      	movs	r2, #0
 80154a6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80154aa:	e000      	b.n	80154ae <RadioSetTxGenericConfig+0x1ba>
                break;
 80154ac:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 80154ae:	68bb      	ldr	r3, [r7, #8]
 80154b0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	bf14      	ite	ne
 80154b8:	2301      	movne	r3, #1
 80154ba:	2300      	moveq	r3, #0
 80154bc:	b2db      	uxtb	r3, r3
 80154be:	461a      	mov	r2, r3
 80154c0:	4b3c      	ldr	r3, [pc, #240]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80154c2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80154c6:	4b3b      	ldr	r3, [pc, #236]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80154c8:	2201      	movs	r2, #1
 80154ca:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80154cc:	68bb      	ldr	r3, [r7, #8]
 80154ce:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80154d0:	4b38      	ldr	r3, [pc, #224]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80154d2:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 80154d4:	68bb      	ldr	r3, [r7, #8]
 80154d6:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 80154da:	4b36      	ldr	r3, [pc, #216]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80154dc:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 80154de:	68bb      	ldr	r3, [r7, #8]
 80154e0:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80154e4:	4b33      	ldr	r3, [pc, #204]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80154e6:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 80154ea:	68bb      	ldr	r3, [r7, #8]
 80154ec:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80154f0:	4b30      	ldr	r3, [pc, #192]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80154f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80154f6:	f000 ff2e 	bl	8016356 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80154fa:	2001      	movs	r0, #1
 80154fc:	f000 f8f6 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015500:	482d      	ldr	r0, [pc, #180]	; (80155b8 <RadioSetTxGenericConfig+0x2c4>)
 8015502:	f002 f809 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015506:	482d      	ldr	r0, [pc, #180]	; (80155bc <RadioSetTxGenericConfig+0x2c8>)
 8015508:	f002 f8d4 	bl	80176b4 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801550c:	4b29      	ldr	r3, [pc, #164]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801550e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8015512:	2b06      	cmp	r3, #6
 8015514:	d10d      	bne.n	8015532 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8015516:	f640 0089 	movw	r0, #2185	; 0x889
 801551a:	f002 fa33 	bl	8017984 <SUBGRF_ReadRegister>
 801551e:	4603      	mov	r3, r0
 8015520:	f023 0304 	bic.w	r3, r3, #4
 8015524:	b2db      	uxtb	r3, r3
 8015526:	4619      	mov	r1, r3
 8015528:	f640 0089 	movw	r0, #2185	; 0x889
 801552c:	f002 fa16 	bl	801795c <SUBGRF_WriteRegister>
            break;
 8015530:	e02d      	b.n	801558e <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8015532:	f640 0089 	movw	r0, #2185	; 0x889
 8015536:	f002 fa25 	bl	8017984 <SUBGRF_ReadRegister>
 801553a:	4603      	mov	r3, r0
 801553c:	f043 0304 	orr.w	r3, r3, #4
 8015540:	b2db      	uxtb	r3, r3
 8015542:	4619      	mov	r1, r3
 8015544:	f640 0089 	movw	r0, #2185	; 0x889
 8015548:	f002 fa08 	bl	801795c <SUBGRF_WriteRegister>
            break;
 801554c:	e01f      	b.n	801558e <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 801554e:	68bb      	ldr	r3, [r7, #8]
 8015550:	689b      	ldr	r3, [r3, #8]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d004      	beq.n	8015560 <RadioSetTxGenericConfig+0x26c>
 8015556:	68bb      	ldr	r3, [r7, #8]
 8015558:	689b      	ldr	r3, [r3, #8]
 801555a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801555e:	d902      	bls.n	8015566 <RadioSetTxGenericConfig+0x272>
                return -1;
 8015560:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015564:	e021      	b.n	80155aa <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8015566:	2002      	movs	r0, #2
 8015568:	f000 f8c0 	bl	80156ec <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801556c:	4b11      	ldr	r3, [pc, #68]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801556e:	2202      	movs	r2, #2
 8015570:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8015574:	68bb      	ldr	r3, [r7, #8]
 8015576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015578:	4a0e      	ldr	r2, [pc, #56]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801557a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801557c:	4b0d      	ldr	r3, [pc, #52]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801557e:	2216      	movs	r2, #22
 8015580:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015584:	480c      	ldr	r0, [pc, #48]	; (80155b8 <RadioSetTxGenericConfig+0x2c4>)
 8015586:	f001 ffc7 	bl	8017518 <SUBGRF_SetModulationParams>
            break;
 801558a:	e000      	b.n	801558e <RadioSetTxGenericConfig+0x29a>
            break;
 801558c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801558e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015592:	4618      	mov	r0, r3
 8015594:	f002 fa86 	bl	8017aa4 <SUBGRF_SetRfTxPower>
 8015598:	4603      	mov	r3, r0
 801559a:	461a      	mov	r2, r3
 801559c:	4b05      	ldr	r3, [pc, #20]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 801559e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 80155a2:	4a04      	ldr	r2, [pc, #16]	; (80155b4 <RadioSetTxGenericConfig+0x2c0>)
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	6053      	str	r3, [r2, #4]
    return 0;
 80155a8:	2300      	movs	r3, #0
}
 80155aa:	4618      	mov	r0, r3
 80155ac:	3720      	adds	r7, #32
 80155ae:	46bd      	mov	sp, r7
 80155b0:	bd80      	pop	{r7, pc}
 80155b2:	bf00      	nop
 80155b4:	200016b8 	.word	0x200016b8
 80155b8:	200016f0 	.word	0x200016f0
 80155bc:	200016c6 	.word	0x200016c6

080155c0 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 80155c0:	b480      	push	{r7}
 80155c2:	b085      	sub	sp, #20
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d101      	bne.n	80155d2 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 80155ce:	231f      	movs	r3, #31
 80155d0:	e016      	b.n	8015600 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80155d2:	2300      	movs	r3, #0
 80155d4:	73fb      	strb	r3, [r7, #15]
 80155d6:	e00f      	b.n	80155f8 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 80155d8:	7bfb      	ldrb	r3, [r7, #15]
 80155da:	4a0c      	ldr	r2, [pc, #48]	; (801560c <RadioGetFskBandwidthRegValue+0x4c>)
 80155dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80155e0:	687a      	ldr	r2, [r7, #4]
 80155e2:	429a      	cmp	r2, r3
 80155e4:	d205      	bcs.n	80155f2 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 80155e6:	7bfb      	ldrb	r3, [r7, #15]
 80155e8:	4a08      	ldr	r2, [pc, #32]	; (801560c <RadioGetFskBandwidthRegValue+0x4c>)
 80155ea:	00db      	lsls	r3, r3, #3
 80155ec:	4413      	add	r3, r2
 80155ee:	791b      	ldrb	r3, [r3, #4]
 80155f0:	e006      	b.n	8015600 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80155f2:	7bfb      	ldrb	r3, [r7, #15]
 80155f4:	3301      	adds	r3, #1
 80155f6:	73fb      	strb	r3, [r7, #15]
 80155f8:	7bfb      	ldrb	r3, [r7, #15]
 80155fa:	2b15      	cmp	r3, #21
 80155fc:	d9ec      	bls.n	80155d8 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 80155fe:	e7fe      	b.n	80155fe <RadioGetFskBandwidthRegValue+0x3e>
}
 8015600:	4618      	mov	r0, r3
 8015602:	3714      	adds	r7, #20
 8015604:	46bd      	mov	sp, r7
 8015606:	bc80      	pop	{r7}
 8015608:	4770      	bx	lr
 801560a:	bf00      	nop
 801560c:	0801a134 	.word	0x0801a134

08015610 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8015610:	b580      	push	{r7, lr}
 8015612:	b084      	sub	sp, #16
 8015614:	af02      	add	r7, sp, #8
 8015616:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8015618:	4a21      	ldr	r2, [pc, #132]	; (80156a0 <RadioInit+0x90>)
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801561e:	4b21      	ldr	r3, [pc, #132]	; (80156a4 <RadioInit+0x94>)
 8015620:	2200      	movs	r2, #0
 8015622:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8015624:	4b1f      	ldr	r3, [pc, #124]	; (80156a4 <RadioInit+0x94>)
 8015626:	2200      	movs	r2, #0
 8015628:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801562a:	4b1e      	ldr	r3, [pc, #120]	; (80156a4 <RadioInit+0x94>)
 801562c:	2200      	movs	r2, #0
 801562e:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8015630:	481d      	ldr	r0, [pc, #116]	; (80156a8 <RadioInit+0x98>)
 8015632:	f001 fab9 	bl	8016ba8 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8015636:	2000      	movs	r0, #0
 8015638:	f000 ffce 	bl	80165d8 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 801563c:	f001 fd6a 	bl	8017114 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8015640:	2100      	movs	r1, #0
 8015642:	2000      	movs	r0, #0
 8015644:	f002 f8d6 	bl	80177f4 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8015648:	2204      	movs	r2, #4
 801564a:	2100      	movs	r1, #0
 801564c:	2001      	movs	r0, #1
 801564e:	f001 fefb 	bl	8017448 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8015652:	2300      	movs	r3, #0
 8015654:	2200      	movs	r2, #0
 8015656:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801565a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801565e:	f001 fe27 	bl	80172b0 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8015662:	f000 fe65 	bl	8016330 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8015666:	2300      	movs	r3, #0
 8015668:	9300      	str	r3, [sp, #0]
 801566a:	4b10      	ldr	r3, [pc, #64]	; (80156ac <RadioInit+0x9c>)
 801566c:	2200      	movs	r2, #0
 801566e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015672:	480f      	ldr	r0, [pc, #60]	; (80156b0 <RadioInit+0xa0>)
 8015674:	f003 f8f4 	bl	8018860 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8015678:	2300      	movs	r3, #0
 801567a:	9300      	str	r3, [sp, #0]
 801567c:	4b0d      	ldr	r3, [pc, #52]	; (80156b4 <RadioInit+0xa4>)
 801567e:	2200      	movs	r2, #0
 8015680:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015684:	480c      	ldr	r0, [pc, #48]	; (80156b8 <RadioInit+0xa8>)
 8015686:	f003 f8eb 	bl	8018860 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801568a:	4809      	ldr	r0, [pc, #36]	; (80156b0 <RadioInit+0xa0>)
 801568c:	f003 f98c 	bl	80189a8 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8015690:	4809      	ldr	r0, [pc, #36]	; (80156b8 <RadioInit+0xa8>)
 8015692:	f003 f989 	bl	80189a8 <UTIL_TIMER_Stop>
}
 8015696:	bf00      	nop
 8015698:	3708      	adds	r7, #8
 801569a:	46bd      	mov	sp, r7
 801569c:	bd80      	pop	{r7, pc}
 801569e:	bf00      	nop
 80156a0:	20001114 	.word	0x20001114
 80156a4:	200016b8 	.word	0x200016b8
 80156a8:	080166a5 	.word	0x080166a5
 80156ac:	08016645 	.word	0x08016645
 80156b0:	20001710 	.word	0x20001710
 80156b4:	08016675 	.word	0x08016675
 80156b8:	20001728 	.word	0x20001728

080156bc <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 80156bc:	b580      	push	{r7, lr}
 80156be:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 80156c0:	f001 fab8 	bl	8016c34 <SUBGRF_GetOperatingMode>
 80156c4:	4603      	mov	r3, r0
 80156c6:	2b07      	cmp	r3, #7
 80156c8:	d00a      	beq.n	80156e0 <RadioGetStatus+0x24>
 80156ca:	2b07      	cmp	r3, #7
 80156cc:	dc0a      	bgt.n	80156e4 <RadioGetStatus+0x28>
 80156ce:	2b04      	cmp	r3, #4
 80156d0:	d002      	beq.n	80156d8 <RadioGetStatus+0x1c>
 80156d2:	2b05      	cmp	r3, #5
 80156d4:	d002      	beq.n	80156dc <RadioGetStatus+0x20>
 80156d6:	e005      	b.n	80156e4 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80156d8:	2302      	movs	r3, #2
 80156da:	e004      	b.n	80156e6 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80156dc:	2301      	movs	r3, #1
 80156de:	e002      	b.n	80156e6 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80156e0:	2303      	movs	r3, #3
 80156e2:	e000      	b.n	80156e6 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80156e4:	2300      	movs	r3, #0
    }
}
 80156e6:	4618      	mov	r0, r3
 80156e8:	bd80      	pop	{r7, pc}
	...

080156ec <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80156ec:	b580      	push	{r7, lr}
 80156ee:	b082      	sub	sp, #8
 80156f0:	af00      	add	r7, sp, #0
 80156f2:	4603      	mov	r3, r0
 80156f4:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80156f6:	4a19      	ldr	r2, [pc, #100]	; (801575c <RadioSetModem+0x70>)
 80156f8:	79fb      	ldrb	r3, [r7, #7]
 80156fa:	7013      	strb	r3, [r2, #0]
    switch( modem )
 80156fc:	79fb      	ldrb	r3, [r7, #7]
 80156fe:	2b04      	cmp	r3, #4
 8015700:	d023      	beq.n	801574a <RadioSetModem+0x5e>
 8015702:	2b04      	cmp	r3, #4
 8015704:	dc03      	bgt.n	801570e <RadioSetModem+0x22>
 8015706:	2b01      	cmp	r3, #1
 8015708:	d008      	beq.n	801571c <RadioSetModem+0x30>
 801570a:	2b03      	cmp	r3, #3
 801570c:	d019      	beq.n	8015742 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801570e:	2000      	movs	r0, #0
 8015710:	f001 fe72 	bl	80173f8 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8015714:	4b11      	ldr	r3, [pc, #68]	; (801575c <RadioSetModem+0x70>)
 8015716:	2200      	movs	r2, #0
 8015718:	735a      	strb	r2, [r3, #13]
            break;
 801571a:	e01b      	b.n	8015754 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801571c:	2001      	movs	r0, #1
 801571e:	f001 fe6b 	bl	80173f8 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8015722:	4b0e      	ldr	r3, [pc, #56]	; (801575c <RadioSetModem+0x70>)
 8015724:	7b5a      	ldrb	r2, [r3, #13]
 8015726:	4b0d      	ldr	r3, [pc, #52]	; (801575c <RadioSetModem+0x70>)
 8015728:	7b1b      	ldrb	r3, [r3, #12]
 801572a:	429a      	cmp	r2, r3
 801572c:	d011      	beq.n	8015752 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801572e:	4b0b      	ldr	r3, [pc, #44]	; (801575c <RadioSetModem+0x70>)
 8015730:	7b1a      	ldrb	r2, [r3, #12]
 8015732:	4b0a      	ldr	r3, [pc, #40]	; (801575c <RadioSetModem+0x70>)
 8015734:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8015736:	4b09      	ldr	r3, [pc, #36]	; (801575c <RadioSetModem+0x70>)
 8015738:	7b5b      	ldrb	r3, [r3, #13]
 801573a:	4618      	mov	r0, r3
 801573c:	f000 ff4c 	bl	80165d8 <RadioSetPublicNetwork>
            }
            break;
 8015740:	e007      	b.n	8015752 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8015742:	2002      	movs	r0, #2
 8015744:	f001 fe58 	bl	80173f8 <SUBGRF_SetPacketType>
            break;
 8015748:	e004      	b.n	8015754 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801574a:	2000      	movs	r0, #0
 801574c:	f001 fe54 	bl	80173f8 <SUBGRF_SetPacketType>
            break;
 8015750:	e000      	b.n	8015754 <RadioSetModem+0x68>
            break;
 8015752:	bf00      	nop
    }
}
 8015754:	bf00      	nop
 8015756:	3708      	adds	r7, #8
 8015758:	46bd      	mov	sp, r7
 801575a:	bd80      	pop	{r7, pc}
 801575c:	200016b8 	.word	0x200016b8

08015760 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8015760:	b580      	push	{r7, lr}
 8015762:	b082      	sub	sp, #8
 8015764:	af00      	add	r7, sp, #0
 8015766:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8015768:	6878      	ldr	r0, [r7, #4]
 801576a:	f001 fe01 	bl	8017370 <SUBGRF_SetRfFrequency>
}
 801576e:	bf00      	nop
 8015770:	3708      	adds	r7, #8
 8015772:	46bd      	mov	sp, r7
 8015774:	bd80      	pop	{r7, pc}

08015776 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8015776:	b580      	push	{r7, lr}
 8015778:	b090      	sub	sp, #64	; 0x40
 801577a:	af0a      	add	r7, sp, #40	; 0x28
 801577c:	60f8      	str	r0, [r7, #12]
 801577e:	60b9      	str	r1, [r7, #8]
 8015780:	603b      	str	r3, [r7, #0]
 8015782:	4613      	mov	r3, r2
 8015784:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8015786:	2301      	movs	r3, #1
 8015788:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801578a:	2300      	movs	r3, #0
 801578c:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801578e:	2300      	movs	r3, #0
 8015790:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8015792:	f000 fde0 	bl	8016356 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8015796:	2000      	movs	r0, #0
 8015798:	f7ff ffa8 	bl	80156ec <RadioSetModem>

    RadioSetChannel( freq );
 801579c:	68f8      	ldr	r0, [r7, #12]
 801579e:	f7ff ffdf 	bl	8015760 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 80157a2:	2301      	movs	r3, #1
 80157a4:	9309      	str	r3, [sp, #36]	; 0x24
 80157a6:	2300      	movs	r3, #0
 80157a8:	9308      	str	r3, [sp, #32]
 80157aa:	2300      	movs	r3, #0
 80157ac:	9307      	str	r3, [sp, #28]
 80157ae:	2300      	movs	r3, #0
 80157b0:	9306      	str	r3, [sp, #24]
 80157b2:	2300      	movs	r3, #0
 80157b4:	9305      	str	r3, [sp, #20]
 80157b6:	2300      	movs	r3, #0
 80157b8:	9304      	str	r3, [sp, #16]
 80157ba:	2300      	movs	r3, #0
 80157bc:	9303      	str	r3, [sp, #12]
 80157be:	2300      	movs	r3, #0
 80157c0:	9302      	str	r3, [sp, #8]
 80157c2:	2303      	movs	r3, #3
 80157c4:	9301      	str	r3, [sp, #4]
 80157c6:	68bb      	ldr	r3, [r7, #8]
 80157c8:	9300      	str	r3, [sp, #0]
 80157ca:	2300      	movs	r3, #0
 80157cc:	f44f 7216 	mov.w	r2, #600	; 0x258
 80157d0:	68b9      	ldr	r1, [r7, #8]
 80157d2:	2000      	movs	r0, #0
 80157d4:	f000 f840 	bl	8015858 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80157d8:	2000      	movs	r0, #0
 80157da:	f000 fdc3 	bl	8016364 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80157de:	f000 ff29 	bl	8016634 <RadioGetWakeupTime>
 80157e2:	4603      	mov	r3, r0
 80157e4:	4618      	mov	r0, r3
 80157e6:	f7ec fda2 	bl	800232e <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80157ea:	f003 f9f7 	bl	8018bdc <UTIL_TIMER_GetCurrentTime>
 80157ee:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80157f0:	e00d      	b.n	801580e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80157f2:	2000      	movs	r0, #0
 80157f4:	f000 fe6e 	bl	80164d4 <RadioRssi>
 80157f8:	4603      	mov	r3, r0
 80157fa:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80157fc:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8015800:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015804:	429a      	cmp	r2, r3
 8015806:	dd02      	ble.n	801580e <RadioIsChannelFree+0x98>
        {
            status = false;
 8015808:	2300      	movs	r3, #0
 801580a:	75fb      	strb	r3, [r7, #23]
            break;
 801580c:	e006      	b.n	801581c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801580e:	6938      	ldr	r0, [r7, #16]
 8015810:	f003 f9f6 	bl	8018c00 <UTIL_TIMER_GetElapsedTime>
 8015814:	4602      	mov	r2, r0
 8015816:	683b      	ldr	r3, [r7, #0]
 8015818:	4293      	cmp	r3, r2
 801581a:	d8ea      	bhi.n	80157f2 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801581c:	f000 fd9b 	bl	8016356 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8015820:	7dfb      	ldrb	r3, [r7, #23]
}
 8015822:	4618      	mov	r0, r3
 8015824:	3718      	adds	r7, #24
 8015826:	46bd      	mov	sp, r7
 8015828:	bd80      	pop	{r7, pc}

0801582a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801582a:	b580      	push	{r7, lr}
 801582c:	b082      	sub	sp, #8
 801582e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8015830:	2300      	movs	r3, #0
 8015832:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8015834:	2001      	movs	r0, #1
 8015836:	f7ff ff59 	bl	80156ec <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801583a:	2300      	movs	r3, #0
 801583c:	2200      	movs	r2, #0
 801583e:	2100      	movs	r1, #0
 8015840:	2000      	movs	r0, #0
 8015842:	f001 fd35 	bl	80172b0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8015846:	f001 fac6 	bl	8016dd6 <SUBGRF_GetRandom>
 801584a:	6078      	str	r0, [r7, #4]

    return rnd;
 801584c:	687b      	ldr	r3, [r7, #4]
}
 801584e:	4618      	mov	r0, r3
 8015850:	3708      	adds	r7, #8
 8015852:	46bd      	mov	sp, r7
 8015854:	bd80      	pop	{r7, pc}
	...

08015858 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8015858:	b580      	push	{r7, lr}
 801585a:	b08a      	sub	sp, #40	; 0x28
 801585c:	af00      	add	r7, sp, #0
 801585e:	60b9      	str	r1, [r7, #8]
 8015860:	607a      	str	r2, [r7, #4]
 8015862:	461a      	mov	r2, r3
 8015864:	4603      	mov	r3, r0
 8015866:	73fb      	strb	r3, [r7, #15]
 8015868:	4613      	mov	r3, r2
 801586a:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 801586c:	4abc      	ldr	r2, [pc, #752]	; (8015b60 <RadioSetRxConfig+0x308>)
 801586e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015872:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8015874:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015878:	2b00      	cmp	r3, #0
 801587a:	d001      	beq.n	8015880 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 801587c:	2300      	movs	r3, #0
 801587e:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8015880:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8015884:	2b00      	cmp	r3, #0
 8015886:	d004      	beq.n	8015892 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8015888:	4ab6      	ldr	r2, [pc, #728]	; (8015b64 <RadioSetRxConfig+0x30c>)
 801588a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801588e:	7013      	strb	r3, [r2, #0]
 8015890:	e002      	b.n	8015898 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8015892:	4bb4      	ldr	r3, [pc, #720]	; (8015b64 <RadioSetRxConfig+0x30c>)
 8015894:	22ff      	movs	r2, #255	; 0xff
 8015896:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8015898:	7bfb      	ldrb	r3, [r7, #15]
 801589a:	2b04      	cmp	r3, #4
 801589c:	d009      	beq.n	80158b2 <RadioSetRxConfig+0x5a>
 801589e:	2b04      	cmp	r3, #4
 80158a0:	f300 81da 	bgt.w	8015c58 <RadioSetRxConfig+0x400>
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	f000 80bf 	beq.w	8015a28 <RadioSetRxConfig+0x1d0>
 80158aa:	2b01      	cmp	r3, #1
 80158ac:	f000 812c 	beq.w	8015b08 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 80158b0:	e1d2      	b.n	8015c58 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80158b2:	2001      	movs	r0, #1
 80158b4:	f001 fbea 	bl	801708c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80158b8:	4ba9      	ldr	r3, [pc, #676]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158ba:	2200      	movs	r2, #0
 80158bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80158c0:	4aa7      	ldr	r2, [pc, #668]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80158c6:	4ba6      	ldr	r3, [pc, #664]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158c8:	2209      	movs	r2, #9
 80158ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80158ce:	4ba4      	ldr	r3, [pc, #656]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158d0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80158d4:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80158d6:	68b8      	ldr	r0, [r7, #8]
 80158d8:	f7ff fe72 	bl	80155c0 <RadioGetFskBandwidthRegValue>
 80158dc:	4603      	mov	r3, r0
 80158de:	461a      	mov	r2, r3
 80158e0:	4b9f      	ldr	r3, [pc, #636]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80158e6:	4b9e      	ldr	r3, [pc, #632]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158e8:	2200      	movs	r2, #0
 80158ea:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80158ec:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80158ee:	00db      	lsls	r3, r3, #3
 80158f0:	b29a      	uxth	r2, r3
 80158f2:	4b9b      	ldr	r3, [pc, #620]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158f4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80158f6:	4b9a      	ldr	r3, [pc, #616]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158f8:	2200      	movs	r2, #0
 80158fa:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80158fc:	4b98      	ldr	r3, [pc, #608]	; (8015b60 <RadioSetRxConfig+0x308>)
 80158fe:	2210      	movs	r2, #16
 8015900:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8015902:	4b97      	ldr	r3, [pc, #604]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015904:	2200      	movs	r2, #0
 8015906:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8015908:	4b95      	ldr	r3, [pc, #596]	; (8015b60 <RadioSetRxConfig+0x308>)
 801590a:	2200      	movs	r2, #0
 801590c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801590e:	4b95      	ldr	r3, [pc, #596]	; (8015b64 <RadioSetRxConfig+0x30c>)
 8015910:	781a      	ldrb	r2, [r3, #0]
 8015912:	4b93      	ldr	r3, [pc, #588]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015914:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8015916:	4b92      	ldr	r3, [pc, #584]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015918:	2201      	movs	r2, #1
 801591a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801591c:	4b90      	ldr	r3, [pc, #576]	; (8015b60 <RadioSetRxConfig+0x308>)
 801591e:	2200      	movs	r2, #0
 8015920:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8015922:	2004      	movs	r0, #4
 8015924:	f7ff fee2 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015928:	488f      	ldr	r0, [pc, #572]	; (8015b68 <RadioSetRxConfig+0x310>)
 801592a:	f001 fdf5 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801592e:	488f      	ldr	r0, [pc, #572]	; (8015b6c <RadioSetRxConfig+0x314>)
 8015930:	f001 fec0 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8015934:	4a8e      	ldr	r2, [pc, #568]	; (8015b70 <RadioSetRxConfig+0x318>)
 8015936:	f107 031c 	add.w	r3, r7, #28
 801593a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801593e:	e883 0003 	stmia.w	r3, {r0, r1}
 8015942:	f107 031c 	add.w	r3, r7, #28
 8015946:	4618      	mov	r0, r3
 8015948:	f001 f9c3 	bl	8016cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801594c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8015950:	f001 fa0e 	bl	8016d70 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8015954:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8015958:	f000 fddb 	bl	8016512 <RadioRead>
 801595c:	4603      	mov	r3, r0
 801595e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8015962:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015966:	f023 0310 	bic.w	r3, r3, #16
 801596a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801596e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015972:	4619      	mov	r1, r3
 8015974:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8015978:	f000 fdb9 	bl	80164ee <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 801597c:	2104      	movs	r1, #4
 801597e:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8015982:	f000 fdb4 	bl	80164ee <RadioWrite>
            modReg= RadioRead(0x89b);
 8015986:	f640 009b 	movw	r0, #2203	; 0x89b
 801598a:	f000 fdc2 	bl	8016512 <RadioRead>
 801598e:	4603      	mov	r3, r0
 8015990:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8015994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015998:	f023 031c 	bic.w	r3, r3, #28
 801599c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 80159a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80159a4:	f043 0308 	orr.w	r3, r3, #8
 80159a8:	b2db      	uxtb	r3, r3
 80159aa:	4619      	mov	r1, r3
 80159ac:	f640 009b 	movw	r0, #2203	; 0x89b
 80159b0:	f000 fd9d 	bl	80164ee <RadioWrite>
            modReg= RadioRead(0x6d1);
 80159b4:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80159b8:	f000 fdab 	bl	8016512 <RadioRead>
 80159bc:	4603      	mov	r3, r0
 80159be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80159c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80159c6:	f023 0318 	bic.w	r3, r3, #24
 80159ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 80159ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80159d2:	f043 0318 	orr.w	r3, r3, #24
 80159d6:	b2db      	uxtb	r3, r3
 80159d8:	4619      	mov	r1, r3
 80159da:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80159de:	f000 fd86 	bl	80164ee <RadioWrite>
            modReg= RadioRead(0x6ac);
 80159e2:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80159e6:	f000 fd94 	bl	8016512 <RadioRead>
 80159ea:	4603      	mov	r3, r0
 80159ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80159f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80159f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80159f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80159fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015a00:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8015a04:	b2db      	uxtb	r3, r3
 8015a06:	4619      	mov	r1, r3
 8015a08:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8015a0c:	f000 fd6f 	bl	80164ee <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8015a10:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8015a12:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8015a16:	fb02 f303 	mul.w	r3, r2, r3
 8015a1a:	461a      	mov	r2, r3
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8015a22:	4a4f      	ldr	r2, [pc, #316]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a24:	6093      	str	r3, [r2, #8]
            break;
 8015a26:	e118      	b.n	8015c5a <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8015a28:	2000      	movs	r0, #0
 8015a2a:	f001 fb2f 	bl	801708c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8015a2e:	4b4c      	ldr	r3, [pc, #304]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a30:	2200      	movs	r2, #0
 8015a32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8015a36:	4a4a      	ldr	r2, [pc, #296]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8015a3c:	4b48      	ldr	r3, [pc, #288]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a3e:	220b      	movs	r2, #11
 8015a40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8015a44:	68b8      	ldr	r0, [r7, #8]
 8015a46:	f7ff fdbb 	bl	80155c0 <RadioGetFskBandwidthRegValue>
 8015a4a:	4603      	mov	r3, r0
 8015a4c:	461a      	mov	r2, r3
 8015a4e:	4b44      	ldr	r3, [pc, #272]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8015a54:	4b42      	ldr	r3, [pc, #264]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a56:	2200      	movs	r2, #0
 8015a58:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8015a5a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015a5c:	00db      	lsls	r3, r3, #3
 8015a5e:	b29a      	uxth	r2, r3
 8015a60:	4b3f      	ldr	r3, [pc, #252]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a62:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8015a64:	4b3e      	ldr	r3, [pc, #248]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a66:	2204      	movs	r2, #4
 8015a68:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8015a6a:	4b3d      	ldr	r3, [pc, #244]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a6c:	2218      	movs	r2, #24
 8015a6e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8015a70:	4b3b      	ldr	r3, [pc, #236]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a72:	2200      	movs	r2, #0
 8015a74:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8015a76:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8015a7a:	f083 0301 	eor.w	r3, r3, #1
 8015a7e:	b2db      	uxtb	r3, r3
 8015a80:	461a      	mov	r2, r3
 8015a82:	4b37      	ldr	r3, [pc, #220]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a84:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8015a86:	4b37      	ldr	r3, [pc, #220]	; (8015b64 <RadioSetRxConfig+0x30c>)
 8015a88:	781a      	ldrb	r2, [r3, #0]
 8015a8a:	4b35      	ldr	r3, [pc, #212]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a8c:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8015a8e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d003      	beq.n	8015a9e <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8015a96:	4b32      	ldr	r3, [pc, #200]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015a98:	22f2      	movs	r2, #242	; 0xf2
 8015a9a:	75da      	strb	r2, [r3, #23]
 8015a9c:	e002      	b.n	8015aa4 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8015a9e:	4b30      	ldr	r3, [pc, #192]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015aa0:	2201      	movs	r2, #1
 8015aa2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8015aa4:	4b2e      	ldr	r3, [pc, #184]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015aa6:	2201      	movs	r2, #1
 8015aa8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8015aaa:	f000 fc54 	bl	8016356 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8015aae:	4b2c      	ldr	r3, [pc, #176]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015ab0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	bf14      	ite	ne
 8015ab8:	2301      	movne	r3, #1
 8015aba:	2300      	moveq	r3, #0
 8015abc:	b2db      	uxtb	r3, r3
 8015abe:	4618      	mov	r0, r3
 8015ac0:	f7ff fe14 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015ac4:	4828      	ldr	r0, [pc, #160]	; (8015b68 <RadioSetRxConfig+0x310>)
 8015ac6:	f001 fd27 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015aca:	4828      	ldr	r0, [pc, #160]	; (8015b6c <RadioSetRxConfig+0x314>)
 8015acc:	f001 fdf2 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8015ad0:	4a28      	ldr	r2, [pc, #160]	; (8015b74 <RadioSetRxConfig+0x31c>)
 8015ad2:	f107 0314 	add.w	r3, r7, #20
 8015ad6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015ada:	e883 0003 	stmia.w	r3, {r0, r1}
 8015ade:	f107 0314 	add.w	r3, r7, #20
 8015ae2:	4618      	mov	r0, r3
 8015ae4:	f001 f8f5 	bl	8016cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8015ae8:	f240 10ff 	movw	r0, #511	; 0x1ff
 8015aec:	f001 f940 	bl	8016d70 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8015af0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8015af2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8015af6:	fb02 f303 	mul.w	r3, r2, r3
 8015afa:	461a      	mov	r2, r3
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8015b02:	4a17      	ldr	r2, [pc, #92]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015b04:	6093      	str	r3, [r2, #8]
            break;
 8015b06:	e0a8      	b.n	8015c5a <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8015b08:	2000      	movs	r0, #0
 8015b0a:	f001 fabf 	bl	801708c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8015b0e:	4b14      	ldr	r3, [pc, #80]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015b10:	2201      	movs	r2, #1
 8015b12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	b2da      	uxtb	r2, r3
 8015b1a:	4b11      	ldr	r3, [pc, #68]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015b1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8015b20:	4a15      	ldr	r2, [pc, #84]	; (8015b78 <RadioSetRxConfig+0x320>)
 8015b22:	68bb      	ldr	r3, [r7, #8]
 8015b24:	4413      	add	r3, r2
 8015b26:	781a      	ldrb	r2, [r3, #0]
 8015b28:	4b0d      	ldr	r3, [pc, #52]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8015b2e:	4a0c      	ldr	r2, [pc, #48]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015b30:	7bbb      	ldrb	r3, [r7, #14]
 8015b32:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8015b36:	68bb      	ldr	r3, [r7, #8]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d105      	bne.n	8015b48 <RadioSetRxConfig+0x2f0>
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	2b0b      	cmp	r3, #11
 8015b40:	d008      	beq.n	8015b54 <RadioSetRxConfig+0x2fc>
 8015b42:	687b      	ldr	r3, [r7, #4]
 8015b44:	2b0c      	cmp	r3, #12
 8015b46:	d005      	beq.n	8015b54 <RadioSetRxConfig+0x2fc>
 8015b48:	68bb      	ldr	r3, [r7, #8]
 8015b4a:	2b01      	cmp	r3, #1
 8015b4c:	d116      	bne.n	8015b7c <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	2b0c      	cmp	r3, #12
 8015b52:	d113      	bne.n	8015b7c <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8015b54:	4b02      	ldr	r3, [pc, #8]	; (8015b60 <RadioSetRxConfig+0x308>)
 8015b56:	2201      	movs	r2, #1
 8015b58:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8015b5c:	e012      	b.n	8015b84 <RadioSetRxConfig+0x32c>
 8015b5e:	bf00      	nop
 8015b60:	200016b8 	.word	0x200016b8
 8015b64:	200001b4 	.word	0x200001b4
 8015b68:	200016f0 	.word	0x200016f0
 8015b6c:	200016c6 	.word	0x200016c6
 8015b70:	08019a8c 	.word	0x08019a8c
 8015b74:	08019a94 	.word	0x08019a94
 8015b78:	0801a1e4 	.word	0x0801a1e4
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8015b7c:	4b39      	ldr	r3, [pc, #228]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015b7e:	2200      	movs	r2, #0
 8015b80:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8015b84:	4b37      	ldr	r3, [pc, #220]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015b86:	2201      	movs	r2, #1
 8015b88:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8015b8a:	4b36      	ldr	r3, [pc, #216]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015b8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8015b90:	2b05      	cmp	r3, #5
 8015b92:	d004      	beq.n	8015b9e <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8015b94:	4b33      	ldr	r3, [pc, #204]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015b96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8015b9a:	2b06      	cmp	r3, #6
 8015b9c:	d10a      	bne.n	8015bb4 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8015b9e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015ba0:	2b0b      	cmp	r3, #11
 8015ba2:	d803      	bhi.n	8015bac <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8015ba4:	4b2f      	ldr	r3, [pc, #188]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015ba6:	220c      	movs	r2, #12
 8015ba8:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8015baa:	e006      	b.n	8015bba <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8015bac:	4a2d      	ldr	r2, [pc, #180]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015bae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015bb0:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8015bb2:	e002      	b.n	8015bba <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8015bb4:	4a2b      	ldr	r2, [pc, #172]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015bb6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015bb8:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8015bba:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8015bbe:	4b29      	ldr	r3, [pc, #164]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015bc0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8015bc2:	4b29      	ldr	r3, [pc, #164]	; (8015c68 <RadioSetRxConfig+0x410>)
 8015bc4:	781a      	ldrb	r2, [r3, #0]
 8015bc6:	4b27      	ldr	r3, [pc, #156]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015bc8:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8015bca:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8015bce:	4b25      	ldr	r3, [pc, #148]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015bd0:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8015bd4:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8015bd8:	4b22      	ldr	r3, [pc, #136]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8015bde:	f000 fbba 	bl	8016356 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8015be2:	4b20      	ldr	r3, [pc, #128]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015be4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	bf14      	ite	ne
 8015bec:	2301      	movne	r3, #1
 8015bee:	2300      	moveq	r3, #0
 8015bf0:	b2db      	uxtb	r3, r3
 8015bf2:	4618      	mov	r0, r3
 8015bf4:	f7ff fd7a 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015bf8:	481c      	ldr	r0, [pc, #112]	; (8015c6c <RadioSetRxConfig+0x414>)
 8015bfa:	f001 fc8d 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015bfe:	481c      	ldr	r0, [pc, #112]	; (8015c70 <RadioSetRxConfig+0x418>)
 8015c00:	f001 fd58 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8015c04:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8015c06:	b2db      	uxtb	r3, r3
 8015c08:	4618      	mov	r0, r3
 8015c0a:	f001 fa51 	bl	80170b0 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8015c0e:	4b15      	ldr	r3, [pc, #84]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015c10:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8015c14:	2b01      	cmp	r3, #1
 8015c16:	d10d      	bne.n	8015c34 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8015c18:	f240 7036 	movw	r0, #1846	; 0x736
 8015c1c:	f001 feb2 	bl	8017984 <SUBGRF_ReadRegister>
 8015c20:	4603      	mov	r3, r0
 8015c22:	f023 0304 	bic.w	r3, r3, #4
 8015c26:	b2db      	uxtb	r3, r3
 8015c28:	4619      	mov	r1, r3
 8015c2a:	f240 7036 	movw	r0, #1846	; 0x736
 8015c2e:	f001 fe95 	bl	801795c <SUBGRF_WriteRegister>
 8015c32:	e00c      	b.n	8015c4e <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8015c34:	f240 7036 	movw	r0, #1846	; 0x736
 8015c38:	f001 fea4 	bl	8017984 <SUBGRF_ReadRegister>
 8015c3c:	4603      	mov	r3, r0
 8015c3e:	f043 0304 	orr.w	r3, r3, #4
 8015c42:	b2db      	uxtb	r3, r3
 8015c44:	4619      	mov	r1, r3
 8015c46:	f240 7036 	movw	r0, #1846	; 0x736
 8015c4a:	f001 fe87 	bl	801795c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8015c4e:	4b05      	ldr	r3, [pc, #20]	; (8015c64 <RadioSetRxConfig+0x40c>)
 8015c50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015c54:	609a      	str	r2, [r3, #8]
            break;
 8015c56:	e000      	b.n	8015c5a <RadioSetRxConfig+0x402>
            break;
 8015c58:	bf00      	nop
    }
}
 8015c5a:	bf00      	nop
 8015c5c:	3728      	adds	r7, #40	; 0x28
 8015c5e:	46bd      	mov	sp, r7
 8015c60:	bd80      	pop	{r7, pc}
 8015c62:	bf00      	nop
 8015c64:	200016b8 	.word	0x200016b8
 8015c68:	200001b4 	.word	0x200001b4
 8015c6c:	200016f0 	.word	0x200016f0
 8015c70:	200016c6 	.word	0x200016c6

08015c74 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8015c74:	b580      	push	{r7, lr}
 8015c76:	b086      	sub	sp, #24
 8015c78:	af00      	add	r7, sp, #0
 8015c7a:	60ba      	str	r2, [r7, #8]
 8015c7c:	607b      	str	r3, [r7, #4]
 8015c7e:	4603      	mov	r3, r0
 8015c80:	73fb      	strb	r3, [r7, #15]
 8015c82:	460b      	mov	r3, r1
 8015c84:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 8015c86:	7bfb      	ldrb	r3, [r7, #15]
 8015c88:	2b03      	cmp	r3, #3
 8015c8a:	d007      	beq.n	8015c9c <RadioSetTxConfig+0x28>
 8015c8c:	2b03      	cmp	r3, #3
 8015c8e:	f300 80e5 	bgt.w	8015e5c <RadioSetTxConfig+0x1e8>
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d014      	beq.n	8015cc0 <RadioSetTxConfig+0x4c>
 8015c96:	2b01      	cmp	r3, #1
 8015c98:	d073      	beq.n	8015d82 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 8015c9a:	e0df      	b.n	8015e5c <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8015c9c:	2003      	movs	r0, #3
 8015c9e:	f7ff fd25 	bl	80156ec <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8015ca2:	4b89      	ldr	r3, [pc, #548]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015ca4:	2202      	movs	r2, #2
 8015ca6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8015caa:	4a87      	ldr	r2, [pc, #540]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cac:	6a3b      	ldr	r3, [r7, #32]
 8015cae:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8015cb0:	4b85      	ldr	r3, [pc, #532]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cb2:	2216      	movs	r2, #22
 8015cb4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015cb8:	4884      	ldr	r0, [pc, #528]	; (8015ecc <RadioSetTxConfig+0x258>)
 8015cba:	f001 fc2d 	bl	8017518 <SUBGRF_SetModulationParams>
            break;
 8015cbe:	e0ce      	b.n	8015e5e <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8015cc0:	4b81      	ldr	r3, [pc, #516]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cc2:	2200      	movs	r2, #0
 8015cc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8015cc8:	4a7f      	ldr	r2, [pc, #508]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cca:	6a3b      	ldr	r3, [r7, #32]
 8015ccc:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8015cce:	4b7e      	ldr	r3, [pc, #504]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cd0:	220b      	movs	r2, #11
 8015cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8015cd6:	6878      	ldr	r0, [r7, #4]
 8015cd8:	f7ff fc72 	bl	80155c0 <RadioGetFskBandwidthRegValue>
 8015cdc:	4603      	mov	r3, r0
 8015cde:	461a      	mov	r2, r3
 8015ce0:	4b79      	ldr	r3, [pc, #484]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8015ce6:	4a78      	ldr	r2, [pc, #480]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015ce8:	68bb      	ldr	r3, [r7, #8]
 8015cea:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8015cec:	4b76      	ldr	r3, [pc, #472]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cee:	2200      	movs	r2, #0
 8015cf0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8015cf2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015cf4:	00db      	lsls	r3, r3, #3
 8015cf6:	b29a      	uxth	r2, r3
 8015cf8:	4b73      	ldr	r3, [pc, #460]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cfa:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8015cfc:	4b72      	ldr	r3, [pc, #456]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015cfe:	2204      	movs	r2, #4
 8015d00:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8015d02:	4b71      	ldr	r3, [pc, #452]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d04:	2218      	movs	r2, #24
 8015d06:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8015d08:	4b6f      	ldr	r3, [pc, #444]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d0a:	2200      	movs	r2, #0
 8015d0c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8015d0e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015d12:	f083 0301 	eor.w	r3, r3, #1
 8015d16:	b2db      	uxtb	r3, r3
 8015d18:	461a      	mov	r2, r3
 8015d1a:	4b6b      	ldr	r3, [pc, #428]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d1c:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8015d1e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d003      	beq.n	8015d2e <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8015d26:	4b68      	ldr	r3, [pc, #416]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d28:	22f2      	movs	r2, #242	; 0xf2
 8015d2a:	75da      	strb	r2, [r3, #23]
 8015d2c:	e002      	b.n	8015d34 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8015d2e:	4b66      	ldr	r3, [pc, #408]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d30:	2201      	movs	r2, #1
 8015d32:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8015d34:	4b64      	ldr	r3, [pc, #400]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d36:	2201      	movs	r2, #1
 8015d38:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8015d3a:	f000 fb0c 	bl	8016356 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8015d3e:	4b62      	ldr	r3, [pc, #392]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	bf14      	ite	ne
 8015d48:	2301      	movne	r3, #1
 8015d4a:	2300      	moveq	r3, #0
 8015d4c:	b2db      	uxtb	r3, r3
 8015d4e:	4618      	mov	r0, r3
 8015d50:	f7ff fccc 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015d54:	485d      	ldr	r0, [pc, #372]	; (8015ecc <RadioSetTxConfig+0x258>)
 8015d56:	f001 fbdf 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015d5a:	485d      	ldr	r0, [pc, #372]	; (8015ed0 <RadioSetTxConfig+0x25c>)
 8015d5c:	f001 fcaa 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8015d60:	4a5c      	ldr	r2, [pc, #368]	; (8015ed4 <RadioSetTxConfig+0x260>)
 8015d62:	f107 0310 	add.w	r3, r7, #16
 8015d66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015d6a:	e883 0003 	stmia.w	r3, {r0, r1}
 8015d6e:	f107 0310 	add.w	r3, r7, #16
 8015d72:	4618      	mov	r0, r3
 8015d74:	f000 ffad 	bl	8016cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8015d78:	f240 10ff 	movw	r0, #511	; 0x1ff
 8015d7c:	f000 fff8 	bl	8016d70 <SUBGRF_SetWhiteningSeed>
            break;
 8015d80:	e06d      	b.n	8015e5e <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8015d82:	4b51      	ldr	r3, [pc, #324]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d84:	2201      	movs	r2, #1
 8015d86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8015d8a:	6a3b      	ldr	r3, [r7, #32]
 8015d8c:	b2da      	uxtb	r2, r3
 8015d8e:	4b4e      	ldr	r3, [pc, #312]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8015d94:	4a50      	ldr	r2, [pc, #320]	; (8015ed8 <RadioSetTxConfig+0x264>)
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	4413      	add	r3, r2
 8015d9a:	781a      	ldrb	r2, [r3, #0]
 8015d9c:	4b4a      	ldr	r3, [pc, #296]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015d9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8015da2:	4a49      	ldr	r2, [pc, #292]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015da4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015da8:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d105      	bne.n	8015dbe <RadioSetTxConfig+0x14a>
 8015db2:	6a3b      	ldr	r3, [r7, #32]
 8015db4:	2b0b      	cmp	r3, #11
 8015db6:	d008      	beq.n	8015dca <RadioSetTxConfig+0x156>
 8015db8:	6a3b      	ldr	r3, [r7, #32]
 8015dba:	2b0c      	cmp	r3, #12
 8015dbc:	d005      	beq.n	8015dca <RadioSetTxConfig+0x156>
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	2b01      	cmp	r3, #1
 8015dc2:	d107      	bne.n	8015dd4 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8015dc4:	6a3b      	ldr	r3, [r7, #32]
 8015dc6:	2b0c      	cmp	r3, #12
 8015dc8:	d104      	bne.n	8015dd4 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8015dca:	4b3f      	ldr	r3, [pc, #252]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015dcc:	2201      	movs	r2, #1
 8015dce:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8015dd2:	e003      	b.n	8015ddc <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8015dd4:	4b3c      	ldr	r3, [pc, #240]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015dd6:	2200      	movs	r2, #0
 8015dd8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8015ddc:	4b3a      	ldr	r3, [pc, #232]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015dde:	2201      	movs	r2, #1
 8015de0:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8015de2:	4b39      	ldr	r3, [pc, #228]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015de4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8015de8:	2b05      	cmp	r3, #5
 8015dea:	d004      	beq.n	8015df6 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8015dec:	4b36      	ldr	r3, [pc, #216]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015dee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8015df2:	2b06      	cmp	r3, #6
 8015df4:	d10a      	bne.n	8015e0c <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 8015df6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015df8:	2b0b      	cmp	r3, #11
 8015dfa:	d803      	bhi.n	8015e04 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8015dfc:	4b32      	ldr	r3, [pc, #200]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015dfe:	220c      	movs	r2, #12
 8015e00:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8015e02:	e006      	b.n	8015e12 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8015e04:	4a30      	ldr	r2, [pc, #192]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015e08:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8015e0a:	e002      	b.n	8015e12 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8015e0c:	4a2e      	ldr	r2, [pc, #184]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e0e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015e10:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8015e12:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8015e16:	4b2c      	ldr	r3, [pc, #176]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e18:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8015e1a:	4b30      	ldr	r3, [pc, #192]	; (8015edc <RadioSetTxConfig+0x268>)
 8015e1c:	781a      	ldrb	r2, [r3, #0]
 8015e1e:	4b2a      	ldr	r3, [pc, #168]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e20:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8015e22:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8015e26:	4b28      	ldr	r3, [pc, #160]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e28:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8015e2c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8015e30:	4b25      	ldr	r3, [pc, #148]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8015e36:	f000 fa8e 	bl	8016356 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8015e3a:	4b23      	ldr	r3, [pc, #140]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e3c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	bf14      	ite	ne
 8015e44:	2301      	movne	r3, #1
 8015e46:	2300      	moveq	r3, #0
 8015e48:	b2db      	uxtb	r3, r3
 8015e4a:	4618      	mov	r0, r3
 8015e4c:	f7ff fc4e 	bl	80156ec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015e50:	481e      	ldr	r0, [pc, #120]	; (8015ecc <RadioSetTxConfig+0x258>)
 8015e52:	f001 fb61 	bl	8017518 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015e56:	481e      	ldr	r0, [pc, #120]	; (8015ed0 <RadioSetTxConfig+0x25c>)
 8015e58:	f001 fc2c 	bl	80176b4 <SUBGRF_SetPacketParams>
            break;
 8015e5c:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8015e5e:	7bfb      	ldrb	r3, [r7, #15]
 8015e60:	2b01      	cmp	r3, #1
 8015e62:	d112      	bne.n	8015e8a <RadioSetTxConfig+0x216>
 8015e64:	4b18      	ldr	r3, [pc, #96]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015e66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8015e6a:	2b06      	cmp	r3, #6
 8015e6c:	d10d      	bne.n	8015e8a <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8015e6e:	f640 0089 	movw	r0, #2185	; 0x889
 8015e72:	f001 fd87 	bl	8017984 <SUBGRF_ReadRegister>
 8015e76:	4603      	mov	r3, r0
 8015e78:	f023 0304 	bic.w	r3, r3, #4
 8015e7c:	b2db      	uxtb	r3, r3
 8015e7e:	4619      	mov	r1, r3
 8015e80:	f640 0089 	movw	r0, #2185	; 0x889
 8015e84:	f001 fd6a 	bl	801795c <SUBGRF_WriteRegister>
 8015e88:	e00c      	b.n	8015ea4 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8015e8a:	f640 0089 	movw	r0, #2185	; 0x889
 8015e8e:	f001 fd79 	bl	8017984 <SUBGRF_ReadRegister>
 8015e92:	4603      	mov	r3, r0
 8015e94:	f043 0304 	orr.w	r3, r3, #4
 8015e98:	b2db      	uxtb	r3, r3
 8015e9a:	4619      	mov	r1, r3
 8015e9c:	f640 0089 	movw	r0, #2185	; 0x889
 8015ea0:	f001 fd5c 	bl	801795c <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8015ea4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015ea8:	4618      	mov	r0, r3
 8015eaa:	f001 fdfb 	bl	8017aa4 <SUBGRF_SetRfTxPower>
 8015eae:	4603      	mov	r3, r0
 8015eb0:	461a      	mov	r2, r3
 8015eb2:	4b05      	ldr	r3, [pc, #20]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015eb4:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8015eb8:	4a03      	ldr	r2, [pc, #12]	; (8015ec8 <RadioSetTxConfig+0x254>)
 8015eba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015ebc:	6053      	str	r3, [r2, #4]
}
 8015ebe:	bf00      	nop
 8015ec0:	3718      	adds	r7, #24
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	bd80      	pop	{r7, pc}
 8015ec6:	bf00      	nop
 8015ec8:	200016b8 	.word	0x200016b8
 8015ecc:	200016f0 	.word	0x200016f0
 8015ed0:	200016c6 	.word	0x200016c6
 8015ed4:	08019a94 	.word	0x08019a94
 8015ed8:	0801a1e4 	.word	0x0801a1e4
 8015edc:	200001b4 	.word	0x200001b4

08015ee0 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8015ee0:	b480      	push	{r7}
 8015ee2:	b083      	sub	sp, #12
 8015ee4:	af00      	add	r7, sp, #0
 8015ee6:	6078      	str	r0, [r7, #4]
    return true;
 8015ee8:	2301      	movs	r3, #1
}
 8015eea:	4618      	mov	r0, r3
 8015eec:	370c      	adds	r7, #12
 8015eee:	46bd      	mov	sp, r7
 8015ef0:	bc80      	pop	{r7}
 8015ef2:	4770      	bx	lr

08015ef4 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8015ef4:	b480      	push	{r7}
 8015ef6:	b085      	sub	sp, #20
 8015ef8:	af00      	add	r7, sp, #0
 8015efa:	4603      	mov	r3, r0
 8015efc:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8015efe:	2300      	movs	r3, #0
 8015f00:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8015f02:	79fb      	ldrb	r3, [r7, #7]
 8015f04:	2b0a      	cmp	r3, #10
 8015f06:	d83e      	bhi.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
 8015f08:	a201      	add	r2, pc, #4	; (adr r2, 8015f10 <RadioGetLoRaBandwidthInHz+0x1c>)
 8015f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f0e:	bf00      	nop
 8015f10:	08015f3d 	.word	0x08015f3d
 8015f14:	08015f4d 	.word	0x08015f4d
 8015f18:	08015f5d 	.word	0x08015f5d
 8015f1c:	08015f6d 	.word	0x08015f6d
 8015f20:	08015f75 	.word	0x08015f75
 8015f24:	08015f7b 	.word	0x08015f7b
 8015f28:	08015f81 	.word	0x08015f81
 8015f2c:	08015f87 	.word	0x08015f87
 8015f30:	08015f45 	.word	0x08015f45
 8015f34:	08015f55 	.word	0x08015f55
 8015f38:	08015f65 	.word	0x08015f65
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8015f3c:	f641 6384 	movw	r3, #7812	; 0x1e84
 8015f40:	60fb      	str	r3, [r7, #12]
        break;
 8015f42:	e020      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8015f44:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8015f48:	60fb      	str	r3, [r7, #12]
        break;
 8015f4a:	e01c      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8015f4c:	f643 5309 	movw	r3, #15625	; 0x3d09
 8015f50:	60fb      	str	r3, [r7, #12]
        break;
 8015f52:	e018      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8015f54:	f245 1361 	movw	r3, #20833	; 0x5161
 8015f58:	60fb      	str	r3, [r7, #12]
        break;
 8015f5a:	e014      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8015f5c:	f647 2312 	movw	r3, #31250	; 0x7a12
 8015f60:	60fb      	str	r3, [r7, #12]
        break;
 8015f62:	e010      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8015f64:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8015f68:	60fb      	str	r3, [r7, #12]
        break;
 8015f6a:	e00c      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8015f6c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8015f70:	60fb      	str	r3, [r7, #12]
        break;
 8015f72:	e008      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8015f74:	4b07      	ldr	r3, [pc, #28]	; (8015f94 <RadioGetLoRaBandwidthInHz+0xa0>)
 8015f76:	60fb      	str	r3, [r7, #12]
        break;
 8015f78:	e005      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8015f7a:	4b07      	ldr	r3, [pc, #28]	; (8015f98 <RadioGetLoRaBandwidthInHz+0xa4>)
 8015f7c:	60fb      	str	r3, [r7, #12]
        break;
 8015f7e:	e002      	b.n	8015f86 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8015f80:	4b06      	ldr	r3, [pc, #24]	; (8015f9c <RadioGetLoRaBandwidthInHz+0xa8>)
 8015f82:	60fb      	str	r3, [r7, #12]
        break;
 8015f84:	bf00      	nop
    }

    return bandwidthInHz;
 8015f86:	68fb      	ldr	r3, [r7, #12]
}
 8015f88:	4618      	mov	r0, r3
 8015f8a:	3714      	adds	r7, #20
 8015f8c:	46bd      	mov	sp, r7
 8015f8e:	bc80      	pop	{r7}
 8015f90:	4770      	bx	lr
 8015f92:	bf00      	nop
 8015f94:	0001e848 	.word	0x0001e848
 8015f98:	0003d090 	.word	0x0003d090
 8015f9c:	0007a120 	.word	0x0007a120

08015fa0 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8015fa0:	b480      	push	{r7}
 8015fa2:	b083      	sub	sp, #12
 8015fa4:	af00      	add	r7, sp, #0
 8015fa6:	6078      	str	r0, [r7, #4]
 8015fa8:	4608      	mov	r0, r1
 8015faa:	4611      	mov	r1, r2
 8015fac:	461a      	mov	r2, r3
 8015fae:	4603      	mov	r3, r0
 8015fb0:	70fb      	strb	r3, [r7, #3]
 8015fb2:	460b      	mov	r3, r1
 8015fb4:	803b      	strh	r3, [r7, #0]
 8015fb6:	4613      	mov	r3, r2
 8015fb8:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8015fba:	883b      	ldrh	r3, [r7, #0]
 8015fbc:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8015fbe:	78ba      	ldrb	r2, [r7, #2]
 8015fc0:	f082 0201 	eor.w	r2, r2, #1
 8015fc4:	b2d2      	uxtb	r2, r2
 8015fc6:	2a00      	cmp	r2, #0
 8015fc8:	d001      	beq.n	8015fce <RadioGetGfskTimeOnAirNumerator+0x2e>
 8015fca:	2208      	movs	r2, #8
 8015fcc:	e000      	b.n	8015fd0 <RadioGetGfskTimeOnAirNumerator+0x30>
 8015fce:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8015fd0:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8015fd2:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8015fd6:	7c3b      	ldrb	r3, [r7, #16]
 8015fd8:	7d39      	ldrb	r1, [r7, #20]
 8015fda:	2900      	cmp	r1, #0
 8015fdc:	d001      	beq.n	8015fe2 <RadioGetGfskTimeOnAirNumerator+0x42>
 8015fde:	2102      	movs	r1, #2
 8015fe0:	e000      	b.n	8015fe4 <RadioGetGfskTimeOnAirNumerator+0x44>
 8015fe2:	2100      	movs	r1, #0
 8015fe4:	440b      	add	r3, r1
 8015fe6:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8015fe8:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 8015fea:	4618      	mov	r0, r3
 8015fec:	370c      	adds	r7, #12
 8015fee:	46bd      	mov	sp, r7
 8015ff0:	bc80      	pop	{r7}
 8015ff2:	4770      	bx	lr

08015ff4 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8015ff4:	b480      	push	{r7}
 8015ff6:	b08b      	sub	sp, #44	; 0x2c
 8015ff8:	af00      	add	r7, sp, #0
 8015ffa:	60f8      	str	r0, [r7, #12]
 8015ffc:	60b9      	str	r1, [r7, #8]
 8015ffe:	4611      	mov	r1, r2
 8016000:	461a      	mov	r2, r3
 8016002:	460b      	mov	r3, r1
 8016004:	71fb      	strb	r3, [r7, #7]
 8016006:	4613      	mov	r3, r2
 8016008:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801600a:	79fb      	ldrb	r3, [r7, #7]
 801600c:	3304      	adds	r3, #4
 801600e:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8016010:	2300      	movs	r3, #0
 8016012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8016016:	68bb      	ldr	r3, [r7, #8]
 8016018:	2b05      	cmp	r3, #5
 801601a:	d002      	beq.n	8016022 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801601c:	68bb      	ldr	r3, [r7, #8]
 801601e:	2b06      	cmp	r3, #6
 8016020:	d104      	bne.n	801602c <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8016022:	88bb      	ldrh	r3, [r7, #4]
 8016024:	2b0b      	cmp	r3, #11
 8016026:	d801      	bhi.n	801602c <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8016028:	230c      	movs	r3, #12
 801602a:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801602c:	68fb      	ldr	r3, [r7, #12]
 801602e:	2b00      	cmp	r3, #0
 8016030:	d105      	bne.n	801603e <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8016032:	68bb      	ldr	r3, [r7, #8]
 8016034:	2b0b      	cmp	r3, #11
 8016036:	d008      	beq.n	801604a <RadioGetLoRaTimeOnAirNumerator+0x56>
 8016038:	68bb      	ldr	r3, [r7, #8]
 801603a:	2b0c      	cmp	r3, #12
 801603c:	d005      	beq.n	801604a <RadioGetLoRaTimeOnAirNumerator+0x56>
 801603e:	68fb      	ldr	r3, [r7, #12]
 8016040:	2b01      	cmp	r3, #1
 8016042:	d105      	bne.n	8016050 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8016044:	68bb      	ldr	r3, [r7, #8]
 8016046:	2b0c      	cmp	r3, #12
 8016048:	d102      	bne.n	8016050 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801604a:	2301      	movs	r3, #1
 801604c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8016050:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8016054:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8016056:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801605a:	2a00      	cmp	r2, #0
 801605c:	d001      	beq.n	8016062 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801605e:	2210      	movs	r2, #16
 8016060:	e000      	b.n	8016064 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8016062:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8016064:	4413      	add	r3, r2
 8016066:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8016068:	68bb      	ldr	r3, [r7, #8]
 801606a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801606c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801606e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8016072:	2a00      	cmp	r2, #0
 8016074:	d001      	beq.n	801607a <RadioGetLoRaTimeOnAirNumerator+0x86>
 8016076:	2200      	movs	r2, #0
 8016078:	e000      	b.n	801607c <RadioGetLoRaTimeOnAirNumerator+0x88>
 801607a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801607c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801607e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8016080:	68bb      	ldr	r3, [r7, #8]
 8016082:	2b06      	cmp	r3, #6
 8016084:	d803      	bhi.n	801608e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8016086:	68bb      	ldr	r3, [r7, #8]
 8016088:	009b      	lsls	r3, r3, #2
 801608a:	623b      	str	r3, [r7, #32]
 801608c:	e00e      	b.n	80160ac <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801608e:	69fb      	ldr	r3, [r7, #28]
 8016090:	3308      	adds	r3, #8
 8016092:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8016094:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016098:	2b00      	cmp	r3, #0
 801609a:	d004      	beq.n	80160a6 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801609c:	68bb      	ldr	r3, [r7, #8]
 801609e:	3b02      	subs	r3, #2
 80160a0:	009b      	lsls	r3, r3, #2
 80160a2:	623b      	str	r3, [r7, #32]
 80160a4:	e002      	b.n	80160ac <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80160a6:	68bb      	ldr	r3, [r7, #8]
 80160a8:	009b      	lsls	r3, r3, #2
 80160aa:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80160ac:	69fb      	ldr	r3, [r7, #28]
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	da01      	bge.n	80160b6 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80160b2:	2300      	movs	r3, #0
 80160b4:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80160b6:	69fa      	ldr	r2, [r7, #28]
 80160b8:	6a3b      	ldr	r3, [r7, #32]
 80160ba:	4413      	add	r3, r2
 80160bc:	1e5a      	subs	r2, r3, #1
 80160be:	6a3b      	ldr	r3, [r7, #32]
 80160c0:	fb92 f3f3 	sdiv	r3, r2, r3
 80160c4:	697a      	ldr	r2, [r7, #20]
 80160c6:	fb02 f203 	mul.w	r2, r2, r3
 80160ca:	88bb      	ldrh	r3, [r7, #4]
 80160cc:	4413      	add	r3, r2
    int32_t intermediate =
 80160ce:	330c      	adds	r3, #12
 80160d0:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80160d2:	68bb      	ldr	r3, [r7, #8]
 80160d4:	2b06      	cmp	r3, #6
 80160d6:	d802      	bhi.n	80160de <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80160d8:	69bb      	ldr	r3, [r7, #24]
 80160da:	3302      	adds	r3, #2
 80160dc:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80160de:	69bb      	ldr	r3, [r7, #24]
 80160e0:	009b      	lsls	r3, r3, #2
 80160e2:	1c5a      	adds	r2, r3, #1
 80160e4:	68bb      	ldr	r3, [r7, #8]
 80160e6:	3b02      	subs	r3, #2
 80160e8:	fa02 f303 	lsl.w	r3, r2, r3
}
 80160ec:	4618      	mov	r0, r3
 80160ee:	372c      	adds	r7, #44	; 0x2c
 80160f0:	46bd      	mov	sp, r7
 80160f2:	bc80      	pop	{r7}
 80160f4:	4770      	bx	lr
	...

080160f8 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80160f8:	b580      	push	{r7, lr}
 80160fa:	b08a      	sub	sp, #40	; 0x28
 80160fc:	af04      	add	r7, sp, #16
 80160fe:	60b9      	str	r1, [r7, #8]
 8016100:	607a      	str	r2, [r7, #4]
 8016102:	461a      	mov	r2, r3
 8016104:	4603      	mov	r3, r0
 8016106:	73fb      	strb	r3, [r7, #15]
 8016108:	4613      	mov	r3, r2
 801610a:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801610c:	2300      	movs	r3, #0
 801610e:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8016110:	2301      	movs	r3, #1
 8016112:	613b      	str	r3, [r7, #16]

    switch( modem )
 8016114:	7bfb      	ldrb	r3, [r7, #15]
 8016116:	2b00      	cmp	r3, #0
 8016118:	d002      	beq.n	8016120 <RadioTimeOnAir+0x28>
 801611a:	2b01      	cmp	r3, #1
 801611c:	d017      	beq.n	801614e <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801611e:	e035      	b.n	801618c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8016120:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8016124:	8c3a      	ldrh	r2, [r7, #32]
 8016126:	7bb9      	ldrb	r1, [r7, #14]
 8016128:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801612c:	9301      	str	r3, [sp, #4]
 801612e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016132:	9300      	str	r3, [sp, #0]
 8016134:	4603      	mov	r3, r0
 8016136:	6878      	ldr	r0, [r7, #4]
 8016138:	f7ff ff32 	bl	8015fa0 <RadioGetGfskTimeOnAirNumerator>
 801613c:	4603      	mov	r3, r0
 801613e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016142:	fb02 f303 	mul.w	r3, r2, r3
 8016146:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	613b      	str	r3, [r7, #16]
        break;
 801614c:	e01e      	b.n	801618c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801614e:	8c39      	ldrh	r1, [r7, #32]
 8016150:	7bba      	ldrb	r2, [r7, #14]
 8016152:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8016156:	9302      	str	r3, [sp, #8]
 8016158:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801615c:	9301      	str	r3, [sp, #4]
 801615e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016162:	9300      	str	r3, [sp, #0]
 8016164:	460b      	mov	r3, r1
 8016166:	6879      	ldr	r1, [r7, #4]
 8016168:	68b8      	ldr	r0, [r7, #8]
 801616a:	f7ff ff43 	bl	8015ff4 <RadioGetLoRaTimeOnAirNumerator>
 801616e:	4603      	mov	r3, r0
 8016170:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016174:	fb02 f303 	mul.w	r3, r2, r3
 8016178:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801617a:	4a0a      	ldr	r2, [pc, #40]	; (80161a4 <RadioTimeOnAir+0xac>)
 801617c:	68bb      	ldr	r3, [r7, #8]
 801617e:	4413      	add	r3, r2
 8016180:	781b      	ldrb	r3, [r3, #0]
 8016182:	4618      	mov	r0, r3
 8016184:	f7ff feb6 	bl	8015ef4 <RadioGetLoRaBandwidthInHz>
 8016188:	6138      	str	r0, [r7, #16]
        break;
 801618a:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801618c:	697a      	ldr	r2, [r7, #20]
 801618e:	693b      	ldr	r3, [r7, #16]
 8016190:	4413      	add	r3, r2
 8016192:	1e5a      	subs	r2, r3, #1
 8016194:	693b      	ldr	r3, [r7, #16]
 8016196:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801619a:	4618      	mov	r0, r3
 801619c:	3718      	adds	r7, #24
 801619e:	46bd      	mov	sp, r7
 80161a0:	bd80      	pop	{r7, pc}
 80161a2:	bf00      	nop
 80161a4:	0801a1e4 	.word	0x0801a1e4

080161a8 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 80161a8:	b580      	push	{r7, lr}
 80161aa:	b08c      	sub	sp, #48	; 0x30
 80161ac:	af00      	add	r7, sp, #0
 80161ae:	6078      	str	r0, [r7, #4]
 80161b0:	460b      	mov	r3, r1
 80161b2:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 80161b4:	2300      	movs	r3, #0
 80161b6:	2200      	movs	r2, #0
 80161b8:	f240 2101 	movw	r1, #513	; 0x201
 80161bc:	f240 2001 	movw	r0, #513	; 0x201
 80161c0:	f001 f876 	bl	80172b0 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 80161c4:	4b57      	ldr	r3, [pc, #348]	; (8016324 <RadioSend+0x17c>)
 80161c6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80161ca:	2101      	movs	r1, #1
 80161cc:	4618      	mov	r0, r3
 80161ce:	f001 fc41 	bl	8017a54 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 80161d2:	4b54      	ldr	r3, [pc, #336]	; (8016324 <RadioSend+0x17c>)
 80161d4:	781b      	ldrb	r3, [r3, #0]
 80161d6:	2b03      	cmp	r3, #3
 80161d8:	f200 8095 	bhi.w	8016306 <RadioSend+0x15e>
 80161dc:	a201      	add	r2, pc, #4	; (adr r2, 80161e4 <RadioSend+0x3c>)
 80161de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80161e2:	bf00      	nop
 80161e4:	0801620f 	.word	0x0801620f
 80161e8:	080161f5 	.word	0x080161f5
 80161ec:	08016229 	.word	0x08016229
 80161f0:	08016249 	.word	0x08016249
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 80161f4:	4a4b      	ldr	r2, [pc, #300]	; (8016324 <RadioSend+0x17c>)
 80161f6:	78fb      	ldrb	r3, [r7, #3]
 80161f8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80161fa:	484b      	ldr	r0, [pc, #300]	; (8016328 <RadioSend+0x180>)
 80161fc:	f001 fa5a 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8016200:	78fb      	ldrb	r3, [r7, #3]
 8016202:	2200      	movs	r2, #0
 8016204:	4619      	mov	r1, r3
 8016206:	6878      	ldr	r0, [r7, #4]
 8016208:	f000 fd50 	bl	8016cac <SUBGRF_SendPayload>
            break;
 801620c:	e07c      	b.n	8016308 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801620e:	4a45      	ldr	r2, [pc, #276]	; (8016324 <RadioSend+0x17c>)
 8016210:	78fb      	ldrb	r3, [r7, #3]
 8016212:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016214:	4844      	ldr	r0, [pc, #272]	; (8016328 <RadioSend+0x180>)
 8016216:	f001 fa4d 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801621a:	78fb      	ldrb	r3, [r7, #3]
 801621c:	2200      	movs	r2, #0
 801621e:	4619      	mov	r1, r3
 8016220:	6878      	ldr	r0, [r7, #4]
 8016222:	f000 fd43 	bl	8016cac <SUBGRF_SendPayload>
            break;
 8016226:	e06f      	b.n	8016308 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8016228:	4b3e      	ldr	r3, [pc, #248]	; (8016324 <RadioSend+0x17c>)
 801622a:	2202      	movs	r2, #2
 801622c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801622e:	4a3d      	ldr	r2, [pc, #244]	; (8016324 <RadioSend+0x17c>)
 8016230:	78fb      	ldrb	r3, [r7, #3]
 8016232:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016234:	483c      	ldr	r0, [pc, #240]	; (8016328 <RadioSend+0x180>)
 8016236:	f001 fa3d 	bl	80176b4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801623a:	78fb      	ldrb	r3, [r7, #3]
 801623c:	2200      	movs	r2, #0
 801623e:	4619      	mov	r1, r3
 8016240:	6878      	ldr	r0, [r7, #4]
 8016242:	f000 fd33 	bl	8016cac <SUBGRF_SendPayload>
            break;
 8016246:	e05f      	b.n	8016308 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8016248:	2300      	movs	r3, #0
 801624a:	60bb      	str	r3, [r7, #8]
 801624c:	f107 030c 	add.w	r3, r7, #12
 8016250:	221f      	movs	r2, #31
 8016252:	2100      	movs	r1, #0
 8016254:	4618      	mov	r0, r3
 8016256:	f003 f813 	bl	8019280 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 801625a:	78fa      	ldrb	r2, [r7, #3]
 801625c:	f107 0308 	add.w	r3, r7, #8
 8016260:	6879      	ldr	r1, [r7, #4]
 8016262:	4618      	mov	r0, r3
 8016264:	f000 fc0f 	bl	8016a86 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8016268:	4b2e      	ldr	r3, [pc, #184]	; (8016324 <RadioSend+0x17c>)
 801626a:	2202      	movs	r2, #2
 801626c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801626e:	78fb      	ldrb	r3, [r7, #3]
 8016270:	3301      	adds	r3, #1
 8016272:	b2da      	uxtb	r2, r3
 8016274:	4b2b      	ldr	r3, [pc, #172]	; (8016324 <RadioSend+0x17c>)
 8016276:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016278:	482b      	ldr	r0, [pc, #172]	; (8016328 <RadioSend+0x180>)
 801627a:	f001 fa1b 	bl	80176b4 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801627e:	4b29      	ldr	r3, [pc, #164]	; (8016324 <RadioSend+0x17c>)
 8016280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016282:	2b64      	cmp	r3, #100	; 0x64
 8016284:	d110      	bne.n	80162a8 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8016286:	2100      	movs	r1, #0
 8016288:	20f1      	movs	r0, #241	; 0xf1
 801628a:	f000 f930 	bl	80164ee <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801628e:	2100      	movs	r1, #0
 8016290:	20f0      	movs	r0, #240	; 0xf0
 8016292:	f000 f92c 	bl	80164ee <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8016296:	2170      	movs	r1, #112	; 0x70
 8016298:	20f3      	movs	r0, #243	; 0xf3
 801629a:	f000 f928 	bl	80164ee <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801629e:	211d      	movs	r1, #29
 80162a0:	20f2      	movs	r0, #242	; 0xf2
 80162a2:	f000 f924 	bl	80164ee <RadioWrite>
 80162a6:	e00f      	b.n	80162c8 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 80162a8:	2100      	movs	r1, #0
 80162aa:	20f1      	movs	r0, #241	; 0xf1
 80162ac:	f000 f91f 	bl	80164ee <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 80162b0:	2100      	movs	r1, #0
 80162b2:	20f0      	movs	r0, #240	; 0xf0
 80162b4:	f000 f91b 	bl	80164ee <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 80162b8:	21e1      	movs	r1, #225	; 0xe1
 80162ba:	20f3      	movs	r0, #243	; 0xf3
 80162bc:	f000 f917 	bl	80164ee <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 80162c0:	2104      	movs	r1, #4
 80162c2:	20f2      	movs	r0, #242	; 0xf2
 80162c4:	f000 f913 	bl	80164ee <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 80162c8:	78fb      	ldrb	r3, [r7, #3]
 80162ca:	b29b      	uxth	r3, r3
 80162cc:	00db      	lsls	r3, r3, #3
 80162ce:	b29b      	uxth	r3, r3
 80162d0:	3302      	adds	r3, #2
 80162d2:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 80162d4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80162d6:	0a1b      	lsrs	r3, r3, #8
 80162d8:	b29b      	uxth	r3, r3
 80162da:	b2db      	uxtb	r3, r3
 80162dc:	4619      	mov	r1, r3
 80162de:	20f4      	movs	r0, #244	; 0xf4
 80162e0:	f000 f905 	bl	80164ee <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 80162e4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80162e6:	b2db      	uxtb	r3, r3
 80162e8:	4619      	mov	r1, r3
 80162ea:	20f5      	movs	r0, #245	; 0xf5
 80162ec:	f000 f8ff 	bl	80164ee <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 80162f0:	78fb      	ldrb	r3, [r7, #3]
 80162f2:	3301      	adds	r3, #1
 80162f4:	b2d9      	uxtb	r1, r3
 80162f6:	f107 0308 	add.w	r3, r7, #8
 80162fa:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80162fe:	4618      	mov	r0, r3
 8016300:	f000 fcd4 	bl	8016cac <SUBGRF_SendPayload>
            break;
 8016304:	e000      	b.n	8016308 <RadioSend+0x160>
        }
        default:
            break;
 8016306:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8016308:	4b06      	ldr	r3, [pc, #24]	; (8016324 <RadioSend+0x17c>)
 801630a:	685b      	ldr	r3, [r3, #4]
 801630c:	4619      	mov	r1, r3
 801630e:	4807      	ldr	r0, [pc, #28]	; (801632c <RadioSend+0x184>)
 8016310:	f002 fbba 	bl	8018a88 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8016314:	4805      	ldr	r0, [pc, #20]	; (801632c <RadioSend+0x184>)
 8016316:	f002 fad9 	bl	80188cc <UTIL_TIMER_Start>
}
 801631a:	bf00      	nop
 801631c:	3730      	adds	r7, #48	; 0x30
 801631e:	46bd      	mov	sp, r7
 8016320:	bd80      	pop	{r7, pc}
 8016322:	bf00      	nop
 8016324:	200016b8 	.word	0x200016b8
 8016328:	200016c6 	.word	0x200016c6
 801632c:	20001710 	.word	0x20001710

08016330 <RadioSleep>:

static void RadioSleep( void )
{
 8016330:	b580      	push	{r7, lr}
 8016332:	b082      	sub	sp, #8
 8016334:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8016336:	2300      	movs	r3, #0
 8016338:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801633a:	793b      	ldrb	r3, [r7, #4]
 801633c:	f043 0304 	orr.w	r3, r3, #4
 8016340:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8016342:	7938      	ldrb	r0, [r7, #4]
 8016344:	f000 fd8e 	bl	8016e64 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8016348:	2002      	movs	r0, #2
 801634a:	f7eb fff0 	bl	800232e <HAL_Delay>
}
 801634e:	bf00      	nop
 8016350:	3708      	adds	r7, #8
 8016352:	46bd      	mov	sp, r7
 8016354:	bd80      	pop	{r7, pc}

08016356 <RadioStandby>:

static void RadioStandby( void )
{
 8016356:	b580      	push	{r7, lr}
 8016358:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801635a:	2000      	movs	r0, #0
 801635c:	f000 fdb6 	bl	8016ecc <SUBGRF_SetStandby>
}
 8016360:	bf00      	nop
 8016362:	bd80      	pop	{r7, pc}

08016364 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8016364:	b580      	push	{r7, lr}
 8016366:	b082      	sub	sp, #8
 8016368:	af00      	add	r7, sp, #0
 801636a:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801636c:	2300      	movs	r3, #0
 801636e:	2200      	movs	r2, #0
 8016370:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016374:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016378:	f000 ff9a 	bl	80172b0 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	2b00      	cmp	r3, #0
 8016380:	d006      	beq.n	8016390 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8016382:	6879      	ldr	r1, [r7, #4]
 8016384:	480f      	ldr	r0, [pc, #60]	; (80163c4 <RadioRx+0x60>)
 8016386:	f002 fb7f 	bl	8018a88 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801638a:	480e      	ldr	r0, [pc, #56]	; (80163c4 <RadioRx+0x60>)
 801638c:	f002 fa9e 	bl	80188cc <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8016390:	4b0d      	ldr	r3, [pc, #52]	; (80163c8 <RadioRx+0x64>)
 8016392:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016396:	2100      	movs	r1, #0
 8016398:	4618      	mov	r0, r3
 801639a:	f001 fb5b 	bl	8017a54 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801639e:	4b0a      	ldr	r3, [pc, #40]	; (80163c8 <RadioRx+0x64>)
 80163a0:	785b      	ldrb	r3, [r3, #1]
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	d004      	beq.n	80163b0 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80163a6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80163aa:	f000 fdcf 	bl	8016f4c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 80163ae:	e005      	b.n	80163bc <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80163b0:	4b05      	ldr	r3, [pc, #20]	; (80163c8 <RadioRx+0x64>)
 80163b2:	689b      	ldr	r3, [r3, #8]
 80163b4:	019b      	lsls	r3, r3, #6
 80163b6:	4618      	mov	r0, r3
 80163b8:	f000 fdc8 	bl	8016f4c <SUBGRF_SetRx>
}
 80163bc:	bf00      	nop
 80163be:	3708      	adds	r7, #8
 80163c0:	46bd      	mov	sp, r7
 80163c2:	bd80      	pop	{r7, pc}
 80163c4:	20001728 	.word	0x20001728
 80163c8:	200016b8 	.word	0x200016b8

080163cc <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 80163cc:	b580      	push	{r7, lr}
 80163ce:	b082      	sub	sp, #8
 80163d0:	af00      	add	r7, sp, #0
 80163d2:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 80163d4:	2300      	movs	r3, #0
 80163d6:	2200      	movs	r2, #0
 80163d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80163dc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80163e0:	f000 ff66 	bl	80172b0 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d006      	beq.n	80163f8 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 80163ea:	6879      	ldr	r1, [r7, #4]
 80163ec:	480f      	ldr	r0, [pc, #60]	; (801642c <RadioRxBoosted+0x60>)
 80163ee:	f002 fb4b 	bl	8018a88 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 80163f2:	480e      	ldr	r0, [pc, #56]	; (801642c <RadioRxBoosted+0x60>)
 80163f4:	f002 fa6a 	bl	80188cc <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80163f8:	4b0d      	ldr	r3, [pc, #52]	; (8016430 <RadioRxBoosted+0x64>)
 80163fa:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80163fe:	2100      	movs	r1, #0
 8016400:	4618      	mov	r0, r3
 8016402:	f001 fb27 	bl	8017a54 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8016406:	4b0a      	ldr	r3, [pc, #40]	; (8016430 <RadioRxBoosted+0x64>)
 8016408:	785b      	ldrb	r3, [r3, #1]
 801640a:	2b00      	cmp	r3, #0
 801640c:	d004      	beq.n	8016418 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801640e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8016412:	f000 fdbd 	bl	8016f90 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8016416:	e005      	b.n	8016424 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8016418:	4b05      	ldr	r3, [pc, #20]	; (8016430 <RadioRxBoosted+0x64>)
 801641a:	689b      	ldr	r3, [r3, #8]
 801641c:	019b      	lsls	r3, r3, #6
 801641e:	4618      	mov	r0, r3
 8016420:	f000 fdb6 	bl	8016f90 <SUBGRF_SetRxBoosted>
}
 8016424:	bf00      	nop
 8016426:	3708      	adds	r7, #8
 8016428:	46bd      	mov	sp, r7
 801642a:	bd80      	pop	{r7, pc}
 801642c:	20001728 	.word	0x20001728
 8016430:	200016b8 	.word	0x200016b8

08016434 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8016434:	b580      	push	{r7, lr}
 8016436:	b082      	sub	sp, #8
 8016438:	af00      	add	r7, sp, #0
 801643a:	6078      	str	r0, [r7, #4]
 801643c:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801643e:	4b07      	ldr	r3, [pc, #28]	; (801645c <RadioSetRxDutyCycle+0x28>)
 8016440:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016444:	2100      	movs	r1, #0
 8016446:	4618      	mov	r0, r3
 8016448:	f001 fb04 	bl	8017a54 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801644c:	6839      	ldr	r1, [r7, #0]
 801644e:	6878      	ldr	r0, [r7, #4]
 8016450:	f000 fdc4 	bl	8016fdc <SUBGRF_SetRxDutyCycle>
}
 8016454:	bf00      	nop
 8016456:	3708      	adds	r7, #8
 8016458:	46bd      	mov	sp, r7
 801645a:	bd80      	pop	{r7, pc}
 801645c:	200016b8 	.word	0x200016b8

08016460 <RadioStartCad>:

static void RadioStartCad( void )
{
 8016460:	b580      	push	{r7, lr}
 8016462:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016464:	2300      	movs	r3, #0
 8016466:	2200      	movs	r2, #0
 8016468:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801646c:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8016470:	f000 ff1e 	bl	80172b0 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8016474:	f000 fde0 	bl	8017038 <SUBGRF_SetCad>
}
 8016478:	bf00      	nop
 801647a:	bd80      	pop	{r7, pc}

0801647c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801647c:	b580      	push	{r7, lr}
 801647e:	b084      	sub	sp, #16
 8016480:	af00      	add	r7, sp, #0
 8016482:	6078      	str	r0, [r7, #4]
 8016484:	460b      	mov	r3, r1
 8016486:	70fb      	strb	r3, [r7, #3]
 8016488:	4613      	mov	r3, r2
 801648a:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801648c:	883b      	ldrh	r3, [r7, #0]
 801648e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016492:	fb02 f303 	mul.w	r3, r2, r3
 8016496:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8016498:	6878      	ldr	r0, [r7, #4]
 801649a:	f000 ff69 	bl	8017370 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801649e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80164a2:	4618      	mov	r0, r3
 80164a4:	f001 fafe 	bl	8017aa4 <SUBGRF_SetRfTxPower>
 80164a8:	4603      	mov	r3, r0
 80164aa:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 80164ac:	7afb      	ldrb	r3, [r7, #11]
 80164ae:	2101      	movs	r1, #1
 80164b0:	4618      	mov	r0, r3
 80164b2:	f001 facf 	bl	8017a54 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 80164b6:	f000 fdd1 	bl	801705c <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 80164ba:	68f9      	ldr	r1, [r7, #12]
 80164bc:	4804      	ldr	r0, [pc, #16]	; (80164d0 <RadioSetTxContinuousWave+0x54>)
 80164be:	f002 fae3 	bl	8018a88 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 80164c2:	4803      	ldr	r0, [pc, #12]	; (80164d0 <RadioSetTxContinuousWave+0x54>)
 80164c4:	f002 fa02 	bl	80188cc <UTIL_TIMER_Start>
}
 80164c8:	bf00      	nop
 80164ca:	3710      	adds	r7, #16
 80164cc:	46bd      	mov	sp, r7
 80164ce:	bd80      	pop	{r7, pc}
 80164d0:	20001710 	.word	0x20001710

080164d4 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 80164d4:	b580      	push	{r7, lr}
 80164d6:	b082      	sub	sp, #8
 80164d8:	af00      	add	r7, sp, #0
 80164da:	4603      	mov	r3, r0
 80164dc:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 80164de:	f001 f9a3 	bl	8017828 <SUBGRF_GetRssiInst>
 80164e2:	4603      	mov	r3, r0
 80164e4:	b21b      	sxth	r3, r3
}
 80164e6:	4618      	mov	r0, r3
 80164e8:	3708      	adds	r7, #8
 80164ea:	46bd      	mov	sp, r7
 80164ec:	bd80      	pop	{r7, pc}

080164ee <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 80164ee:	b580      	push	{r7, lr}
 80164f0:	b082      	sub	sp, #8
 80164f2:	af00      	add	r7, sp, #0
 80164f4:	4603      	mov	r3, r0
 80164f6:	460a      	mov	r2, r1
 80164f8:	80fb      	strh	r3, [r7, #6]
 80164fa:	4613      	mov	r3, r2
 80164fc:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 80164fe:	797a      	ldrb	r2, [r7, #5]
 8016500:	88fb      	ldrh	r3, [r7, #6]
 8016502:	4611      	mov	r1, r2
 8016504:	4618      	mov	r0, r3
 8016506:	f001 fa29 	bl	801795c <SUBGRF_WriteRegister>
}
 801650a:	bf00      	nop
 801650c:	3708      	adds	r7, #8
 801650e:	46bd      	mov	sp, r7
 8016510:	bd80      	pop	{r7, pc}

08016512 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8016512:	b580      	push	{r7, lr}
 8016514:	b082      	sub	sp, #8
 8016516:	af00      	add	r7, sp, #0
 8016518:	4603      	mov	r3, r0
 801651a:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801651c:	88fb      	ldrh	r3, [r7, #6]
 801651e:	4618      	mov	r0, r3
 8016520:	f001 fa30 	bl	8017984 <SUBGRF_ReadRegister>
 8016524:	4603      	mov	r3, r0
}
 8016526:	4618      	mov	r0, r3
 8016528:	3708      	adds	r7, #8
 801652a:	46bd      	mov	sp, r7
 801652c:	bd80      	pop	{r7, pc}

0801652e <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801652e:	b580      	push	{r7, lr}
 8016530:	b082      	sub	sp, #8
 8016532:	af00      	add	r7, sp, #0
 8016534:	4603      	mov	r3, r0
 8016536:	6039      	str	r1, [r7, #0]
 8016538:	80fb      	strh	r3, [r7, #6]
 801653a:	4613      	mov	r3, r2
 801653c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801653e:	797b      	ldrb	r3, [r7, #5]
 8016540:	b29a      	uxth	r2, r3
 8016542:	88fb      	ldrh	r3, [r7, #6]
 8016544:	6839      	ldr	r1, [r7, #0]
 8016546:	4618      	mov	r0, r3
 8016548:	f001 fa30 	bl	80179ac <SUBGRF_WriteRegisters>
}
 801654c:	bf00      	nop
 801654e:	3708      	adds	r7, #8
 8016550:	46bd      	mov	sp, r7
 8016552:	bd80      	pop	{r7, pc}

08016554 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8016554:	b580      	push	{r7, lr}
 8016556:	b082      	sub	sp, #8
 8016558:	af00      	add	r7, sp, #0
 801655a:	4603      	mov	r3, r0
 801655c:	6039      	str	r1, [r7, #0]
 801655e:	80fb      	strh	r3, [r7, #6]
 8016560:	4613      	mov	r3, r2
 8016562:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8016564:	797b      	ldrb	r3, [r7, #5]
 8016566:	b29a      	uxth	r2, r3
 8016568:	88fb      	ldrh	r3, [r7, #6]
 801656a:	6839      	ldr	r1, [r7, #0]
 801656c:	4618      	mov	r0, r3
 801656e:	f001 fa31 	bl	80179d4 <SUBGRF_ReadRegisters>
}
 8016572:	bf00      	nop
 8016574:	3708      	adds	r7, #8
 8016576:	46bd      	mov	sp, r7
 8016578:	bd80      	pop	{r7, pc}
	...

0801657c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801657c:	b580      	push	{r7, lr}
 801657e:	b082      	sub	sp, #8
 8016580:	af00      	add	r7, sp, #0
 8016582:	4603      	mov	r3, r0
 8016584:	460a      	mov	r2, r1
 8016586:	71fb      	strb	r3, [r7, #7]
 8016588:	4613      	mov	r3, r2
 801658a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801658c:	79fb      	ldrb	r3, [r7, #7]
 801658e:	2b01      	cmp	r3, #1
 8016590:	d10a      	bne.n	80165a8 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8016592:	4a0e      	ldr	r2, [pc, #56]	; (80165cc <RadioSetMaxPayloadLength+0x50>)
 8016594:	79bb      	ldrb	r3, [r7, #6]
 8016596:	7013      	strb	r3, [r2, #0]
 8016598:	4b0c      	ldr	r3, [pc, #48]	; (80165cc <RadioSetMaxPayloadLength+0x50>)
 801659a:	781a      	ldrb	r2, [r3, #0]
 801659c:	4b0c      	ldr	r3, [pc, #48]	; (80165d0 <RadioSetMaxPayloadLength+0x54>)
 801659e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80165a0:	480c      	ldr	r0, [pc, #48]	; (80165d4 <RadioSetMaxPayloadLength+0x58>)
 80165a2:	f001 f887 	bl	80176b4 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 80165a6:	e00d      	b.n	80165c4 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 80165a8:	4b09      	ldr	r3, [pc, #36]	; (80165d0 <RadioSetMaxPayloadLength+0x54>)
 80165aa:	7d5b      	ldrb	r3, [r3, #21]
 80165ac:	2b01      	cmp	r3, #1
 80165ae:	d109      	bne.n	80165c4 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 80165b0:	4a06      	ldr	r2, [pc, #24]	; (80165cc <RadioSetMaxPayloadLength+0x50>)
 80165b2:	79bb      	ldrb	r3, [r7, #6]
 80165b4:	7013      	strb	r3, [r2, #0]
 80165b6:	4b05      	ldr	r3, [pc, #20]	; (80165cc <RadioSetMaxPayloadLength+0x50>)
 80165b8:	781a      	ldrb	r2, [r3, #0]
 80165ba:	4b05      	ldr	r3, [pc, #20]	; (80165d0 <RadioSetMaxPayloadLength+0x54>)
 80165bc:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80165be:	4805      	ldr	r0, [pc, #20]	; (80165d4 <RadioSetMaxPayloadLength+0x58>)
 80165c0:	f001 f878 	bl	80176b4 <SUBGRF_SetPacketParams>
}
 80165c4:	bf00      	nop
 80165c6:	3708      	adds	r7, #8
 80165c8:	46bd      	mov	sp, r7
 80165ca:	bd80      	pop	{r7, pc}
 80165cc:	200001b4 	.word	0x200001b4
 80165d0:	200016b8 	.word	0x200016b8
 80165d4:	200016c6 	.word	0x200016c6

080165d8 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 80165d8:	b580      	push	{r7, lr}
 80165da:	b082      	sub	sp, #8
 80165dc:	af00      	add	r7, sp, #0
 80165de:	4603      	mov	r3, r0
 80165e0:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80165e2:	4a13      	ldr	r2, [pc, #76]	; (8016630 <RadioSetPublicNetwork+0x58>)
 80165e4:	79fb      	ldrb	r3, [r7, #7]
 80165e6:	7313      	strb	r3, [r2, #12]
 80165e8:	4b11      	ldr	r3, [pc, #68]	; (8016630 <RadioSetPublicNetwork+0x58>)
 80165ea:	7b1a      	ldrb	r2, [r3, #12]
 80165ec:	4b10      	ldr	r3, [pc, #64]	; (8016630 <RadioSetPublicNetwork+0x58>)
 80165ee:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 80165f0:	2001      	movs	r0, #1
 80165f2:	f7ff f87b 	bl	80156ec <RadioSetModem>
    if( enable == true )
 80165f6:	79fb      	ldrb	r3, [r7, #7]
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d00a      	beq.n	8016612 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80165fc:	2134      	movs	r1, #52	; 0x34
 80165fe:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8016602:	f001 f9ab 	bl	801795c <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8016606:	2144      	movs	r1, #68	; 0x44
 8016608:	f240 7041 	movw	r0, #1857	; 0x741
 801660c:	f001 f9a6 	bl	801795c <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8016610:	e009      	b.n	8016626 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8016612:	2114      	movs	r1, #20
 8016614:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8016618:	f001 f9a0 	bl	801795c <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801661c:	2124      	movs	r1, #36	; 0x24
 801661e:	f240 7041 	movw	r0, #1857	; 0x741
 8016622:	f001 f99b 	bl	801795c <SUBGRF_WriteRegister>
}
 8016626:	bf00      	nop
 8016628:	3708      	adds	r7, #8
 801662a:	46bd      	mov	sp, r7
 801662c:	bd80      	pop	{r7, pc}
 801662e:	bf00      	nop
 8016630:	200016b8 	.word	0x200016b8

08016634 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8016634:	b580      	push	{r7, lr}
 8016636:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8016638:	f001 fa68 	bl	8017b0c <SUBGRF_GetRadioWakeUpTime>
 801663c:	4603      	mov	r3, r0
 801663e:	3303      	adds	r3, #3
}
 8016640:	4618      	mov	r0, r3
 8016642:	bd80      	pop	{r7, pc}

08016644 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8016644:	b580      	push	{r7, lr}
 8016646:	b082      	sub	sp, #8
 8016648:	af00      	add	r7, sp, #0
 801664a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801664c:	4b08      	ldr	r3, [pc, #32]	; (8016670 <RadioOnTxTimeoutIrq+0x2c>)
 801664e:	681b      	ldr	r3, [r3, #0]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d008      	beq.n	8016666 <RadioOnTxTimeoutIrq+0x22>
 8016654:	4b06      	ldr	r3, [pc, #24]	; (8016670 <RadioOnTxTimeoutIrq+0x2c>)
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	685b      	ldr	r3, [r3, #4]
 801665a:	2b00      	cmp	r3, #0
 801665c:	d003      	beq.n	8016666 <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 801665e:	4b04      	ldr	r3, [pc, #16]	; (8016670 <RadioOnTxTimeoutIrq+0x2c>)
 8016660:	681b      	ldr	r3, [r3, #0]
 8016662:	685b      	ldr	r3, [r3, #4]
 8016664:	4798      	blx	r3
    }
}
 8016666:	bf00      	nop
 8016668:	3708      	adds	r7, #8
 801666a:	46bd      	mov	sp, r7
 801666c:	bd80      	pop	{r7, pc}
 801666e:	bf00      	nop
 8016670:	20001114 	.word	0x20001114

08016674 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8016674:	b580      	push	{r7, lr}
 8016676:	b082      	sub	sp, #8
 8016678:	af00      	add	r7, sp, #0
 801667a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801667c:	4b08      	ldr	r3, [pc, #32]	; (80166a0 <RadioOnRxTimeoutIrq+0x2c>)
 801667e:	681b      	ldr	r3, [r3, #0]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d008      	beq.n	8016696 <RadioOnRxTimeoutIrq+0x22>
 8016684:	4b06      	ldr	r3, [pc, #24]	; (80166a0 <RadioOnRxTimeoutIrq+0x2c>)
 8016686:	681b      	ldr	r3, [r3, #0]
 8016688:	68db      	ldr	r3, [r3, #12]
 801668a:	2b00      	cmp	r3, #0
 801668c:	d003      	beq.n	8016696 <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 801668e:	4b04      	ldr	r3, [pc, #16]	; (80166a0 <RadioOnRxTimeoutIrq+0x2c>)
 8016690:	681b      	ldr	r3, [r3, #0]
 8016692:	68db      	ldr	r3, [r3, #12]
 8016694:	4798      	blx	r3
    }
}
 8016696:	bf00      	nop
 8016698:	3708      	adds	r7, #8
 801669a:	46bd      	mov	sp, r7
 801669c:	bd80      	pop	{r7, pc}
 801669e:	bf00      	nop
 80166a0:	20001114 	.word	0x20001114

080166a4 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 80166a4:	b580      	push	{r7, lr}
 80166a6:	b082      	sub	sp, #8
 80166a8:	af00      	add	r7, sp, #0
 80166aa:	4603      	mov	r3, r0
 80166ac:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 80166ae:	4a05      	ldr	r2, [pc, #20]	; (80166c4 <RadioOnDioIrq+0x20>)
 80166b0:	88fb      	ldrh	r3, [r7, #6]
 80166b2:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 80166b6:	f000 f807 	bl	80166c8 <RadioIrqProcess>
}
 80166ba:	bf00      	nop
 80166bc:	3708      	adds	r7, #8
 80166be:	46bd      	mov	sp, r7
 80166c0:	bd80      	pop	{r7, pc}
 80166c2:	bf00      	nop
 80166c4:	200016b8 	.word	0x200016b8

080166c8 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 80166c8:	b590      	push	{r4, r7, lr}
 80166ca:	b083      	sub	sp, #12
 80166cc:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 80166ce:	4bae      	ldr	r3, [pc, #696]	; (8016988 <RadioIrqProcess+0x2c0>)
 80166d0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80166d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80166d8:	f000 810f 	beq.w	80168fa <RadioIrqProcess+0x232>
 80166dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80166e0:	f300 8185 	bgt.w	80169ee <RadioIrqProcess+0x326>
 80166e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80166e8:	f000 80f3 	beq.w	80168d2 <RadioIrqProcess+0x20a>
 80166ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80166f0:	f300 817d 	bgt.w	80169ee <RadioIrqProcess+0x326>
 80166f4:	2b80      	cmp	r3, #128	; 0x80
 80166f6:	f000 80d8 	beq.w	80168aa <RadioIrqProcess+0x1e2>
 80166fa:	2b80      	cmp	r3, #128	; 0x80
 80166fc:	f300 8177 	bgt.w	80169ee <RadioIrqProcess+0x326>
 8016700:	2b20      	cmp	r3, #32
 8016702:	dc49      	bgt.n	8016798 <RadioIrqProcess+0xd0>
 8016704:	2b00      	cmp	r3, #0
 8016706:	f340 8172 	ble.w	80169ee <RadioIrqProcess+0x326>
 801670a:	3b01      	subs	r3, #1
 801670c:	2b1f      	cmp	r3, #31
 801670e:	f200 816e 	bhi.w	80169ee <RadioIrqProcess+0x326>
 8016712:	a201      	add	r2, pc, #4	; (adr r2, 8016718 <RadioIrqProcess+0x50>)
 8016714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016718:	0801679f 	.word	0x0801679f
 801671c:	080167cb 	.word	0x080167cb
 8016720:	080169ef 	.word	0x080169ef
 8016724:	0801695f 	.word	0x0801695f
 8016728:	080169ef 	.word	0x080169ef
 801672c:	080169ef 	.word	0x080169ef
 8016730:	080169ef 	.word	0x080169ef
 8016734:	0801696d 	.word	0x0801696d
 8016738:	080169ef 	.word	0x080169ef
 801673c:	080169ef 	.word	0x080169ef
 8016740:	080169ef 	.word	0x080169ef
 8016744:	080169ef 	.word	0x080169ef
 8016748:	080169ef 	.word	0x080169ef
 801674c:	080169ef 	.word	0x080169ef
 8016750:	080169ef 	.word	0x080169ef
 8016754:	0801697b 	.word	0x0801697b
 8016758:	080169ef 	.word	0x080169ef
 801675c:	080169ef 	.word	0x080169ef
 8016760:	080169ef 	.word	0x080169ef
 8016764:	080169ef 	.word	0x080169ef
 8016768:	080169ef 	.word	0x080169ef
 801676c:	080169ef 	.word	0x080169ef
 8016770:	080169ef 	.word	0x080169ef
 8016774:	080169ef 	.word	0x080169ef
 8016778:	080169ef 	.word	0x080169ef
 801677c:	080169ef 	.word	0x080169ef
 8016780:	080169ef 	.word	0x080169ef
 8016784:	080169ef 	.word	0x080169ef
 8016788:	080169ef 	.word	0x080169ef
 801678c:	080169ef 	.word	0x080169ef
 8016790:	080169ef 	.word	0x080169ef
 8016794:	080169ad 	.word	0x080169ad
 8016798:	2b40      	cmp	r3, #64	; 0x40
 801679a:	d06c      	beq.n	8016876 <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 801679c:	e127      	b.n	80169ee <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 801679e:	487b      	ldr	r0, [pc, #492]	; (801698c <RadioIrqProcess+0x2c4>)
 80167a0:	f002 f902 	bl	80189a8 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 80167a4:	2000      	movs	r0, #0
 80167a6:	f000 fb91 	bl	8016ecc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80167aa:	4b79      	ldr	r3, [pc, #484]	; (8016990 <RadioIrqProcess+0x2c8>)
 80167ac:	681b      	ldr	r3, [r3, #0]
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	f000 811f 	beq.w	80169f2 <RadioIrqProcess+0x32a>
 80167b4:	4b76      	ldr	r3, [pc, #472]	; (8016990 <RadioIrqProcess+0x2c8>)
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	681b      	ldr	r3, [r3, #0]
 80167ba:	2b00      	cmp	r3, #0
 80167bc:	f000 8119 	beq.w	80169f2 <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 80167c0:	4b73      	ldr	r3, [pc, #460]	; (8016990 <RadioIrqProcess+0x2c8>)
 80167c2:	681b      	ldr	r3, [r3, #0]
 80167c4:	681b      	ldr	r3, [r3, #0]
 80167c6:	4798      	blx	r3
    break;
 80167c8:	e113      	b.n	80169f2 <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 80167ca:	4872      	ldr	r0, [pc, #456]	; (8016994 <RadioIrqProcess+0x2cc>)
 80167cc:	f002 f8ec 	bl	80189a8 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80167d0:	4b6d      	ldr	r3, [pc, #436]	; (8016988 <RadioIrqProcess+0x2c0>)
 80167d2:	785b      	ldrb	r3, [r3, #1]
 80167d4:	f083 0301 	eor.w	r3, r3, #1
 80167d8:	b2db      	uxtb	r3, r3
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d014      	beq.n	8016808 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 80167de:	2000      	movs	r0, #0
 80167e0:	f000 fb74 	bl	8016ecc <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 80167e4:	2100      	movs	r1, #0
 80167e6:	f640 1002 	movw	r0, #2306	; 0x902
 80167ea:	f001 f8b7 	bl	801795c <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 80167ee:	f640 1044 	movw	r0, #2372	; 0x944
 80167f2:	f001 f8c7 	bl	8017984 <SUBGRF_ReadRegister>
 80167f6:	4603      	mov	r3, r0
 80167f8:	f043 0302 	orr.w	r3, r3, #2
 80167fc:	b2db      	uxtb	r3, r3
 80167fe:	4619      	mov	r1, r3
 8016800:	f640 1044 	movw	r0, #2372	; 0x944
 8016804:	f001 f8aa 	bl	801795c <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8016808:	1dfb      	adds	r3, r7, #7
 801680a:	22ff      	movs	r2, #255	; 0xff
 801680c:	4619      	mov	r1, r3
 801680e:	4862      	ldr	r0, [pc, #392]	; (8016998 <RadioIrqProcess+0x2d0>)
 8016810:	f000 fa2a 	bl	8016c68 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8016814:	4861      	ldr	r0, [pc, #388]	; (801699c <RadioIrqProcess+0x2d4>)
 8016816:	f001 f84d 	bl	80178b4 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801681a:	4b5d      	ldr	r3, [pc, #372]	; (8016990 <RadioIrqProcess+0x2c8>)
 801681c:	681b      	ldr	r3, [r3, #0]
 801681e:	2b00      	cmp	r3, #0
 8016820:	d027      	beq.n	8016872 <RadioIrqProcess+0x1aa>
 8016822:	4b5b      	ldr	r3, [pc, #364]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016824:	681b      	ldr	r3, [r3, #0]
 8016826:	689b      	ldr	r3, [r3, #8]
 8016828:	2b00      	cmp	r3, #0
 801682a:	d022      	beq.n	8016872 <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 801682c:	4b56      	ldr	r3, [pc, #344]	; (8016988 <RadioIrqProcess+0x2c0>)
 801682e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016832:	2b01      	cmp	r3, #1
 8016834:	d10e      	bne.n	8016854 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8016836:	4b56      	ldr	r3, [pc, #344]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016838:	681b      	ldr	r3, [r3, #0]
 801683a:	689c      	ldr	r4, [r3, #8]
 801683c:	79fb      	ldrb	r3, [r7, #7]
 801683e:	b299      	uxth	r1, r3
 8016840:	4b51      	ldr	r3, [pc, #324]	; (8016988 <RadioIrqProcess+0x2c0>)
 8016842:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8016846:	b21a      	sxth	r2, r3
 8016848:	4b4f      	ldr	r3, [pc, #316]	; (8016988 <RadioIrqProcess+0x2c0>)
 801684a:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801684e:	4852      	ldr	r0, [pc, #328]	; (8016998 <RadioIrqProcess+0x2d0>)
 8016850:	47a0      	blx	r4
        break;
 8016852:	e00f      	b.n	8016874 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8016854:	4b4e      	ldr	r3, [pc, #312]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016856:	681b      	ldr	r3, [r3, #0]
 8016858:	689c      	ldr	r4, [r3, #8]
 801685a:	79fb      	ldrb	r3, [r7, #7]
 801685c:	b299      	uxth	r1, r3
 801685e:	4b4a      	ldr	r3, [pc, #296]	; (8016988 <RadioIrqProcess+0x2c0>)
 8016860:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8016864:	b21a      	sxth	r2, r3
 8016866:	4b48      	ldr	r3, [pc, #288]	; (8016988 <RadioIrqProcess+0x2c0>)
 8016868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801686a:	b25b      	sxtb	r3, r3
 801686c:	484a      	ldr	r0, [pc, #296]	; (8016998 <RadioIrqProcess+0x2d0>)
 801686e:	47a0      	blx	r4
        break;
 8016870:	e000      	b.n	8016874 <RadioIrqProcess+0x1ac>
    }
 8016872:	bf00      	nop
    break;
 8016874:	e0c8      	b.n	8016a08 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 8016876:	4b44      	ldr	r3, [pc, #272]	; (8016988 <RadioIrqProcess+0x2c0>)
 8016878:	785b      	ldrb	r3, [r3, #1]
 801687a:	f083 0301 	eor.w	r3, r3, #1
 801687e:	b2db      	uxtb	r3, r3
 8016880:	2b00      	cmp	r3, #0
 8016882:	d002      	beq.n	801688a <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 8016884:	2000      	movs	r0, #0
 8016886:	f000 fb21 	bl	8016ecc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801688a:	4b41      	ldr	r3, [pc, #260]	; (8016990 <RadioIrqProcess+0x2c8>)
 801688c:	681b      	ldr	r3, [r3, #0]
 801688e:	2b00      	cmp	r3, #0
 8016890:	f000 80b1 	beq.w	80169f6 <RadioIrqProcess+0x32e>
 8016894:	4b3e      	ldr	r3, [pc, #248]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016896:	681b      	ldr	r3, [r3, #0]
 8016898:	691b      	ldr	r3, [r3, #16]
 801689a:	2b00      	cmp	r3, #0
 801689c:	f000 80ab 	beq.w	80169f6 <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 80168a0:	4b3b      	ldr	r3, [pc, #236]	; (8016990 <RadioIrqProcess+0x2c8>)
 80168a2:	681b      	ldr	r3, [r3, #0]
 80168a4:	691b      	ldr	r3, [r3, #16]
 80168a6:	4798      	blx	r3
    break;
 80168a8:	e0a5      	b.n	80169f6 <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 80168aa:	2000      	movs	r0, #0
 80168ac:	f000 fb0e 	bl	8016ecc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80168b0:	4b37      	ldr	r3, [pc, #220]	; (8016990 <RadioIrqProcess+0x2c8>)
 80168b2:	681b      	ldr	r3, [r3, #0]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	f000 80a0 	beq.w	80169fa <RadioIrqProcess+0x332>
 80168ba:	4b35      	ldr	r3, [pc, #212]	; (8016990 <RadioIrqProcess+0x2c8>)
 80168bc:	681b      	ldr	r3, [r3, #0]
 80168be:	699b      	ldr	r3, [r3, #24]
 80168c0:	2b00      	cmp	r3, #0
 80168c2:	f000 809a 	beq.w	80169fa <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 80168c6:	4b32      	ldr	r3, [pc, #200]	; (8016990 <RadioIrqProcess+0x2c8>)
 80168c8:	681b      	ldr	r3, [r3, #0]
 80168ca:	699b      	ldr	r3, [r3, #24]
 80168cc:	2000      	movs	r0, #0
 80168ce:	4798      	blx	r3
    break;
 80168d0:	e093      	b.n	80169fa <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 80168d2:	2000      	movs	r0, #0
 80168d4:	f000 fafa 	bl	8016ecc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80168d8:	4b2d      	ldr	r3, [pc, #180]	; (8016990 <RadioIrqProcess+0x2c8>)
 80168da:	681b      	ldr	r3, [r3, #0]
 80168dc:	2b00      	cmp	r3, #0
 80168de:	f000 808e 	beq.w	80169fe <RadioIrqProcess+0x336>
 80168e2:	4b2b      	ldr	r3, [pc, #172]	; (8016990 <RadioIrqProcess+0x2c8>)
 80168e4:	681b      	ldr	r3, [r3, #0]
 80168e6:	699b      	ldr	r3, [r3, #24]
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	f000 8088 	beq.w	80169fe <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 80168ee:	4b28      	ldr	r3, [pc, #160]	; (8016990 <RadioIrqProcess+0x2c8>)
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	699b      	ldr	r3, [r3, #24]
 80168f4:	2001      	movs	r0, #1
 80168f6:	4798      	blx	r3
    break;
 80168f8:	e081      	b.n	80169fe <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80168fa:	f000 f99b 	bl	8016c34 <SUBGRF_GetOperatingMode>
 80168fe:	4603      	mov	r3, r0
 8016900:	2b04      	cmp	r3, #4
 8016902:	d113      	bne.n	801692c <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 8016904:	4821      	ldr	r0, [pc, #132]	; (801698c <RadioIrqProcess+0x2c4>)
 8016906:	f002 f84f 	bl	80189a8 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801690a:	2000      	movs	r0, #0
 801690c:	f000 fade 	bl	8016ecc <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8016910:	4b1f      	ldr	r3, [pc, #124]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016912:	681b      	ldr	r3, [r3, #0]
 8016914:	2b00      	cmp	r3, #0
 8016916:	d074      	beq.n	8016a02 <RadioIrqProcess+0x33a>
 8016918:	4b1d      	ldr	r3, [pc, #116]	; (8016990 <RadioIrqProcess+0x2c8>)
 801691a:	681b      	ldr	r3, [r3, #0]
 801691c:	685b      	ldr	r3, [r3, #4]
 801691e:	2b00      	cmp	r3, #0
 8016920:	d06f      	beq.n	8016a02 <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 8016922:	4b1b      	ldr	r3, [pc, #108]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016924:	681b      	ldr	r3, [r3, #0]
 8016926:	685b      	ldr	r3, [r3, #4]
 8016928:	4798      	blx	r3
    break;
 801692a:	e06a      	b.n	8016a02 <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801692c:	f000 f982 	bl	8016c34 <SUBGRF_GetOperatingMode>
 8016930:	4603      	mov	r3, r0
 8016932:	2b05      	cmp	r3, #5
 8016934:	d165      	bne.n	8016a02 <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 8016936:	4817      	ldr	r0, [pc, #92]	; (8016994 <RadioIrqProcess+0x2cc>)
 8016938:	f002 f836 	bl	80189a8 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801693c:	2000      	movs	r0, #0
 801693e:	f000 fac5 	bl	8016ecc <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8016942:	4b13      	ldr	r3, [pc, #76]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	2b00      	cmp	r3, #0
 8016948:	d05b      	beq.n	8016a02 <RadioIrqProcess+0x33a>
 801694a:	4b11      	ldr	r3, [pc, #68]	; (8016990 <RadioIrqProcess+0x2c8>)
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	68db      	ldr	r3, [r3, #12]
 8016950:	2b00      	cmp	r3, #0
 8016952:	d056      	beq.n	8016a02 <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 8016954:	4b0e      	ldr	r3, [pc, #56]	; (8016990 <RadioIrqProcess+0x2c8>)
 8016956:	681b      	ldr	r3, [r3, #0]
 8016958:	68db      	ldr	r3, [r3, #12]
 801695a:	4798      	blx	r3
    break;
 801695c:	e051      	b.n	8016a02 <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801695e:	4b10      	ldr	r3, [pc, #64]	; (80169a0 <RadioIrqProcess+0x2d8>)
 8016960:	2201      	movs	r2, #1
 8016962:	2100      	movs	r1, #0
 8016964:	2002      	movs	r0, #2
 8016966:	f001 f9a7 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801696a:	e04d      	b.n	8016a08 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801696c:	4b0d      	ldr	r3, [pc, #52]	; (80169a4 <RadioIrqProcess+0x2dc>)
 801696e:	2201      	movs	r2, #1
 8016970:	2100      	movs	r1, #0
 8016972:	2002      	movs	r0, #2
 8016974:	f001 f9a0 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8016978:	e046      	b.n	8016a08 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801697a:	4b0b      	ldr	r3, [pc, #44]	; (80169a8 <RadioIrqProcess+0x2e0>)
 801697c:	2201      	movs	r2, #1
 801697e:	2100      	movs	r1, #0
 8016980:	2002      	movs	r0, #2
 8016982:	f001 f999 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8016986:	e03f      	b.n	8016a08 <RadioIrqProcess+0x340>
 8016988:	200016b8 	.word	0x200016b8
 801698c:	20001710 	.word	0x20001710
 8016990:	20001114 	.word	0x20001114
 8016994:	20001728 	.word	0x20001728
 8016998:	20001014 	.word	0x20001014
 801699c:	200016dc 	.word	0x200016dc
 80169a0:	08019a9c 	.word	0x08019a9c
 80169a4:	08019aa8 	.word	0x08019aa8
 80169a8:	08019ab4 	.word	0x08019ab4
    TimerStop( &RxTimeoutTimer );
 80169ac:	4818      	ldr	r0, [pc, #96]	; (8016a10 <RadioIrqProcess+0x348>)
 80169ae:	f001 fffb 	bl	80189a8 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80169b2:	4b18      	ldr	r3, [pc, #96]	; (8016a14 <RadioIrqProcess+0x34c>)
 80169b4:	785b      	ldrb	r3, [r3, #1]
 80169b6:	f083 0301 	eor.w	r3, r3, #1
 80169ba:	b2db      	uxtb	r3, r3
 80169bc:	2b00      	cmp	r3, #0
 80169be:	d002      	beq.n	80169c6 <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 80169c0:	2000      	movs	r0, #0
 80169c2:	f000 fa83 	bl	8016ecc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80169c6:	4b14      	ldr	r3, [pc, #80]	; (8016a18 <RadioIrqProcess+0x350>)
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	2b00      	cmp	r3, #0
 80169cc:	d01b      	beq.n	8016a06 <RadioIrqProcess+0x33e>
 80169ce:	4b12      	ldr	r3, [pc, #72]	; (8016a18 <RadioIrqProcess+0x350>)
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	68db      	ldr	r3, [r3, #12]
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d016      	beq.n	8016a06 <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 80169d8:	4b0f      	ldr	r3, [pc, #60]	; (8016a18 <RadioIrqProcess+0x350>)
 80169da:	681b      	ldr	r3, [r3, #0]
 80169dc:	68db      	ldr	r3, [r3, #12]
 80169de:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 80169e0:	4b0e      	ldr	r3, [pc, #56]	; (8016a1c <RadioIrqProcess+0x354>)
 80169e2:	2201      	movs	r2, #1
 80169e4:	2100      	movs	r1, #0
 80169e6:	2002      	movs	r0, #2
 80169e8:	f001 f966 	bl	8017cb8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 80169ec:	e00b      	b.n	8016a06 <RadioIrqProcess+0x33e>
    break;
 80169ee:	bf00      	nop
 80169f0:	e00a      	b.n	8016a08 <RadioIrqProcess+0x340>
    break;
 80169f2:	bf00      	nop
 80169f4:	e008      	b.n	8016a08 <RadioIrqProcess+0x340>
    break;
 80169f6:	bf00      	nop
 80169f8:	e006      	b.n	8016a08 <RadioIrqProcess+0x340>
    break;
 80169fa:	bf00      	nop
 80169fc:	e004      	b.n	8016a08 <RadioIrqProcess+0x340>
    break;
 80169fe:	bf00      	nop
 8016a00:	e002      	b.n	8016a08 <RadioIrqProcess+0x340>
    break;
 8016a02:	bf00      	nop
 8016a04:	e000      	b.n	8016a08 <RadioIrqProcess+0x340>
    break;
 8016a06:	bf00      	nop

  }
}
 8016a08:	bf00      	nop
 8016a0a:	370c      	adds	r7, #12
 8016a0c:	46bd      	mov	sp, r7
 8016a0e:	bd90      	pop	{r4, r7, pc}
 8016a10:	20001728 	.word	0x20001728
 8016a14:	200016b8 	.word	0x200016b8
 8016a18:	20001114 	.word	0x20001114
 8016a1c:	08019ac0 	.word	0x08019ac0

08016a20 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 8016a20:	b580      	push	{r7, lr}
 8016a22:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8016a24:	4b09      	ldr	r3, [pc, #36]	; (8016a4c <RadioTxPrbs+0x2c>)
 8016a26:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016a2a:	2101      	movs	r1, #1
 8016a2c:	4618      	mov	r0, r3
 8016a2e:	f001 f811 	bl	8017a54 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 8016a32:	4b07      	ldr	r3, [pc, #28]	; (8016a50 <RadioTxPrbs+0x30>)
 8016a34:	212d      	movs	r1, #45	; 0x2d
 8016a36:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8016a3a:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 8016a3c:	f000 fb1a 	bl	8017074 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 8016a40:	4804      	ldr	r0, [pc, #16]	; (8016a54 <RadioTxPrbs+0x34>)
 8016a42:	f000 fa61 	bl	8016f08 <SUBGRF_SetTx>
}
 8016a46:	bf00      	nop
 8016a48:	bd80      	pop	{r7, pc}
 8016a4a:	bf00      	nop
 8016a4c:	200016b8 	.word	0x200016b8
 8016a50:	080164ef 	.word	0x080164ef
 8016a54:	000fffff 	.word	0x000fffff

08016a58 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8016a58:	b580      	push	{r7, lr}
 8016a5a:	b084      	sub	sp, #16
 8016a5c:	af00      	add	r7, sp, #0
 8016a5e:	4603      	mov	r3, r0
 8016a60:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8016a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016a66:	4618      	mov	r0, r3
 8016a68:	f001 f81c 	bl	8017aa4 <SUBGRF_SetRfTxPower>
 8016a6c:	4603      	mov	r3, r0
 8016a6e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 8016a70:	7bfb      	ldrb	r3, [r7, #15]
 8016a72:	2101      	movs	r1, #1
 8016a74:	4618      	mov	r0, r3
 8016a76:	f000 ffed 	bl	8017a54 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 8016a7a:	f000 faef 	bl	801705c <SUBGRF_SetTxContinuousWave>
}
 8016a7e:	bf00      	nop
 8016a80:	3710      	adds	r7, #16
 8016a82:	46bd      	mov	sp, r7
 8016a84:	bd80      	pop	{r7, pc}

08016a86 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 8016a86:	b480      	push	{r7}
 8016a88:	b089      	sub	sp, #36	; 0x24
 8016a8a:	af00      	add	r7, sp, #0
 8016a8c:	60f8      	str	r0, [r7, #12]
 8016a8e:	60b9      	str	r1, [r7, #8]
 8016a90:	4613      	mov	r3, r2
 8016a92:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 8016a94:	2300      	movs	r3, #0
 8016a96:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8016a98:	2300      	movs	r3, #0
 8016a9a:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8016a9c:	2300      	movs	r3, #0
 8016a9e:	61bb      	str	r3, [r7, #24]
 8016aa0:	e011      	b.n	8016ac6 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 8016aa2:	69bb      	ldr	r3, [r7, #24]
 8016aa4:	68ba      	ldr	r2, [r7, #8]
 8016aa6:	4413      	add	r3, r2
 8016aa8:	781a      	ldrb	r2, [r3, #0]
 8016aaa:	69bb      	ldr	r3, [r7, #24]
 8016aac:	68b9      	ldr	r1, [r7, #8]
 8016aae:	440b      	add	r3, r1
 8016ab0:	43d2      	mvns	r2, r2
 8016ab2:	b2d2      	uxtb	r2, r2
 8016ab4:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 8016ab6:	69bb      	ldr	r3, [r7, #24]
 8016ab8:	68fa      	ldr	r2, [r7, #12]
 8016aba:	4413      	add	r3, r2
 8016abc:	2200      	movs	r2, #0
 8016abe:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 8016ac0:	69bb      	ldr	r3, [r7, #24]
 8016ac2:	3301      	adds	r3, #1
 8016ac4:	61bb      	str	r3, [r7, #24]
 8016ac6:	79fb      	ldrb	r3, [r7, #7]
 8016ac8:	69ba      	ldr	r2, [r7, #24]
 8016aca:	429a      	cmp	r2, r3
 8016acc:	dbe9      	blt.n	8016aa2 <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 8016ace:	2300      	movs	r3, #0
 8016ad0:	61bb      	str	r3, [r7, #24]
 8016ad2:	e049      	b.n	8016b68 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 8016ad4:	69bb      	ldr	r3, [r7, #24]
 8016ad6:	425a      	negs	r2, r3
 8016ad8:	f003 0307 	and.w	r3, r3, #7
 8016adc:	f002 0207 	and.w	r2, r2, #7
 8016ae0:	bf58      	it	pl
 8016ae2:	4253      	negpl	r3, r2
 8016ae4:	b2db      	uxtb	r3, r3
 8016ae6:	f1c3 0307 	rsb	r3, r3, #7
 8016aea:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8016aec:	69bb      	ldr	r3, [r7, #24]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	da00      	bge.n	8016af4 <payload_integration+0x6e>
 8016af2:	3307      	adds	r3, #7
 8016af4:	10db      	asrs	r3, r3, #3
 8016af6:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8016af8:	69bb      	ldr	r3, [r7, #24]
 8016afa:	3301      	adds	r3, #1
 8016afc:	425a      	negs	r2, r3
 8016afe:	f003 0307 	and.w	r3, r3, #7
 8016b02:	f002 0207 	and.w	r2, r2, #7
 8016b06:	bf58      	it	pl
 8016b08:	4253      	negpl	r3, r2
 8016b0a:	b2db      	uxtb	r3, r3
 8016b0c:	f1c3 0307 	rsb	r3, r3, #7
 8016b10:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 8016b12:	69bb      	ldr	r3, [r7, #24]
 8016b14:	3301      	adds	r3, #1
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	da00      	bge.n	8016b1c <payload_integration+0x96>
 8016b1a:	3307      	adds	r3, #7
 8016b1c:	10db      	asrs	r3, r3, #3
 8016b1e:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 8016b20:	7dbb      	ldrb	r3, [r7, #22]
 8016b22:	68ba      	ldr	r2, [r7, #8]
 8016b24:	4413      	add	r3, r2
 8016b26:	781b      	ldrb	r3, [r3, #0]
 8016b28:	461a      	mov	r2, r3
 8016b2a:	7dfb      	ldrb	r3, [r7, #23]
 8016b2c:	fa42 f303 	asr.w	r3, r2, r3
 8016b30:	b2db      	uxtb	r3, r3
 8016b32:	f003 0301 	and.w	r3, r3, #1
 8016b36:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 8016b38:	7ffa      	ldrb	r2, [r7, #31]
 8016b3a:	7cfb      	ldrb	r3, [r7, #19]
 8016b3c:	4053      	eors	r3, r2
 8016b3e:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 8016b40:	7d3b      	ldrb	r3, [r7, #20]
 8016b42:	68fa      	ldr	r2, [r7, #12]
 8016b44:	4413      	add	r3, r2
 8016b46:	781b      	ldrb	r3, [r3, #0]
 8016b48:	b25a      	sxtb	r2, r3
 8016b4a:	7ff9      	ldrb	r1, [r7, #31]
 8016b4c:	7d7b      	ldrb	r3, [r7, #21]
 8016b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8016b52:	b25b      	sxtb	r3, r3
 8016b54:	4313      	orrs	r3, r2
 8016b56:	b259      	sxtb	r1, r3
 8016b58:	7d3b      	ldrb	r3, [r7, #20]
 8016b5a:	68fa      	ldr	r2, [r7, #12]
 8016b5c:	4413      	add	r3, r2
 8016b5e:	b2ca      	uxtb	r2, r1
 8016b60:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 8016b62:	69bb      	ldr	r3, [r7, #24]
 8016b64:	3301      	adds	r3, #1
 8016b66:	61bb      	str	r3, [r7, #24]
 8016b68:	79fb      	ldrb	r3, [r7, #7]
 8016b6a:	00db      	lsls	r3, r3, #3
 8016b6c:	69ba      	ldr	r2, [r7, #24]
 8016b6e:	429a      	cmp	r2, r3
 8016b70:	dbb0      	blt.n	8016ad4 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 8016b72:	7ffb      	ldrb	r3, [r7, #31]
 8016b74:	01db      	lsls	r3, r3, #7
 8016b76:	b25a      	sxtb	r2, r3
 8016b78:	7ffb      	ldrb	r3, [r7, #31]
 8016b7a:	019b      	lsls	r3, r3, #6
 8016b7c:	b25b      	sxtb	r3, r3
 8016b7e:	4313      	orrs	r3, r2
 8016b80:	b25b      	sxtb	r3, r3
 8016b82:	7ffa      	ldrb	r2, [r7, #31]
 8016b84:	2a00      	cmp	r2, #0
 8016b86:	d101      	bne.n	8016b8c <payload_integration+0x106>
 8016b88:	2220      	movs	r2, #32
 8016b8a:	e000      	b.n	8016b8e <payload_integration+0x108>
 8016b8c:	2200      	movs	r2, #0
 8016b8e:	4313      	orrs	r3, r2
 8016b90:	b259      	sxtb	r1, r3
 8016b92:	79fb      	ldrb	r3, [r7, #7]
 8016b94:	68fa      	ldr	r2, [r7, #12]
 8016b96:	4413      	add	r3, r2
 8016b98:	b2ca      	uxtb	r2, r1
 8016b9a:	701a      	strb	r2, [r3, #0]
}
 8016b9c:	bf00      	nop
 8016b9e:	3724      	adds	r7, #36	; 0x24
 8016ba0:	46bd      	mov	sp, r7
 8016ba2:	bc80      	pop	{r7}
 8016ba4:	4770      	bx	lr
	...

08016ba8 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8016ba8:	b580      	push	{r7, lr}
 8016baa:	b084      	sub	sp, #16
 8016bac:	af00      	add	r7, sp, #0
 8016bae:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d002      	beq.n	8016bbc <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8016bb6:	4a1c      	ldr	r2, [pc, #112]	; (8016c28 <SUBGRF_Init+0x80>)
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8016bbc:	2002      	movs	r0, #2
 8016bbe:	f001 f83d 	bl	8017c3c <Radio_SMPS_Set>

    RADIO_INIT();
 8016bc2:	f7eb fa15 	bl	8001ff0 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 8016bc6:	4b19      	ldr	r3, [pc, #100]	; (8016c2c <SUBGRF_Init+0x84>)
 8016bc8:	2200      	movs	r2, #0
 8016bca:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8016bcc:	2000      	movs	r0, #0
 8016bce:	f000 f97d 	bl	8016ecc <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8016bd2:	f7ec f93d 	bl	8002e50 <RBI_IsTCXO>
 8016bd6:	4603      	mov	r3, r0
 8016bd8:	2b01      	cmp	r3, #1
 8016bda:	d112      	bne.n	8016c02 <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8016bdc:	f7ec f931 	bl	8002e42 <RBI_GetWakeUpTime>
 8016be0:	4603      	mov	r3, r0
 8016be2:	019b      	lsls	r3, r3, #6
 8016be4:	4619      	mov	r1, r3
 8016be6:	2001      	movs	r0, #1
 8016be8:	f000 fb9e 	bl	8017328 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8016bec:	2100      	movs	r1, #0
 8016bee:	f640 1011 	movw	r0, #2321	; 0x911
 8016bf2:	f000 feb3 	bl	801795c <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8016bf6:	237f      	movs	r3, #127	; 0x7f
 8016bf8:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8016bfa:	7b38      	ldrb	r0, [r7, #12]
 8016bfc:	f000 faa4 	bl	8017148 <SUBGRF_Calibrate>
 8016c00:	e009      	b.n	8016c16 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8016c02:	2120      	movs	r1, #32
 8016c04:	f640 1011 	movw	r0, #2321	; 0x911
 8016c08:	f000 fea8 	bl	801795c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8016c0c:	2120      	movs	r1, #32
 8016c0e:	f640 1012 	movw	r0, #2322	; 0x912
 8016c12:	f000 fea3 	bl	801795c <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8016c16:	f7ec f873 	bl	8002d00 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8016c1a:	4b05      	ldr	r3, [pc, #20]	; (8016c30 <SUBGRF_Init+0x88>)
 8016c1c:	2201      	movs	r2, #1
 8016c1e:	701a      	strb	r2, [r3, #0]
}
 8016c20:	bf00      	nop
 8016c22:	3710      	adds	r7, #16
 8016c24:	46bd      	mov	sp, r7
 8016c26:	bd80      	pop	{r7, pc}
 8016c28:	20001124 	.word	0x20001124
 8016c2c:	20001120 	.word	0x20001120
 8016c30:	20001118 	.word	0x20001118

08016c34 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8016c34:	b480      	push	{r7}
 8016c36:	af00      	add	r7, sp, #0
    return OperatingMode;
 8016c38:	4b02      	ldr	r3, [pc, #8]	; (8016c44 <SUBGRF_GetOperatingMode+0x10>)
 8016c3a:	781b      	ldrb	r3, [r3, #0]
}
 8016c3c:	4618      	mov	r0, r3
 8016c3e:	46bd      	mov	sp, r7
 8016c40:	bc80      	pop	{r7}
 8016c42:	4770      	bx	lr
 8016c44:	20001118 	.word	0x20001118

08016c48 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8016c48:	b580      	push	{r7, lr}
 8016c4a:	b082      	sub	sp, #8
 8016c4c:	af00      	add	r7, sp, #0
 8016c4e:	6078      	str	r0, [r7, #4]
 8016c50:	460b      	mov	r3, r1
 8016c52:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8016c54:	78fb      	ldrb	r3, [r7, #3]
 8016c56:	461a      	mov	r2, r3
 8016c58:	6879      	ldr	r1, [r7, #4]
 8016c5a:	2000      	movs	r0, #0
 8016c5c:	f000 fece 	bl	80179fc <SUBGRF_WriteBuffer>
}
 8016c60:	bf00      	nop
 8016c62:	3708      	adds	r7, #8
 8016c64:	46bd      	mov	sp, r7
 8016c66:	bd80      	pop	{r7, pc}

08016c68 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8016c68:	b580      	push	{r7, lr}
 8016c6a:	b086      	sub	sp, #24
 8016c6c:	af00      	add	r7, sp, #0
 8016c6e:	60f8      	str	r0, [r7, #12]
 8016c70:	60b9      	str	r1, [r7, #8]
 8016c72:	4613      	mov	r3, r2
 8016c74:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8016c76:	2300      	movs	r3, #0
 8016c78:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8016c7a:	f107 0317 	add.w	r3, r7, #23
 8016c7e:	4619      	mov	r1, r3
 8016c80:	68b8      	ldr	r0, [r7, #8]
 8016c82:	f000 fde9 	bl	8017858 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8016c86:	68bb      	ldr	r3, [r7, #8]
 8016c88:	781b      	ldrb	r3, [r3, #0]
 8016c8a:	79fa      	ldrb	r2, [r7, #7]
 8016c8c:	429a      	cmp	r2, r3
 8016c8e:	d201      	bcs.n	8016c94 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8016c90:	2301      	movs	r3, #1
 8016c92:	e007      	b.n	8016ca4 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8016c94:	7df8      	ldrb	r0, [r7, #23]
 8016c96:	68bb      	ldr	r3, [r7, #8]
 8016c98:	781b      	ldrb	r3, [r3, #0]
 8016c9a:	461a      	mov	r2, r3
 8016c9c:	68f9      	ldr	r1, [r7, #12]
 8016c9e:	f000 fec3 	bl	8017a28 <SUBGRF_ReadBuffer>
    return 0;
 8016ca2:	2300      	movs	r3, #0
}
 8016ca4:	4618      	mov	r0, r3
 8016ca6:	3718      	adds	r7, #24
 8016ca8:	46bd      	mov	sp, r7
 8016caa:	bd80      	pop	{r7, pc}

08016cac <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8016cac:	b580      	push	{r7, lr}
 8016cae:	b084      	sub	sp, #16
 8016cb0:	af00      	add	r7, sp, #0
 8016cb2:	60f8      	str	r0, [r7, #12]
 8016cb4:	460b      	mov	r3, r1
 8016cb6:	607a      	str	r2, [r7, #4]
 8016cb8:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8016cba:	7afb      	ldrb	r3, [r7, #11]
 8016cbc:	4619      	mov	r1, r3
 8016cbe:	68f8      	ldr	r0, [r7, #12]
 8016cc0:	f7ff ffc2 	bl	8016c48 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8016cc4:	6878      	ldr	r0, [r7, #4]
 8016cc6:	f000 f91f 	bl	8016f08 <SUBGRF_SetTx>
}
 8016cca:	bf00      	nop
 8016ccc:	3710      	adds	r7, #16
 8016cce:	46bd      	mov	sp, r7
 8016cd0:	bd80      	pop	{r7, pc}

08016cd2 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8016cd2:	b580      	push	{r7, lr}
 8016cd4:	b082      	sub	sp, #8
 8016cd6:	af00      	add	r7, sp, #0
 8016cd8:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8016cda:	2208      	movs	r2, #8
 8016cdc:	6879      	ldr	r1, [r7, #4]
 8016cde:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8016ce2:	f000 fe63 	bl	80179ac <SUBGRF_WriteRegisters>
    return 0;
 8016ce6:	2300      	movs	r3, #0
}
 8016ce8:	4618      	mov	r0, r3
 8016cea:	3708      	adds	r7, #8
 8016cec:	46bd      	mov	sp, r7
 8016cee:	bd80      	pop	{r7, pc}

08016cf0 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8016cf0:	b580      	push	{r7, lr}
 8016cf2:	b084      	sub	sp, #16
 8016cf4:	af00      	add	r7, sp, #0
 8016cf6:	4603      	mov	r3, r0
 8016cf8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8016cfa:	88fb      	ldrh	r3, [r7, #6]
 8016cfc:	0a1b      	lsrs	r3, r3, #8
 8016cfe:	b29b      	uxth	r3, r3
 8016d00:	b2db      	uxtb	r3, r3
 8016d02:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8016d04:	88fb      	ldrh	r3, [r7, #6]
 8016d06:	b2db      	uxtb	r3, r3
 8016d08:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8016d0a:	f000 fb93 	bl	8017434 <SUBGRF_GetPacketType>
 8016d0e:	4603      	mov	r3, r0
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d108      	bne.n	8016d26 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8016d14:	f107 030c 	add.w	r3, r7, #12
 8016d18:	2202      	movs	r2, #2
 8016d1a:	4619      	mov	r1, r3
 8016d1c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8016d20:	f000 fe44 	bl	80179ac <SUBGRF_WriteRegisters>
            break;
 8016d24:	e000      	b.n	8016d28 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8016d26:	bf00      	nop
    }
}
 8016d28:	bf00      	nop
 8016d2a:	3710      	adds	r7, #16
 8016d2c:	46bd      	mov	sp, r7
 8016d2e:	bd80      	pop	{r7, pc}

08016d30 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8016d30:	b580      	push	{r7, lr}
 8016d32:	b084      	sub	sp, #16
 8016d34:	af00      	add	r7, sp, #0
 8016d36:	4603      	mov	r3, r0
 8016d38:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8016d3a:	88fb      	ldrh	r3, [r7, #6]
 8016d3c:	0a1b      	lsrs	r3, r3, #8
 8016d3e:	b29b      	uxth	r3, r3
 8016d40:	b2db      	uxtb	r3, r3
 8016d42:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8016d44:	88fb      	ldrh	r3, [r7, #6]
 8016d46:	b2db      	uxtb	r3, r3
 8016d48:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8016d4a:	f000 fb73 	bl	8017434 <SUBGRF_GetPacketType>
 8016d4e:	4603      	mov	r3, r0
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d108      	bne.n	8016d66 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8016d54:	f107 030c 	add.w	r3, r7, #12
 8016d58:	2202      	movs	r2, #2
 8016d5a:	4619      	mov	r1, r3
 8016d5c:	f240 60be 	movw	r0, #1726	; 0x6be
 8016d60:	f000 fe24 	bl	80179ac <SUBGRF_WriteRegisters>
            break;
 8016d64:	e000      	b.n	8016d68 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8016d66:	bf00      	nop
    }
}
 8016d68:	bf00      	nop
 8016d6a:	3710      	adds	r7, #16
 8016d6c:	46bd      	mov	sp, r7
 8016d6e:	bd80      	pop	{r7, pc}

08016d70 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b084      	sub	sp, #16
 8016d74:	af00      	add	r7, sp, #0
 8016d76:	4603      	mov	r3, r0
 8016d78:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8016d7a:	2300      	movs	r3, #0
 8016d7c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8016d7e:	f000 fb59 	bl	8017434 <SUBGRF_GetPacketType>
 8016d82:	4603      	mov	r3, r0
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d121      	bne.n	8016dcc <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8016d88:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8016d8c:	f000 fdfa 	bl	8017984 <SUBGRF_ReadRegister>
 8016d90:	4603      	mov	r3, r0
 8016d92:	f023 0301 	bic.w	r3, r3, #1
 8016d96:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8016d98:	88fb      	ldrh	r3, [r7, #6]
 8016d9a:	0a1b      	lsrs	r3, r3, #8
 8016d9c:	b29b      	uxth	r3, r3
 8016d9e:	b25b      	sxtb	r3, r3
 8016da0:	f003 0301 	and.w	r3, r3, #1
 8016da4:	b25a      	sxtb	r2, r3
 8016da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016daa:	4313      	orrs	r3, r2
 8016dac:	b25b      	sxtb	r3, r3
 8016dae:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8016db0:	7bfb      	ldrb	r3, [r7, #15]
 8016db2:	4619      	mov	r1, r3
 8016db4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8016db8:	f000 fdd0 	bl	801795c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8016dbc:	88fb      	ldrh	r3, [r7, #6]
 8016dbe:	b2db      	uxtb	r3, r3
 8016dc0:	4619      	mov	r1, r3
 8016dc2:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8016dc6:	f000 fdc9 	bl	801795c <SUBGRF_WriteRegister>
            break;
 8016dca:	e000      	b.n	8016dce <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8016dcc:	bf00      	nop
    }
}
 8016dce:	bf00      	nop
 8016dd0:	3710      	adds	r7, #16
 8016dd2:	46bd      	mov	sp, r7
 8016dd4:	bd80      	pop	{r7, pc}

08016dd6 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8016dd6:	b580      	push	{r7, lr}
 8016dd8:	b082      	sub	sp, #8
 8016dda:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8016ddc:	2300      	movs	r3, #0
 8016dde:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8016de0:	2300      	movs	r3, #0
 8016de2:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8016de4:	2300      	movs	r3, #0
 8016de6:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8016de8:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8016dec:	f000 fdca 	bl	8017984 <SUBGRF_ReadRegister>
 8016df0:	4603      	mov	r3, r0
 8016df2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8016df4:	79fb      	ldrb	r3, [r7, #7]
 8016df6:	f023 0301 	bic.w	r3, r3, #1
 8016dfa:	b2db      	uxtb	r3, r3
 8016dfc:	4619      	mov	r1, r3
 8016dfe:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8016e02:	f000 fdab 	bl	801795c <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8016e06:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8016e0a:	f000 fdbb 	bl	8017984 <SUBGRF_ReadRegister>
 8016e0e:	4603      	mov	r3, r0
 8016e10:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8016e12:	79bb      	ldrb	r3, [r7, #6]
 8016e14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016e18:	b2db      	uxtb	r3, r3
 8016e1a:	4619      	mov	r1, r3
 8016e1c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8016e20:	f000 fd9c 	bl	801795c <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8016e24:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8016e28:	f000 f890 	bl	8016f4c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8016e2c:	463b      	mov	r3, r7
 8016e2e:	2204      	movs	r2, #4
 8016e30:	4619      	mov	r1, r3
 8016e32:	f640 0019 	movw	r0, #2073	; 0x819
 8016e36:	f000 fdcd 	bl	80179d4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8016e3a:	2000      	movs	r0, #0
 8016e3c:	f000 f846 	bl	8016ecc <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8016e40:	79fb      	ldrb	r3, [r7, #7]
 8016e42:	4619      	mov	r1, r3
 8016e44:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8016e48:	f000 fd88 	bl	801795c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8016e4c:	79bb      	ldrb	r3, [r7, #6]
 8016e4e:	4619      	mov	r1, r3
 8016e50:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8016e54:	f000 fd82 	bl	801795c <SUBGRF_WriteRegister>

    return number;
 8016e58:	683b      	ldr	r3, [r7, #0]
}
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	3708      	adds	r7, #8
 8016e5e:	46bd      	mov	sp, r7
 8016e60:	bd80      	pop	{r7, pc}
	...

08016e64 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8016e64:	b580      	push	{r7, lr}
 8016e66:	b084      	sub	sp, #16
 8016e68:	af00      	add	r7, sp, #0
 8016e6a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8016e6c:	2000      	movs	r0, #0
 8016e6e:	f7eb ff85 	bl	8002d7c <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8016e72:	2002      	movs	r0, #2
 8016e74:	f000 fee2 	bl	8017c3c <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8016e78:	793b      	ldrb	r3, [r7, #4]
 8016e7a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8016e7e:	b2db      	uxtb	r3, r3
 8016e80:	009b      	lsls	r3, r3, #2
 8016e82:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8016e84:	793b      	ldrb	r3, [r7, #4]
 8016e86:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8016e8a:	b2db      	uxtb	r3, r3
 8016e8c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8016e8e:	b25b      	sxtb	r3, r3
 8016e90:	4313      	orrs	r3, r2
 8016e92:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8016e94:	793b      	ldrb	r3, [r7, #4]
 8016e96:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8016e9a:	b2db      	uxtb	r3, r3
 8016e9c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8016e9e:	4313      	orrs	r3, r2
 8016ea0:	b25b      	sxtb	r3, r3
 8016ea2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8016ea4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8016ea6:	f107 020f 	add.w	r2, r7, #15
 8016eaa:	2301      	movs	r3, #1
 8016eac:	2184      	movs	r1, #132	; 0x84
 8016eae:	4805      	ldr	r0, [pc, #20]	; (8016ec4 <SUBGRF_SetSleep+0x60>)
 8016eb0:	f7f0 f910 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 8016eb4:	4b04      	ldr	r3, [pc, #16]	; (8016ec8 <SUBGRF_SetSleep+0x64>)
 8016eb6:	2200      	movs	r2, #0
 8016eb8:	701a      	strb	r2, [r3, #0]
}
 8016eba:	bf00      	nop
 8016ebc:	3710      	adds	r7, #16
 8016ebe:	46bd      	mov	sp, r7
 8016ec0:	bd80      	pop	{r7, pc}
 8016ec2:	bf00      	nop
 8016ec4:	200015a0 	.word	0x200015a0
 8016ec8:	20001118 	.word	0x20001118

08016ecc <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8016ecc:	b580      	push	{r7, lr}
 8016ece:	b082      	sub	sp, #8
 8016ed0:	af00      	add	r7, sp, #0
 8016ed2:	4603      	mov	r3, r0
 8016ed4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8016ed6:	1dfa      	adds	r2, r7, #7
 8016ed8:	2301      	movs	r3, #1
 8016eda:	2180      	movs	r1, #128	; 0x80
 8016edc:	4808      	ldr	r0, [pc, #32]	; (8016f00 <SUBGRF_SetStandby+0x34>)
 8016ede:	f7f0 f8f9 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 8016ee2:	79fb      	ldrb	r3, [r7, #7]
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	d103      	bne.n	8016ef0 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8016ee8:	4b06      	ldr	r3, [pc, #24]	; (8016f04 <SUBGRF_SetStandby+0x38>)
 8016eea:	2201      	movs	r2, #1
 8016eec:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8016eee:	e002      	b.n	8016ef6 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8016ef0:	4b04      	ldr	r3, [pc, #16]	; (8016f04 <SUBGRF_SetStandby+0x38>)
 8016ef2:	2202      	movs	r2, #2
 8016ef4:	701a      	strb	r2, [r3, #0]
}
 8016ef6:	bf00      	nop
 8016ef8:	3708      	adds	r7, #8
 8016efa:	46bd      	mov	sp, r7
 8016efc:	bd80      	pop	{r7, pc}
 8016efe:	bf00      	nop
 8016f00:	200015a0 	.word	0x200015a0
 8016f04:	20001118 	.word	0x20001118

08016f08 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8016f08:	b580      	push	{r7, lr}
 8016f0a:	b084      	sub	sp, #16
 8016f0c:	af00      	add	r7, sp, #0
 8016f0e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8016f10:	4b0c      	ldr	r3, [pc, #48]	; (8016f44 <SUBGRF_SetTx+0x3c>)
 8016f12:	2204      	movs	r2, #4
 8016f14:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8016f16:	687b      	ldr	r3, [r7, #4]
 8016f18:	0c1b      	lsrs	r3, r3, #16
 8016f1a:	b2db      	uxtb	r3, r3
 8016f1c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	0a1b      	lsrs	r3, r3, #8
 8016f22:	b2db      	uxtb	r3, r3
 8016f24:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	b2db      	uxtb	r3, r3
 8016f2a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8016f2c:	f107 020c 	add.w	r2, r7, #12
 8016f30:	2303      	movs	r3, #3
 8016f32:	2183      	movs	r1, #131	; 0x83
 8016f34:	4804      	ldr	r0, [pc, #16]	; (8016f48 <SUBGRF_SetTx+0x40>)
 8016f36:	f7f0 f8cd 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8016f3a:	bf00      	nop
 8016f3c:	3710      	adds	r7, #16
 8016f3e:	46bd      	mov	sp, r7
 8016f40:	bd80      	pop	{r7, pc}
 8016f42:	bf00      	nop
 8016f44:	20001118 	.word	0x20001118
 8016f48:	200015a0 	.word	0x200015a0

08016f4c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8016f4c:	b580      	push	{r7, lr}
 8016f4e:	b084      	sub	sp, #16
 8016f50:	af00      	add	r7, sp, #0
 8016f52:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8016f54:	4b0c      	ldr	r3, [pc, #48]	; (8016f88 <SUBGRF_SetRx+0x3c>)
 8016f56:	2205      	movs	r2, #5
 8016f58:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8016f5a:	687b      	ldr	r3, [r7, #4]
 8016f5c:	0c1b      	lsrs	r3, r3, #16
 8016f5e:	b2db      	uxtb	r3, r3
 8016f60:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	0a1b      	lsrs	r3, r3, #8
 8016f66:	b2db      	uxtb	r3, r3
 8016f68:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	b2db      	uxtb	r3, r3
 8016f6e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8016f70:	f107 020c 	add.w	r2, r7, #12
 8016f74:	2303      	movs	r3, #3
 8016f76:	2182      	movs	r1, #130	; 0x82
 8016f78:	4804      	ldr	r0, [pc, #16]	; (8016f8c <SUBGRF_SetRx+0x40>)
 8016f7a:	f7f0 f8ab 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8016f7e:	bf00      	nop
 8016f80:	3710      	adds	r7, #16
 8016f82:	46bd      	mov	sp, r7
 8016f84:	bd80      	pop	{r7, pc}
 8016f86:	bf00      	nop
 8016f88:	20001118 	.word	0x20001118
 8016f8c:	200015a0 	.word	0x200015a0

08016f90 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8016f90:	b580      	push	{r7, lr}
 8016f92:	b084      	sub	sp, #16
 8016f94:	af00      	add	r7, sp, #0
 8016f96:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8016f98:	4b0e      	ldr	r3, [pc, #56]	; (8016fd4 <SUBGRF_SetRxBoosted+0x44>)
 8016f9a:	2205      	movs	r2, #5
 8016f9c:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8016f9e:	2197      	movs	r1, #151	; 0x97
 8016fa0:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8016fa4:	f000 fcda 	bl	801795c <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8016fa8:	687b      	ldr	r3, [r7, #4]
 8016faa:	0c1b      	lsrs	r3, r3, #16
 8016fac:	b2db      	uxtb	r3, r3
 8016fae:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	0a1b      	lsrs	r3, r3, #8
 8016fb4:	b2db      	uxtb	r3, r3
 8016fb6:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	b2db      	uxtb	r3, r3
 8016fbc:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8016fbe:	f107 020c 	add.w	r2, r7, #12
 8016fc2:	2303      	movs	r3, #3
 8016fc4:	2182      	movs	r1, #130	; 0x82
 8016fc6:	4804      	ldr	r0, [pc, #16]	; (8016fd8 <SUBGRF_SetRxBoosted+0x48>)
 8016fc8:	f7f0 f884 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8016fcc:	bf00      	nop
 8016fce:	3710      	adds	r7, #16
 8016fd0:	46bd      	mov	sp, r7
 8016fd2:	bd80      	pop	{r7, pc}
 8016fd4:	20001118 	.word	0x20001118
 8016fd8:	200015a0 	.word	0x200015a0

08016fdc <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	b084      	sub	sp, #16
 8016fe0:	af00      	add	r7, sp, #0
 8016fe2:	6078      	str	r0, [r7, #4]
 8016fe4:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	0c1b      	lsrs	r3, r3, #16
 8016fea:	b2db      	uxtb	r3, r3
 8016fec:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8016fee:	687b      	ldr	r3, [r7, #4]
 8016ff0:	0a1b      	lsrs	r3, r3, #8
 8016ff2:	b2db      	uxtb	r3, r3
 8016ff4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	b2db      	uxtb	r3, r3
 8016ffa:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8016ffc:	683b      	ldr	r3, [r7, #0]
 8016ffe:	0c1b      	lsrs	r3, r3, #16
 8017000:	b2db      	uxtb	r3, r3
 8017002:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8017004:	683b      	ldr	r3, [r7, #0]
 8017006:	0a1b      	lsrs	r3, r3, #8
 8017008:	b2db      	uxtb	r3, r3
 801700a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801700c:	683b      	ldr	r3, [r7, #0]
 801700e:	b2db      	uxtb	r3, r3
 8017010:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8017012:	f107 0208 	add.w	r2, r7, #8
 8017016:	2306      	movs	r3, #6
 8017018:	2194      	movs	r1, #148	; 0x94
 801701a:	4805      	ldr	r0, [pc, #20]	; (8017030 <SUBGRF_SetRxDutyCycle+0x54>)
 801701c:	f7f0 f85a 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 8017020:	4b04      	ldr	r3, [pc, #16]	; (8017034 <SUBGRF_SetRxDutyCycle+0x58>)
 8017022:	2206      	movs	r2, #6
 8017024:	701a      	strb	r2, [r3, #0]
}
 8017026:	bf00      	nop
 8017028:	3710      	adds	r7, #16
 801702a:	46bd      	mov	sp, r7
 801702c:	bd80      	pop	{r7, pc}
 801702e:	bf00      	nop
 8017030:	200015a0 	.word	0x200015a0
 8017034:	20001118 	.word	0x20001118

08017038 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8017038:	b580      	push	{r7, lr}
 801703a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801703c:	2300      	movs	r3, #0
 801703e:	2200      	movs	r2, #0
 8017040:	21c5      	movs	r1, #197	; 0xc5
 8017042:	4804      	ldr	r0, [pc, #16]	; (8017054 <SUBGRF_SetCad+0x1c>)
 8017044:	f7f0 f846 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 8017048:	4b03      	ldr	r3, [pc, #12]	; (8017058 <SUBGRF_SetCad+0x20>)
 801704a:	2207      	movs	r2, #7
 801704c:	701a      	strb	r2, [r3, #0]
}
 801704e:	bf00      	nop
 8017050:	bd80      	pop	{r7, pc}
 8017052:	bf00      	nop
 8017054:	200015a0 	.word	0x200015a0
 8017058:	20001118 	.word	0x20001118

0801705c <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801705c:	b580      	push	{r7, lr}
 801705e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8017060:	2300      	movs	r3, #0
 8017062:	2200      	movs	r2, #0
 8017064:	21d1      	movs	r1, #209	; 0xd1
 8017066:	4802      	ldr	r0, [pc, #8]	; (8017070 <SUBGRF_SetTxContinuousWave+0x14>)
 8017068:	f7f0 f834 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 801706c:	bf00      	nop
 801706e:	bd80      	pop	{r7, pc}
 8017070:	200015a0 	.word	0x200015a0

08017074 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8017074:	b580      	push	{r7, lr}
 8017076:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8017078:	2300      	movs	r3, #0
 801707a:	2200      	movs	r2, #0
 801707c:	21d2      	movs	r1, #210	; 0xd2
 801707e:	4802      	ldr	r0, [pc, #8]	; (8017088 <SUBGRF_SetTxInfinitePreamble+0x14>)
 8017080:	f7f0 f828 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8017084:	bf00      	nop
 8017086:	bd80      	pop	{r7, pc}
 8017088:	200015a0 	.word	0x200015a0

0801708c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801708c:	b580      	push	{r7, lr}
 801708e:	b082      	sub	sp, #8
 8017090:	af00      	add	r7, sp, #0
 8017092:	4603      	mov	r3, r0
 8017094:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8017096:	1dfa      	adds	r2, r7, #7
 8017098:	2301      	movs	r3, #1
 801709a:	219f      	movs	r1, #159	; 0x9f
 801709c:	4803      	ldr	r0, [pc, #12]	; (80170ac <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801709e:	f7f0 f819 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 80170a2:	bf00      	nop
 80170a4:	3708      	adds	r7, #8
 80170a6:	46bd      	mov	sp, r7
 80170a8:	bd80      	pop	{r7, pc}
 80170aa:	bf00      	nop
 80170ac:	200015a0 	.word	0x200015a0

080170b0 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 80170b0:	b580      	push	{r7, lr}
 80170b2:	b084      	sub	sp, #16
 80170b4:	af00      	add	r7, sp, #0
 80170b6:	4603      	mov	r3, r0
 80170b8:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 80170ba:	1dfa      	adds	r2, r7, #7
 80170bc:	2301      	movs	r3, #1
 80170be:	21a0      	movs	r1, #160	; 0xa0
 80170c0:	4813      	ldr	r0, [pc, #76]	; (8017110 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 80170c2:	f7f0 f807 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 80170c6:	79fb      	ldrb	r3, [r7, #7]
 80170c8:	2b3f      	cmp	r3, #63	; 0x3f
 80170ca:	d91c      	bls.n	8017106 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80170cc:	79fb      	ldrb	r3, [r7, #7]
 80170ce:	085b      	lsrs	r3, r3, #1
 80170d0:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80170d2:	2300      	movs	r3, #0
 80170d4:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80170d6:	2300      	movs	r3, #0
 80170d8:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80170da:	e005      	b.n	80170e8 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80170dc:	7bfb      	ldrb	r3, [r7, #15]
 80170de:	089b      	lsrs	r3, r3, #2
 80170e0:	73fb      	strb	r3, [r7, #15]
            exp++;
 80170e2:	7bbb      	ldrb	r3, [r7, #14]
 80170e4:	3301      	adds	r3, #1
 80170e6:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80170e8:	7bfb      	ldrb	r3, [r7, #15]
 80170ea:	2b1f      	cmp	r3, #31
 80170ec:	d8f6      	bhi.n	80170dc <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80170ee:	7bfb      	ldrb	r3, [r7, #15]
 80170f0:	00db      	lsls	r3, r3, #3
 80170f2:	b2da      	uxtb	r2, r3
 80170f4:	7bbb      	ldrb	r3, [r7, #14]
 80170f6:	4413      	add	r3, r2
 80170f8:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80170fa:	7b7b      	ldrb	r3, [r7, #13]
 80170fc:	4619      	mov	r1, r3
 80170fe:	f240 7006 	movw	r0, #1798	; 0x706
 8017102:	f000 fc2b 	bl	801795c <SUBGRF_WriteRegister>
    }
}
 8017106:	bf00      	nop
 8017108:	3710      	adds	r7, #16
 801710a:	46bd      	mov	sp, r7
 801710c:	bd80      	pop	{r7, pc}
 801710e:	bf00      	nop
 8017110:	200015a0 	.word	0x200015a0

08017114 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8017114:	b580      	push	{r7, lr}
 8017116:	b082      	sub	sp, #8
 8017118:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 801711a:	f7eb fea0 	bl	8002e5e <RBI_IsDCDC>
 801711e:	4603      	mov	r3, r0
 8017120:	2b01      	cmp	r3, #1
 8017122:	d102      	bne.n	801712a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8017124:	2301      	movs	r3, #1
 8017126:	71fb      	strb	r3, [r7, #7]
 8017128:	e001      	b.n	801712e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801712a:	2300      	movs	r3, #0
 801712c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801712e:	1dfa      	adds	r2, r7, #7
 8017130:	2301      	movs	r3, #1
 8017132:	2196      	movs	r1, #150	; 0x96
 8017134:	4803      	ldr	r0, [pc, #12]	; (8017144 <SUBGRF_SetRegulatorMode+0x30>)
 8017136:	f7ef ffcd 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 801713a:	bf00      	nop
 801713c:	3708      	adds	r7, #8
 801713e:	46bd      	mov	sp, r7
 8017140:	bd80      	pop	{r7, pc}
 8017142:	bf00      	nop
 8017144:	200015a0 	.word	0x200015a0

08017148 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b084      	sub	sp, #16
 801714c:	af00      	add	r7, sp, #0
 801714e:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8017150:	793b      	ldrb	r3, [r7, #4]
 8017152:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8017156:	b2db      	uxtb	r3, r3
 8017158:	019b      	lsls	r3, r3, #6
 801715a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801715c:	793b      	ldrb	r3, [r7, #4]
 801715e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8017162:	b2db      	uxtb	r3, r3
 8017164:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8017166:	b25b      	sxtb	r3, r3
 8017168:	4313      	orrs	r3, r2
 801716a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801716c:	793b      	ldrb	r3, [r7, #4]
 801716e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8017172:	b2db      	uxtb	r3, r3
 8017174:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8017176:	b25b      	sxtb	r3, r3
 8017178:	4313      	orrs	r3, r2
 801717a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801717c:	793b      	ldrb	r3, [r7, #4]
 801717e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8017182:	b2db      	uxtb	r3, r3
 8017184:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8017186:	b25b      	sxtb	r3, r3
 8017188:	4313      	orrs	r3, r2
 801718a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801718c:	793b      	ldrb	r3, [r7, #4]
 801718e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8017192:	b2db      	uxtb	r3, r3
 8017194:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8017196:	b25b      	sxtb	r3, r3
 8017198:	4313      	orrs	r3, r2
 801719a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801719c:	793b      	ldrb	r3, [r7, #4]
 801719e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80171a2:	b2db      	uxtb	r3, r3
 80171a4:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80171a6:	b25b      	sxtb	r3, r3
 80171a8:	4313      	orrs	r3, r2
 80171aa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 80171ac:	793b      	ldrb	r3, [r7, #4]
 80171ae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80171b2:	b2db      	uxtb	r3, r3
 80171b4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80171b6:	4313      	orrs	r3, r2
 80171b8:	b25b      	sxtb	r3, r3
 80171ba:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80171bc:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 80171be:	f107 020f 	add.w	r2, r7, #15
 80171c2:	2301      	movs	r3, #1
 80171c4:	2189      	movs	r1, #137	; 0x89
 80171c6:	4803      	ldr	r0, [pc, #12]	; (80171d4 <SUBGRF_Calibrate+0x8c>)
 80171c8:	f7ef ff84 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 80171cc:	bf00      	nop
 80171ce:	3710      	adds	r7, #16
 80171d0:	46bd      	mov	sp, r7
 80171d2:	bd80      	pop	{r7, pc}
 80171d4:	200015a0 	.word	0x200015a0

080171d8 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80171d8:	b580      	push	{r7, lr}
 80171da:	b084      	sub	sp, #16
 80171dc:	af00      	add	r7, sp, #0
 80171de:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	4a1b      	ldr	r2, [pc, #108]	; (8017250 <SUBGRF_CalibrateImage+0x78>)
 80171e4:	4293      	cmp	r3, r2
 80171e6:	d904      	bls.n	80171f2 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80171e8:	23e1      	movs	r3, #225	; 0xe1
 80171ea:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80171ec:	23e9      	movs	r3, #233	; 0xe9
 80171ee:	737b      	strb	r3, [r7, #13]
 80171f0:	e022      	b.n	8017238 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	4a17      	ldr	r2, [pc, #92]	; (8017254 <SUBGRF_CalibrateImage+0x7c>)
 80171f6:	4293      	cmp	r3, r2
 80171f8:	d904      	bls.n	8017204 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80171fa:	23d7      	movs	r3, #215	; 0xd7
 80171fc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80171fe:	23db      	movs	r3, #219	; 0xdb
 8017200:	737b      	strb	r3, [r7, #13]
 8017202:	e019      	b.n	8017238 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	4a14      	ldr	r2, [pc, #80]	; (8017258 <SUBGRF_CalibrateImage+0x80>)
 8017208:	4293      	cmp	r3, r2
 801720a:	d904      	bls.n	8017216 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801720c:	23c1      	movs	r3, #193	; 0xc1
 801720e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8017210:	23c5      	movs	r3, #197	; 0xc5
 8017212:	737b      	strb	r3, [r7, #13]
 8017214:	e010      	b.n	8017238 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	4a10      	ldr	r2, [pc, #64]	; (801725c <SUBGRF_CalibrateImage+0x84>)
 801721a:	4293      	cmp	r3, r2
 801721c:	d904      	bls.n	8017228 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801721e:	2375      	movs	r3, #117	; 0x75
 8017220:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8017222:	2381      	movs	r3, #129	; 0x81
 8017224:	737b      	strb	r3, [r7, #13]
 8017226:	e007      	b.n	8017238 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8017228:	687b      	ldr	r3, [r7, #4]
 801722a:	4a0d      	ldr	r2, [pc, #52]	; (8017260 <SUBGRF_CalibrateImage+0x88>)
 801722c:	4293      	cmp	r3, r2
 801722e:	d903      	bls.n	8017238 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8017230:	236b      	movs	r3, #107	; 0x6b
 8017232:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8017234:	236f      	movs	r3, #111	; 0x6f
 8017236:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8017238:	f107 020c 	add.w	r2, r7, #12
 801723c:	2302      	movs	r3, #2
 801723e:	2198      	movs	r1, #152	; 0x98
 8017240:	4808      	ldr	r0, [pc, #32]	; (8017264 <SUBGRF_CalibrateImage+0x8c>)
 8017242:	f7ef ff47 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8017246:	bf00      	nop
 8017248:	3710      	adds	r7, #16
 801724a:	46bd      	mov	sp, r7
 801724c:	bd80      	pop	{r7, pc}
 801724e:	bf00      	nop
 8017250:	35a4e900 	.word	0x35a4e900
 8017254:	32a9f880 	.word	0x32a9f880
 8017258:	2de54480 	.word	0x2de54480
 801725c:	1b6b0b00 	.word	0x1b6b0b00
 8017260:	1954fc40 	.word	0x1954fc40
 8017264:	200015a0 	.word	0x200015a0

08017268 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8017268:	b590      	push	{r4, r7, lr}
 801726a:	b085      	sub	sp, #20
 801726c:	af00      	add	r7, sp, #0
 801726e:	4604      	mov	r4, r0
 8017270:	4608      	mov	r0, r1
 8017272:	4611      	mov	r1, r2
 8017274:	461a      	mov	r2, r3
 8017276:	4623      	mov	r3, r4
 8017278:	71fb      	strb	r3, [r7, #7]
 801727a:	4603      	mov	r3, r0
 801727c:	71bb      	strb	r3, [r7, #6]
 801727e:	460b      	mov	r3, r1
 8017280:	717b      	strb	r3, [r7, #5]
 8017282:	4613      	mov	r3, r2
 8017284:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8017286:	79fb      	ldrb	r3, [r7, #7]
 8017288:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801728a:	79bb      	ldrb	r3, [r7, #6]
 801728c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801728e:	797b      	ldrb	r3, [r7, #5]
 8017290:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8017292:	793b      	ldrb	r3, [r7, #4]
 8017294:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8017296:	f107 020c 	add.w	r2, r7, #12
 801729a:	2304      	movs	r3, #4
 801729c:	2195      	movs	r1, #149	; 0x95
 801729e:	4803      	ldr	r0, [pc, #12]	; (80172ac <SUBGRF_SetPaConfig+0x44>)
 80172a0:	f7ef ff18 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 80172a4:	bf00      	nop
 80172a6:	3714      	adds	r7, #20
 80172a8:	46bd      	mov	sp, r7
 80172aa:	bd90      	pop	{r4, r7, pc}
 80172ac:	200015a0 	.word	0x200015a0

080172b0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80172b0:	b590      	push	{r4, r7, lr}
 80172b2:	b085      	sub	sp, #20
 80172b4:	af00      	add	r7, sp, #0
 80172b6:	4604      	mov	r4, r0
 80172b8:	4608      	mov	r0, r1
 80172ba:	4611      	mov	r1, r2
 80172bc:	461a      	mov	r2, r3
 80172be:	4623      	mov	r3, r4
 80172c0:	80fb      	strh	r3, [r7, #6]
 80172c2:	4603      	mov	r3, r0
 80172c4:	80bb      	strh	r3, [r7, #4]
 80172c6:	460b      	mov	r3, r1
 80172c8:	807b      	strh	r3, [r7, #2]
 80172ca:	4613      	mov	r3, r2
 80172cc:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80172ce:	88fb      	ldrh	r3, [r7, #6]
 80172d0:	0a1b      	lsrs	r3, r3, #8
 80172d2:	b29b      	uxth	r3, r3
 80172d4:	b2db      	uxtb	r3, r3
 80172d6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80172d8:	88fb      	ldrh	r3, [r7, #6]
 80172da:	b2db      	uxtb	r3, r3
 80172dc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80172de:	88bb      	ldrh	r3, [r7, #4]
 80172e0:	0a1b      	lsrs	r3, r3, #8
 80172e2:	b29b      	uxth	r3, r3
 80172e4:	b2db      	uxtb	r3, r3
 80172e6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80172e8:	88bb      	ldrh	r3, [r7, #4]
 80172ea:	b2db      	uxtb	r3, r3
 80172ec:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80172ee:	887b      	ldrh	r3, [r7, #2]
 80172f0:	0a1b      	lsrs	r3, r3, #8
 80172f2:	b29b      	uxth	r3, r3
 80172f4:	b2db      	uxtb	r3, r3
 80172f6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80172f8:	887b      	ldrh	r3, [r7, #2]
 80172fa:	b2db      	uxtb	r3, r3
 80172fc:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80172fe:	883b      	ldrh	r3, [r7, #0]
 8017300:	0a1b      	lsrs	r3, r3, #8
 8017302:	b29b      	uxth	r3, r3
 8017304:	b2db      	uxtb	r3, r3
 8017306:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8017308:	883b      	ldrh	r3, [r7, #0]
 801730a:	b2db      	uxtb	r3, r3
 801730c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801730e:	f107 0208 	add.w	r2, r7, #8
 8017312:	2308      	movs	r3, #8
 8017314:	2108      	movs	r1, #8
 8017316:	4803      	ldr	r0, [pc, #12]	; (8017324 <SUBGRF_SetDioIrqParams+0x74>)
 8017318:	f7ef fedc 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 801731c:	bf00      	nop
 801731e:	3714      	adds	r7, #20
 8017320:	46bd      	mov	sp, r7
 8017322:	bd90      	pop	{r4, r7, pc}
 8017324:	200015a0 	.word	0x200015a0

08017328 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8017328:	b580      	push	{r7, lr}
 801732a:	b084      	sub	sp, #16
 801732c:	af00      	add	r7, sp, #0
 801732e:	4603      	mov	r3, r0
 8017330:	6039      	str	r1, [r7, #0]
 8017332:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8017334:	79fb      	ldrb	r3, [r7, #7]
 8017336:	f003 0307 	and.w	r3, r3, #7
 801733a:	b2db      	uxtb	r3, r3
 801733c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801733e:	683b      	ldr	r3, [r7, #0]
 8017340:	0c1b      	lsrs	r3, r3, #16
 8017342:	b2db      	uxtb	r3, r3
 8017344:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8017346:	683b      	ldr	r3, [r7, #0]
 8017348:	0a1b      	lsrs	r3, r3, #8
 801734a:	b2db      	uxtb	r3, r3
 801734c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801734e:	683b      	ldr	r3, [r7, #0]
 8017350:	b2db      	uxtb	r3, r3
 8017352:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8017354:	f107 020c 	add.w	r2, r7, #12
 8017358:	2304      	movs	r3, #4
 801735a:	2197      	movs	r1, #151	; 0x97
 801735c:	4803      	ldr	r0, [pc, #12]	; (801736c <SUBGRF_SetTcxoMode+0x44>)
 801735e:	f7ef feb9 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8017362:	bf00      	nop
 8017364:	3710      	adds	r7, #16
 8017366:	46bd      	mov	sp, r7
 8017368:	bd80      	pop	{r7, pc}
 801736a:	bf00      	nop
 801736c:	200015a0 	.word	0x200015a0

08017370 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8017370:	b5b0      	push	{r4, r5, r7, lr}
 8017372:	b084      	sub	sp, #16
 8017374:	af00      	add	r7, sp, #0
 8017376:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8017378:	2300      	movs	r3, #0
 801737a:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 801737c:	4b1b      	ldr	r3, [pc, #108]	; (80173ec <SUBGRF_SetRfFrequency+0x7c>)
 801737e:	781b      	ldrb	r3, [r3, #0]
 8017380:	f083 0301 	eor.w	r3, r3, #1
 8017384:	b2db      	uxtb	r3, r3
 8017386:	2b00      	cmp	r3, #0
 8017388:	d005      	beq.n	8017396 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 801738a:	6878      	ldr	r0, [r7, #4]
 801738c:	f7ff ff24 	bl	80171d8 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8017390:	4b16      	ldr	r3, [pc, #88]	; (80173ec <SUBGRF_SetRfFrequency+0x7c>)
 8017392:	2201      	movs	r2, #1
 8017394:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	461a      	mov	r2, r3
 801739a:	f04f 0300 	mov.w	r3, #0
 801739e:	09d5      	lsrs	r5, r2, #7
 80173a0:	0654      	lsls	r4, r2, #25
 80173a2:	4a13      	ldr	r2, [pc, #76]	; (80173f0 <SUBGRF_SetRfFrequency+0x80>)
 80173a4:	f04f 0300 	mov.w	r3, #0
 80173a8:	4620      	mov	r0, r4
 80173aa:	4629      	mov	r1, r5
 80173ac:	f7e9 fbd6 	bl	8000b5c <__aeabi_uldivmod>
 80173b0:	4602      	mov	r2, r0
 80173b2:	460b      	mov	r3, r1
 80173b4:	4613      	mov	r3, r2
 80173b6:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80173b8:	68fb      	ldr	r3, [r7, #12]
 80173ba:	0e1b      	lsrs	r3, r3, #24
 80173bc:	b2db      	uxtb	r3, r3
 80173be:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80173c0:	68fb      	ldr	r3, [r7, #12]
 80173c2:	0c1b      	lsrs	r3, r3, #16
 80173c4:	b2db      	uxtb	r3, r3
 80173c6:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	0a1b      	lsrs	r3, r3, #8
 80173cc:	b2db      	uxtb	r3, r3
 80173ce:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80173d0:	68fb      	ldr	r3, [r7, #12]
 80173d2:	b2db      	uxtb	r3, r3
 80173d4:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80173d6:	f107 0208 	add.w	r2, r7, #8
 80173da:	2304      	movs	r3, #4
 80173dc:	2186      	movs	r1, #134	; 0x86
 80173de:	4805      	ldr	r0, [pc, #20]	; (80173f4 <SUBGRF_SetRfFrequency+0x84>)
 80173e0:	f7ef fe78 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 80173e4:	bf00      	nop
 80173e6:	3710      	adds	r7, #16
 80173e8:	46bd      	mov	sp, r7
 80173ea:	bdb0      	pop	{r4, r5, r7, pc}
 80173ec:	20001120 	.word	0x20001120
 80173f0:	01e84800 	.word	0x01e84800
 80173f4:	200015a0 	.word	0x200015a0

080173f8 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80173f8:	b580      	push	{r7, lr}
 80173fa:	b082      	sub	sp, #8
 80173fc:	af00      	add	r7, sp, #0
 80173fe:	4603      	mov	r3, r0
 8017400:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8017402:	79fa      	ldrb	r2, [r7, #7]
 8017404:	4b09      	ldr	r3, [pc, #36]	; (801742c <SUBGRF_SetPacketType+0x34>)
 8017406:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8017408:	79fb      	ldrb	r3, [r7, #7]
 801740a:	2b00      	cmp	r3, #0
 801740c:	d104      	bne.n	8017418 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801740e:	2100      	movs	r1, #0
 8017410:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8017414:	f000 faa2 	bl	801795c <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8017418:	1dfa      	adds	r2, r7, #7
 801741a:	2301      	movs	r3, #1
 801741c:	218a      	movs	r1, #138	; 0x8a
 801741e:	4804      	ldr	r0, [pc, #16]	; (8017430 <SUBGRF_SetPacketType+0x38>)
 8017420:	f7ef fe58 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 8017424:	bf00      	nop
 8017426:	3708      	adds	r7, #8
 8017428:	46bd      	mov	sp, r7
 801742a:	bd80      	pop	{r7, pc}
 801742c:	20001119 	.word	0x20001119
 8017430:	200015a0 	.word	0x200015a0

08017434 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8017434:	b480      	push	{r7}
 8017436:	af00      	add	r7, sp, #0
    return PacketType;
 8017438:	4b02      	ldr	r3, [pc, #8]	; (8017444 <SUBGRF_GetPacketType+0x10>)
 801743a:	781b      	ldrb	r3, [r3, #0]
}
 801743c:	4618      	mov	r0, r3
 801743e:	46bd      	mov	sp, r7
 8017440:	bc80      	pop	{r7}
 8017442:	4770      	bx	lr
 8017444:	20001119 	.word	0x20001119

08017448 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8017448:	b580      	push	{r7, lr}
 801744a:	b084      	sub	sp, #16
 801744c:	af00      	add	r7, sp, #0
 801744e:	4603      	mov	r3, r0
 8017450:	71fb      	strb	r3, [r7, #7]
 8017452:	460b      	mov	r3, r1
 8017454:	71bb      	strb	r3, [r7, #6]
 8017456:	4613      	mov	r3, r2
 8017458:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 801745a:	79fb      	ldrb	r3, [r7, #7]
 801745c:	2b01      	cmp	r3, #1
 801745e:	d124      	bne.n	80174aa <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8017460:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017464:	2b0f      	cmp	r3, #15
 8017466:	d106      	bne.n	8017476 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8017468:	2301      	movs	r3, #1
 801746a:	2201      	movs	r2, #1
 801746c:	2100      	movs	r1, #0
 801746e:	2006      	movs	r0, #6
 8017470:	f7ff fefa 	bl	8017268 <SUBGRF_SetPaConfig>
 8017474:	e005      	b.n	8017482 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8017476:	2301      	movs	r3, #1
 8017478:	2201      	movs	r2, #1
 801747a:	2100      	movs	r1, #0
 801747c:	2004      	movs	r0, #4
 801747e:	f7ff fef3 	bl	8017268 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8017482:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017486:	2b0d      	cmp	r3, #13
 8017488:	dd02      	ble.n	8017490 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801748a:	230e      	movs	r3, #14
 801748c:	71bb      	strb	r3, [r7, #6]
 801748e:	e006      	b.n	801749e <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8017490:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017494:	f113 0f11 	cmn.w	r3, #17
 8017498:	da01      	bge.n	801749e <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801749a:	23ef      	movs	r3, #239	; 0xef
 801749c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801749e:	2118      	movs	r1, #24
 80174a0:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80174a4:	f000 fa5a 	bl	801795c <SUBGRF_WriteRegister>
 80174a8:	e025      	b.n	80174f6 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 80174aa:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80174ae:	f000 fa69 	bl	8017984 <SUBGRF_ReadRegister>
 80174b2:	4603      	mov	r3, r0
 80174b4:	f043 031e 	orr.w	r3, r3, #30
 80174b8:	b2db      	uxtb	r3, r3
 80174ba:	4619      	mov	r1, r3
 80174bc:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80174c0:	f000 fa4c 	bl	801795c <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 80174c4:	2301      	movs	r3, #1
 80174c6:	2200      	movs	r2, #0
 80174c8:	2107      	movs	r1, #7
 80174ca:	2004      	movs	r0, #4
 80174cc:	f7ff fecc 	bl	8017268 <SUBGRF_SetPaConfig>
        if( power > 22 )
 80174d0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80174d4:	2b16      	cmp	r3, #22
 80174d6:	dd02      	ble.n	80174de <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 80174d8:	2316      	movs	r3, #22
 80174da:	71bb      	strb	r3, [r7, #6]
 80174dc:	e006      	b.n	80174ec <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 80174de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80174e2:	f113 0f09 	cmn.w	r3, #9
 80174e6:	da01      	bge.n	80174ec <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 80174e8:	23f7      	movs	r3, #247	; 0xf7
 80174ea:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 80174ec:	2138      	movs	r1, #56	; 0x38
 80174ee:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80174f2:	f000 fa33 	bl	801795c <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 80174f6:	79bb      	ldrb	r3, [r7, #6]
 80174f8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 80174fa:	797b      	ldrb	r3, [r7, #5]
 80174fc:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 80174fe:	f107 020c 	add.w	r2, r7, #12
 8017502:	2302      	movs	r3, #2
 8017504:	218e      	movs	r1, #142	; 0x8e
 8017506:	4803      	ldr	r0, [pc, #12]	; (8017514 <SUBGRF_SetTxParams+0xcc>)
 8017508:	f7ef fde4 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 801750c:	bf00      	nop
 801750e:	3710      	adds	r7, #16
 8017510:	46bd      	mov	sp, r7
 8017512:	bd80      	pop	{r7, pc}
 8017514:	200015a0 	.word	0x200015a0

08017518 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8017518:	b5b0      	push	{r4, r5, r7, lr}
 801751a:	b086      	sub	sp, #24
 801751c:	af00      	add	r7, sp, #0
 801751e:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8017520:	2300      	movs	r3, #0
 8017522:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8017524:	4a5e      	ldr	r2, [pc, #376]	; (80176a0 <SUBGRF_SetModulationParams+0x188>)
 8017526:	f107 0308 	add.w	r3, r7, #8
 801752a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801752e:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	781a      	ldrb	r2, [r3, #0]
 8017536:	4b5b      	ldr	r3, [pc, #364]	; (80176a4 <SUBGRF_SetModulationParams+0x18c>)
 8017538:	781b      	ldrb	r3, [r3, #0]
 801753a:	429a      	cmp	r2, r3
 801753c:	d004      	beq.n	8017548 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	781b      	ldrb	r3, [r3, #0]
 8017542:	4618      	mov	r0, r3
 8017544:	f7ff ff58 	bl	80173f8 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	781b      	ldrb	r3, [r3, #0]
 801754c:	2b03      	cmp	r3, #3
 801754e:	f200 80a2 	bhi.w	8017696 <SUBGRF_SetModulationParams+0x17e>
 8017552:	a201      	add	r2, pc, #4	; (adr r2, 8017558 <SUBGRF_SetModulationParams+0x40>)
 8017554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017558:	08017569 	.word	0x08017569
 801755c:	08017625 	.word	0x08017625
 8017560:	080175e7 	.word	0x080175e7
 8017564:	08017653 	.word	0x08017653
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8017568:	2308      	movs	r3, #8
 801756a:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	685b      	ldr	r3, [r3, #4]
 8017570:	4a4d      	ldr	r2, [pc, #308]	; (80176a8 <SUBGRF_SetModulationParams+0x190>)
 8017572:	fbb2 f3f3 	udiv	r3, r2, r3
 8017576:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8017578:	697b      	ldr	r3, [r7, #20]
 801757a:	0c1b      	lsrs	r3, r3, #16
 801757c:	b2db      	uxtb	r3, r3
 801757e:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8017580:	697b      	ldr	r3, [r7, #20]
 8017582:	0a1b      	lsrs	r3, r3, #8
 8017584:	b2db      	uxtb	r3, r3
 8017586:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8017588:	697b      	ldr	r3, [r7, #20]
 801758a:	b2db      	uxtb	r3, r3
 801758c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	7b1b      	ldrb	r3, [r3, #12]
 8017592:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	7b5b      	ldrb	r3, [r3, #13]
 8017598:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	689b      	ldr	r3, [r3, #8]
 801759e:	461a      	mov	r2, r3
 80175a0:	f04f 0300 	mov.w	r3, #0
 80175a4:	09d5      	lsrs	r5, r2, #7
 80175a6:	0654      	lsls	r4, r2, #25
 80175a8:	4a40      	ldr	r2, [pc, #256]	; (80176ac <SUBGRF_SetModulationParams+0x194>)
 80175aa:	f04f 0300 	mov.w	r3, #0
 80175ae:	4620      	mov	r0, r4
 80175b0:	4629      	mov	r1, r5
 80175b2:	f7e9 fad3 	bl	8000b5c <__aeabi_uldivmod>
 80175b6:	4602      	mov	r2, r0
 80175b8:	460b      	mov	r3, r1
 80175ba:	4613      	mov	r3, r2
 80175bc:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80175be:	697b      	ldr	r3, [r7, #20]
 80175c0:	0c1b      	lsrs	r3, r3, #16
 80175c2:	b2db      	uxtb	r3, r3
 80175c4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80175c6:	697b      	ldr	r3, [r7, #20]
 80175c8:	0a1b      	lsrs	r3, r3, #8
 80175ca:	b2db      	uxtb	r3, r3
 80175cc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 80175ce:	697b      	ldr	r3, [r7, #20]
 80175d0:	b2db      	uxtb	r3, r3
 80175d2:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80175d4:	7cfb      	ldrb	r3, [r7, #19]
 80175d6:	b29b      	uxth	r3, r3
 80175d8:	f107 0208 	add.w	r2, r7, #8
 80175dc:	218b      	movs	r1, #139	; 0x8b
 80175de:	4834      	ldr	r0, [pc, #208]	; (80176b0 <SUBGRF_SetModulationParams+0x198>)
 80175e0:	f7ef fd78 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
        break;
 80175e4:	e058      	b.n	8017698 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 80175e6:	2304      	movs	r3, #4
 80175e8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	691b      	ldr	r3, [r3, #16]
 80175ee:	4a2e      	ldr	r2, [pc, #184]	; (80176a8 <SUBGRF_SetModulationParams+0x190>)
 80175f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80175f4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80175f6:	697b      	ldr	r3, [r7, #20]
 80175f8:	0c1b      	lsrs	r3, r3, #16
 80175fa:	b2db      	uxtb	r3, r3
 80175fc:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80175fe:	697b      	ldr	r3, [r7, #20]
 8017600:	0a1b      	lsrs	r3, r3, #8
 8017602:	b2db      	uxtb	r3, r3
 8017604:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8017606:	697b      	ldr	r3, [r7, #20]
 8017608:	b2db      	uxtb	r3, r3
 801760a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	7d1b      	ldrb	r3, [r3, #20]
 8017610:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8017612:	7cfb      	ldrb	r3, [r7, #19]
 8017614:	b29b      	uxth	r3, r3
 8017616:	f107 0208 	add.w	r2, r7, #8
 801761a:	218b      	movs	r1, #139	; 0x8b
 801761c:	4824      	ldr	r0, [pc, #144]	; (80176b0 <SUBGRF_SetModulationParams+0x198>)
 801761e:	f7ef fd59 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8017622:	e039      	b.n	8017698 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 8017624:	2304      	movs	r3, #4
 8017626:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	7e1b      	ldrb	r3, [r3, #24]
 801762c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	7e5b      	ldrb	r3, [r3, #25]
 8017632:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	7e9b      	ldrb	r3, [r3, #26]
 8017638:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801763a:	687b      	ldr	r3, [r7, #4]
 801763c:	7edb      	ldrb	r3, [r3, #27]
 801763e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8017640:	7cfb      	ldrb	r3, [r7, #19]
 8017642:	b29b      	uxth	r3, r3
 8017644:	f107 0208 	add.w	r2, r7, #8
 8017648:	218b      	movs	r1, #139	; 0x8b
 801764a:	4819      	ldr	r0, [pc, #100]	; (80176b0 <SUBGRF_SetModulationParams+0x198>)
 801764c:	f7ef fd42 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>

        break;
 8017650:	e022      	b.n	8017698 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 8017652:	2305      	movs	r3, #5
 8017654:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8017656:	687b      	ldr	r3, [r7, #4]
 8017658:	685b      	ldr	r3, [r3, #4]
 801765a:	4a13      	ldr	r2, [pc, #76]	; (80176a8 <SUBGRF_SetModulationParams+0x190>)
 801765c:	fbb2 f3f3 	udiv	r3, r2, r3
 8017660:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8017662:	697b      	ldr	r3, [r7, #20]
 8017664:	0c1b      	lsrs	r3, r3, #16
 8017666:	b2db      	uxtb	r3, r3
 8017668:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801766a:	697b      	ldr	r3, [r7, #20]
 801766c:	0a1b      	lsrs	r3, r3, #8
 801766e:	b2db      	uxtb	r3, r3
 8017670:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8017672:	697b      	ldr	r3, [r7, #20]
 8017674:	b2db      	uxtb	r3, r3
 8017676:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	7b1b      	ldrb	r3, [r3, #12]
 801767c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	7b5b      	ldrb	r3, [r3, #13]
 8017682:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8017684:	7cfb      	ldrb	r3, [r7, #19]
 8017686:	b29b      	uxth	r3, r3
 8017688:	f107 0208 	add.w	r2, r7, #8
 801768c:	218b      	movs	r1, #139	; 0x8b
 801768e:	4808      	ldr	r0, [pc, #32]	; (80176b0 <SUBGRF_SetModulationParams+0x198>)
 8017690:	f7ef fd20 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8017694:	e000      	b.n	8017698 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 8017696:	bf00      	nop
    }
}
 8017698:	bf00      	nop
 801769a:	3718      	adds	r7, #24
 801769c:	46bd      	mov	sp, r7
 801769e:	bdb0      	pop	{r4, r5, r7, pc}
 80176a0:	08019acc 	.word	0x08019acc
 80176a4:	20001119 	.word	0x20001119
 80176a8:	3d090000 	.word	0x3d090000
 80176ac:	01e84800 	.word	0x01e84800
 80176b0:	200015a0 	.word	0x200015a0

080176b4 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b086      	sub	sp, #24
 80176b8:	af00      	add	r7, sp, #0
 80176ba:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 80176bc:	2300      	movs	r3, #0
 80176be:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80176c0:	4a48      	ldr	r2, [pc, #288]	; (80177e4 <SUBGRF_SetPacketParams+0x130>)
 80176c2:	f107 030c 	add.w	r3, r7, #12
 80176c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80176c8:	c303      	stmia	r3!, {r0, r1}
 80176ca:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 80176cc:	687b      	ldr	r3, [r7, #4]
 80176ce:	781a      	ldrb	r2, [r3, #0]
 80176d0:	4b45      	ldr	r3, [pc, #276]	; (80177e8 <SUBGRF_SetPacketParams+0x134>)
 80176d2:	781b      	ldrb	r3, [r3, #0]
 80176d4:	429a      	cmp	r2, r3
 80176d6:	d004      	beq.n	80176e2 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 80176d8:	687b      	ldr	r3, [r7, #4]
 80176da:	781b      	ldrb	r3, [r3, #0]
 80176dc:	4618      	mov	r0, r3
 80176de:	f7ff fe8b 	bl	80173f8 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	781b      	ldrb	r3, [r3, #0]
 80176e6:	2b03      	cmp	r3, #3
 80176e8:	d878      	bhi.n	80177dc <SUBGRF_SetPacketParams+0x128>
 80176ea:	a201      	add	r2, pc, #4	; (adr r2, 80176f0 <SUBGRF_SetPacketParams+0x3c>)
 80176ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80176f0:	08017701 	.word	0x08017701
 80176f4:	08017791 	.word	0x08017791
 80176f8:	08017785 	.word	0x08017785
 80176fc:	08017701 	.word	0x08017701
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	7a5b      	ldrb	r3, [r3, #9]
 8017704:	2bf1      	cmp	r3, #241	; 0xf1
 8017706:	d10a      	bne.n	801771e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8017708:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801770c:	f7ff faf0 	bl	8016cf0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8017710:	f248 0005 	movw	r0, #32773	; 0x8005
 8017714:	f7ff fb0c 	bl	8016d30 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8017718:	2302      	movs	r3, #2
 801771a:	75bb      	strb	r3, [r7, #22]
 801771c:	e011      	b.n	8017742 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801771e:	687b      	ldr	r3, [r7, #4]
 8017720:	7a5b      	ldrb	r3, [r3, #9]
 8017722:	2bf2      	cmp	r3, #242	; 0xf2
 8017724:	d10a      	bne.n	801773c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8017726:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801772a:	f7ff fae1 	bl	8016cf0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801772e:	f241 0021 	movw	r0, #4129	; 0x1021
 8017732:	f7ff fafd 	bl	8016d30 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8017736:	2306      	movs	r3, #6
 8017738:	75bb      	strb	r3, [r7, #22]
 801773a:	e002      	b.n	8017742 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	7a5b      	ldrb	r3, [r3, #9]
 8017740:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8017742:	2309      	movs	r3, #9
 8017744:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	885b      	ldrh	r3, [r3, #2]
 801774a:	0a1b      	lsrs	r3, r3, #8
 801774c:	b29b      	uxth	r3, r3
 801774e:	b2db      	uxtb	r3, r3
 8017750:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8017752:	687b      	ldr	r3, [r7, #4]
 8017754:	885b      	ldrh	r3, [r3, #2]
 8017756:	b2db      	uxtb	r3, r3
 8017758:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	791b      	ldrb	r3, [r3, #4]
 801775e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	795b      	ldrb	r3, [r3, #5]
 8017764:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	799b      	ldrb	r3, [r3, #6]
 801776a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	79db      	ldrb	r3, [r3, #7]
 8017770:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	7a1b      	ldrb	r3, [r3, #8]
 8017776:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8017778:	7dbb      	ldrb	r3, [r7, #22]
 801777a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	7a9b      	ldrb	r3, [r3, #10]
 8017780:	753b      	strb	r3, [r7, #20]
        break;
 8017782:	e022      	b.n	80177ca <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8017784:	2301      	movs	r3, #1
 8017786:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	7b1b      	ldrb	r3, [r3, #12]
 801778c:	733b      	strb	r3, [r7, #12]
        break;
 801778e:	e01c      	b.n	80177ca <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8017790:	2306      	movs	r3, #6
 8017792:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	89db      	ldrh	r3, [r3, #14]
 8017798:	0a1b      	lsrs	r3, r3, #8
 801779a:	b29b      	uxth	r3, r3
 801779c:	b2db      	uxtb	r3, r3
 801779e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80177a0:	687b      	ldr	r3, [r7, #4]
 80177a2:	89db      	ldrh	r3, [r3, #14]
 80177a4:	b2db      	uxtb	r3, r3
 80177a6:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	7c1a      	ldrb	r2, [r3, #16]
 80177ac:	4b0f      	ldr	r3, [pc, #60]	; (80177ec <SUBGRF_SetPacketParams+0x138>)
 80177ae:	4611      	mov	r1, r2
 80177b0:	7019      	strb	r1, [r3, #0]
 80177b2:	4613      	mov	r3, r2
 80177b4:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	7c5b      	ldrb	r3, [r3, #17]
 80177ba:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	7c9b      	ldrb	r3, [r3, #18]
 80177c0:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	7cdb      	ldrb	r3, [r3, #19]
 80177c6:	747b      	strb	r3, [r7, #17]
        break;
 80177c8:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80177ca:	7dfb      	ldrb	r3, [r7, #23]
 80177cc:	b29b      	uxth	r3, r3
 80177ce:	f107 020c 	add.w	r2, r7, #12
 80177d2:	218c      	movs	r1, #140	; 0x8c
 80177d4:	4806      	ldr	r0, [pc, #24]	; (80177f0 <SUBGRF_SetPacketParams+0x13c>)
 80177d6:	f7ef fc7d 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
 80177da:	e000      	b.n	80177de <SUBGRF_SetPacketParams+0x12a>
        return;
 80177dc:	bf00      	nop
}
 80177de:	3718      	adds	r7, #24
 80177e0:	46bd      	mov	sp, r7
 80177e2:	bd80      	pop	{r7, pc}
 80177e4:	08019ad4 	.word	0x08019ad4
 80177e8:	20001119 	.word	0x20001119
 80177ec:	2000111a 	.word	0x2000111a
 80177f0:	200015a0 	.word	0x200015a0

080177f4 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 80177f4:	b580      	push	{r7, lr}
 80177f6:	b084      	sub	sp, #16
 80177f8:	af00      	add	r7, sp, #0
 80177fa:	4603      	mov	r3, r0
 80177fc:	460a      	mov	r2, r1
 80177fe:	71fb      	strb	r3, [r7, #7]
 8017800:	4613      	mov	r3, r2
 8017802:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8017804:	79fb      	ldrb	r3, [r7, #7]
 8017806:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8017808:	79bb      	ldrb	r3, [r7, #6]
 801780a:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801780c:	f107 020c 	add.w	r2, r7, #12
 8017810:	2302      	movs	r3, #2
 8017812:	218f      	movs	r1, #143	; 0x8f
 8017814:	4803      	ldr	r0, [pc, #12]	; (8017824 <SUBGRF_SetBufferBaseAddress+0x30>)
 8017816:	f7ef fc5d 	bl	80070d4 <HAL_SUBGHZ_ExecSetCmd>
}
 801781a:	bf00      	nop
 801781c:	3710      	adds	r7, #16
 801781e:	46bd      	mov	sp, r7
 8017820:	bd80      	pop	{r7, pc}
 8017822:	bf00      	nop
 8017824:	200015a0 	.word	0x200015a0

08017828 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8017828:	b580      	push	{r7, lr}
 801782a:	b082      	sub	sp, #8
 801782c:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801782e:	2300      	movs	r3, #0
 8017830:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8017832:	1d3a      	adds	r2, r7, #4
 8017834:	2301      	movs	r3, #1
 8017836:	2115      	movs	r1, #21
 8017838:	4806      	ldr	r0, [pc, #24]	; (8017854 <SUBGRF_GetRssiInst+0x2c>)
 801783a:	f7ef fcaa 	bl	8007192 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 801783e:	793b      	ldrb	r3, [r7, #4]
 8017840:	425b      	negs	r3, r3
 8017842:	105b      	asrs	r3, r3, #1
 8017844:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8017846:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801784a:	4618      	mov	r0, r3
 801784c:	3708      	adds	r7, #8
 801784e:	46bd      	mov	sp, r7
 8017850:	bd80      	pop	{r7, pc}
 8017852:	bf00      	nop
 8017854:	200015a0 	.word	0x200015a0

08017858 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8017858:	b580      	push	{r7, lr}
 801785a:	b084      	sub	sp, #16
 801785c:	af00      	add	r7, sp, #0
 801785e:	6078      	str	r0, [r7, #4]
 8017860:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8017862:	f107 020c 	add.w	r2, r7, #12
 8017866:	2302      	movs	r3, #2
 8017868:	2113      	movs	r1, #19
 801786a:	4810      	ldr	r0, [pc, #64]	; (80178ac <SUBGRF_GetRxBufferStatus+0x54>)
 801786c:	f7ef fc91 	bl	8007192 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8017870:	f7ff fde0 	bl	8017434 <SUBGRF_GetPacketType>
 8017874:	4603      	mov	r3, r0
 8017876:	2b01      	cmp	r3, #1
 8017878:	d10d      	bne.n	8017896 <SUBGRF_GetRxBufferStatus+0x3e>
 801787a:	4b0d      	ldr	r3, [pc, #52]	; (80178b0 <SUBGRF_GetRxBufferStatus+0x58>)
 801787c:	781b      	ldrb	r3, [r3, #0]
 801787e:	b2db      	uxtb	r3, r3
 8017880:	2b01      	cmp	r3, #1
 8017882:	d108      	bne.n	8017896 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8017884:	f240 7002 	movw	r0, #1794	; 0x702
 8017888:	f000 f87c 	bl	8017984 <SUBGRF_ReadRegister>
 801788c:	4603      	mov	r3, r0
 801788e:	461a      	mov	r2, r3
 8017890:	687b      	ldr	r3, [r7, #4]
 8017892:	701a      	strb	r2, [r3, #0]
 8017894:	e002      	b.n	801789c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8017896:	7b3a      	ldrb	r2, [r7, #12]
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801789c:	7b7a      	ldrb	r2, [r7, #13]
 801789e:	683b      	ldr	r3, [r7, #0]
 80178a0:	701a      	strb	r2, [r3, #0]
}
 80178a2:	bf00      	nop
 80178a4:	3710      	adds	r7, #16
 80178a6:	46bd      	mov	sp, r7
 80178a8:	bd80      	pop	{r7, pc}
 80178aa:	bf00      	nop
 80178ac:	200015a0 	.word	0x200015a0
 80178b0:	2000111a 	.word	0x2000111a

080178b4 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b084      	sub	sp, #16
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80178bc:	f107 020c 	add.w	r2, r7, #12
 80178c0:	2303      	movs	r3, #3
 80178c2:	2114      	movs	r1, #20
 80178c4:	4823      	ldr	r0, [pc, #140]	; (8017954 <SUBGRF_GetPacketStatus+0xa0>)
 80178c6:	f7ef fc64 	bl	8007192 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 80178ca:	f7ff fdb3 	bl	8017434 <SUBGRF_GetPacketType>
 80178ce:	4603      	mov	r3, r0
 80178d0:	461a      	mov	r2, r3
 80178d2:	687b      	ldr	r3, [r7, #4]
 80178d4:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	781b      	ldrb	r3, [r3, #0]
 80178da:	2b00      	cmp	r3, #0
 80178dc:	d002      	beq.n	80178e4 <SUBGRF_GetPacketStatus+0x30>
 80178de:	2b01      	cmp	r3, #1
 80178e0:	d013      	beq.n	801790a <SUBGRF_GetPacketStatus+0x56>
 80178e2:	e02a      	b.n	801793a <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 80178e4:	7b3a      	ldrb	r2, [r7, #12]
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 80178ea:	7b7b      	ldrb	r3, [r7, #13]
 80178ec:	425b      	negs	r3, r3
 80178ee:	105b      	asrs	r3, r3, #1
 80178f0:	b25a      	sxtb	r2, r3
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 80178f6:	7bbb      	ldrb	r3, [r7, #14]
 80178f8:	425b      	negs	r3, r3
 80178fa:	105b      	asrs	r3, r3, #1
 80178fc:	b25a      	sxtb	r2, r3
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	2200      	movs	r2, #0
 8017906:	609a      	str	r2, [r3, #8]
            break;
 8017908:	e020      	b.n	801794c <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801790a:	7b3b      	ldrb	r3, [r7, #12]
 801790c:	425b      	negs	r3, r3
 801790e:	105b      	asrs	r3, r3, #1
 8017910:	b25a      	sxtb	r2, r3
 8017912:	687b      	ldr	r3, [r7, #4]
 8017914:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8017916:	7b7b      	ldrb	r3, [r7, #13]
 8017918:	b25b      	sxtb	r3, r3
 801791a:	3302      	adds	r3, #2
 801791c:	109b      	asrs	r3, r3, #2
 801791e:	b25a      	sxtb	r2, r3
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8017924:	7bbb      	ldrb	r3, [r7, #14]
 8017926:	425b      	negs	r3, r3
 8017928:	105b      	asrs	r3, r3, #1
 801792a:	b25a      	sxtb	r2, r3
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8017930:	4b09      	ldr	r3, [pc, #36]	; (8017958 <SUBGRF_GetPacketStatus+0xa4>)
 8017932:	681a      	ldr	r2, [r3, #0]
 8017934:	687b      	ldr	r3, [r7, #4]
 8017936:	611a      	str	r2, [r3, #16]
            break;
 8017938:	e008      	b.n	801794c <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801793a:	2214      	movs	r2, #20
 801793c:	2100      	movs	r1, #0
 801793e:	6878      	ldr	r0, [r7, #4]
 8017940:	f000 fcf5 	bl	801832e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8017944:	687b      	ldr	r3, [r7, #4]
 8017946:	220f      	movs	r2, #15
 8017948:	701a      	strb	r2, [r3, #0]
            break;
 801794a:	bf00      	nop
    }
}
 801794c:	bf00      	nop
 801794e:	3710      	adds	r7, #16
 8017950:	46bd      	mov	sp, r7
 8017952:	bd80      	pop	{r7, pc}
 8017954:	200015a0 	.word	0x200015a0
 8017958:	2000111c 	.word	0x2000111c

0801795c <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801795c:	b580      	push	{r7, lr}
 801795e:	b082      	sub	sp, #8
 8017960:	af00      	add	r7, sp, #0
 8017962:	4603      	mov	r3, r0
 8017964:	460a      	mov	r2, r1
 8017966:	80fb      	strh	r3, [r7, #6]
 8017968:	4613      	mov	r3, r2
 801796a:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801796c:	1d7a      	adds	r2, r7, #5
 801796e:	88f9      	ldrh	r1, [r7, #6]
 8017970:	2301      	movs	r3, #1
 8017972:	4803      	ldr	r0, [pc, #12]	; (8017980 <SUBGRF_WriteRegister+0x24>)
 8017974:	f7ef faee 	bl	8006f54 <HAL_SUBGHZ_WriteRegisters>
}
 8017978:	bf00      	nop
 801797a:	3708      	adds	r7, #8
 801797c:	46bd      	mov	sp, r7
 801797e:	bd80      	pop	{r7, pc}
 8017980:	200015a0 	.word	0x200015a0

08017984 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8017984:	b580      	push	{r7, lr}
 8017986:	b084      	sub	sp, #16
 8017988:	af00      	add	r7, sp, #0
 801798a:	4603      	mov	r3, r0
 801798c:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801798e:	f107 020f 	add.w	r2, r7, #15
 8017992:	88f9      	ldrh	r1, [r7, #6]
 8017994:	2301      	movs	r3, #1
 8017996:	4804      	ldr	r0, [pc, #16]	; (80179a8 <SUBGRF_ReadRegister+0x24>)
 8017998:	f7ef fb3b 	bl	8007012 <HAL_SUBGHZ_ReadRegisters>
    return data;
 801799c:	7bfb      	ldrb	r3, [r7, #15]
}
 801799e:	4618      	mov	r0, r3
 80179a0:	3710      	adds	r7, #16
 80179a2:	46bd      	mov	sp, r7
 80179a4:	bd80      	pop	{r7, pc}
 80179a6:	bf00      	nop
 80179a8:	200015a0 	.word	0x200015a0

080179ac <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80179ac:	b580      	push	{r7, lr}
 80179ae:	b082      	sub	sp, #8
 80179b0:	af00      	add	r7, sp, #0
 80179b2:	4603      	mov	r3, r0
 80179b4:	6039      	str	r1, [r7, #0]
 80179b6:	80fb      	strh	r3, [r7, #6]
 80179b8:	4613      	mov	r3, r2
 80179ba:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80179bc:	88bb      	ldrh	r3, [r7, #4]
 80179be:	88f9      	ldrh	r1, [r7, #6]
 80179c0:	683a      	ldr	r2, [r7, #0]
 80179c2:	4803      	ldr	r0, [pc, #12]	; (80179d0 <SUBGRF_WriteRegisters+0x24>)
 80179c4:	f7ef fac6 	bl	8006f54 <HAL_SUBGHZ_WriteRegisters>
}
 80179c8:	bf00      	nop
 80179ca:	3708      	adds	r7, #8
 80179cc:	46bd      	mov	sp, r7
 80179ce:	bd80      	pop	{r7, pc}
 80179d0:	200015a0 	.word	0x200015a0

080179d4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80179d4:	b580      	push	{r7, lr}
 80179d6:	b082      	sub	sp, #8
 80179d8:	af00      	add	r7, sp, #0
 80179da:	4603      	mov	r3, r0
 80179dc:	6039      	str	r1, [r7, #0]
 80179de:	80fb      	strh	r3, [r7, #6]
 80179e0:	4613      	mov	r3, r2
 80179e2:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80179e4:	88bb      	ldrh	r3, [r7, #4]
 80179e6:	88f9      	ldrh	r1, [r7, #6]
 80179e8:	683a      	ldr	r2, [r7, #0]
 80179ea:	4803      	ldr	r0, [pc, #12]	; (80179f8 <SUBGRF_ReadRegisters+0x24>)
 80179ec:	f7ef fb11 	bl	8007012 <HAL_SUBGHZ_ReadRegisters>
}
 80179f0:	bf00      	nop
 80179f2:	3708      	adds	r7, #8
 80179f4:	46bd      	mov	sp, r7
 80179f6:	bd80      	pop	{r7, pc}
 80179f8:	200015a0 	.word	0x200015a0

080179fc <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80179fc:	b580      	push	{r7, lr}
 80179fe:	b082      	sub	sp, #8
 8017a00:	af00      	add	r7, sp, #0
 8017a02:	4603      	mov	r3, r0
 8017a04:	6039      	str	r1, [r7, #0]
 8017a06:	71fb      	strb	r3, [r7, #7]
 8017a08:	4613      	mov	r3, r2
 8017a0a:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8017a0c:	79bb      	ldrb	r3, [r7, #6]
 8017a0e:	b29b      	uxth	r3, r3
 8017a10:	79f9      	ldrb	r1, [r7, #7]
 8017a12:	683a      	ldr	r2, [r7, #0]
 8017a14:	4803      	ldr	r0, [pc, #12]	; (8017a24 <SUBGRF_WriteBuffer+0x28>)
 8017a16:	f7ef fc10 	bl	800723a <HAL_SUBGHZ_WriteBuffer>
}
 8017a1a:	bf00      	nop
 8017a1c:	3708      	adds	r7, #8
 8017a1e:	46bd      	mov	sp, r7
 8017a20:	bd80      	pop	{r7, pc}
 8017a22:	bf00      	nop
 8017a24:	200015a0 	.word	0x200015a0

08017a28 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8017a28:	b580      	push	{r7, lr}
 8017a2a:	b082      	sub	sp, #8
 8017a2c:	af00      	add	r7, sp, #0
 8017a2e:	4603      	mov	r3, r0
 8017a30:	6039      	str	r1, [r7, #0]
 8017a32:	71fb      	strb	r3, [r7, #7]
 8017a34:	4613      	mov	r3, r2
 8017a36:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8017a38:	79bb      	ldrb	r3, [r7, #6]
 8017a3a:	b29b      	uxth	r3, r3
 8017a3c:	79f9      	ldrb	r1, [r7, #7]
 8017a3e:	683a      	ldr	r2, [r7, #0]
 8017a40:	4803      	ldr	r0, [pc, #12]	; (8017a50 <SUBGRF_ReadBuffer+0x28>)
 8017a42:	f7ef fc4d 	bl	80072e0 <HAL_SUBGHZ_ReadBuffer>
}
 8017a46:	bf00      	nop
 8017a48:	3708      	adds	r7, #8
 8017a4a:	46bd      	mov	sp, r7
 8017a4c:	bd80      	pop	{r7, pc}
 8017a4e:	bf00      	nop
 8017a50:	200015a0 	.word	0x200015a0

08017a54 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8017a54:	b580      	push	{r7, lr}
 8017a56:	b084      	sub	sp, #16
 8017a58:	af00      	add	r7, sp, #0
 8017a5a:	4603      	mov	r3, r0
 8017a5c:	460a      	mov	r2, r1
 8017a5e:	71fb      	strb	r3, [r7, #7]
 8017a60:	4613      	mov	r3, r2
 8017a62:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8017a64:	2301      	movs	r3, #1
 8017a66:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8017a68:	79bb      	ldrb	r3, [r7, #6]
 8017a6a:	2b01      	cmp	r3, #1
 8017a6c:	d10d      	bne.n	8017a8a <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8017a6e:	79fb      	ldrb	r3, [r7, #7]
 8017a70:	2b01      	cmp	r3, #1
 8017a72:	d104      	bne.n	8017a7e <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8017a74:	2302      	movs	r3, #2
 8017a76:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8017a78:	2004      	movs	r0, #4
 8017a7a:	f000 f8df 	bl	8017c3c <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8017a7e:	79fb      	ldrb	r3, [r7, #7]
 8017a80:	2b02      	cmp	r3, #2
 8017a82:	d107      	bne.n	8017a94 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8017a84:	2303      	movs	r3, #3
 8017a86:	73fb      	strb	r3, [r7, #15]
 8017a88:	e004      	b.n	8017a94 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8017a8a:	79bb      	ldrb	r3, [r7, #6]
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d101      	bne.n	8017a94 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8017a90:	2301      	movs	r3, #1
 8017a92:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8017a94:	7bfb      	ldrb	r3, [r7, #15]
 8017a96:	4618      	mov	r0, r3
 8017a98:	f7eb f970 	bl	8002d7c <RBI_ConfigRFSwitch>
}
 8017a9c:	bf00      	nop
 8017a9e:	3710      	adds	r7, #16
 8017aa0:	46bd      	mov	sp, r7
 8017aa2:	bd80      	pop	{r7, pc}

08017aa4 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8017aa4:	b580      	push	{r7, lr}
 8017aa6:	b084      	sub	sp, #16
 8017aa8:	af00      	add	r7, sp, #0
 8017aaa:	4603      	mov	r3, r0
 8017aac:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8017aae:	2301      	movs	r3, #1
 8017ab0:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8017ab2:	f7eb f9bf 	bl	8002e34 <RBI_GetTxConfig>
 8017ab6:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8017ab8:	68bb      	ldr	r3, [r7, #8]
 8017aba:	2b02      	cmp	r3, #2
 8017abc:	d016      	beq.n	8017aec <SUBGRF_SetRfTxPower+0x48>
 8017abe:	68bb      	ldr	r3, [r7, #8]
 8017ac0:	2b02      	cmp	r3, #2
 8017ac2:	dc16      	bgt.n	8017af2 <SUBGRF_SetRfTxPower+0x4e>
 8017ac4:	68bb      	ldr	r3, [r7, #8]
 8017ac6:	2b00      	cmp	r3, #0
 8017ac8:	d003      	beq.n	8017ad2 <SUBGRF_SetRfTxPower+0x2e>
 8017aca:	68bb      	ldr	r3, [r7, #8]
 8017acc:	2b01      	cmp	r3, #1
 8017ace:	d00a      	beq.n	8017ae6 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8017ad0:	e00f      	b.n	8017af2 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8017ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017ad6:	2b0f      	cmp	r3, #15
 8017ad8:	dd02      	ble.n	8017ae0 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8017ada:	2302      	movs	r3, #2
 8017adc:	73fb      	strb	r3, [r7, #15]
            break;
 8017ade:	e009      	b.n	8017af4 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8017ae0:	2301      	movs	r3, #1
 8017ae2:	73fb      	strb	r3, [r7, #15]
            break;
 8017ae4:	e006      	b.n	8017af4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8017ae6:	2301      	movs	r3, #1
 8017ae8:	73fb      	strb	r3, [r7, #15]
            break;
 8017aea:	e003      	b.n	8017af4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8017aec:	2302      	movs	r3, #2
 8017aee:	73fb      	strb	r3, [r7, #15]
            break;
 8017af0:	e000      	b.n	8017af4 <SUBGRF_SetRfTxPower+0x50>
            break;
 8017af2:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8017af4:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8017af8:	7bfb      	ldrb	r3, [r7, #15]
 8017afa:	2202      	movs	r2, #2
 8017afc:	4618      	mov	r0, r3
 8017afe:	f7ff fca3 	bl	8017448 <SUBGRF_SetTxParams>

    return paSelect;
 8017b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b04:	4618      	mov	r0, r3
 8017b06:	3710      	adds	r7, #16
 8017b08:	46bd      	mov	sp, r7
 8017b0a:	bd80      	pop	{r7, pc}

08017b0c <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8017b0c:	b580      	push	{r7, lr}
 8017b0e:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8017b10:	f7eb f997 	bl	8002e42 <RBI_GetWakeUpTime>
 8017b14:	4603      	mov	r3, r0
}
 8017b16:	4618      	mov	r0, r3
 8017b18:	bd80      	pop	{r7, pc}
	...

08017b1c <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017b1c:	b580      	push	{r7, lr}
 8017b1e:	b082      	sub	sp, #8
 8017b20:	af00      	add	r7, sp, #0
 8017b22:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8017b24:	4b03      	ldr	r3, [pc, #12]	; (8017b34 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	2001      	movs	r0, #1
 8017b2a:	4798      	blx	r3
}
 8017b2c:	bf00      	nop
 8017b2e:	3708      	adds	r7, #8
 8017b30:	46bd      	mov	sp, r7
 8017b32:	bd80      	pop	{r7, pc}
 8017b34:	20001124 	.word	0x20001124

08017b38 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017b38:	b580      	push	{r7, lr}
 8017b3a:	b082      	sub	sp, #8
 8017b3c:	af00      	add	r7, sp, #0
 8017b3e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8017b40:	4b03      	ldr	r3, [pc, #12]	; (8017b50 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8017b42:	681b      	ldr	r3, [r3, #0]
 8017b44:	2002      	movs	r0, #2
 8017b46:	4798      	blx	r3
}
 8017b48:	bf00      	nop
 8017b4a:	3708      	adds	r7, #8
 8017b4c:	46bd      	mov	sp, r7
 8017b4e:	bd80      	pop	{r7, pc}
 8017b50:	20001124 	.word	0x20001124

08017b54 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8017b54:	b580      	push	{r7, lr}
 8017b56:	b082      	sub	sp, #8
 8017b58:	af00      	add	r7, sp, #0
 8017b5a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8017b5c:	4b03      	ldr	r3, [pc, #12]	; (8017b6c <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8017b5e:	681b      	ldr	r3, [r3, #0]
 8017b60:	2040      	movs	r0, #64	; 0x40
 8017b62:	4798      	blx	r3
}
 8017b64:	bf00      	nop
 8017b66:	3708      	adds	r7, #8
 8017b68:	46bd      	mov	sp, r7
 8017b6a:	bd80      	pop	{r7, pc}
 8017b6c:	20001124 	.word	0x20001124

08017b70 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8017b70:	b580      	push	{r7, lr}
 8017b72:	b082      	sub	sp, #8
 8017b74:	af00      	add	r7, sp, #0
 8017b76:	6078      	str	r0, [r7, #4]
 8017b78:	460b      	mov	r3, r1
 8017b7a:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8017b7c:	78fb      	ldrb	r3, [r7, #3]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d002      	beq.n	8017b88 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8017b82:	2b01      	cmp	r3, #1
 8017b84:	d005      	beq.n	8017b92 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8017b86:	e00a      	b.n	8017b9e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8017b88:	4b07      	ldr	r3, [pc, #28]	; (8017ba8 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8017b8a:	681b      	ldr	r3, [r3, #0]
 8017b8c:	2080      	movs	r0, #128	; 0x80
 8017b8e:	4798      	blx	r3
            break;
 8017b90:	e005      	b.n	8017b9e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8017b92:	4b05      	ldr	r3, [pc, #20]	; (8017ba8 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8017b94:	681b      	ldr	r3, [r3, #0]
 8017b96:	f44f 7080 	mov.w	r0, #256	; 0x100
 8017b9a:	4798      	blx	r3
            break;
 8017b9c:	bf00      	nop
    }
}
 8017b9e:	bf00      	nop
 8017ba0:	3708      	adds	r7, #8
 8017ba2:	46bd      	mov	sp, r7
 8017ba4:	bd80      	pop	{r7, pc}
 8017ba6:	bf00      	nop
 8017ba8:	20001124 	.word	0x20001124

08017bac <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017bac:	b580      	push	{r7, lr}
 8017bae:	b082      	sub	sp, #8
 8017bb0:	af00      	add	r7, sp, #0
 8017bb2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8017bb4:	4b04      	ldr	r3, [pc, #16]	; (8017bc8 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8017bbc:	4798      	blx	r3
}
 8017bbe:	bf00      	nop
 8017bc0:	3708      	adds	r7, #8
 8017bc2:	46bd      	mov	sp, r7
 8017bc4:	bd80      	pop	{r7, pc}
 8017bc6:	bf00      	nop
 8017bc8:	20001124 	.word	0x20001124

08017bcc <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017bcc:	b580      	push	{r7, lr}
 8017bce:	b082      	sub	sp, #8
 8017bd0:	af00      	add	r7, sp, #0
 8017bd2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8017bd4:	4b03      	ldr	r3, [pc, #12]	; (8017be4 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8017bd6:	681b      	ldr	r3, [r3, #0]
 8017bd8:	2020      	movs	r0, #32
 8017bda:	4798      	blx	r3
}
 8017bdc:	bf00      	nop
 8017bde:	3708      	adds	r7, #8
 8017be0:	46bd      	mov	sp, r7
 8017be2:	bd80      	pop	{r7, pc}
 8017be4:	20001124 	.word	0x20001124

08017be8 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017be8:	b580      	push	{r7, lr}
 8017bea:	b082      	sub	sp, #8
 8017bec:	af00      	add	r7, sp, #0
 8017bee:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8017bf0:	4b03      	ldr	r3, [pc, #12]	; (8017c00 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8017bf2:	681b      	ldr	r3, [r3, #0]
 8017bf4:	2004      	movs	r0, #4
 8017bf6:	4798      	blx	r3
}
 8017bf8:	bf00      	nop
 8017bfa:	3708      	adds	r7, #8
 8017bfc:	46bd      	mov	sp, r7
 8017bfe:	bd80      	pop	{r7, pc}
 8017c00:	20001124 	.word	0x20001124

08017c04 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017c04:	b580      	push	{r7, lr}
 8017c06:	b082      	sub	sp, #8
 8017c08:	af00      	add	r7, sp, #0
 8017c0a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8017c0c:	4b03      	ldr	r3, [pc, #12]	; (8017c1c <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8017c0e:	681b      	ldr	r3, [r3, #0]
 8017c10:	2008      	movs	r0, #8
 8017c12:	4798      	blx	r3
}
 8017c14:	bf00      	nop
 8017c16:	3708      	adds	r7, #8
 8017c18:	46bd      	mov	sp, r7
 8017c1a:	bd80      	pop	{r7, pc}
 8017c1c:	20001124 	.word	0x20001124

08017c20 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8017c20:	b580      	push	{r7, lr}
 8017c22:	b082      	sub	sp, #8
 8017c24:	af00      	add	r7, sp, #0
 8017c26:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8017c28:	4b03      	ldr	r3, [pc, #12]	; (8017c38 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	2010      	movs	r0, #16
 8017c2e:	4798      	blx	r3
}
 8017c30:	bf00      	nop
 8017c32:	3708      	adds	r7, #8
 8017c34:	46bd      	mov	sp, r7
 8017c36:	bd80      	pop	{r7, pc}
 8017c38:	20001124 	.word	0x20001124

08017c3c <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b084      	sub	sp, #16
 8017c40:	af00      	add	r7, sp, #0
 8017c42:	4603      	mov	r3, r0
 8017c44:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8017c46:	f7eb f90a 	bl	8002e5e <RBI_IsDCDC>
 8017c4a:	4603      	mov	r3, r0
 8017c4c:	2b01      	cmp	r3, #1
 8017c4e:	d112      	bne.n	8017c76 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8017c50:	f640 1023 	movw	r0, #2339	; 0x923
 8017c54:	f7ff fe96 	bl	8017984 <SUBGRF_ReadRegister>
 8017c58:	4603      	mov	r3, r0
 8017c5a:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8017c5c:	7bfb      	ldrb	r3, [r7, #15]
 8017c5e:	f023 0306 	bic.w	r3, r3, #6
 8017c62:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8017c64:	7bfa      	ldrb	r2, [r7, #15]
 8017c66:	79fb      	ldrb	r3, [r7, #7]
 8017c68:	4313      	orrs	r3, r2
 8017c6a:	b2db      	uxtb	r3, r3
 8017c6c:	4619      	mov	r1, r3
 8017c6e:	f640 1023 	movw	r0, #2339	; 0x923
 8017c72:	f7ff fe73 	bl	801795c <SUBGRF_WriteRegister>
  }
}
 8017c76:	bf00      	nop
 8017c78:	3710      	adds	r7, #16
 8017c7a:	46bd      	mov	sp, r7
 8017c7c:	bd80      	pop	{r7, pc}
	...

08017c80 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8017c80:	b580      	push	{r7, lr}
 8017c82:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8017c84:	2218      	movs	r2, #24
 8017c86:	2100      	movs	r1, #0
 8017c88:	4807      	ldr	r0, [pc, #28]	; (8017ca8 <UTIL_ADV_TRACE_Init+0x28>)
 8017c8a:	f000 fb50 	bl	801832e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8017c8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017c92:	2100      	movs	r1, #0
 8017c94:	4805      	ldr	r0, [pc, #20]	; (8017cac <UTIL_ADV_TRACE_Init+0x2c>)
 8017c96:	f000 fb4a 	bl	801832e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8017c9a:	4b05      	ldr	r3, [pc, #20]	; (8017cb0 <UTIL_ADV_TRACE_Init+0x30>)
 8017c9c:	681b      	ldr	r3, [r3, #0]
 8017c9e:	4805      	ldr	r0, [pc, #20]	; (8017cb4 <UTIL_ADV_TRACE_Init+0x34>)
 8017ca0:	4798      	blx	r3
 8017ca2:	4603      	mov	r3, r0
}
 8017ca4:	4618      	mov	r0, r3
 8017ca6:	bd80      	pop	{r7, pc}
 8017ca8:	20001128 	.word	0x20001128
 8017cac:	20001140 	.word	0x20001140
 8017cb0:	08019bb0 	.word	0x08019bb0
 8017cb4:	08017f01 	.word	0x08017f01

08017cb8 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8017cb8:	b408      	push	{r3}
 8017cba:	b580      	push	{r7, lr}
 8017cbc:	b08d      	sub	sp, #52	; 0x34
 8017cbe:	af00      	add	r7, sp, #0
 8017cc0:	60f8      	str	r0, [r7, #12]
 8017cc2:	60b9      	str	r1, [r7, #8]
 8017cc4:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8017cc6:	2300      	movs	r3, #0
 8017cc8:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 8017cca:	2300      	movs	r3, #0
 8017ccc:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8017cce:	4b38      	ldr	r3, [pc, #224]	; (8017db0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8017cd0:	7a1b      	ldrb	r3, [r3, #8]
 8017cd2:	461a      	mov	r2, r3
 8017cd4:	68fb      	ldr	r3, [r7, #12]
 8017cd6:	4293      	cmp	r3, r2
 8017cd8:	d902      	bls.n	8017ce0 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 8017cda:	f06f 0304 	mvn.w	r3, #4
 8017cde:	e05f      	b.n	8017da0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8017ce0:	4b33      	ldr	r3, [pc, #204]	; (8017db0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8017ce2:	68da      	ldr	r2, [r3, #12]
 8017ce4:	68bb      	ldr	r3, [r7, #8]
 8017ce6:	4013      	ands	r3, r2
 8017ce8:	68ba      	ldr	r2, [r7, #8]
 8017cea:	429a      	cmp	r2, r3
 8017cec:	d002      	beq.n	8017cf4 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 8017cee:	f06f 0305 	mvn.w	r3, #5
 8017cf2:	e055      	b.n	8017da0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8017cf4:	4b2e      	ldr	r3, [pc, #184]	; (8017db0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8017cf6:	685b      	ldr	r3, [r3, #4]
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	d00a      	beq.n	8017d12 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	2b00      	cmp	r3, #0
 8017d00:	d007      	beq.n	8017d12 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8017d02:	4b2b      	ldr	r3, [pc, #172]	; (8017db0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8017d04:	685b      	ldr	r3, [r3, #4]
 8017d06:	f107 0116 	add.w	r1, r7, #22
 8017d0a:	f107 0218 	add.w	r2, r7, #24
 8017d0e:	4610      	mov	r0, r2
 8017d10:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8017d12:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8017d16:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8017d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d1a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017d1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8017d20:	4824      	ldr	r0, [pc, #144]	; (8017db4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8017d22:	f001 f933 	bl	8018f8c <tiny_vsnprintf_like>
 8017d26:	4603      	mov	r3, r0
 8017d28:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 8017d2a:	f000 f9ef 	bl	801810c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8017d2e:	8afa      	ldrh	r2, [r7, #22]
 8017d30:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8017d32:	4413      	add	r3, r2
 8017d34:	b29b      	uxth	r3, r3
 8017d36:	f107 0214 	add.w	r2, r7, #20
 8017d3a:	4611      	mov	r1, r2
 8017d3c:	4618      	mov	r0, r3
 8017d3e:	f000 f967 	bl	8018010 <TRACE_AllocateBufer>
 8017d42:	4603      	mov	r3, r0
 8017d44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017d48:	d026      	beq.n	8017d98 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 8017d4a:	2300      	movs	r3, #0
 8017d4c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8017d4e:	e00f      	b.n	8017d70 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8017d50:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017d52:	8aba      	ldrh	r2, [r7, #20]
 8017d54:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8017d58:	440b      	add	r3, r1
 8017d5a:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 8017d5e:	4b16      	ldr	r3, [pc, #88]	; (8017db8 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8017d60:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 8017d62:	8abb      	ldrh	r3, [r7, #20]
 8017d64:	3301      	adds	r3, #1
 8017d66:	b29b      	uxth	r3, r3
 8017d68:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 8017d6a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017d6c:	3301      	adds	r3, #1
 8017d6e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8017d70:	8afb      	ldrh	r3, [r7, #22]
 8017d72:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8017d74:	429a      	cmp	r2, r3
 8017d76:	d3eb      	bcc.n	8017d50 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8017d78:	8abb      	ldrh	r3, [r7, #20]
 8017d7a:	461a      	mov	r2, r3
 8017d7c:	4b0e      	ldr	r3, [pc, #56]	; (8017db8 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8017d7e:	18d0      	adds	r0, r2, r3
 8017d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d82:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017d84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8017d88:	f001 f900 	bl	8018f8c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 8017d8c:	f000 f9dc 	bl	8018148 <TRACE_UnLock>

    return TRACE_Send();
 8017d90:	f000 f832 	bl	8017df8 <TRACE_Send>
 8017d94:	4603      	mov	r3, r0
 8017d96:	e003      	b.n	8017da0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8017d98:	f000 f9d6 	bl	8018148 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 8017d9c:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8017da0:	4618      	mov	r0, r3
 8017da2:	3734      	adds	r7, #52	; 0x34
 8017da4:	46bd      	mov	sp, r7
 8017da6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8017daa:	b001      	add	sp, #4
 8017dac:	4770      	bx	lr
 8017dae:	bf00      	nop
 8017db0:	20001128 	.word	0x20001128
 8017db4:	20001340 	.word	0x20001340
 8017db8:	20001140 	.word	0x20001140

08017dbc <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8017dbc:	b480      	push	{r7}
 8017dbe:	b083      	sub	sp, #12
 8017dc0:	af00      	add	r7, sp, #0
 8017dc2:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 8017dc4:	4a03      	ldr	r2, [pc, #12]	; (8017dd4 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	6053      	str	r3, [r2, #4]
}
 8017dca:	bf00      	nop
 8017dcc:	370c      	adds	r7, #12
 8017dce:	46bd      	mov	sp, r7
 8017dd0:	bc80      	pop	{r7}
 8017dd2:	4770      	bx	lr
 8017dd4:	20001128 	.word	0x20001128

08017dd8 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8017dd8:	b480      	push	{r7}
 8017dda:	b083      	sub	sp, #12
 8017ddc:	af00      	add	r7, sp, #0
 8017dde:	4603      	mov	r3, r0
 8017de0:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8017de2:	4a04      	ldr	r2, [pc, #16]	; (8017df4 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8017de4:	79fb      	ldrb	r3, [r7, #7]
 8017de6:	7213      	strb	r3, [r2, #8]
}
 8017de8:	bf00      	nop
 8017dea:	370c      	adds	r7, #12
 8017dec:	46bd      	mov	sp, r7
 8017dee:	bc80      	pop	{r7}
 8017df0:	4770      	bx	lr
 8017df2:	bf00      	nop
 8017df4:	20001128 	.word	0x20001128

08017df8 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	b088      	sub	sp, #32
 8017dfc:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 8017dfe:	2300      	movs	r3, #0
 8017e00:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 8017e02:	2300      	movs	r3, #0
 8017e04:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017e06:	f3ef 8310 	mrs	r3, PRIMASK
 8017e0a:	613b      	str	r3, [r7, #16]
  return(result);
 8017e0c:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 8017e0e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017e10:	b672      	cpsid	i
}
 8017e12:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 8017e14:	f000 f9b6 	bl	8018184 <TRACE_IsLocked>
 8017e18:	4603      	mov	r3, r0
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d15d      	bne.n	8017eda <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 8017e1e:	f000 f975 	bl	801810c <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8017e22:	4b34      	ldr	r3, [pc, #208]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e24:	8a1a      	ldrh	r2, [r3, #16]
 8017e26:	4b33      	ldr	r3, [pc, #204]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e28:	8a5b      	ldrh	r3, [r3, #18]
 8017e2a:	429a      	cmp	r2, r3
 8017e2c:	d04d      	beq.n	8017eca <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8017e2e:	4b31      	ldr	r3, [pc, #196]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e30:	789b      	ldrb	r3, [r3, #2]
 8017e32:	2b01      	cmp	r3, #1
 8017e34:	d117      	bne.n	8017e66 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8017e36:	4b2f      	ldr	r3, [pc, #188]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e38:	881a      	ldrh	r2, [r3, #0]
 8017e3a:	4b2e      	ldr	r3, [pc, #184]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e3c:	8a1b      	ldrh	r3, [r3, #16]
 8017e3e:	1ad3      	subs	r3, r2, r3
 8017e40:	b29a      	uxth	r2, r3
 8017e42:	4b2c      	ldr	r3, [pc, #176]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e44:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8017e46:	4b2b      	ldr	r3, [pc, #172]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e48:	2202      	movs	r2, #2
 8017e4a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8017e4c:	4b29      	ldr	r3, [pc, #164]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e4e:	2200      	movs	r2, #0
 8017e50:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8017e52:	4b28      	ldr	r3, [pc, #160]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e54:	8a9b      	ldrh	r3, [r3, #20]
 8017e56:	2b00      	cmp	r3, #0
 8017e58:	d105      	bne.n	8017e66 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8017e5a:	4b26      	ldr	r3, [pc, #152]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e5c:	2200      	movs	r2, #0
 8017e5e:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8017e60:	4b24      	ldr	r3, [pc, #144]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e62:	2200      	movs	r2, #0
 8017e64:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8017e66:	4b23      	ldr	r3, [pc, #140]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e68:	789b      	ldrb	r3, [r3, #2]
 8017e6a:	2b00      	cmp	r3, #0
 8017e6c:	d115      	bne.n	8017e9a <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8017e6e:	4b21      	ldr	r3, [pc, #132]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e70:	8a5a      	ldrh	r2, [r3, #18]
 8017e72:	4b20      	ldr	r3, [pc, #128]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e74:	8a1b      	ldrh	r3, [r3, #16]
 8017e76:	429a      	cmp	r2, r3
 8017e78:	d908      	bls.n	8017e8c <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8017e7a:	4b1e      	ldr	r3, [pc, #120]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e7c:	8a5a      	ldrh	r2, [r3, #18]
 8017e7e:	4b1d      	ldr	r3, [pc, #116]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e80:	8a1b      	ldrh	r3, [r3, #16]
 8017e82:	1ad3      	subs	r3, r2, r3
 8017e84:	b29a      	uxth	r2, r3
 8017e86:	4b1b      	ldr	r3, [pc, #108]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e88:	829a      	strh	r2, [r3, #20]
 8017e8a:	e006      	b.n	8017e9a <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8017e8c:	4b19      	ldr	r3, [pc, #100]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e8e:	8a1b      	ldrh	r3, [r3, #16]
 8017e90:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8017e94:	b29a      	uxth	r2, r3
 8017e96:	4b17      	ldr	r3, [pc, #92]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e98:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8017e9a:	4b16      	ldr	r3, [pc, #88]	; (8017ef4 <TRACE_Send+0xfc>)
 8017e9c:	8a1b      	ldrh	r3, [r3, #16]
 8017e9e:	461a      	mov	r2, r3
 8017ea0:	4b15      	ldr	r3, [pc, #84]	; (8017ef8 <TRACE_Send+0x100>)
 8017ea2:	4413      	add	r3, r2
 8017ea4:	61bb      	str	r3, [r7, #24]
 8017ea6:	697b      	ldr	r3, [r7, #20]
 8017ea8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	f383 8810 	msr	PRIMASK, r3
}
 8017eb0:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 8017eb2:	f7ea fa05 	bl	80022c0 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8017eb6:	4b11      	ldr	r3, [pc, #68]	; (8017efc <TRACE_Send+0x104>)
 8017eb8:	68db      	ldr	r3, [r3, #12]
 8017eba:	4a0e      	ldr	r2, [pc, #56]	; (8017ef4 <TRACE_Send+0xfc>)
 8017ebc:	8a92      	ldrh	r2, [r2, #20]
 8017ebe:	4611      	mov	r1, r2
 8017ec0:	69b8      	ldr	r0, [r7, #24]
 8017ec2:	4798      	blx	r3
 8017ec4:	4603      	mov	r3, r0
 8017ec6:	77fb      	strb	r3, [r7, #31]
 8017ec8:	e00d      	b.n	8017ee6 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 8017eca:	f000 f93d 	bl	8018148 <TRACE_UnLock>
 8017ece:	697b      	ldr	r3, [r7, #20]
 8017ed0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017ed2:	68bb      	ldr	r3, [r7, #8]
 8017ed4:	f383 8810 	msr	PRIMASK, r3
}
 8017ed8:	e005      	b.n	8017ee6 <TRACE_Send+0xee>
 8017eda:	697b      	ldr	r3, [r7, #20]
 8017edc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017ede:	687b      	ldr	r3, [r7, #4]
 8017ee0:	f383 8810 	msr	PRIMASK, r3
}
 8017ee4:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 8017ee6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8017eea:	4618      	mov	r0, r3
 8017eec:	3720      	adds	r7, #32
 8017eee:	46bd      	mov	sp, r7
 8017ef0:	bd80      	pop	{r7, pc}
 8017ef2:	bf00      	nop
 8017ef4:	20001128 	.word	0x20001128
 8017ef8:	20001140 	.word	0x20001140
 8017efc:	08019bb0 	.word	0x08019bb0

08017f00 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 8017f00:	b580      	push	{r7, lr}
 8017f02:	b086      	sub	sp, #24
 8017f04:	af00      	add	r7, sp, #0
 8017f06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017f08:	f3ef 8310 	mrs	r3, PRIMASK
 8017f0c:	613b      	str	r3, [r7, #16]
  return(result);
 8017f0e:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8017f10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017f12:	b672      	cpsid	i
}
 8017f14:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8017f16:	4b3b      	ldr	r3, [pc, #236]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f18:	789b      	ldrb	r3, [r3, #2]
 8017f1a:	2b02      	cmp	r3, #2
 8017f1c:	d106      	bne.n	8017f2c <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8017f1e:	4b39      	ldr	r3, [pc, #228]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f20:	2200      	movs	r2, #0
 8017f22:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8017f24:	4b37      	ldr	r3, [pc, #220]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f26:	2200      	movs	r2, #0
 8017f28:	821a      	strh	r2, [r3, #16]
 8017f2a:	e00a      	b.n	8017f42 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8017f2c:	4b35      	ldr	r3, [pc, #212]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f2e:	8a1a      	ldrh	r2, [r3, #16]
 8017f30:	4b34      	ldr	r3, [pc, #208]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f32:	8a9b      	ldrh	r3, [r3, #20]
 8017f34:	4413      	add	r3, r2
 8017f36:	b29b      	uxth	r3, r3
 8017f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017f3c:	b29a      	uxth	r2, r3
 8017f3e:	4b31      	ldr	r3, [pc, #196]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f40:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8017f42:	4b30      	ldr	r3, [pc, #192]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f44:	8a1a      	ldrh	r2, [r3, #16]
 8017f46:	4b2f      	ldr	r3, [pc, #188]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f48:	8a5b      	ldrh	r3, [r3, #18]
 8017f4a:	429a      	cmp	r2, r3
 8017f4c:	d04b      	beq.n	8017fe6 <TRACE_TxCpltCallback+0xe6>
 8017f4e:	4b2d      	ldr	r3, [pc, #180]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f50:	8adb      	ldrh	r3, [r3, #22]
 8017f52:	2b01      	cmp	r3, #1
 8017f54:	d147      	bne.n	8017fe6 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8017f56:	4b2b      	ldr	r3, [pc, #172]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f58:	789b      	ldrb	r3, [r3, #2]
 8017f5a:	2b01      	cmp	r3, #1
 8017f5c:	d117      	bne.n	8017f8e <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8017f5e:	4b29      	ldr	r3, [pc, #164]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f60:	881a      	ldrh	r2, [r3, #0]
 8017f62:	4b28      	ldr	r3, [pc, #160]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f64:	8a1b      	ldrh	r3, [r3, #16]
 8017f66:	1ad3      	subs	r3, r2, r3
 8017f68:	b29a      	uxth	r2, r3
 8017f6a:	4b26      	ldr	r3, [pc, #152]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f6c:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8017f6e:	4b25      	ldr	r3, [pc, #148]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f70:	2202      	movs	r2, #2
 8017f72:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 8017f74:	4b23      	ldr	r3, [pc, #140]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f76:	2200      	movs	r2, #0
 8017f78:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8017f7a:	4b22      	ldr	r3, [pc, #136]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f7c:	8a9b      	ldrh	r3, [r3, #20]
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	d105      	bne.n	8017f8e <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8017f82:	4b20      	ldr	r3, [pc, #128]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f84:	2200      	movs	r2, #0
 8017f86:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8017f88:	4b1e      	ldr	r3, [pc, #120]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f8a:	2200      	movs	r2, #0
 8017f8c:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8017f8e:	4b1d      	ldr	r3, [pc, #116]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f90:	789b      	ldrb	r3, [r3, #2]
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d115      	bne.n	8017fc2 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8017f96:	4b1b      	ldr	r3, [pc, #108]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f98:	8a5a      	ldrh	r2, [r3, #18]
 8017f9a:	4b1a      	ldr	r3, [pc, #104]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017f9c:	8a1b      	ldrh	r3, [r3, #16]
 8017f9e:	429a      	cmp	r2, r3
 8017fa0:	d908      	bls.n	8017fb4 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8017fa2:	4b18      	ldr	r3, [pc, #96]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017fa4:	8a5a      	ldrh	r2, [r3, #18]
 8017fa6:	4b17      	ldr	r3, [pc, #92]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017fa8:	8a1b      	ldrh	r3, [r3, #16]
 8017faa:	1ad3      	subs	r3, r2, r3
 8017fac:	b29a      	uxth	r2, r3
 8017fae:	4b15      	ldr	r3, [pc, #84]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017fb0:	829a      	strh	r2, [r3, #20]
 8017fb2:	e006      	b.n	8017fc2 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8017fb4:	4b13      	ldr	r3, [pc, #76]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017fb6:	8a1b      	ldrh	r3, [r3, #16]
 8017fb8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8017fbc:	b29a      	uxth	r2, r3
 8017fbe:	4b11      	ldr	r3, [pc, #68]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017fc0:	829a      	strh	r2, [r3, #20]
 8017fc2:	697b      	ldr	r3, [r7, #20]
 8017fc4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017fc6:	68fb      	ldr	r3, [r7, #12]
 8017fc8:	f383 8810 	msr	PRIMASK, r3
}
 8017fcc:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 8017fce:	4b0e      	ldr	r3, [pc, #56]	; (8018008 <TRACE_TxCpltCallback+0x108>)
 8017fd0:	68db      	ldr	r3, [r3, #12]
 8017fd2:	4a0c      	ldr	r2, [pc, #48]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017fd4:	8a12      	ldrh	r2, [r2, #16]
 8017fd6:	4611      	mov	r1, r2
 8017fd8:	4a0c      	ldr	r2, [pc, #48]	; (801800c <TRACE_TxCpltCallback+0x10c>)
 8017fda:	440a      	add	r2, r1
 8017fdc:	4909      	ldr	r1, [pc, #36]	; (8018004 <TRACE_TxCpltCallback+0x104>)
 8017fde:	8a89      	ldrh	r1, [r1, #20]
 8017fe0:	4610      	mov	r0, r2
 8017fe2:	4798      	blx	r3
 8017fe4:	e00a      	b.n	8017ffc <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 8017fe6:	f7ea f973 	bl	80022d0 <UTIL_ADV_TRACE_PostSendHook>
 8017fea:	697b      	ldr	r3, [r7, #20]
 8017fec:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017fee:	68bb      	ldr	r3, [r7, #8]
 8017ff0:	f383 8810 	msr	PRIMASK, r3
}
 8017ff4:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 8017ff6:	f000 f8a7 	bl	8018148 <TRACE_UnLock>
  }
}
 8017ffa:	bf00      	nop
 8017ffc:	bf00      	nop
 8017ffe:	3718      	adds	r7, #24
 8018000:	46bd      	mov	sp, r7
 8018002:	bd80      	pop	{r7, pc}
 8018004:	20001128 	.word	0x20001128
 8018008:	08019bb0 	.word	0x08019bb0
 801800c:	20001140 	.word	0x20001140

08018010 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8018010:	b480      	push	{r7}
 8018012:	b087      	sub	sp, #28
 8018014:	af00      	add	r7, sp, #0
 8018016:	4603      	mov	r3, r0
 8018018:	6039      	str	r1, [r7, #0]
 801801a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801801c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018020:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018022:	f3ef 8310 	mrs	r3, PRIMASK
 8018026:	60fb      	str	r3, [r7, #12]
  return(result);
 8018028:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801802a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801802c:	b672      	cpsid	i
}
 801802e:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8018030:	4b35      	ldr	r3, [pc, #212]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018032:	8a5a      	ldrh	r2, [r3, #18]
 8018034:	4b34      	ldr	r3, [pc, #208]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018036:	8a1b      	ldrh	r3, [r3, #16]
 8018038:	429a      	cmp	r2, r3
 801803a:	d11b      	bne.n	8018074 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801803c:	4b32      	ldr	r3, [pc, #200]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 801803e:	8a5b      	ldrh	r3, [r3, #18]
 8018040:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8018044:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8018046:	88fa      	ldrh	r2, [r7, #6]
 8018048:	8afb      	ldrh	r3, [r7, #22]
 801804a:	429a      	cmp	r2, r3
 801804c:	d33a      	bcc.n	80180c4 <TRACE_AllocateBufer+0xb4>
 801804e:	4b2e      	ldr	r3, [pc, #184]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018050:	8a1b      	ldrh	r3, [r3, #16]
 8018052:	88fa      	ldrh	r2, [r7, #6]
 8018054:	429a      	cmp	r2, r3
 8018056:	d235      	bcs.n	80180c4 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8018058:	4b2b      	ldr	r3, [pc, #172]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 801805a:	2201      	movs	r2, #1
 801805c:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801805e:	4b2a      	ldr	r3, [pc, #168]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018060:	8a5a      	ldrh	r2, [r3, #18]
 8018062:	4b29      	ldr	r3, [pc, #164]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018064:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8018066:	4b28      	ldr	r3, [pc, #160]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018068:	8a1b      	ldrh	r3, [r3, #16]
 801806a:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801806c:	4b26      	ldr	r3, [pc, #152]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 801806e:	2200      	movs	r2, #0
 8018070:	825a      	strh	r2, [r3, #18]
 8018072:	e027      	b.n	80180c4 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8018074:	4b24      	ldr	r3, [pc, #144]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018076:	8a5a      	ldrh	r2, [r3, #18]
 8018078:	4b23      	ldr	r3, [pc, #140]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 801807a:	8a1b      	ldrh	r3, [r3, #16]
 801807c:	429a      	cmp	r2, r3
 801807e:	d91b      	bls.n	80180b8 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8018080:	4b21      	ldr	r3, [pc, #132]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018082:	8a5b      	ldrh	r3, [r3, #18]
 8018084:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8018088:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801808a:	88fa      	ldrh	r2, [r7, #6]
 801808c:	8afb      	ldrh	r3, [r7, #22]
 801808e:	429a      	cmp	r2, r3
 8018090:	d318      	bcc.n	80180c4 <TRACE_AllocateBufer+0xb4>
 8018092:	4b1d      	ldr	r3, [pc, #116]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 8018094:	8a1b      	ldrh	r3, [r3, #16]
 8018096:	88fa      	ldrh	r2, [r7, #6]
 8018098:	429a      	cmp	r2, r3
 801809a:	d213      	bcs.n	80180c4 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801809c:	4b1a      	ldr	r3, [pc, #104]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 801809e:	2201      	movs	r2, #1
 80180a0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80180a2:	4b19      	ldr	r3, [pc, #100]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180a4:	8a5a      	ldrh	r2, [r3, #18]
 80180a6:	4b18      	ldr	r3, [pc, #96]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180a8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80180aa:	4b17      	ldr	r3, [pc, #92]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180ac:	8a1b      	ldrh	r3, [r3, #16]
 80180ae:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 80180b0:	4b15      	ldr	r3, [pc, #84]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180b2:	2200      	movs	r2, #0
 80180b4:	825a      	strh	r2, [r3, #18]
 80180b6:	e005      	b.n	80180c4 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 80180b8:	4b13      	ldr	r3, [pc, #76]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180ba:	8a1a      	ldrh	r2, [r3, #16]
 80180bc:	4b12      	ldr	r3, [pc, #72]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180be:	8a5b      	ldrh	r3, [r3, #18]
 80180c0:	1ad3      	subs	r3, r2, r3
 80180c2:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 80180c4:	8afa      	ldrh	r2, [r7, #22]
 80180c6:	88fb      	ldrh	r3, [r7, #6]
 80180c8:	429a      	cmp	r2, r3
 80180ca:	d90f      	bls.n	80180ec <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 80180cc:	4b0e      	ldr	r3, [pc, #56]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180ce:	8a5a      	ldrh	r2, [r3, #18]
 80180d0:	683b      	ldr	r3, [r7, #0]
 80180d2:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 80180d4:	4b0c      	ldr	r3, [pc, #48]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180d6:	8a5a      	ldrh	r2, [r3, #18]
 80180d8:	88fb      	ldrh	r3, [r7, #6]
 80180da:	4413      	add	r3, r2
 80180dc:	b29b      	uxth	r3, r3
 80180de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80180e2:	b29a      	uxth	r2, r3
 80180e4:	4b08      	ldr	r3, [pc, #32]	; (8018108 <TRACE_AllocateBufer+0xf8>)
 80180e6:	825a      	strh	r2, [r3, #18]
    ret = 0;
 80180e8:	2300      	movs	r3, #0
 80180ea:	82bb      	strh	r3, [r7, #20]
 80180ec:	693b      	ldr	r3, [r7, #16]
 80180ee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80180f0:	68bb      	ldr	r3, [r7, #8]
 80180f2:	f383 8810 	msr	PRIMASK, r3
}
 80180f6:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 80180f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 80180fc:	4618      	mov	r0, r3
 80180fe:	371c      	adds	r7, #28
 8018100:	46bd      	mov	sp, r7
 8018102:	bc80      	pop	{r7}
 8018104:	4770      	bx	lr
 8018106:	bf00      	nop
 8018108:	20001128 	.word	0x20001128

0801810c <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 801810c:	b480      	push	{r7}
 801810e:	b085      	sub	sp, #20
 8018110:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018112:	f3ef 8310 	mrs	r3, PRIMASK
 8018116:	607b      	str	r3, [r7, #4]
  return(result);
 8018118:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801811a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801811c:	b672      	cpsid	i
}
 801811e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 8018120:	4b08      	ldr	r3, [pc, #32]	; (8018144 <TRACE_Lock+0x38>)
 8018122:	8adb      	ldrh	r3, [r3, #22]
 8018124:	3301      	adds	r3, #1
 8018126:	b29a      	uxth	r2, r3
 8018128:	4b06      	ldr	r3, [pc, #24]	; (8018144 <TRACE_Lock+0x38>)
 801812a:	82da      	strh	r2, [r3, #22]
 801812c:	68fb      	ldr	r3, [r7, #12]
 801812e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018130:	68bb      	ldr	r3, [r7, #8]
 8018132:	f383 8810 	msr	PRIMASK, r3
}
 8018136:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8018138:	bf00      	nop
 801813a:	3714      	adds	r7, #20
 801813c:	46bd      	mov	sp, r7
 801813e:	bc80      	pop	{r7}
 8018140:	4770      	bx	lr
 8018142:	bf00      	nop
 8018144:	20001128 	.word	0x20001128

08018148 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 8018148:	b480      	push	{r7}
 801814a:	b085      	sub	sp, #20
 801814c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801814e:	f3ef 8310 	mrs	r3, PRIMASK
 8018152:	607b      	str	r3, [r7, #4]
  return(result);
 8018154:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018156:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8018158:	b672      	cpsid	i
}
 801815a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801815c:	4b08      	ldr	r3, [pc, #32]	; (8018180 <TRACE_UnLock+0x38>)
 801815e:	8adb      	ldrh	r3, [r3, #22]
 8018160:	3b01      	subs	r3, #1
 8018162:	b29a      	uxth	r2, r3
 8018164:	4b06      	ldr	r3, [pc, #24]	; (8018180 <TRACE_UnLock+0x38>)
 8018166:	82da      	strh	r2, [r3, #22]
 8018168:	68fb      	ldr	r3, [r7, #12]
 801816a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801816c:	68bb      	ldr	r3, [r7, #8]
 801816e:	f383 8810 	msr	PRIMASK, r3
}
 8018172:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8018174:	bf00      	nop
 8018176:	3714      	adds	r7, #20
 8018178:	46bd      	mov	sp, r7
 801817a:	bc80      	pop	{r7}
 801817c:	4770      	bx	lr
 801817e:	bf00      	nop
 8018180:	20001128 	.word	0x20001128

08018184 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 8018184:	b480      	push	{r7}
 8018186:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8018188:	4b05      	ldr	r3, [pc, #20]	; (80181a0 <TRACE_IsLocked+0x1c>)
 801818a:	8adb      	ldrh	r3, [r3, #22]
 801818c:	2b00      	cmp	r3, #0
 801818e:	bf14      	ite	ne
 8018190:	2301      	movne	r3, #1
 8018192:	2300      	moveq	r3, #0
 8018194:	b2db      	uxtb	r3, r3
}
 8018196:	4618      	mov	r0, r3
 8018198:	46bd      	mov	sp, r7
 801819a:	bc80      	pop	{r7}
 801819c:	4770      	bx	lr
 801819e:	bf00      	nop
 80181a0:	20001128 	.word	0x20001128

080181a4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80181a4:	b480      	push	{r7}
 80181a6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80181a8:	4b04      	ldr	r3, [pc, #16]	; (80181bc <UTIL_LPM_Init+0x18>)
 80181aa:	2200      	movs	r2, #0
 80181ac:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80181ae:	4b04      	ldr	r3, [pc, #16]	; (80181c0 <UTIL_LPM_Init+0x1c>)
 80181b0:	2200      	movs	r2, #0
 80181b2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80181b4:	bf00      	nop
 80181b6:	46bd      	mov	sp, r7
 80181b8:	bc80      	pop	{r7}
 80181ba:	4770      	bx	lr
 80181bc:	20001440 	.word	0x20001440
 80181c0:	20001444 	.word	0x20001444

080181c4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80181c4:	b480      	push	{r7}
 80181c6:	b087      	sub	sp, #28
 80181c8:	af00      	add	r7, sp, #0
 80181ca:	6078      	str	r0, [r7, #4]
 80181cc:	460b      	mov	r3, r1
 80181ce:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80181d0:	f3ef 8310 	mrs	r3, PRIMASK
 80181d4:	613b      	str	r3, [r7, #16]
  return(result);
 80181d6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80181d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80181da:	b672      	cpsid	i
}
 80181dc:	bf00      	nop
  
  switch( state )
 80181de:	78fb      	ldrb	r3, [r7, #3]
 80181e0:	2b00      	cmp	r3, #0
 80181e2:	d008      	beq.n	80181f6 <UTIL_LPM_SetStopMode+0x32>
 80181e4:	2b01      	cmp	r3, #1
 80181e6:	d10e      	bne.n	8018206 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 80181e8:	4b0d      	ldr	r3, [pc, #52]	; (8018220 <UTIL_LPM_SetStopMode+0x5c>)
 80181ea:	681a      	ldr	r2, [r3, #0]
 80181ec:	687b      	ldr	r3, [r7, #4]
 80181ee:	4313      	orrs	r3, r2
 80181f0:	4a0b      	ldr	r2, [pc, #44]	; (8018220 <UTIL_LPM_SetStopMode+0x5c>)
 80181f2:	6013      	str	r3, [r2, #0]
      break;
 80181f4:	e008      	b.n	8018208 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 80181f6:	687b      	ldr	r3, [r7, #4]
 80181f8:	43da      	mvns	r2, r3
 80181fa:	4b09      	ldr	r3, [pc, #36]	; (8018220 <UTIL_LPM_SetStopMode+0x5c>)
 80181fc:	681b      	ldr	r3, [r3, #0]
 80181fe:	4013      	ands	r3, r2
 8018200:	4a07      	ldr	r2, [pc, #28]	; (8018220 <UTIL_LPM_SetStopMode+0x5c>)
 8018202:	6013      	str	r3, [r2, #0]
      break;
 8018204:	e000      	b.n	8018208 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8018206:	bf00      	nop
 8018208:	697b      	ldr	r3, [r7, #20]
 801820a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801820c:	68fb      	ldr	r3, [r7, #12]
 801820e:	f383 8810 	msr	PRIMASK, r3
}
 8018212:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8018214:	bf00      	nop
 8018216:	371c      	adds	r7, #28
 8018218:	46bd      	mov	sp, r7
 801821a:	bc80      	pop	{r7}
 801821c:	4770      	bx	lr
 801821e:	bf00      	nop
 8018220:	20001440 	.word	0x20001440

08018224 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8018224:	b480      	push	{r7}
 8018226:	b087      	sub	sp, #28
 8018228:	af00      	add	r7, sp, #0
 801822a:	6078      	str	r0, [r7, #4]
 801822c:	460b      	mov	r3, r1
 801822e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018230:	f3ef 8310 	mrs	r3, PRIMASK
 8018234:	613b      	str	r3, [r7, #16]
  return(result);
 8018236:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8018238:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801823a:	b672      	cpsid	i
}
 801823c:	bf00      	nop
  
  switch(state)
 801823e:	78fb      	ldrb	r3, [r7, #3]
 8018240:	2b00      	cmp	r3, #0
 8018242:	d008      	beq.n	8018256 <UTIL_LPM_SetOffMode+0x32>
 8018244:	2b01      	cmp	r3, #1
 8018246:	d10e      	bne.n	8018266 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8018248:	4b0d      	ldr	r3, [pc, #52]	; (8018280 <UTIL_LPM_SetOffMode+0x5c>)
 801824a:	681a      	ldr	r2, [r3, #0]
 801824c:	687b      	ldr	r3, [r7, #4]
 801824e:	4313      	orrs	r3, r2
 8018250:	4a0b      	ldr	r2, [pc, #44]	; (8018280 <UTIL_LPM_SetOffMode+0x5c>)
 8018252:	6013      	str	r3, [r2, #0]
      break;
 8018254:	e008      	b.n	8018268 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8018256:	687b      	ldr	r3, [r7, #4]
 8018258:	43da      	mvns	r2, r3
 801825a:	4b09      	ldr	r3, [pc, #36]	; (8018280 <UTIL_LPM_SetOffMode+0x5c>)
 801825c:	681b      	ldr	r3, [r3, #0]
 801825e:	4013      	ands	r3, r2
 8018260:	4a07      	ldr	r2, [pc, #28]	; (8018280 <UTIL_LPM_SetOffMode+0x5c>)
 8018262:	6013      	str	r3, [r2, #0]
      break;
 8018264:	e000      	b.n	8018268 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8018266:	bf00      	nop
 8018268:	697b      	ldr	r3, [r7, #20]
 801826a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801826c:	68fb      	ldr	r3, [r7, #12]
 801826e:	f383 8810 	msr	PRIMASK, r3
}
 8018272:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8018274:	bf00      	nop
 8018276:	371c      	adds	r7, #28
 8018278:	46bd      	mov	sp, r7
 801827a:	bc80      	pop	{r7}
 801827c:	4770      	bx	lr
 801827e:	bf00      	nop
 8018280:	20001444 	.word	0x20001444

08018284 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8018284:	b580      	push	{r7, lr}
 8018286:	b084      	sub	sp, #16
 8018288:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801828a:	f3ef 8310 	mrs	r3, PRIMASK
 801828e:	60bb      	str	r3, [r7, #8]
  return(result);
 8018290:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 8018292:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8018294:	b672      	cpsid	i
}
 8018296:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8018298:	4b12      	ldr	r3, [pc, #72]	; (80182e4 <UTIL_LPM_EnterLowPower+0x60>)
 801829a:	681b      	ldr	r3, [r3, #0]
 801829c:	2b00      	cmp	r3, #0
 801829e:	d006      	beq.n	80182ae <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 80182a0:	4b11      	ldr	r3, [pc, #68]	; (80182e8 <UTIL_LPM_EnterLowPower+0x64>)
 80182a2:	681b      	ldr	r3, [r3, #0]
 80182a4:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 80182a6:	4b10      	ldr	r3, [pc, #64]	; (80182e8 <UTIL_LPM_EnterLowPower+0x64>)
 80182a8:	685b      	ldr	r3, [r3, #4]
 80182aa:	4798      	blx	r3
 80182ac:	e010      	b.n	80182d0 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 80182ae:	4b0f      	ldr	r3, [pc, #60]	; (80182ec <UTIL_LPM_EnterLowPower+0x68>)
 80182b0:	681b      	ldr	r3, [r3, #0]
 80182b2:	2b00      	cmp	r3, #0
 80182b4:	d006      	beq.n	80182c4 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 80182b6:	4b0c      	ldr	r3, [pc, #48]	; (80182e8 <UTIL_LPM_EnterLowPower+0x64>)
 80182b8:	689b      	ldr	r3, [r3, #8]
 80182ba:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 80182bc:	4b0a      	ldr	r3, [pc, #40]	; (80182e8 <UTIL_LPM_EnterLowPower+0x64>)
 80182be:	68db      	ldr	r3, [r3, #12]
 80182c0:	4798      	blx	r3
 80182c2:	e005      	b.n	80182d0 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 80182c4:	4b08      	ldr	r3, [pc, #32]	; (80182e8 <UTIL_LPM_EnterLowPower+0x64>)
 80182c6:	691b      	ldr	r3, [r3, #16]
 80182c8:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 80182ca:	4b07      	ldr	r3, [pc, #28]	; (80182e8 <UTIL_LPM_EnterLowPower+0x64>)
 80182cc:	695b      	ldr	r3, [r3, #20]
 80182ce:	4798      	blx	r3
 80182d0:	68fb      	ldr	r3, [r7, #12]
 80182d2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80182d4:	687b      	ldr	r3, [r7, #4]
 80182d6:	f383 8810 	msr	PRIMASK, r3
}
 80182da:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 80182dc:	bf00      	nop
 80182de:	3710      	adds	r7, #16
 80182e0:	46bd      	mov	sp, r7
 80182e2:	bd80      	pop	{r7, pc}
 80182e4:	20001440 	.word	0x20001440
 80182e8:	08019b58 	.word	0x08019b58
 80182ec:	20001444 	.word	0x20001444

080182f0 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 80182f0:	b480      	push	{r7}
 80182f2:	b087      	sub	sp, #28
 80182f4:	af00      	add	r7, sp, #0
 80182f6:	60f8      	str	r0, [r7, #12]
 80182f8:	60b9      	str	r1, [r7, #8]
 80182fa:	4613      	mov	r3, r2
 80182fc:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 80182fe:	68fb      	ldr	r3, [r7, #12]
 8018300:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8018302:	68bb      	ldr	r3, [r7, #8]
 8018304:	613b      	str	r3, [r7, #16]

  while( size-- )
 8018306:	e007      	b.n	8018318 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8018308:	693a      	ldr	r2, [r7, #16]
 801830a:	1c53      	adds	r3, r2, #1
 801830c:	613b      	str	r3, [r7, #16]
 801830e:	697b      	ldr	r3, [r7, #20]
 8018310:	1c59      	adds	r1, r3, #1
 8018312:	6179      	str	r1, [r7, #20]
 8018314:	7812      	ldrb	r2, [r2, #0]
 8018316:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8018318:	88fb      	ldrh	r3, [r7, #6]
 801831a:	1e5a      	subs	r2, r3, #1
 801831c:	80fa      	strh	r2, [r7, #6]
 801831e:	2b00      	cmp	r3, #0
 8018320:	d1f2      	bne.n	8018308 <UTIL_MEM_cpy_8+0x18>
    }
}
 8018322:	bf00      	nop
 8018324:	bf00      	nop
 8018326:	371c      	adds	r7, #28
 8018328:	46bd      	mov	sp, r7
 801832a:	bc80      	pop	{r7}
 801832c:	4770      	bx	lr

0801832e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801832e:	b480      	push	{r7}
 8018330:	b085      	sub	sp, #20
 8018332:	af00      	add	r7, sp, #0
 8018334:	6078      	str	r0, [r7, #4]
 8018336:	460b      	mov	r3, r1
 8018338:	70fb      	strb	r3, [r7, #3]
 801833a:	4613      	mov	r3, r2
 801833c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8018342:	e004      	b.n	801834e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8018344:	68fb      	ldr	r3, [r7, #12]
 8018346:	1c5a      	adds	r2, r3, #1
 8018348:	60fa      	str	r2, [r7, #12]
 801834a:	78fa      	ldrb	r2, [r7, #3]
 801834c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801834e:	883b      	ldrh	r3, [r7, #0]
 8018350:	1e5a      	subs	r2, r3, #1
 8018352:	803a      	strh	r2, [r7, #0]
 8018354:	2b00      	cmp	r3, #0
 8018356:	d1f5      	bne.n	8018344 <UTIL_MEM_set_8+0x16>
  }
}
 8018358:	bf00      	nop
 801835a:	bf00      	nop
 801835c:	3714      	adds	r7, #20
 801835e:	46bd      	mov	sp, r7
 8018360:	bc80      	pop	{r7}
 8018362:	4770      	bx	lr

08018364 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8018364:	b580      	push	{r7, lr}
 8018366:	b08c      	sub	sp, #48	; 0x30
 8018368:	af00      	add	r7, sp, #0
 801836a:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801836c:	4b67      	ldr	r3, [pc, #412]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 801836e:	681b      	ldr	r3, [r3, #0]
 8018370:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8018372:	4b66      	ldr	r3, [pc, #408]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 8018374:	681a      	ldr	r2, [r3, #0]
 8018376:	687b      	ldr	r3, [r7, #4]
 8018378:	4013      	ands	r3, r2
 801837a:	4a64      	ldr	r2, [pc, #400]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 801837c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801837e:	e083      	b.n	8018488 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8018380:	2300      	movs	r3, #0
 8018382:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8018384:	e002      	b.n	801838c <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8018386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018388:	3301      	adds	r3, #1
 801838a:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801838c:	4a60      	ldr	r2, [pc, #384]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 801838e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018390:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018394:	4b5f      	ldr	r3, [pc, #380]	; (8018514 <UTIL_SEQ_Run+0x1b0>)
 8018396:	681b      	ldr	r3, [r3, #0]
 8018398:	401a      	ands	r2, r3
 801839a:	4b5c      	ldr	r3, [pc, #368]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 801839c:	681b      	ldr	r3, [r3, #0]
 801839e:	4013      	ands	r3, r2
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	d0f0      	beq.n	8018386 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 80183a4:	4a5a      	ldr	r2, [pc, #360]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 80183a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183a8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80183ac:	4b59      	ldr	r3, [pc, #356]	; (8018514 <UTIL_SEQ_Run+0x1b0>)
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	401a      	ands	r2, r3
 80183b2:	4b56      	ldr	r3, [pc, #344]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 80183b4:	681b      	ldr	r3, [r3, #0]
 80183b6:	4013      	ands	r3, r2
 80183b8:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80183ba:	4a55      	ldr	r2, [pc, #340]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 80183bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183be:	00db      	lsls	r3, r3, #3
 80183c0:	4413      	add	r3, r2
 80183c2:	685a      	ldr	r2, [r3, #4]
 80183c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183c6:	4013      	ands	r3, r2
 80183c8:	2b00      	cmp	r3, #0
 80183ca:	d106      	bne.n	80183da <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80183cc:	4a50      	ldr	r2, [pc, #320]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 80183ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183d0:	00db      	lsls	r3, r3, #3
 80183d2:	4413      	add	r3, r2
 80183d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80183d8:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 80183da:	4a4d      	ldr	r2, [pc, #308]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 80183dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183de:	00db      	lsls	r3, r3, #3
 80183e0:	4413      	add	r3, r2
 80183e2:	685a      	ldr	r2, [r3, #4]
 80183e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183e6:	4013      	ands	r3, r2
 80183e8:	4618      	mov	r0, r3
 80183ea:	f000 f8f9 	bl	80185e0 <SEQ_BitPosition>
 80183ee:	4603      	mov	r3, r0
 80183f0:	461a      	mov	r2, r3
 80183f2:	4b49      	ldr	r3, [pc, #292]	; (8018518 <UTIL_SEQ_Run+0x1b4>)
 80183f4:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 80183f6:	4a46      	ldr	r2, [pc, #280]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 80183f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183fa:	00db      	lsls	r3, r3, #3
 80183fc:	4413      	add	r3, r2
 80183fe:	685a      	ldr	r2, [r3, #4]
 8018400:	4b45      	ldr	r3, [pc, #276]	; (8018518 <UTIL_SEQ_Run+0x1b4>)
 8018402:	681b      	ldr	r3, [r3, #0]
 8018404:	2101      	movs	r1, #1
 8018406:	fa01 f303 	lsl.w	r3, r1, r3
 801840a:	43db      	mvns	r3, r3
 801840c:	401a      	ands	r2, r3
 801840e:	4940      	ldr	r1, [pc, #256]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 8018410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018412:	00db      	lsls	r3, r3, #3
 8018414:	440b      	add	r3, r1
 8018416:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018418:	f3ef 8310 	mrs	r3, PRIMASK
 801841c:	61bb      	str	r3, [r7, #24]
  return(result);
 801841e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018420:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8018422:	b672      	cpsid	i
}
 8018424:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8018426:	4b3c      	ldr	r3, [pc, #240]	; (8018518 <UTIL_SEQ_Run+0x1b4>)
 8018428:	681b      	ldr	r3, [r3, #0]
 801842a:	2201      	movs	r2, #1
 801842c:	fa02 f303 	lsl.w	r3, r2, r3
 8018430:	43da      	mvns	r2, r3
 8018432:	4b3a      	ldr	r3, [pc, #232]	; (801851c <UTIL_SEQ_Run+0x1b8>)
 8018434:	681b      	ldr	r3, [r3, #0]
 8018436:	4013      	ands	r3, r2
 8018438:	4a38      	ldr	r2, [pc, #224]	; (801851c <UTIL_SEQ_Run+0x1b8>)
 801843a:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801843c:	2302      	movs	r3, #2
 801843e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018440:	e013      	b.n	801846a <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8018442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018444:	3b01      	subs	r3, #1
 8018446:	4a32      	ldr	r2, [pc, #200]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 8018448:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801844c:	4b32      	ldr	r3, [pc, #200]	; (8018518 <UTIL_SEQ_Run+0x1b4>)
 801844e:	681b      	ldr	r3, [r3, #0]
 8018450:	2201      	movs	r2, #1
 8018452:	fa02 f303 	lsl.w	r3, r2, r3
 8018456:	43da      	mvns	r2, r3
 8018458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801845a:	3b01      	subs	r3, #1
 801845c:	400a      	ands	r2, r1
 801845e:	492c      	ldr	r1, [pc, #176]	; (8018510 <UTIL_SEQ_Run+0x1ac>)
 8018460:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8018464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018466:	3b01      	subs	r3, #1
 8018468:	62fb      	str	r3, [r7, #44]	; 0x2c
 801846a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801846c:	2b00      	cmp	r3, #0
 801846e:	d1e8      	bne.n	8018442 <UTIL_SEQ_Run+0xde>
 8018470:	6a3b      	ldr	r3, [r7, #32]
 8018472:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018474:	697b      	ldr	r3, [r7, #20]
 8018476:	f383 8810 	msr	PRIMASK, r3
}
 801847a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801847c:	4b26      	ldr	r3, [pc, #152]	; (8018518 <UTIL_SEQ_Run+0x1b4>)
 801847e:	681b      	ldr	r3, [r3, #0]
 8018480:	4a27      	ldr	r2, [pc, #156]	; (8018520 <UTIL_SEQ_Run+0x1bc>)
 8018482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018486:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8018488:	4b24      	ldr	r3, [pc, #144]	; (801851c <UTIL_SEQ_Run+0x1b8>)
 801848a:	681a      	ldr	r2, [r3, #0]
 801848c:	4b21      	ldr	r3, [pc, #132]	; (8018514 <UTIL_SEQ_Run+0x1b0>)
 801848e:	681b      	ldr	r3, [r3, #0]
 8018490:	401a      	ands	r2, r3
 8018492:	4b1e      	ldr	r3, [pc, #120]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 8018494:	681b      	ldr	r3, [r3, #0]
 8018496:	4013      	ands	r3, r2
 8018498:	2b00      	cmp	r3, #0
 801849a:	d007      	beq.n	80184ac <UTIL_SEQ_Run+0x148>
 801849c:	4b21      	ldr	r3, [pc, #132]	; (8018524 <UTIL_SEQ_Run+0x1c0>)
 801849e:	681a      	ldr	r2, [r3, #0]
 80184a0:	4b21      	ldr	r3, [pc, #132]	; (8018528 <UTIL_SEQ_Run+0x1c4>)
 80184a2:	681b      	ldr	r3, [r3, #0]
 80184a4:	4013      	ands	r3, r2
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	f43f af6a 	beq.w	8018380 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80184ac:	4b1a      	ldr	r3, [pc, #104]	; (8018518 <UTIL_SEQ_Run+0x1b4>)
 80184ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80184b2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80184b4:	f000 f888 	bl	80185c8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80184b8:	f3ef 8310 	mrs	r3, PRIMASK
 80184bc:	613b      	str	r3, [r7, #16]
  return(result);
 80184be:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80184c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80184c2:	b672      	cpsid	i
}
 80184c4:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 80184c6:	4b15      	ldr	r3, [pc, #84]	; (801851c <UTIL_SEQ_Run+0x1b8>)
 80184c8:	681a      	ldr	r2, [r3, #0]
 80184ca:	4b12      	ldr	r3, [pc, #72]	; (8018514 <UTIL_SEQ_Run+0x1b0>)
 80184cc:	681b      	ldr	r3, [r3, #0]
 80184ce:	401a      	ands	r2, r3
 80184d0:	4b0e      	ldr	r3, [pc, #56]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 80184d2:	681b      	ldr	r3, [r3, #0]
 80184d4:	4013      	ands	r3, r2
 80184d6:	2b00      	cmp	r3, #0
 80184d8:	d108      	bne.n	80184ec <UTIL_SEQ_Run+0x188>
 80184da:	4b12      	ldr	r3, [pc, #72]	; (8018524 <UTIL_SEQ_Run+0x1c0>)
 80184dc:	681a      	ldr	r2, [r3, #0]
 80184de:	4b12      	ldr	r3, [pc, #72]	; (8018528 <UTIL_SEQ_Run+0x1c4>)
 80184e0:	681b      	ldr	r3, [r3, #0]
 80184e2:	4013      	ands	r3, r2
 80184e4:	2b00      	cmp	r3, #0
 80184e6:	d101      	bne.n	80184ec <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 80184e8:	f7e9 fe10 	bl	800210c <UTIL_SEQ_Idle>
 80184ec:	69fb      	ldr	r3, [r7, #28]
 80184ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80184f0:	68fb      	ldr	r3, [r7, #12]
 80184f2:	f383 8810 	msr	PRIMASK, r3
}
 80184f6:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 80184f8:	f000 f86c 	bl	80185d4 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 80184fc:	4a03      	ldr	r2, [pc, #12]	; (801850c <UTIL_SEQ_Run+0x1a8>)
 80184fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018500:	6013      	str	r3, [r2, #0]

  return;
 8018502:	bf00      	nop
}
 8018504:	3730      	adds	r7, #48	; 0x30
 8018506:	46bd      	mov	sp, r7
 8018508:	bd80      	pop	{r7, pc}
 801850a:	bf00      	nop
 801850c:	200001bc 	.word	0x200001bc
 8018510:	200014d8 	.word	0x200014d8
 8018514:	200001b8 	.word	0x200001b8
 8018518:	20001454 	.word	0x20001454
 801851c:	20001448 	.word	0x20001448
 8018520:	20001458 	.word	0x20001458
 8018524:	2000144c 	.word	0x2000144c
 8018528:	20001450 	.word	0x20001450

0801852c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801852c:	b580      	push	{r7, lr}
 801852e:	b088      	sub	sp, #32
 8018530:	af00      	add	r7, sp, #0
 8018532:	60f8      	str	r0, [r7, #12]
 8018534:	60b9      	str	r1, [r7, #8]
 8018536:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018538:	f3ef 8310 	mrs	r3, PRIMASK
 801853c:	617b      	str	r3, [r7, #20]
  return(result);
 801853e:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8018540:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8018542:	b672      	cpsid	i
}
 8018544:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8018546:	68f8      	ldr	r0, [r7, #12]
 8018548:	f000 f84a 	bl	80185e0 <SEQ_BitPosition>
 801854c:	4603      	mov	r3, r0
 801854e:	4619      	mov	r1, r3
 8018550:	4a06      	ldr	r2, [pc, #24]	; (801856c <UTIL_SEQ_RegTask+0x40>)
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8018558:	69fb      	ldr	r3, [r7, #28]
 801855a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801855c:	69bb      	ldr	r3, [r7, #24]
 801855e:	f383 8810 	msr	PRIMASK, r3
}
 8018562:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8018564:	bf00      	nop
}
 8018566:	3720      	adds	r7, #32
 8018568:	46bd      	mov	sp, r7
 801856a:	bd80      	pop	{r7, pc}
 801856c:	20001458 	.word	0x20001458

08018570 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8018570:	b480      	push	{r7}
 8018572:	b087      	sub	sp, #28
 8018574:	af00      	add	r7, sp, #0
 8018576:	6078      	str	r0, [r7, #4]
 8018578:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801857a:	f3ef 8310 	mrs	r3, PRIMASK
 801857e:	60fb      	str	r3, [r7, #12]
  return(result);
 8018580:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018582:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018584:	b672      	cpsid	i
}
 8018586:	bf00      	nop

  TaskSet |= TaskId_bm;
 8018588:	4b0d      	ldr	r3, [pc, #52]	; (80185c0 <UTIL_SEQ_SetTask+0x50>)
 801858a:	681a      	ldr	r2, [r3, #0]
 801858c:	687b      	ldr	r3, [r7, #4]
 801858e:	4313      	orrs	r3, r2
 8018590:	4a0b      	ldr	r2, [pc, #44]	; (80185c0 <UTIL_SEQ_SetTask+0x50>)
 8018592:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8018594:	4a0b      	ldr	r2, [pc, #44]	; (80185c4 <UTIL_SEQ_SetTask+0x54>)
 8018596:	683b      	ldr	r3, [r7, #0]
 8018598:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	431a      	orrs	r2, r3
 80185a0:	4908      	ldr	r1, [pc, #32]	; (80185c4 <UTIL_SEQ_SetTask+0x54>)
 80185a2:	683b      	ldr	r3, [r7, #0]
 80185a4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80185a8:	697b      	ldr	r3, [r7, #20]
 80185aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80185ac:	693b      	ldr	r3, [r7, #16]
 80185ae:	f383 8810 	msr	PRIMASK, r3
}
 80185b2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80185b4:	bf00      	nop
}
 80185b6:	371c      	adds	r7, #28
 80185b8:	46bd      	mov	sp, r7
 80185ba:	bc80      	pop	{r7}
 80185bc:	4770      	bx	lr
 80185be:	bf00      	nop
 80185c0:	20001448 	.word	0x20001448
 80185c4:	200014d8 	.word	0x200014d8

080185c8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80185c8:	b480      	push	{r7}
 80185ca:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80185cc:	bf00      	nop
}
 80185ce:	46bd      	mov	sp, r7
 80185d0:	bc80      	pop	{r7}
 80185d2:	4770      	bx	lr

080185d4 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 80185d4:	b480      	push	{r7}
 80185d6:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80185d8:	bf00      	nop
}
 80185da:	46bd      	mov	sp, r7
 80185dc:	bc80      	pop	{r7}
 80185de:	4770      	bx	lr

080185e0 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 80185e0:	b480      	push	{r7}
 80185e2:	b085      	sub	sp, #20
 80185e4:	af00      	add	r7, sp, #0
 80185e6:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 80185e8:	2300      	movs	r3, #0
 80185ea:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 80185ec:	687b      	ldr	r3, [r7, #4]
 80185ee:	0c1b      	lsrs	r3, r3, #16
 80185f0:	041b      	lsls	r3, r3, #16
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	d104      	bne.n	8018600 <SEQ_BitPosition+0x20>
 80185f6:	2310      	movs	r3, #16
 80185f8:	73fb      	strb	r3, [r7, #15]
 80185fa:	687b      	ldr	r3, [r7, #4]
 80185fc:	041b      	lsls	r3, r3, #16
 80185fe:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8018606:	2b00      	cmp	r3, #0
 8018608:	d105      	bne.n	8018616 <SEQ_BitPosition+0x36>
 801860a:	7bfb      	ldrb	r3, [r7, #15]
 801860c:	3308      	adds	r3, #8
 801860e:	73fb      	strb	r3, [r7, #15]
 8018610:	687b      	ldr	r3, [r7, #4]
 8018612:	021b      	lsls	r3, r3, #8
 8018614:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801861c:	2b00      	cmp	r3, #0
 801861e:	d105      	bne.n	801862c <SEQ_BitPosition+0x4c>
 8018620:	7bfb      	ldrb	r3, [r7, #15]
 8018622:	3304      	adds	r3, #4
 8018624:	73fb      	strb	r3, [r7, #15]
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	011b      	lsls	r3, r3, #4
 801862a:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	0f1b      	lsrs	r3, r3, #28
 8018630:	4a06      	ldr	r2, [pc, #24]	; (801864c <SEQ_BitPosition+0x6c>)
 8018632:	5cd2      	ldrb	r2, [r2, r3]
 8018634:	7bfb      	ldrb	r3, [r7, #15]
 8018636:	4413      	add	r3, r2
 8018638:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801863a:	7bfb      	ldrb	r3, [r7, #15]
 801863c:	f1c3 031f 	rsb	r3, r3, #31
 8018640:	b2db      	uxtb	r3, r3
}
 8018642:	4618      	mov	r0, r3
 8018644:	3714      	adds	r7, #20
 8018646:	46bd      	mov	sp, r7
 8018648:	bc80      	pop	{r7}
 801864a:	4770      	bx	lr
 801864c:	0801a1e8 	.word	0x0801a1e8

08018650 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8018650:	b082      	sub	sp, #8
 8018652:	b480      	push	{r7}
 8018654:	b087      	sub	sp, #28
 8018656:	af00      	add	r7, sp, #0
 8018658:	60f8      	str	r0, [r7, #12]
 801865a:	1d38      	adds	r0, r7, #4
 801865c:	e880 0006 	stmia.w	r0, {r1, r2}
 8018660:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8018662:	2300      	movs	r3, #0
 8018664:	613b      	str	r3, [r7, #16]
 8018666:	2300      	movs	r3, #0
 8018668:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801866a:	687a      	ldr	r2, [r7, #4]
 801866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801866e:	4413      	add	r3, r2
 8018670:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8018672:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8018676:	b29a      	uxth	r2, r3
 8018678:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801867c:	b29b      	uxth	r3, r3
 801867e:	4413      	add	r3, r2
 8018680:	b29b      	uxth	r3, r3
 8018682:	b21b      	sxth	r3, r3
 8018684:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8018686:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801868a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801868e:	db0a      	blt.n	80186a6 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 8018690:	693b      	ldr	r3, [r7, #16]
 8018692:	3301      	adds	r3, #1
 8018694:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8018696:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801869a:	b29b      	uxth	r3, r3
 801869c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80186a0:	b29b      	uxth	r3, r3
 80186a2:	b21b      	sxth	r3, r3
 80186a4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80186a6:	68fb      	ldr	r3, [r7, #12]
 80186a8:	461a      	mov	r2, r3
 80186aa:	f107 0310 	add.w	r3, r7, #16
 80186ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 80186b2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80186b6:	68f8      	ldr	r0, [r7, #12]
 80186b8:	371c      	adds	r7, #28
 80186ba:	46bd      	mov	sp, r7
 80186bc:	bc80      	pop	{r7}
 80186be:	b002      	add	sp, #8
 80186c0:	4770      	bx	lr

080186c2 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 80186c2:	b082      	sub	sp, #8
 80186c4:	b480      	push	{r7}
 80186c6:	b087      	sub	sp, #28
 80186c8:	af00      	add	r7, sp, #0
 80186ca:	60f8      	str	r0, [r7, #12]
 80186cc:	1d38      	adds	r0, r7, #4
 80186ce:	e880 0006 	stmia.w	r0, {r1, r2}
 80186d2:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 80186d4:	2300      	movs	r3, #0
 80186d6:	613b      	str	r3, [r7, #16]
 80186d8:	2300      	movs	r3, #0
 80186da:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 80186dc:	687a      	ldr	r2, [r7, #4]
 80186de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80186e0:	1ad3      	subs	r3, r2, r3
 80186e2:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 80186e4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80186e8:	b29a      	uxth	r2, r3
 80186ea:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80186ee:	b29b      	uxth	r3, r3
 80186f0:	1ad3      	subs	r3, r2, r3
 80186f2:	b29b      	uxth	r3, r3
 80186f4:	b21b      	sxth	r3, r3
 80186f6:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 80186f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	da0a      	bge.n	8018716 <SysTimeSub+0x54>
  {
    c.Seconds--;
 8018700:	693b      	ldr	r3, [r7, #16]
 8018702:	3b01      	subs	r3, #1
 8018704:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 8018706:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801870a:	b29b      	uxth	r3, r3
 801870c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8018710:	b29b      	uxth	r3, r3
 8018712:	b21b      	sxth	r3, r3
 8018714:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8018716:	68fb      	ldr	r3, [r7, #12]
 8018718:	461a      	mov	r2, r3
 801871a:	f107 0310 	add.w	r3, r7, #16
 801871e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018722:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8018726:	68f8      	ldr	r0, [r7, #12]
 8018728:	371c      	adds	r7, #28
 801872a:	46bd      	mov	sp, r7
 801872c:	bc80      	pop	{r7}
 801872e:	b002      	add	sp, #8
 8018730:	4770      	bx	lr
	...

08018734 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8018734:	b580      	push	{r7, lr}
 8018736:	b088      	sub	sp, #32
 8018738:	af02      	add	r7, sp, #8
 801873a:	463b      	mov	r3, r7
 801873c:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8018740:	2300      	movs	r3, #0
 8018742:	60bb      	str	r3, [r7, #8]
 8018744:	2300      	movs	r3, #0
 8018746:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8018748:	4b10      	ldr	r3, [pc, #64]	; (801878c <SysTimeSet+0x58>)
 801874a:	691b      	ldr	r3, [r3, #16]
 801874c:	f107 0208 	add.w	r2, r7, #8
 8018750:	3204      	adds	r2, #4
 8018752:	4610      	mov	r0, r2
 8018754:	4798      	blx	r3
 8018756:	4603      	mov	r3, r0
 8018758:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801875a:	f107 0010 	add.w	r0, r7, #16
 801875e:	68fb      	ldr	r3, [r7, #12]
 8018760:	9300      	str	r3, [sp, #0]
 8018762:	68bb      	ldr	r3, [r7, #8]
 8018764:	463a      	mov	r2, r7
 8018766:	ca06      	ldmia	r2, {r1, r2}
 8018768:	f7ff ffab 	bl	80186c2 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801876c:	4b07      	ldr	r3, [pc, #28]	; (801878c <SysTimeSet+0x58>)
 801876e:	681b      	ldr	r3, [r3, #0]
 8018770:	693a      	ldr	r2, [r7, #16]
 8018772:	4610      	mov	r0, r2
 8018774:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8018776:	4b05      	ldr	r3, [pc, #20]	; (801878c <SysTimeSet+0x58>)
 8018778:	689b      	ldr	r3, [r3, #8]
 801877a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801877e:	4610      	mov	r0, r2
 8018780:	4798      	blx	r3
}
 8018782:	bf00      	nop
 8018784:	3718      	adds	r7, #24
 8018786:	46bd      	mov	sp, r7
 8018788:	bd80      	pop	{r7, pc}
 801878a:	bf00      	nop
 801878c:	08019b9c 	.word	0x08019b9c

08018790 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8018790:	b580      	push	{r7, lr}
 8018792:	b08a      	sub	sp, #40	; 0x28
 8018794:	af02      	add	r7, sp, #8
 8018796:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8018798:	2300      	movs	r3, #0
 801879a:	61bb      	str	r3, [r7, #24]
 801879c:	2300      	movs	r3, #0
 801879e:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 80187a0:	2300      	movs	r3, #0
 80187a2:	613b      	str	r3, [r7, #16]
 80187a4:	2300      	movs	r3, #0
 80187a6:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80187a8:	4b14      	ldr	r3, [pc, #80]	; (80187fc <SysTimeGet+0x6c>)
 80187aa:	691b      	ldr	r3, [r3, #16]
 80187ac:	f107 0218 	add.w	r2, r7, #24
 80187b0:	3204      	adds	r2, #4
 80187b2:	4610      	mov	r0, r2
 80187b4:	4798      	blx	r3
 80187b6:	4603      	mov	r3, r0
 80187b8:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 80187ba:	4b10      	ldr	r3, [pc, #64]	; (80187fc <SysTimeGet+0x6c>)
 80187bc:	68db      	ldr	r3, [r3, #12]
 80187be:	4798      	blx	r3
 80187c0:	4603      	mov	r3, r0
 80187c2:	b21b      	sxth	r3, r3
 80187c4:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 80187c6:	4b0d      	ldr	r3, [pc, #52]	; (80187fc <SysTimeGet+0x6c>)
 80187c8:	685b      	ldr	r3, [r3, #4]
 80187ca:	4798      	blx	r3
 80187cc:	4603      	mov	r3, r0
 80187ce:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 80187d0:	f107 0010 	add.w	r0, r7, #16
 80187d4:	69fb      	ldr	r3, [r7, #28]
 80187d6:	9300      	str	r3, [sp, #0]
 80187d8:	69bb      	ldr	r3, [r7, #24]
 80187da:	f107 0208 	add.w	r2, r7, #8
 80187de:	ca06      	ldmia	r2, {r1, r2}
 80187e0:	f7ff ff36 	bl	8018650 <SysTimeAdd>

  return sysTime;
 80187e4:	687b      	ldr	r3, [r7, #4]
 80187e6:	461a      	mov	r2, r3
 80187e8:	f107 0310 	add.w	r3, r7, #16
 80187ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80187f0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80187f4:	6878      	ldr	r0, [r7, #4]
 80187f6:	3720      	adds	r7, #32
 80187f8:	46bd      	mov	sp, r7
 80187fa:	bd80      	pop	{r7, pc}
 80187fc:	08019b9c 	.word	0x08019b9c

08018800 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8018800:	b580      	push	{r7, lr}
 8018802:	b084      	sub	sp, #16
 8018804:	af00      	add	r7, sp, #0
 8018806:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8018808:	2300      	movs	r3, #0
 801880a:	60bb      	str	r3, [r7, #8]
 801880c:	2300      	movs	r3, #0
 801880e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8018810:	4b0a      	ldr	r3, [pc, #40]	; (801883c <SysTimeGetMcuTime+0x3c>)
 8018812:	691b      	ldr	r3, [r3, #16]
 8018814:	f107 0208 	add.w	r2, r7, #8
 8018818:	3204      	adds	r2, #4
 801881a:	4610      	mov	r0, r2
 801881c:	4798      	blx	r3
 801881e:	4603      	mov	r3, r0
 8018820:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	461a      	mov	r2, r3
 8018826:	f107 0308 	add.w	r3, r7, #8
 801882a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801882e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8018832:	6878      	ldr	r0, [r7, #4]
 8018834:	3710      	adds	r7, #16
 8018836:	46bd      	mov	sp, r7
 8018838:	bd80      	pop	{r7, pc}
 801883a:	bf00      	nop
 801883c:	08019b9c 	.word	0x08019b9c

08018840 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8018840:	b580      	push	{r7, lr}
 8018842:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8018844:	4b04      	ldr	r3, [pc, #16]	; (8018858 <UTIL_TIMER_Init+0x18>)
 8018846:	2200      	movs	r2, #0
 8018848:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801884a:	4b04      	ldr	r3, [pc, #16]	; (801885c <UTIL_TIMER_Init+0x1c>)
 801884c:	681b      	ldr	r3, [r3, #0]
 801884e:	4798      	blx	r3
 8018850:	4603      	mov	r3, r0
}
 8018852:	4618      	mov	r0, r3
 8018854:	bd80      	pop	{r7, pc}
 8018856:	bf00      	nop
 8018858:	200014e8 	.word	0x200014e8
 801885c:	08019b70 	.word	0x08019b70

08018860 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8018860:	b580      	push	{r7, lr}
 8018862:	b084      	sub	sp, #16
 8018864:	af00      	add	r7, sp, #0
 8018866:	60f8      	str	r0, [r7, #12]
 8018868:	60b9      	str	r1, [r7, #8]
 801886a:	603b      	str	r3, [r7, #0]
 801886c:	4613      	mov	r3, r2
 801886e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8018870:	68fb      	ldr	r3, [r7, #12]
 8018872:	2b00      	cmp	r3, #0
 8018874:	d023      	beq.n	80188be <UTIL_TIMER_Create+0x5e>
 8018876:	683b      	ldr	r3, [r7, #0]
 8018878:	2b00      	cmp	r3, #0
 801887a:	d020      	beq.n	80188be <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	2200      	movs	r2, #0
 8018880:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8018882:	4b11      	ldr	r3, [pc, #68]	; (80188c8 <UTIL_TIMER_Create+0x68>)
 8018884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018886:	68b8      	ldr	r0, [r7, #8]
 8018888:	4798      	blx	r3
 801888a:	4602      	mov	r2, r0
 801888c:	68fb      	ldr	r3, [r7, #12]
 801888e:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8018890:	68fb      	ldr	r3, [r7, #12]
 8018892:	2200      	movs	r2, #0
 8018894:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8018896:	68fb      	ldr	r3, [r7, #12]
 8018898:	2200      	movs	r2, #0
 801889a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801889c:	68fb      	ldr	r3, [r7, #12]
 801889e:	2200      	movs	r2, #0
 80188a0:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 80188a2:	68fb      	ldr	r3, [r7, #12]
 80188a4:	683a      	ldr	r2, [r7, #0]
 80188a6:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 80188a8:	68fb      	ldr	r3, [r7, #12]
 80188aa:	69ba      	ldr	r2, [r7, #24]
 80188ac:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 80188ae:	68fb      	ldr	r3, [r7, #12]
 80188b0:	79fa      	ldrb	r2, [r7, #7]
 80188b2:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 80188b4:	68fb      	ldr	r3, [r7, #12]
 80188b6:	2200      	movs	r2, #0
 80188b8:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 80188ba:	2300      	movs	r3, #0
 80188bc:	e000      	b.n	80188c0 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 80188be:	2301      	movs	r3, #1
  }
}
 80188c0:	4618      	mov	r0, r3
 80188c2:	3710      	adds	r7, #16
 80188c4:	46bd      	mov	sp, r7
 80188c6:	bd80      	pop	{r7, pc}
 80188c8:	08019b70 	.word	0x08019b70

080188cc <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 80188cc:	b580      	push	{r7, lr}
 80188ce:	b08a      	sub	sp, #40	; 0x28
 80188d0:	af00      	add	r7, sp, #0
 80188d2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80188d4:	2300      	movs	r3, #0
 80188d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d056      	beq.n	801898e <UTIL_TIMER_Start+0xc2>
 80188e0:	6878      	ldr	r0, [r7, #4]
 80188e2:	f000 f9a9 	bl	8018c38 <TimerExists>
 80188e6:	4603      	mov	r3, r0
 80188e8:	f083 0301 	eor.w	r3, r3, #1
 80188ec:	b2db      	uxtb	r3, r3
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d04d      	beq.n	801898e <UTIL_TIMER_Start+0xc2>
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	7a5b      	ldrb	r3, [r3, #9]
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	d149      	bne.n	801898e <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80188fa:	f3ef 8310 	mrs	r3, PRIMASK
 80188fe:	613b      	str	r3, [r7, #16]
  return(result);
 8018900:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8018902:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8018904:	b672      	cpsid	i
}
 8018906:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	685b      	ldr	r3, [r3, #4]
 801890c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801890e:	4b24      	ldr	r3, [pc, #144]	; (80189a0 <UTIL_TIMER_Start+0xd4>)
 8018910:	6a1b      	ldr	r3, [r3, #32]
 8018912:	4798      	blx	r3
 8018914:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8018916:	6a3a      	ldr	r2, [r7, #32]
 8018918:	69bb      	ldr	r3, [r7, #24]
 801891a:	429a      	cmp	r2, r3
 801891c:	d201      	bcs.n	8018922 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801891e:	69bb      	ldr	r3, [r7, #24]
 8018920:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	6a3a      	ldr	r2, [r7, #32]
 8018926:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	2200      	movs	r2, #0
 801892c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801892e:	687b      	ldr	r3, [r7, #4]
 8018930:	2201      	movs	r2, #1
 8018932:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8018934:	687b      	ldr	r3, [r7, #4]
 8018936:	2200      	movs	r2, #0
 8018938:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801893a:	4b1a      	ldr	r3, [pc, #104]	; (80189a4 <UTIL_TIMER_Start+0xd8>)
 801893c:	681b      	ldr	r3, [r3, #0]
 801893e:	2b00      	cmp	r3, #0
 8018940:	d106      	bne.n	8018950 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 8018942:	4b17      	ldr	r3, [pc, #92]	; (80189a0 <UTIL_TIMER_Start+0xd4>)
 8018944:	691b      	ldr	r3, [r3, #16]
 8018946:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8018948:	6878      	ldr	r0, [r7, #4]
 801894a:	f000 f9eb 	bl	8018d24 <TimerInsertNewHeadTimer>
 801894e:	e017      	b.n	8018980 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8018950:	4b13      	ldr	r3, [pc, #76]	; (80189a0 <UTIL_TIMER_Start+0xd4>)
 8018952:	699b      	ldr	r3, [r3, #24]
 8018954:	4798      	blx	r3
 8018956:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	681a      	ldr	r2, [r3, #0]
 801895c:	697b      	ldr	r3, [r7, #20]
 801895e:	441a      	add	r2, r3
 8018960:	687b      	ldr	r3, [r7, #4]
 8018962:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8018964:	687b      	ldr	r3, [r7, #4]
 8018966:	681a      	ldr	r2, [r3, #0]
 8018968:	4b0e      	ldr	r3, [pc, #56]	; (80189a4 <UTIL_TIMER_Start+0xd8>)
 801896a:	681b      	ldr	r3, [r3, #0]
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	429a      	cmp	r2, r3
 8018970:	d203      	bcs.n	801897a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8018972:	6878      	ldr	r0, [r7, #4]
 8018974:	f000 f9d6 	bl	8018d24 <TimerInsertNewHeadTimer>
 8018978:	e002      	b.n	8018980 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801897a:	6878      	ldr	r0, [r7, #4]
 801897c:	f000 f9a2 	bl	8018cc4 <TimerInsertTimer>
 8018980:	69fb      	ldr	r3, [r7, #28]
 8018982:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018984:	68fb      	ldr	r3, [r7, #12]
 8018986:	f383 8810 	msr	PRIMASK, r3
}
 801898a:	bf00      	nop
  {
 801898c:	e002      	b.n	8018994 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801898e:	2301      	movs	r3, #1
 8018990:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8018994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8018998:	4618      	mov	r0, r3
 801899a:	3728      	adds	r7, #40	; 0x28
 801899c:	46bd      	mov	sp, r7
 801899e:	bd80      	pop	{r7, pc}
 80189a0:	08019b70 	.word	0x08019b70
 80189a4:	200014e8 	.word	0x200014e8

080189a8 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 80189a8:	b580      	push	{r7, lr}
 80189aa:	b088      	sub	sp, #32
 80189ac:	af00      	add	r7, sp, #0
 80189ae:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80189b0:	2300      	movs	r3, #0
 80189b2:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 80189b4:	687b      	ldr	r3, [r7, #4]
 80189b6:	2b00      	cmp	r3, #0
 80189b8:	d05b      	beq.n	8018a72 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80189ba:	f3ef 8310 	mrs	r3, PRIMASK
 80189be:	60fb      	str	r3, [r7, #12]
  return(result);
 80189c0:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80189c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80189c4:	b672      	cpsid	i
}
 80189c6:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 80189c8:	4b2d      	ldr	r3, [pc, #180]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 80189ca:	681b      	ldr	r3, [r3, #0]
 80189cc:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80189ce:	4b2c      	ldr	r3, [pc, #176]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 80189d0:	681b      	ldr	r3, [r3, #0]
 80189d2:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	2201      	movs	r2, #1
 80189d8:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 80189da:	4b29      	ldr	r3, [pc, #164]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 80189dc:	681b      	ldr	r3, [r3, #0]
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d041      	beq.n	8018a66 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	2200      	movs	r2, #0
 80189e6:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 80189e8:	4b25      	ldr	r3, [pc, #148]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 80189ea:	681b      	ldr	r3, [r3, #0]
 80189ec:	687a      	ldr	r2, [r7, #4]
 80189ee:	429a      	cmp	r2, r3
 80189f0:	d134      	bne.n	8018a5c <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 80189f2:	4b23      	ldr	r3, [pc, #140]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 80189f4:	681b      	ldr	r3, [r3, #0]
 80189f6:	2200      	movs	r2, #0
 80189f8:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 80189fa:	4b21      	ldr	r3, [pc, #132]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 80189fc:	681b      	ldr	r3, [r3, #0]
 80189fe:	695b      	ldr	r3, [r3, #20]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d00a      	beq.n	8018a1a <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8018a04:	4b1e      	ldr	r3, [pc, #120]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 8018a06:	681b      	ldr	r3, [r3, #0]
 8018a08:	695b      	ldr	r3, [r3, #20]
 8018a0a:	4a1d      	ldr	r2, [pc, #116]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 8018a0c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8018a0e:	4b1c      	ldr	r3, [pc, #112]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 8018a10:	681b      	ldr	r3, [r3, #0]
 8018a12:	4618      	mov	r0, r3
 8018a14:	f000 f92c 	bl	8018c70 <TimerSetTimeout>
 8018a18:	e023      	b.n	8018a62 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8018a1a:	4b1a      	ldr	r3, [pc, #104]	; (8018a84 <UTIL_TIMER_Stop+0xdc>)
 8018a1c:	68db      	ldr	r3, [r3, #12]
 8018a1e:	4798      	blx	r3
            TimerListHead = NULL;
 8018a20:	4b17      	ldr	r3, [pc, #92]	; (8018a80 <UTIL_TIMER_Stop+0xd8>)
 8018a22:	2200      	movs	r2, #0
 8018a24:	601a      	str	r2, [r3, #0]
 8018a26:	e01c      	b.n	8018a62 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8018a28:	697a      	ldr	r2, [r7, #20]
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	429a      	cmp	r2, r3
 8018a2e:	d110      	bne.n	8018a52 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8018a30:	697b      	ldr	r3, [r7, #20]
 8018a32:	695b      	ldr	r3, [r3, #20]
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d006      	beq.n	8018a46 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 8018a38:	697b      	ldr	r3, [r7, #20]
 8018a3a:	695b      	ldr	r3, [r3, #20]
 8018a3c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8018a3e:	69bb      	ldr	r3, [r7, #24]
 8018a40:	697a      	ldr	r2, [r7, #20]
 8018a42:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 8018a44:	e00d      	b.n	8018a62 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 8018a46:	2300      	movs	r3, #0
 8018a48:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8018a4a:	69bb      	ldr	r3, [r7, #24]
 8018a4c:	697a      	ldr	r2, [r7, #20]
 8018a4e:	615a      	str	r2, [r3, #20]
            break;
 8018a50:	e007      	b.n	8018a62 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 8018a52:	697b      	ldr	r3, [r7, #20]
 8018a54:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 8018a56:	697b      	ldr	r3, [r7, #20]
 8018a58:	695b      	ldr	r3, [r3, #20]
 8018a5a:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8018a5c:	697b      	ldr	r3, [r7, #20]
 8018a5e:	2b00      	cmp	r3, #0
 8018a60:	d1e2      	bne.n	8018a28 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 8018a62:	2300      	movs	r3, #0
 8018a64:	77fb      	strb	r3, [r7, #31]
 8018a66:	693b      	ldr	r3, [r7, #16]
 8018a68:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018a6a:	68bb      	ldr	r3, [r7, #8]
 8018a6c:	f383 8810 	msr	PRIMASK, r3
}
 8018a70:	e001      	b.n	8018a76 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 8018a72:	2301      	movs	r3, #1
 8018a74:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 8018a76:	7ffb      	ldrb	r3, [r7, #31]
}
 8018a78:	4618      	mov	r0, r3
 8018a7a:	3720      	adds	r7, #32
 8018a7c:	46bd      	mov	sp, r7
 8018a7e:	bd80      	pop	{r7, pc}
 8018a80:	200014e8 	.word	0x200014e8
 8018a84:	08019b70 	.word	0x08019b70

08018a88 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8018a88:	b580      	push	{r7, lr}
 8018a8a:	b084      	sub	sp, #16
 8018a8c:	af00      	add	r7, sp, #0
 8018a8e:	6078      	str	r0, [r7, #4]
 8018a90:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8018a92:	2300      	movs	r3, #0
 8018a94:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	2b00      	cmp	r3, #0
 8018a9a:	d102      	bne.n	8018aa2 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8018a9c:	2301      	movs	r3, #1
 8018a9e:	73fb      	strb	r3, [r7, #15]
 8018aa0:	e014      	b.n	8018acc <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8018aa2:	4b0d      	ldr	r3, [pc, #52]	; (8018ad8 <UTIL_TIMER_SetPeriod+0x50>)
 8018aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018aa6:	6838      	ldr	r0, [r7, #0]
 8018aa8:	4798      	blx	r3
 8018aaa:	4602      	mov	r2, r0
 8018aac:	687b      	ldr	r3, [r7, #4]
 8018aae:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8018ab0:	6878      	ldr	r0, [r7, #4]
 8018ab2:	f000 f8c1 	bl	8018c38 <TimerExists>
 8018ab6:	4603      	mov	r3, r0
 8018ab8:	2b00      	cmp	r3, #0
 8018aba:	d007      	beq.n	8018acc <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8018abc:	6878      	ldr	r0, [r7, #4]
 8018abe:	f7ff ff73 	bl	80189a8 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8018ac2:	6878      	ldr	r0, [r7, #4]
 8018ac4:	f7ff ff02 	bl	80188cc <UTIL_TIMER_Start>
 8018ac8:	4603      	mov	r3, r0
 8018aca:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8018acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ace:	4618      	mov	r0, r3
 8018ad0:	3710      	adds	r7, #16
 8018ad2:	46bd      	mov	sp, r7
 8018ad4:	bd80      	pop	{r7, pc}
 8018ad6:	bf00      	nop
 8018ad8:	08019b70 	.word	0x08019b70

08018adc <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 8018adc:	b590      	push	{r4, r7, lr}
 8018ade:	b089      	sub	sp, #36	; 0x24
 8018ae0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018ae2:	f3ef 8310 	mrs	r3, PRIMASK
 8018ae6:	60bb      	str	r3, [r7, #8]
  return(result);
 8018ae8:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8018aea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8018aec:	b672      	cpsid	i
}
 8018aee:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8018af0:	4b38      	ldr	r3, [pc, #224]	; (8018bd4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8018af2:	695b      	ldr	r3, [r3, #20]
 8018af4:	4798      	blx	r3
 8018af6:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8018af8:	4b36      	ldr	r3, [pc, #216]	; (8018bd4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8018afa:	691b      	ldr	r3, [r3, #16]
 8018afc:	4798      	blx	r3
 8018afe:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8018b00:	693a      	ldr	r2, [r7, #16]
 8018b02:	697b      	ldr	r3, [r7, #20]
 8018b04:	1ad3      	subs	r3, r2, r3
 8018b06:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8018b08:	4b33      	ldr	r3, [pc, #204]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b0a:	681b      	ldr	r3, [r3, #0]
 8018b0c:	2b00      	cmp	r3, #0
 8018b0e:	d037      	beq.n	8018b80 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8018b10:	4b31      	ldr	r3, [pc, #196]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b12:	681b      	ldr	r3, [r3, #0]
 8018b14:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 8018b16:	69fb      	ldr	r3, [r7, #28]
 8018b18:	681b      	ldr	r3, [r3, #0]
 8018b1a:	68fa      	ldr	r2, [r7, #12]
 8018b1c:	429a      	cmp	r2, r3
 8018b1e:	d206      	bcs.n	8018b2e <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8018b20:	69fb      	ldr	r3, [r7, #28]
 8018b22:	681a      	ldr	r2, [r3, #0]
 8018b24:	68fb      	ldr	r3, [r7, #12]
 8018b26:	1ad2      	subs	r2, r2, r3
 8018b28:	69fb      	ldr	r3, [r7, #28]
 8018b2a:	601a      	str	r2, [r3, #0]
 8018b2c:	e002      	b.n	8018b34 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 8018b2e:	69fb      	ldr	r3, [r7, #28]
 8018b30:	2200      	movs	r2, #0
 8018b32:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 8018b34:	69fb      	ldr	r3, [r7, #28]
 8018b36:	695b      	ldr	r3, [r3, #20]
 8018b38:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 8018b3a:	69fb      	ldr	r3, [r7, #28]
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	d1ea      	bne.n	8018b16 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8018b40:	e01e      	b.n	8018b80 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 8018b42:	4b25      	ldr	r3, [pc, #148]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b44:	681b      	ldr	r3, [r3, #0]
 8018b46:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 8018b48:	4b23      	ldr	r3, [pc, #140]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b4a:	681b      	ldr	r3, [r3, #0]
 8018b4c:	695b      	ldr	r3, [r3, #20]
 8018b4e:	4a22      	ldr	r2, [pc, #136]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b50:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 8018b52:	69fb      	ldr	r3, [r7, #28]
 8018b54:	2200      	movs	r2, #0
 8018b56:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 8018b58:	69fb      	ldr	r3, [r7, #28]
 8018b5a:	2200      	movs	r2, #0
 8018b5c:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 8018b5e:	69fb      	ldr	r3, [r7, #28]
 8018b60:	68db      	ldr	r3, [r3, #12]
 8018b62:	69fa      	ldr	r2, [r7, #28]
 8018b64:	6912      	ldr	r2, [r2, #16]
 8018b66:	4610      	mov	r0, r2
 8018b68:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8018b6a:	69fb      	ldr	r3, [r7, #28]
 8018b6c:	7adb      	ldrb	r3, [r3, #11]
 8018b6e:	2b01      	cmp	r3, #1
 8018b70:	d106      	bne.n	8018b80 <UTIL_TIMER_IRQ_Handler+0xa4>
 8018b72:	69fb      	ldr	r3, [r7, #28]
 8018b74:	7a9b      	ldrb	r3, [r3, #10]
 8018b76:	2b00      	cmp	r3, #0
 8018b78:	d102      	bne.n	8018b80 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 8018b7a:	69f8      	ldr	r0, [r7, #28]
 8018b7c:	f7ff fea6 	bl	80188cc <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8018b80:	4b15      	ldr	r3, [pc, #84]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b82:	681b      	ldr	r3, [r3, #0]
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d00d      	beq.n	8018ba4 <UTIL_TIMER_IRQ_Handler+0xc8>
 8018b88:	4b13      	ldr	r3, [pc, #76]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b8a:	681b      	ldr	r3, [r3, #0]
 8018b8c:	681b      	ldr	r3, [r3, #0]
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	d0d7      	beq.n	8018b42 <UTIL_TIMER_IRQ_Handler+0x66>
 8018b92:	4b11      	ldr	r3, [pc, #68]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018b94:	681b      	ldr	r3, [r3, #0]
 8018b96:	681c      	ldr	r4, [r3, #0]
 8018b98:	4b0e      	ldr	r3, [pc, #56]	; (8018bd4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8018b9a:	699b      	ldr	r3, [r3, #24]
 8018b9c:	4798      	blx	r3
 8018b9e:	4603      	mov	r3, r0
 8018ba0:	429c      	cmp	r4, r3
 8018ba2:	d3ce      	bcc.n	8018b42 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8018ba4:	4b0c      	ldr	r3, [pc, #48]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018ba6:	681b      	ldr	r3, [r3, #0]
 8018ba8:	2b00      	cmp	r3, #0
 8018baa:	d009      	beq.n	8018bc0 <UTIL_TIMER_IRQ_Handler+0xe4>
 8018bac:	4b0a      	ldr	r3, [pc, #40]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018bae:	681b      	ldr	r3, [r3, #0]
 8018bb0:	7a1b      	ldrb	r3, [r3, #8]
 8018bb2:	2b00      	cmp	r3, #0
 8018bb4:	d104      	bne.n	8018bc0 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8018bb6:	4b08      	ldr	r3, [pc, #32]	; (8018bd8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8018bb8:	681b      	ldr	r3, [r3, #0]
 8018bba:	4618      	mov	r0, r3
 8018bbc:	f000 f858 	bl	8018c70 <TimerSetTimeout>
 8018bc0:	69bb      	ldr	r3, [r7, #24]
 8018bc2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018bc4:	687b      	ldr	r3, [r7, #4]
 8018bc6:	f383 8810 	msr	PRIMASK, r3
}
 8018bca:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 8018bcc:	bf00      	nop
 8018bce:	3724      	adds	r7, #36	; 0x24
 8018bd0:	46bd      	mov	sp, r7
 8018bd2:	bd90      	pop	{r4, r7, pc}
 8018bd4:	08019b70 	.word	0x08019b70
 8018bd8:	200014e8 	.word	0x200014e8

08018bdc <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8018bdc:	b580      	push	{r7, lr}
 8018bde:	b082      	sub	sp, #8
 8018be0:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8018be2:	4b06      	ldr	r3, [pc, #24]	; (8018bfc <UTIL_TIMER_GetCurrentTime+0x20>)
 8018be4:	69db      	ldr	r3, [r3, #28]
 8018be6:	4798      	blx	r3
 8018be8:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8018bea:	4b04      	ldr	r3, [pc, #16]	; (8018bfc <UTIL_TIMER_GetCurrentTime+0x20>)
 8018bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018bee:	6878      	ldr	r0, [r7, #4]
 8018bf0:	4798      	blx	r3
 8018bf2:	4603      	mov	r3, r0
}
 8018bf4:	4618      	mov	r0, r3
 8018bf6:	3708      	adds	r7, #8
 8018bf8:	46bd      	mov	sp, r7
 8018bfa:	bd80      	pop	{r7, pc}
 8018bfc:	08019b70 	.word	0x08019b70

08018c00 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8018c00:	b580      	push	{r7, lr}
 8018c02:	b084      	sub	sp, #16
 8018c04:	af00      	add	r7, sp, #0
 8018c06:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8018c08:	4b0a      	ldr	r3, [pc, #40]	; (8018c34 <UTIL_TIMER_GetElapsedTime+0x34>)
 8018c0a:	69db      	ldr	r3, [r3, #28]
 8018c0c:	4798      	blx	r3
 8018c0e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8018c10:	4b08      	ldr	r3, [pc, #32]	; (8018c34 <UTIL_TIMER_GetElapsedTime+0x34>)
 8018c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018c14:	6878      	ldr	r0, [r7, #4]
 8018c16:	4798      	blx	r3
 8018c18:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8018c1a:	4b06      	ldr	r3, [pc, #24]	; (8018c34 <UTIL_TIMER_GetElapsedTime+0x34>)
 8018c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018c1e:	68f9      	ldr	r1, [r7, #12]
 8018c20:	68ba      	ldr	r2, [r7, #8]
 8018c22:	1a8a      	subs	r2, r1, r2
 8018c24:	4610      	mov	r0, r2
 8018c26:	4798      	blx	r3
 8018c28:	4603      	mov	r3, r0
}
 8018c2a:	4618      	mov	r0, r3
 8018c2c:	3710      	adds	r7, #16
 8018c2e:	46bd      	mov	sp, r7
 8018c30:	bd80      	pop	{r7, pc}
 8018c32:	bf00      	nop
 8018c34:	08019b70 	.word	0x08019b70

08018c38 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8018c38:	b480      	push	{r7}
 8018c3a:	b085      	sub	sp, #20
 8018c3c:	af00      	add	r7, sp, #0
 8018c3e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8018c40:	4b0a      	ldr	r3, [pc, #40]	; (8018c6c <TimerExists+0x34>)
 8018c42:	681b      	ldr	r3, [r3, #0]
 8018c44:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8018c46:	e008      	b.n	8018c5a <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8018c48:	68fa      	ldr	r2, [r7, #12]
 8018c4a:	687b      	ldr	r3, [r7, #4]
 8018c4c:	429a      	cmp	r2, r3
 8018c4e:	d101      	bne.n	8018c54 <TimerExists+0x1c>
    {
      return true;
 8018c50:	2301      	movs	r3, #1
 8018c52:	e006      	b.n	8018c62 <TimerExists+0x2a>
    }
    cur = cur->Next;
 8018c54:	68fb      	ldr	r3, [r7, #12]
 8018c56:	695b      	ldr	r3, [r3, #20]
 8018c58:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8018c5a:	68fb      	ldr	r3, [r7, #12]
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d1f3      	bne.n	8018c48 <TimerExists+0x10>
  }
  return false;
 8018c60:	2300      	movs	r3, #0
}
 8018c62:	4618      	mov	r0, r3
 8018c64:	3714      	adds	r7, #20
 8018c66:	46bd      	mov	sp, r7
 8018c68:	bc80      	pop	{r7}
 8018c6a:	4770      	bx	lr
 8018c6c:	200014e8 	.word	0x200014e8

08018c70 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8018c70:	b590      	push	{r4, r7, lr}
 8018c72:	b085      	sub	sp, #20
 8018c74:	af00      	add	r7, sp, #0
 8018c76:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8018c78:	4b11      	ldr	r3, [pc, #68]	; (8018cc0 <TimerSetTimeout+0x50>)
 8018c7a:	6a1b      	ldr	r3, [r3, #32]
 8018c7c:	4798      	blx	r3
 8018c7e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	2201      	movs	r2, #1
 8018c84:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8018c86:	687b      	ldr	r3, [r7, #4]
 8018c88:	681c      	ldr	r4, [r3, #0]
 8018c8a:	4b0d      	ldr	r3, [pc, #52]	; (8018cc0 <TimerSetTimeout+0x50>)
 8018c8c:	699b      	ldr	r3, [r3, #24]
 8018c8e:	4798      	blx	r3
 8018c90:	4602      	mov	r2, r0
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	4413      	add	r3, r2
 8018c96:	429c      	cmp	r4, r3
 8018c98:	d207      	bcs.n	8018caa <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8018c9a:	4b09      	ldr	r3, [pc, #36]	; (8018cc0 <TimerSetTimeout+0x50>)
 8018c9c:	699b      	ldr	r3, [r3, #24]
 8018c9e:	4798      	blx	r3
 8018ca0:	4602      	mov	r2, r0
 8018ca2:	68fb      	ldr	r3, [r7, #12]
 8018ca4:	441a      	add	r2, r3
 8018ca6:	687b      	ldr	r3, [r7, #4]
 8018ca8:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8018caa:	4b05      	ldr	r3, [pc, #20]	; (8018cc0 <TimerSetTimeout+0x50>)
 8018cac:	689b      	ldr	r3, [r3, #8]
 8018cae:	687a      	ldr	r2, [r7, #4]
 8018cb0:	6812      	ldr	r2, [r2, #0]
 8018cb2:	4610      	mov	r0, r2
 8018cb4:	4798      	blx	r3
}
 8018cb6:	bf00      	nop
 8018cb8:	3714      	adds	r7, #20
 8018cba:	46bd      	mov	sp, r7
 8018cbc:	bd90      	pop	{r4, r7, pc}
 8018cbe:	bf00      	nop
 8018cc0:	08019b70 	.word	0x08019b70

08018cc4 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8018cc4:	b480      	push	{r7}
 8018cc6:	b085      	sub	sp, #20
 8018cc8:	af00      	add	r7, sp, #0
 8018cca:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8018ccc:	4b14      	ldr	r3, [pc, #80]	; (8018d20 <TimerInsertTimer+0x5c>)
 8018cce:	681b      	ldr	r3, [r3, #0]
 8018cd0:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8018cd2:	4b13      	ldr	r3, [pc, #76]	; (8018d20 <TimerInsertTimer+0x5c>)
 8018cd4:	681b      	ldr	r3, [r3, #0]
 8018cd6:	695b      	ldr	r3, [r3, #20]
 8018cd8:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8018cda:	e012      	b.n	8018d02 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	681a      	ldr	r2, [r3, #0]
 8018ce0:	68bb      	ldr	r3, [r7, #8]
 8018ce2:	681b      	ldr	r3, [r3, #0]
 8018ce4:	429a      	cmp	r2, r3
 8018ce6:	d905      	bls.n	8018cf4 <TimerInsertTimer+0x30>
    {
        cur = next;
 8018ce8:	68bb      	ldr	r3, [r7, #8]
 8018cea:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8018cec:	68bb      	ldr	r3, [r7, #8]
 8018cee:	695b      	ldr	r3, [r3, #20]
 8018cf0:	60bb      	str	r3, [r7, #8]
 8018cf2:	e006      	b.n	8018d02 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8018cf4:	68fb      	ldr	r3, [r7, #12]
 8018cf6:	687a      	ldr	r2, [r7, #4]
 8018cf8:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	68ba      	ldr	r2, [r7, #8]
 8018cfe:	615a      	str	r2, [r3, #20]
        return;
 8018d00:	e009      	b.n	8018d16 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8018d02:	68fb      	ldr	r3, [r7, #12]
 8018d04:	695b      	ldr	r3, [r3, #20]
 8018d06:	2b00      	cmp	r3, #0
 8018d08:	d1e8      	bne.n	8018cdc <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8018d0a:	68fb      	ldr	r3, [r7, #12]
 8018d0c:	687a      	ldr	r2, [r7, #4]
 8018d0e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	2200      	movs	r2, #0
 8018d14:	615a      	str	r2, [r3, #20]
}
 8018d16:	3714      	adds	r7, #20
 8018d18:	46bd      	mov	sp, r7
 8018d1a:	bc80      	pop	{r7}
 8018d1c:	4770      	bx	lr
 8018d1e:	bf00      	nop
 8018d20:	200014e8 	.word	0x200014e8

08018d24 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8018d24:	b580      	push	{r7, lr}
 8018d26:	b084      	sub	sp, #16
 8018d28:	af00      	add	r7, sp, #0
 8018d2a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8018d2c:	4b0b      	ldr	r3, [pc, #44]	; (8018d5c <TimerInsertNewHeadTimer+0x38>)
 8018d2e:	681b      	ldr	r3, [r3, #0]
 8018d30:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8018d32:	68fb      	ldr	r3, [r7, #12]
 8018d34:	2b00      	cmp	r3, #0
 8018d36:	d002      	beq.n	8018d3e <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8018d38:	68fb      	ldr	r3, [r7, #12]
 8018d3a:	2200      	movs	r2, #0
 8018d3c:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	68fa      	ldr	r2, [r7, #12]
 8018d42:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 8018d44:	4a05      	ldr	r2, [pc, #20]	; (8018d5c <TimerInsertNewHeadTimer+0x38>)
 8018d46:	687b      	ldr	r3, [r7, #4]
 8018d48:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8018d4a:	4b04      	ldr	r3, [pc, #16]	; (8018d5c <TimerInsertNewHeadTimer+0x38>)
 8018d4c:	681b      	ldr	r3, [r3, #0]
 8018d4e:	4618      	mov	r0, r3
 8018d50:	f7ff ff8e 	bl	8018c70 <TimerSetTimeout>
}
 8018d54:	bf00      	nop
 8018d56:	3710      	adds	r7, #16
 8018d58:	46bd      	mov	sp, r7
 8018d5a:	bd80      	pop	{r7, pc}
 8018d5c:	200014e8 	.word	0x200014e8

08018d60 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8018d60:	b480      	push	{r7}
 8018d62:	b085      	sub	sp, #20
 8018d64:	af00      	add	r7, sp, #0
 8018d66:	6078      	str	r0, [r7, #4]
  int i = 0;
 8018d68:	2300      	movs	r3, #0
 8018d6a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8018d6c:	e00e      	b.n	8018d8c <ee_skip_atoi+0x2c>
 8018d6e:	68fa      	ldr	r2, [r7, #12]
 8018d70:	4613      	mov	r3, r2
 8018d72:	009b      	lsls	r3, r3, #2
 8018d74:	4413      	add	r3, r2
 8018d76:	005b      	lsls	r3, r3, #1
 8018d78:	4618      	mov	r0, r3
 8018d7a:	687b      	ldr	r3, [r7, #4]
 8018d7c:	681b      	ldr	r3, [r3, #0]
 8018d7e:	1c59      	adds	r1, r3, #1
 8018d80:	687a      	ldr	r2, [r7, #4]
 8018d82:	6011      	str	r1, [r2, #0]
 8018d84:	781b      	ldrb	r3, [r3, #0]
 8018d86:	4403      	add	r3, r0
 8018d88:	3b30      	subs	r3, #48	; 0x30
 8018d8a:	60fb      	str	r3, [r7, #12]
 8018d8c:	687b      	ldr	r3, [r7, #4]
 8018d8e:	681b      	ldr	r3, [r3, #0]
 8018d90:	781b      	ldrb	r3, [r3, #0]
 8018d92:	2b2f      	cmp	r3, #47	; 0x2f
 8018d94:	d904      	bls.n	8018da0 <ee_skip_atoi+0x40>
 8018d96:	687b      	ldr	r3, [r7, #4]
 8018d98:	681b      	ldr	r3, [r3, #0]
 8018d9a:	781b      	ldrb	r3, [r3, #0]
 8018d9c:	2b39      	cmp	r3, #57	; 0x39
 8018d9e:	d9e6      	bls.n	8018d6e <ee_skip_atoi+0xe>
  return i;
 8018da0:	68fb      	ldr	r3, [r7, #12]
}
 8018da2:	4618      	mov	r0, r3
 8018da4:	3714      	adds	r7, #20
 8018da6:	46bd      	mov	sp, r7
 8018da8:	bc80      	pop	{r7}
 8018daa:	4770      	bx	lr

08018dac <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8018dac:	b480      	push	{r7}
 8018dae:	b099      	sub	sp, #100	; 0x64
 8018db0:	af00      	add	r7, sp, #0
 8018db2:	60f8      	str	r0, [r7, #12]
 8018db4:	60b9      	str	r1, [r7, #8]
 8018db6:	607a      	str	r2, [r7, #4]
 8018db8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 8018dba:	4b72      	ldr	r3, [pc, #456]	; (8018f84 <ee_number+0x1d8>)
 8018dbc:	681b      	ldr	r3, [r3, #0]
 8018dbe:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8018dc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018dc6:	2b00      	cmp	r3, #0
 8018dc8:	d002      	beq.n	8018dd0 <ee_number+0x24>
 8018dca:	4b6f      	ldr	r3, [pc, #444]	; (8018f88 <ee_number+0x1dc>)
 8018dcc:	681b      	ldr	r3, [r3, #0]
 8018dce:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8018dd0:	683b      	ldr	r3, [r7, #0]
 8018dd2:	2b01      	cmp	r3, #1
 8018dd4:	dd02      	ble.n	8018ddc <ee_number+0x30>
 8018dd6:	683b      	ldr	r3, [r7, #0]
 8018dd8:	2b24      	cmp	r3, #36	; 0x24
 8018dda:	dd01      	ble.n	8018de0 <ee_number+0x34>
 8018ddc:	2300      	movs	r3, #0
 8018dde:	e0cc      	b.n	8018f7a <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8018de0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018de2:	f003 0301 	and.w	r3, r3, #1
 8018de6:	2b00      	cmp	r3, #0
 8018de8:	d001      	beq.n	8018dee <ee_number+0x42>
 8018dea:	2330      	movs	r3, #48	; 0x30
 8018dec:	e000      	b.n	8018df0 <ee_number+0x44>
 8018dee:	2320      	movs	r3, #32
 8018df0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8018df4:	2300      	movs	r3, #0
 8018df6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8018dfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018dfc:	f003 0302 	and.w	r3, r3, #2
 8018e00:	2b00      	cmp	r3, #0
 8018e02:	d00b      	beq.n	8018e1c <ee_number+0x70>
  {
    if (num < 0)
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	da08      	bge.n	8018e1c <ee_number+0x70>
    {
      sign = '-';
 8018e0a:	232d      	movs	r3, #45	; 0x2d
 8018e0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	425b      	negs	r3, r3
 8018e14:	607b      	str	r3, [r7, #4]
      size--;
 8018e16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8018e18:	3b01      	subs	r3, #1
 8018e1a:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8018e1c:	2300      	movs	r3, #0
 8018e1e:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	d120      	bne.n	8018e68 <ee_number+0xbc>
    tmp[i++] = '0';
 8018e26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018e28:	1c5a      	adds	r2, r3, #1
 8018e2a:	657a      	str	r2, [r7, #84]	; 0x54
 8018e2c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8018e30:	4413      	add	r3, r2
 8018e32:	2230      	movs	r2, #48	; 0x30
 8018e34:	f803 2c50 	strb.w	r2, [r3, #-80]
 8018e38:	e019      	b.n	8018e6e <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	683a      	ldr	r2, [r7, #0]
 8018e3e:	fbb3 f1f2 	udiv	r1, r3, r2
 8018e42:	fb02 f201 	mul.w	r2, r2, r1
 8018e46:	1a9b      	subs	r3, r3, r2
 8018e48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8018e4a:	441a      	add	r2, r3
 8018e4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018e4e:	1c59      	adds	r1, r3, #1
 8018e50:	6579      	str	r1, [r7, #84]	; 0x54
 8018e52:	7812      	ldrb	r2, [r2, #0]
 8018e54:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8018e58:	440b      	add	r3, r1
 8018e5a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8018e5e:	687a      	ldr	r2, [r7, #4]
 8018e60:	683b      	ldr	r3, [r7, #0]
 8018e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8018e66:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	2b00      	cmp	r3, #0
 8018e6c:	d1e5      	bne.n	8018e3a <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 8018e6e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8018e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018e72:	429a      	cmp	r2, r3
 8018e74:	dd01      	ble.n	8018e7a <ee_number+0xce>
 8018e76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018e78:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8018e7a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8018e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018e7e:	1ad3      	subs	r3, r2, r3
 8018e80:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8018e82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018e84:	f003 0301 	and.w	r3, r3, #1
 8018e88:	2b00      	cmp	r3, #0
 8018e8a:	d112      	bne.n	8018eb2 <ee_number+0x106>
 8018e8c:	e00c      	b.n	8018ea8 <ee_number+0xfc>
 8018e8e:	68fb      	ldr	r3, [r7, #12]
 8018e90:	1c5a      	adds	r2, r3, #1
 8018e92:	60fa      	str	r2, [r7, #12]
 8018e94:	2220      	movs	r2, #32
 8018e96:	701a      	strb	r2, [r3, #0]
 8018e98:	68bb      	ldr	r3, [r7, #8]
 8018e9a:	3b01      	subs	r3, #1
 8018e9c:	60bb      	str	r3, [r7, #8]
 8018e9e:	68bb      	ldr	r3, [r7, #8]
 8018ea0:	2b00      	cmp	r3, #0
 8018ea2:	d101      	bne.n	8018ea8 <ee_number+0xfc>
 8018ea4:	68fb      	ldr	r3, [r7, #12]
 8018ea6:	e068      	b.n	8018f7a <ee_number+0x1ce>
 8018ea8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8018eaa:	1e5a      	subs	r2, r3, #1
 8018eac:	66ba      	str	r2, [r7, #104]	; 0x68
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	dced      	bgt.n	8018e8e <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 8018eb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8018eb6:	2b00      	cmp	r3, #0
 8018eb8:	d01b      	beq.n	8018ef2 <ee_number+0x146>
 8018eba:	68fb      	ldr	r3, [r7, #12]
 8018ebc:	1c5a      	adds	r2, r3, #1
 8018ebe:	60fa      	str	r2, [r7, #12]
 8018ec0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8018ec4:	701a      	strb	r2, [r3, #0]
 8018ec6:	68bb      	ldr	r3, [r7, #8]
 8018ec8:	3b01      	subs	r3, #1
 8018eca:	60bb      	str	r3, [r7, #8]
 8018ecc:	68bb      	ldr	r3, [r7, #8]
 8018ece:	2b00      	cmp	r3, #0
 8018ed0:	d10f      	bne.n	8018ef2 <ee_number+0x146>
 8018ed2:	68fb      	ldr	r3, [r7, #12]
 8018ed4:	e051      	b.n	8018f7a <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8018ed6:	68fb      	ldr	r3, [r7, #12]
 8018ed8:	1c5a      	adds	r2, r3, #1
 8018eda:	60fa      	str	r2, [r7, #12]
 8018edc:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8018ee0:	701a      	strb	r2, [r3, #0]
 8018ee2:	68bb      	ldr	r3, [r7, #8]
 8018ee4:	3b01      	subs	r3, #1
 8018ee6:	60bb      	str	r3, [r7, #8]
 8018ee8:	68bb      	ldr	r3, [r7, #8]
 8018eea:	2b00      	cmp	r3, #0
 8018eec:	d101      	bne.n	8018ef2 <ee_number+0x146>
 8018eee:	68fb      	ldr	r3, [r7, #12]
 8018ef0:	e043      	b.n	8018f7a <ee_number+0x1ce>
 8018ef2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8018ef4:	1e5a      	subs	r2, r3, #1
 8018ef6:	66ba      	str	r2, [r7, #104]	; 0x68
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	dcec      	bgt.n	8018ed6 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8018efc:	e00c      	b.n	8018f18 <ee_number+0x16c>
 8018efe:	68fb      	ldr	r3, [r7, #12]
 8018f00:	1c5a      	adds	r2, r3, #1
 8018f02:	60fa      	str	r2, [r7, #12]
 8018f04:	2230      	movs	r2, #48	; 0x30
 8018f06:	701a      	strb	r2, [r3, #0]
 8018f08:	68bb      	ldr	r3, [r7, #8]
 8018f0a:	3b01      	subs	r3, #1
 8018f0c:	60bb      	str	r3, [r7, #8]
 8018f0e:	68bb      	ldr	r3, [r7, #8]
 8018f10:	2b00      	cmp	r3, #0
 8018f12:	d101      	bne.n	8018f18 <ee_number+0x16c>
 8018f14:	68fb      	ldr	r3, [r7, #12]
 8018f16:	e030      	b.n	8018f7a <ee_number+0x1ce>
 8018f18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018f1a:	1e5a      	subs	r2, r3, #1
 8018f1c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8018f1e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8018f20:	429a      	cmp	r2, r3
 8018f22:	dbec      	blt.n	8018efe <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8018f24:	e010      	b.n	8018f48 <ee_number+0x19c>
 8018f26:	68fb      	ldr	r3, [r7, #12]
 8018f28:	1c5a      	adds	r2, r3, #1
 8018f2a:	60fa      	str	r2, [r7, #12]
 8018f2c:	f107 0110 	add.w	r1, r7, #16
 8018f30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8018f32:	440a      	add	r2, r1
 8018f34:	7812      	ldrb	r2, [r2, #0]
 8018f36:	701a      	strb	r2, [r3, #0]
 8018f38:	68bb      	ldr	r3, [r7, #8]
 8018f3a:	3b01      	subs	r3, #1
 8018f3c:	60bb      	str	r3, [r7, #8]
 8018f3e:	68bb      	ldr	r3, [r7, #8]
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d101      	bne.n	8018f48 <ee_number+0x19c>
 8018f44:	68fb      	ldr	r3, [r7, #12]
 8018f46:	e018      	b.n	8018f7a <ee_number+0x1ce>
 8018f48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018f4a:	1e5a      	subs	r2, r3, #1
 8018f4c:	657a      	str	r2, [r7, #84]	; 0x54
 8018f4e:	2b00      	cmp	r3, #0
 8018f50:	dce9      	bgt.n	8018f26 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 8018f52:	e00c      	b.n	8018f6e <ee_number+0x1c2>
 8018f54:	68fb      	ldr	r3, [r7, #12]
 8018f56:	1c5a      	adds	r2, r3, #1
 8018f58:	60fa      	str	r2, [r7, #12]
 8018f5a:	2220      	movs	r2, #32
 8018f5c:	701a      	strb	r2, [r3, #0]
 8018f5e:	68bb      	ldr	r3, [r7, #8]
 8018f60:	3b01      	subs	r3, #1
 8018f62:	60bb      	str	r3, [r7, #8]
 8018f64:	68bb      	ldr	r3, [r7, #8]
 8018f66:	2b00      	cmp	r3, #0
 8018f68:	d101      	bne.n	8018f6e <ee_number+0x1c2>
 8018f6a:	68fb      	ldr	r3, [r7, #12]
 8018f6c:	e005      	b.n	8018f7a <ee_number+0x1ce>
 8018f6e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8018f70:	1e5a      	subs	r2, r3, #1
 8018f72:	66ba      	str	r2, [r7, #104]	; 0x68
 8018f74:	2b00      	cmp	r3, #0
 8018f76:	dced      	bgt.n	8018f54 <ee_number+0x1a8>

  return str;
 8018f78:	68fb      	ldr	r3, [r7, #12]
}
 8018f7a:	4618      	mov	r0, r3
 8018f7c:	3764      	adds	r7, #100	; 0x64
 8018f7e:	46bd      	mov	sp, r7
 8018f80:	bc80      	pop	{r7}
 8018f82:	4770      	bx	lr
 8018f84:	200001c0 	.word	0x200001c0
 8018f88:	200001c4 	.word	0x200001c4

08018f8c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8018f8c:	b580      	push	{r7, lr}
 8018f8e:	b092      	sub	sp, #72	; 0x48
 8018f90:	af04      	add	r7, sp, #16
 8018f92:	60f8      	str	r0, [r7, #12]
 8018f94:	60b9      	str	r1, [r7, #8]
 8018f96:	607a      	str	r2, [r7, #4]
 8018f98:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8018f9a:	68bb      	ldr	r3, [r7, #8]
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	dc01      	bgt.n	8018fa4 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8018fa0:	2300      	movs	r3, #0
 8018fa2:	e142      	b.n	801922a <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8018fa4:	68fb      	ldr	r3, [r7, #12]
 8018fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018fa8:	e12a      	b.n	8019200 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 8018faa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018fac:	68fb      	ldr	r3, [r7, #12]
 8018fae:	1ad2      	subs	r2, r2, r3
 8018fb0:	68bb      	ldr	r3, [r7, #8]
 8018fb2:	3b01      	subs	r3, #1
 8018fb4:	429a      	cmp	r2, r3
 8018fb6:	f280 8131 	bge.w	801921c <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 8018fba:	687b      	ldr	r3, [r7, #4]
 8018fbc:	781b      	ldrb	r3, [r3, #0]
 8018fbe:	2b25      	cmp	r3, #37	; 0x25
 8018fc0:	d006      	beq.n	8018fd0 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8018fc2:	687a      	ldr	r2, [r7, #4]
 8018fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fc6:	1c59      	adds	r1, r3, #1
 8018fc8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8018fca:	7812      	ldrb	r2, [r2, #0]
 8018fcc:	701a      	strb	r2, [r3, #0]
      continue;
 8018fce:	e114      	b.n	80191fa <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	3301      	adds	r3, #1
 8018fd8:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 8018fda:	687b      	ldr	r3, [r7, #4]
 8018fdc:	781b      	ldrb	r3, [r3, #0]
 8018fde:	2b30      	cmp	r3, #48	; 0x30
 8018fe0:	d103      	bne.n	8018fea <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8018fe2:	6a3b      	ldr	r3, [r7, #32]
 8018fe4:	f043 0301 	orr.w	r3, r3, #1
 8018fe8:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8018fea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018fee:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	781b      	ldrb	r3, [r3, #0]
 8018ff4:	2b2f      	cmp	r3, #47	; 0x2f
 8018ff6:	d908      	bls.n	801900a <tiny_vsnprintf_like+0x7e>
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	781b      	ldrb	r3, [r3, #0]
 8018ffc:	2b39      	cmp	r3, #57	; 0x39
 8018ffe:	d804      	bhi.n	801900a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8019000:	1d3b      	adds	r3, r7, #4
 8019002:	4618      	mov	r0, r3
 8019004:	f7ff feac 	bl	8018d60 <ee_skip_atoi>
 8019008:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801900a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801900e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8019010:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019014:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 8019016:	230a      	movs	r3, #10
 8019018:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801901a:	687b      	ldr	r3, [r7, #4]
 801901c:	781b      	ldrb	r3, [r3, #0]
 801901e:	3b58      	subs	r3, #88	; 0x58
 8019020:	2b20      	cmp	r3, #32
 8019022:	f200 8094 	bhi.w	801914e <tiny_vsnprintf_like+0x1c2>
 8019026:	a201      	add	r2, pc, #4	; (adr r2, 801902c <tiny_vsnprintf_like+0xa0>)
 8019028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801902c:	08019137 	.word	0x08019137
 8019030:	0801914f 	.word	0x0801914f
 8019034:	0801914f 	.word	0x0801914f
 8019038:	0801914f 	.word	0x0801914f
 801903c:	0801914f 	.word	0x0801914f
 8019040:	0801914f 	.word	0x0801914f
 8019044:	0801914f 	.word	0x0801914f
 8019048:	0801914f 	.word	0x0801914f
 801904c:	0801914f 	.word	0x0801914f
 8019050:	0801914f 	.word	0x0801914f
 8019054:	0801914f 	.word	0x0801914f
 8019058:	080190bb 	.word	0x080190bb
 801905c:	08019145 	.word	0x08019145
 8019060:	0801914f 	.word	0x0801914f
 8019064:	0801914f 	.word	0x0801914f
 8019068:	0801914f 	.word	0x0801914f
 801906c:	0801914f 	.word	0x0801914f
 8019070:	08019145 	.word	0x08019145
 8019074:	0801914f 	.word	0x0801914f
 8019078:	0801914f 	.word	0x0801914f
 801907c:	0801914f 	.word	0x0801914f
 8019080:	0801914f 	.word	0x0801914f
 8019084:	0801914f 	.word	0x0801914f
 8019088:	0801914f 	.word	0x0801914f
 801908c:	0801914f 	.word	0x0801914f
 8019090:	0801914f 	.word	0x0801914f
 8019094:	0801914f 	.word	0x0801914f
 8019098:	080190db 	.word	0x080190db
 801909c:	0801914f 	.word	0x0801914f
 80190a0:	0801919b 	.word	0x0801919b
 80190a4:	0801914f 	.word	0x0801914f
 80190a8:	0801914f 	.word	0x0801914f
 80190ac:	0801913f 	.word	0x0801913f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 80190b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190b2:	1c5a      	adds	r2, r3, #1
 80190b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80190b6:	2220      	movs	r2, #32
 80190b8:	701a      	strb	r2, [r3, #0]
 80190ba:	69fb      	ldr	r3, [r7, #28]
 80190bc:	3b01      	subs	r3, #1
 80190be:	61fb      	str	r3, [r7, #28]
 80190c0:	69fb      	ldr	r3, [r7, #28]
 80190c2:	2b00      	cmp	r3, #0
 80190c4:	dcf4      	bgt.n	80190b0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 80190c6:	683b      	ldr	r3, [r7, #0]
 80190c8:	1d1a      	adds	r2, r3, #4
 80190ca:	603a      	str	r2, [r7, #0]
 80190cc:	6819      	ldr	r1, [r3, #0]
 80190ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190d0:	1c5a      	adds	r2, r3, #1
 80190d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80190d4:	b2ca      	uxtb	r2, r1
 80190d6:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 80190d8:	e08f      	b.n	80191fa <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 80190da:	683b      	ldr	r3, [r7, #0]
 80190dc:	1d1a      	adds	r2, r3, #4
 80190de:	603a      	str	r2, [r7, #0]
 80190e0:	681b      	ldr	r3, [r3, #0]
 80190e2:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 80190e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d101      	bne.n	80190ee <tiny_vsnprintf_like+0x162>
 80190ea:	4b52      	ldr	r3, [pc, #328]	; (8019234 <tiny_vsnprintf_like+0x2a8>)
 80190ec:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 80190ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80190f0:	f7e7 f842 	bl	8000178 <strlen>
 80190f4:	4603      	mov	r3, r0
 80190f6:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 80190f8:	e004      	b.n	8019104 <tiny_vsnprintf_like+0x178>
 80190fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190fc:	1c5a      	adds	r2, r3, #1
 80190fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019100:	2220      	movs	r2, #32
 8019102:	701a      	strb	r2, [r3, #0]
 8019104:	69fb      	ldr	r3, [r7, #28]
 8019106:	1e5a      	subs	r2, r3, #1
 8019108:	61fa      	str	r2, [r7, #28]
 801910a:	693a      	ldr	r2, [r7, #16]
 801910c:	429a      	cmp	r2, r3
 801910e:	dbf4      	blt.n	80190fa <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8019110:	2300      	movs	r3, #0
 8019112:	62bb      	str	r3, [r7, #40]	; 0x28
 8019114:	e00a      	b.n	801912c <tiny_vsnprintf_like+0x1a0>
 8019116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019118:	1c53      	adds	r3, r2, #1
 801911a:	627b      	str	r3, [r7, #36]	; 0x24
 801911c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801911e:	1c59      	adds	r1, r3, #1
 8019120:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019122:	7812      	ldrb	r2, [r2, #0]
 8019124:	701a      	strb	r2, [r3, #0]
 8019126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019128:	3301      	adds	r3, #1
 801912a:	62bb      	str	r3, [r7, #40]	; 0x28
 801912c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801912e:	693b      	ldr	r3, [r7, #16]
 8019130:	429a      	cmp	r2, r3
 8019132:	dbf0      	blt.n	8019116 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8019134:	e061      	b.n	80191fa <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8019136:	6a3b      	ldr	r3, [r7, #32]
 8019138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801913c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801913e:	2310      	movs	r3, #16
 8019140:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8019142:	e02d      	b.n	80191a0 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8019144:	6a3b      	ldr	r3, [r7, #32]
 8019146:	f043 0302 	orr.w	r3, r3, #2
 801914a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801914c:	e025      	b.n	801919a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801914e:	687b      	ldr	r3, [r7, #4]
 8019150:	781b      	ldrb	r3, [r3, #0]
 8019152:	2b25      	cmp	r3, #37	; 0x25
 8019154:	d004      	beq.n	8019160 <tiny_vsnprintf_like+0x1d4>
 8019156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019158:	1c5a      	adds	r2, r3, #1
 801915a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801915c:	2225      	movs	r2, #37	; 0x25
 801915e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8019160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019162:	68fb      	ldr	r3, [r7, #12]
 8019164:	1ad2      	subs	r2, r2, r3
 8019166:	68bb      	ldr	r3, [r7, #8]
 8019168:	3b01      	subs	r3, #1
 801916a:	429a      	cmp	r2, r3
 801916c:	da17      	bge.n	801919e <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801916e:	687b      	ldr	r3, [r7, #4]
 8019170:	781b      	ldrb	r3, [r3, #0]
 8019172:	2b00      	cmp	r3, #0
 8019174:	d006      	beq.n	8019184 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8019176:	687a      	ldr	r2, [r7, #4]
 8019178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801917a:	1c59      	adds	r1, r3, #1
 801917c:	62f9      	str	r1, [r7, #44]	; 0x2c
 801917e:	7812      	ldrb	r2, [r2, #0]
 8019180:	701a      	strb	r2, [r3, #0]
 8019182:	e002      	b.n	801918a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	3b01      	subs	r3, #1
 8019188:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801918a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801918c:	68fb      	ldr	r3, [r7, #12]
 801918e:	1ad2      	subs	r2, r2, r3
 8019190:	68bb      	ldr	r3, [r7, #8]
 8019192:	3b01      	subs	r3, #1
 8019194:	429a      	cmp	r2, r3
 8019196:	db2f      	blt.n	80191f8 <tiny_vsnprintf_like+0x26c>
 8019198:	e002      	b.n	80191a0 <tiny_vsnprintf_like+0x214>
        break;
 801919a:	bf00      	nop
 801919c:	e000      	b.n	80191a0 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801919e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 80191a0:	697b      	ldr	r3, [r7, #20]
 80191a2:	2b6c      	cmp	r3, #108	; 0x6c
 80191a4:	d105      	bne.n	80191b2 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 80191a6:	683b      	ldr	r3, [r7, #0]
 80191a8:	1d1a      	adds	r2, r3, #4
 80191aa:	603a      	str	r2, [r7, #0]
 80191ac:	681b      	ldr	r3, [r3, #0]
 80191ae:	637b      	str	r3, [r7, #52]	; 0x34
 80191b0:	e00f      	b.n	80191d2 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 80191b2:	6a3b      	ldr	r3, [r7, #32]
 80191b4:	f003 0302 	and.w	r3, r3, #2
 80191b8:	2b00      	cmp	r3, #0
 80191ba:	d005      	beq.n	80191c8 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 80191bc:	683b      	ldr	r3, [r7, #0]
 80191be:	1d1a      	adds	r2, r3, #4
 80191c0:	603a      	str	r2, [r7, #0]
 80191c2:	681b      	ldr	r3, [r3, #0]
 80191c4:	637b      	str	r3, [r7, #52]	; 0x34
 80191c6:	e004      	b.n	80191d2 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 80191c8:	683b      	ldr	r3, [r7, #0]
 80191ca:	1d1a      	adds	r2, r3, #4
 80191cc:	603a      	str	r2, [r7, #0]
 80191ce:	681b      	ldr	r3, [r3, #0]
 80191d0:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 80191d2:	68bb      	ldr	r3, [r7, #8]
 80191d4:	1e5a      	subs	r2, r3, #1
 80191d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80191d8:	68fb      	ldr	r3, [r7, #12]
 80191da:	1acb      	subs	r3, r1, r3
 80191dc:	1ad1      	subs	r1, r2, r3
 80191de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80191e0:	6a3b      	ldr	r3, [r7, #32]
 80191e2:	9302      	str	r3, [sp, #8]
 80191e4:	69bb      	ldr	r3, [r7, #24]
 80191e6:	9301      	str	r3, [sp, #4]
 80191e8:	69fb      	ldr	r3, [r7, #28]
 80191ea:	9300      	str	r3, [sp, #0]
 80191ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80191f0:	f7ff fddc 	bl	8018dac <ee_number>
 80191f4:	62f8      	str	r0, [r7, #44]	; 0x2c
 80191f6:	e000      	b.n	80191fa <tiny_vsnprintf_like+0x26e>
        continue;
 80191f8:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80191fa:	687b      	ldr	r3, [r7, #4]
 80191fc:	3301      	adds	r3, #1
 80191fe:	607b      	str	r3, [r7, #4]
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	781b      	ldrb	r3, [r3, #0]
 8019204:	2b00      	cmp	r3, #0
 8019206:	f47f aed0 	bne.w	8018faa <tiny_vsnprintf_like+0x1e>
 801920a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801920c:	68fb      	ldr	r3, [r7, #12]
 801920e:	1ad2      	subs	r2, r2, r3
 8019210:	68bb      	ldr	r3, [r7, #8]
 8019212:	3b01      	subs	r3, #1
 8019214:	429a      	cmp	r2, r3
 8019216:	f6bf aec8 	bge.w	8018faa <tiny_vsnprintf_like+0x1e>
 801921a:	e000      	b.n	801921e <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801921c:	bf00      	nop
  }

  *str = '\0';
 801921e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019220:	2200      	movs	r2, #0
 8019222:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8019224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019226:	68fb      	ldr	r3, [r7, #12]
 8019228:	1ad3      	subs	r3, r2, r3
}
 801922a:	4618      	mov	r0, r3
 801922c:	3738      	adds	r7, #56	; 0x38
 801922e:	46bd      	mov	sp, r7
 8019230:	bd80      	pop	{r7, pc}
 8019232:	bf00      	nop
 8019234:	08019b30 	.word	0x08019b30

08019238 <__libc_init_array>:
 8019238:	b570      	push	{r4, r5, r6, lr}
 801923a:	4d0d      	ldr	r5, [pc, #52]	; (8019270 <__libc_init_array+0x38>)
 801923c:	4c0d      	ldr	r4, [pc, #52]	; (8019274 <__libc_init_array+0x3c>)
 801923e:	1b64      	subs	r4, r4, r5
 8019240:	10a4      	asrs	r4, r4, #2
 8019242:	2600      	movs	r6, #0
 8019244:	42a6      	cmp	r6, r4
 8019246:	d109      	bne.n	801925c <__libc_init_array+0x24>
 8019248:	4d0b      	ldr	r5, [pc, #44]	; (8019278 <__libc_init_array+0x40>)
 801924a:	4c0c      	ldr	r4, [pc, #48]	; (801927c <__libc_init_array+0x44>)
 801924c:	f000 f8a0 	bl	8019390 <_init>
 8019250:	1b64      	subs	r4, r4, r5
 8019252:	10a4      	asrs	r4, r4, #2
 8019254:	2600      	movs	r6, #0
 8019256:	42a6      	cmp	r6, r4
 8019258:	d105      	bne.n	8019266 <__libc_init_array+0x2e>
 801925a:	bd70      	pop	{r4, r5, r6, pc}
 801925c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019260:	4798      	blx	r3
 8019262:	3601      	adds	r6, #1
 8019264:	e7ee      	b.n	8019244 <__libc_init_array+0xc>
 8019266:	f855 3b04 	ldr.w	r3, [r5], #4
 801926a:	4798      	blx	r3
 801926c:	3601      	adds	r6, #1
 801926e:	e7f2      	b.n	8019256 <__libc_init_array+0x1e>
 8019270:	0801a200 	.word	0x0801a200
 8019274:	0801a200 	.word	0x0801a200
 8019278:	0801a200 	.word	0x0801a200
 801927c:	0801a204 	.word	0x0801a204

08019280 <memset>:
 8019280:	4402      	add	r2, r0
 8019282:	4603      	mov	r3, r0
 8019284:	4293      	cmp	r3, r2
 8019286:	d100      	bne.n	801928a <memset+0xa>
 8019288:	4770      	bx	lr
 801928a:	f803 1b01 	strb.w	r1, [r3], #1
 801928e:	e7f9      	b.n	8019284 <memset+0x4>

08019290 <floor>:
 8019290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019294:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8019298:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801929c:	2e13      	cmp	r6, #19
 801929e:	4602      	mov	r2, r0
 80192a0:	460b      	mov	r3, r1
 80192a2:	4607      	mov	r7, r0
 80192a4:	460c      	mov	r4, r1
 80192a6:	4605      	mov	r5, r0
 80192a8:	dc34      	bgt.n	8019314 <floor+0x84>
 80192aa:	2e00      	cmp	r6, #0
 80192ac:	da15      	bge.n	80192da <floor+0x4a>
 80192ae:	a334      	add	r3, pc, #208	; (adr r3, 8019380 <floor+0xf0>)
 80192b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192b4:	f7e6 ff6e 	bl	8000194 <__adddf3>
 80192b8:	2200      	movs	r2, #0
 80192ba:	2300      	movs	r3, #0
 80192bc:	f7e7 f99e 	bl	80005fc <__aeabi_dcmpgt>
 80192c0:	b140      	cbz	r0, 80192d4 <floor+0x44>
 80192c2:	2c00      	cmp	r4, #0
 80192c4:	da59      	bge.n	801937a <floor+0xea>
 80192c6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80192ca:	ea57 0503 	orrs.w	r5, r7, r3
 80192ce:	d001      	beq.n	80192d4 <floor+0x44>
 80192d0:	4c2d      	ldr	r4, [pc, #180]	; (8019388 <floor+0xf8>)
 80192d2:	2500      	movs	r5, #0
 80192d4:	4623      	mov	r3, r4
 80192d6:	462f      	mov	r7, r5
 80192d8:	e025      	b.n	8019326 <floor+0x96>
 80192da:	4a2c      	ldr	r2, [pc, #176]	; (801938c <floor+0xfc>)
 80192dc:	fa42 f806 	asr.w	r8, r2, r6
 80192e0:	ea01 0208 	and.w	r2, r1, r8
 80192e4:	4302      	orrs	r2, r0
 80192e6:	d01e      	beq.n	8019326 <floor+0x96>
 80192e8:	a325      	add	r3, pc, #148	; (adr r3, 8019380 <floor+0xf0>)
 80192ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192ee:	f7e6 ff51 	bl	8000194 <__adddf3>
 80192f2:	2200      	movs	r2, #0
 80192f4:	2300      	movs	r3, #0
 80192f6:	f7e7 f981 	bl	80005fc <__aeabi_dcmpgt>
 80192fa:	2800      	cmp	r0, #0
 80192fc:	d0ea      	beq.n	80192d4 <floor+0x44>
 80192fe:	2c00      	cmp	r4, #0
 8019300:	bfbe      	ittt	lt
 8019302:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8019306:	fa43 f606 	asrlt.w	r6, r3, r6
 801930a:	19a4      	addlt	r4, r4, r6
 801930c:	ea24 0408 	bic.w	r4, r4, r8
 8019310:	2500      	movs	r5, #0
 8019312:	e7df      	b.n	80192d4 <floor+0x44>
 8019314:	2e33      	cmp	r6, #51	; 0x33
 8019316:	dd0a      	ble.n	801932e <floor+0x9e>
 8019318:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801931c:	d103      	bne.n	8019326 <floor+0x96>
 801931e:	f7e6 ff39 	bl	8000194 <__adddf3>
 8019322:	4607      	mov	r7, r0
 8019324:	460b      	mov	r3, r1
 8019326:	4638      	mov	r0, r7
 8019328:	4619      	mov	r1, r3
 801932a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801932e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8019332:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019336:	fa22 f808 	lsr.w	r8, r2, r8
 801933a:	ea18 0f00 	tst.w	r8, r0
 801933e:	d0f2      	beq.n	8019326 <floor+0x96>
 8019340:	a30f      	add	r3, pc, #60	; (adr r3, 8019380 <floor+0xf0>)
 8019342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019346:	f7e6 ff25 	bl	8000194 <__adddf3>
 801934a:	2200      	movs	r2, #0
 801934c:	2300      	movs	r3, #0
 801934e:	f7e7 f955 	bl	80005fc <__aeabi_dcmpgt>
 8019352:	2800      	cmp	r0, #0
 8019354:	d0be      	beq.n	80192d4 <floor+0x44>
 8019356:	2c00      	cmp	r4, #0
 8019358:	da02      	bge.n	8019360 <floor+0xd0>
 801935a:	2e14      	cmp	r6, #20
 801935c:	d103      	bne.n	8019366 <floor+0xd6>
 801935e:	3401      	adds	r4, #1
 8019360:	ea25 0508 	bic.w	r5, r5, r8
 8019364:	e7b6      	b.n	80192d4 <floor+0x44>
 8019366:	2301      	movs	r3, #1
 8019368:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801936c:	fa03 f606 	lsl.w	r6, r3, r6
 8019370:	4435      	add	r5, r6
 8019372:	42bd      	cmp	r5, r7
 8019374:	bf38      	it	cc
 8019376:	18e4      	addcc	r4, r4, r3
 8019378:	e7f2      	b.n	8019360 <floor+0xd0>
 801937a:	2500      	movs	r5, #0
 801937c:	462c      	mov	r4, r5
 801937e:	e7a9      	b.n	80192d4 <floor+0x44>
 8019380:	8800759c 	.word	0x8800759c
 8019384:	7e37e43c 	.word	0x7e37e43c
 8019388:	bff00000 	.word	0xbff00000
 801938c:	000fffff 	.word	0x000fffff

08019390 <_init>:
 8019390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019392:	bf00      	nop
 8019394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019396:	bc08      	pop	{r3}
 8019398:	469e      	mov	lr, r3
 801939a:	4770      	bx	lr

0801939c <_fini>:
 801939c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801939e:	bf00      	nop
 80193a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80193a2:	bc08      	pop	{r3}
 80193a4:	469e      	mov	lr, r3
 80193a6:	4770      	bx	lr
