
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013220  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000964  080133b0  080133b0  000233b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013d14  08013d14  000302bc  2**0
                  CONTENTS
  4 .ARM          00000008  08013d14  08013d14  00023d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013d1c  08013d1c  000302bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013d1c  08013d1c  00023d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013d20  08013d20  00023d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002bc  20000000  08013d24  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021bc  200002bc  08013fe0  000302bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  20002478  08013fe0  00032478  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002eab8  00000000  00000000  000302ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000057d5  00000000  00000000  0005eda4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021c0  00000000  00000000  00064580  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f48  00000000  00000000  00066740  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028e3f  00000000  00000000  00068688  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001fbf1  00000000  00000000  000914c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9c29  00000000  00000000  000b10b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018ace1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000989c  00000000  00000000  0018ad5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002bc 	.word	0x200002bc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013398 	.word	0x08013398

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c0 	.word	0x200002c0
 80001cc:	08013398 	.word	0x08013398

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b972 	b.w	8000d58 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	4688      	mov	r8, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14b      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4615      	mov	r5, r2
 8000a9e:	d967      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0720 	rsb	r7, r2, #32
 8000aaa:	fa01 f302 	lsl.w	r3, r1, r2
 8000aae:	fa20 f707 	lsr.w	r7, r0, r7
 8000ab2:	4095      	lsls	r5, r2
 8000ab4:	ea47 0803 	orr.w	r8, r7, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ac4:	fa1f fc85 	uxth.w	ip, r5
 8000ac8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000acc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18eb      	adds	r3, r5, r3
 8000ada:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ade:	f080 811b 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8118 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000ae8:	3f02      	subs	r7, #2
 8000aea:	442b      	add	r3, r5
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b00:	45a4      	cmp	ip, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	192c      	adds	r4, r5, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8107 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000b0e:	45a4      	cmp	ip, r4
 8000b10:	f240 8104 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000b14:	3802      	subs	r0, #2
 8000b16:	442c      	add	r4, r5
 8000b18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b1c:	eba4 040c 	sub.w	r4, r4, ip
 8000b20:	2700      	movs	r7, #0
 8000b22:	b11e      	cbz	r6, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0xbe>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80eb 	beq.w	8000d12 <__udivmoddi4+0x286>
 8000b3c:	2700      	movs	r7, #0
 8000b3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b42:	4638      	mov	r0, r7
 8000b44:	4639      	mov	r1, r7
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	fab3 f783 	clz	r7, r3
 8000b4e:	2f00      	cmp	r7, #0
 8000b50:	d147      	bne.n	8000be2 <__udivmoddi4+0x156>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d302      	bcc.n	8000b5c <__udivmoddi4+0xd0>
 8000b56:	4282      	cmp	r2, r0
 8000b58:	f200 80fa 	bhi.w	8000d50 <__udivmoddi4+0x2c4>
 8000b5c:	1a84      	subs	r4, r0, r2
 8000b5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b62:	2001      	movs	r0, #1
 8000b64:	4698      	mov	r8, r3
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d0e0      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000b6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b6e:	e7dd      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000b70:	b902      	cbnz	r2, 8000b74 <__udivmoddi4+0xe8>
 8000b72:	deff      	udf	#255	; 0xff
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f040 808f 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7e:	1b49      	subs	r1, r1, r5
 8000b80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b84:	fa1f f885 	uxth.w	r8, r5
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b98:	fb08 f10c 	mul.w	r1, r8, ip
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000ba0:	18eb      	adds	r3, r5, r3
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4299      	cmp	r1, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1a59      	subs	r1, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x14c>
 8000bc8:	192c      	adds	r4, r5, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x14a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80b6 	bhi.w	8000d42 <__udivmoddi4+0x2b6>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e79f      	b.n	8000b22 <__udivmoddi4+0x96>
 8000be2:	f1c7 0c20 	rsb	ip, r7, #32
 8000be6:	40bb      	lsls	r3, r7
 8000be8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c00:	4325      	orrs	r5, r4
 8000c02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c06:	0c2c      	lsrs	r4, r5, #16
 8000c08:	fb08 3319 	mls	r3, r8, r9, r3
 8000c0c:	fa1f fa8e 	uxth.w	sl, lr
 8000c10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c14:	fb09 f40a 	mul.w	r4, r9, sl
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1e 0303 	adds.w	r3, lr, r3
 8000c28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c2c:	f080 8087 	bcs.w	8000d3e <__udivmoddi4+0x2b2>
 8000c30:	429c      	cmp	r4, r3
 8000c32:	f240 8084 	bls.w	8000d3e <__udivmoddi4+0x2b2>
 8000c36:	f1a9 0902 	sub.w	r9, r9, #2
 8000c3a:	4473      	add	r3, lr
 8000c3c:	1b1b      	subs	r3, r3, r4
 8000c3e:	b2ad      	uxth	r5, r5
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c50:	45a2      	cmp	sl, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1e 0404 	adds.w	r4, lr, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	d26b      	bcs.n	8000d36 <__udivmoddi4+0x2aa>
 8000c5e:	45a2      	cmp	sl, r4
 8000c60:	d969      	bls.n	8000d36 <__udivmoddi4+0x2aa>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4474      	add	r4, lr
 8000c66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6e:	eba4 040a 	sub.w	r4, r4, sl
 8000c72:	454c      	cmp	r4, r9
 8000c74:	46c2      	mov	sl, r8
 8000c76:	464b      	mov	r3, r9
 8000c78:	d354      	bcc.n	8000d24 <__udivmoddi4+0x298>
 8000c7a:	d051      	beq.n	8000d20 <__udivmoddi4+0x294>
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d069      	beq.n	8000d54 <__udivmoddi4+0x2c8>
 8000c80:	ebb1 050a 	subs.w	r5, r1, sl
 8000c84:	eb64 0403 	sbc.w	r4, r4, r3
 8000c88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	40fc      	lsrs	r4, r7
 8000c90:	ea4c 0505 	orr.w	r5, ip, r5
 8000c94:	e9c6 5400 	strd	r5, r4, [r6]
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e747      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000c9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ca0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ca4:	4095      	lsls	r5, r2
 8000ca6:	fa01 f002 	lsl.w	r0, r1, r2
 8000caa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb2:	4338      	orrs	r0, r7
 8000cb4:	0c01      	lsrs	r1, r0, #16
 8000cb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cba:	fa1f f885 	uxth.w	r8, r5
 8000cbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc6:	fb07 f308 	mul.w	r3, r7, r8
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x256>
 8000cd2:	1869      	adds	r1, r5, r1
 8000cd4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd8:	d22f      	bcs.n	8000d3a <__udivmoddi4+0x2ae>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d92d      	bls.n	8000d3a <__udivmoddi4+0x2ae>
 8000cde:	3f02      	subs	r7, #2
 8000ce0:	4429      	add	r1, r5
 8000ce2:	1acb      	subs	r3, r1, r3
 8000ce4:	b281      	uxth	r1, r0
 8000ce6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf2:	fb00 f308 	mul.w	r3, r0, r8
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x27e>
 8000cfa:	1869      	adds	r1, r5, r1
 8000cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d00:	d217      	bcs.n	8000d32 <__udivmoddi4+0x2a6>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d915      	bls.n	8000d32 <__udivmoddi4+0x2a6>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4429      	add	r1, r5
 8000d0a:	1ac9      	subs	r1, r1, r3
 8000d0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d10:	e73b      	b.n	8000b8a <__udivmoddi4+0xfe>
 8000d12:	4637      	mov	r7, r6
 8000d14:	4630      	mov	r0, r6
 8000d16:	e709      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d18:	4607      	mov	r7, r0
 8000d1a:	e6e7      	b.n	8000aec <__udivmoddi4+0x60>
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	e6fb      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d20:	4541      	cmp	r1, r8
 8000d22:	d2ab      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d28:	eb69 020e 	sbc.w	r2, r9, lr
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	4613      	mov	r3, r2
 8000d30:	e7a4      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d32:	4660      	mov	r0, ip
 8000d34:	e7e9      	b.n	8000d0a <__udivmoddi4+0x27e>
 8000d36:	4618      	mov	r0, r3
 8000d38:	e795      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3a:	4667      	mov	r7, ip
 8000d3c:	e7d1      	b.n	8000ce2 <__udivmoddi4+0x256>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	e77c      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	442c      	add	r4, r5
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0x14c>
 8000d48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d4c:	442b      	add	r3, r5
 8000d4e:	e72f      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d50:	4638      	mov	r0, r7
 8000d52:	e708      	b.n	8000b66 <__udivmoddi4+0xda>
 8000d54:	4637      	mov	r7, r6
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0xa0>

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4830      	ldr	r0, [pc, #192]	; (8000e2c <ADF_Init+0xd0>)
 8000d6a:	f006 fabf 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	482f      	ldr	r0, [pc, #188]	; (8000e30 <ADF_Init+0xd4>)
 8000d74:	f006 faba 	bl	80072ec <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d7c:	f000 f85e 	bl	8000e3c <ADF_reset>
	HAL_Delay(10);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f004 fab7 	bl	80052f4 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d86:	2100      	movs	r1, #0
 8000d88:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d8c:	f000 f8be 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d96:	f000 f8b9 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000da0:	f000 f8b4 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000daa:	f000 f8af 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000dae:	2108      	movs	r1, #8
 8000db0:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000db4:	f000 f8aa 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db8:	21ff      	movs	r1, #255	; 0xff
 8000dba:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000dbe:	f000 f8a5 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dc2:	21ff      	movs	r1, #255	; 0xff
 8000dc4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc8:	f000 f8a0 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dcc:	f000 f952 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f004 fa8f 	bl	80052f4 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f876 	bl	8000ec8 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000ddc:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000de0:	f000 f8e6 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <ADF_Init+0xd8>)
 8000dea:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000dec:	f240 3015 	movw	r0, #789	; 0x315
 8000df0:	f000 f8de 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ADF_Init+0xdc>)
 8000dfa:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dfc:	f000 f93a 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f004 fa77 	bl	80052f4 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000e06:	21f1      	movs	r1, #241	; 0xf1
 8000e08:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e0c:	f000 f87e 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e10:	211c      	movs	r1, #28
 8000e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e16:	f000 f879 	bl	8000f0c <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e1a:	2032      	movs	r0, #50	; 0x32
 8000e1c:	f004 fa6a 	bl	80052f4 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e20:	f000 f946 	bl	80010b0 <ADF_set_PHY_RDY_mode>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	20000710 	.word	0x20000710
 8000e38:	20000aea 	.word	0x20000aea

08000e3c <ADF_reset>:

void ADF_reset(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <ADF_reset+0x40>)
 8000e4c:	f006 fa4e 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e50:	1d39      	adds	r1, r7, #4
 8000e52:	2332      	movs	r3, #50	; 0x32
 8000e54:	2201      	movs	r2, #1
 8000e56:	480a      	ldr	r0, [pc, #40]	; (8000e80 <ADF_reset+0x44>)
 8000e58:	f00a fd51 	bl	800b8fe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e5c:	1cf9      	adds	r1, r7, #3
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	2201      	movs	r2, #1
 8000e62:	4807      	ldr	r0, [pc, #28]	; (8000e80 <ADF_reset+0x44>)
 8000e64:	f00a fe7f 	bl	800bb66 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <ADF_reset+0x40>)
 8000e6e:	f006 fa3d 	bl	80072ec <HAL_GPIO_WritePin>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	20000a50 	.word	0x20000a50

08000e84 <ADF_sleep>:

void ADF_sleep(void){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	// Sleep BBRAM in tmr_cfg1 register
	ADF_SPI_MEM_WR(0x317,0x08);
 8000e8a:	2108      	movs	r1, #8
 8000e8c:	f240 3017 	movw	r0, #791	; 0x317
 8000e90:	f000 f83c 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Write RC_sleep command
	uint8_t bytes[] = {0xb1};
 8000e94:	23b1      	movs	r3, #177	; 0xb1
 8000e96:	713b      	strb	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2104      	movs	r1, #4
 8000e9c:	4808      	ldr	r0, [pc, #32]	; (8000ec0 <ADF_sleep+0x3c>)
 8000e9e:	f006 fa25 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <ADF_sleep+0x40>)
 8000eaa:	f00b f907 	bl	800c0bc <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2104      	movs	r1, #4
 8000eb2:	4803      	ldr	r0, [pc, #12]	; (8000ec0 <ADF_sleep+0x3c>)
 8000eb4:	f006 fa1a 	bl	80072ec <HAL_GPIO_WritePin>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40020000 	.word	0x40020000
 8000ec4:	20000a50 	.word	0x20000a50

08000ec8 <ADF_SET_FREQ_kHz>:

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	0c1b      	lsrs	r3, r3, #16
 8000ede:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000ee0:	7b7b      	ldrb	r3, [r7, #13]
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	f240 3002 	movw	r0, #770	; 0x302
 8000ee8:	f000 f810 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000eec:	7bbb      	ldrb	r3, [r7, #14]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f240 3001 	movw	r0, #769	; 0x301
 8000ef4:	f000 f80a 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	4619      	mov	r1, r3
 8000efc:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000f00:	f000 f804 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	460a      	mov	r2, r1
 8000f16:	80fb      	strh	r3, [r7, #6]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000f1c:	4a21      	ldr	r2, [pc, #132]	; (8000fa4 <ADF_SPI_MEM_WR+0x98>)
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	6812      	ldr	r2, [r2, #0]
 8000f24:	4611      	mov	r1, r2
 8000f26:	8019      	strh	r1, [r3, #0]
 8000f28:	3302      	adds	r3, #2
 8000f2a:	0c12      	lsrs	r2, r2, #16
 8000f2c:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	2bff      	cmp	r3, #255	; 0xff
 8000f32:	d802      	bhi.n	8000f3a <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	73fb      	strb	r3, [r7, #15]
 8000f38:	e008      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f40:	d302      	bcc.n	8000f48 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000f42:	2302      	movs	r3, #2
 8000f44:	73fb      	strb	r3, [r7, #15]
 8000f46:	e001      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f107 0210 	add.w	r2, r7, #16
 8000f52:	4413      	add	r3, r2
 8000f54:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f58:	b25a      	sxtb	r2, r3
 8000f5a:	88fb      	ldrh	r3, [r7, #6]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	b25b      	sxtb	r3, r3
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f76:	797b      	ldrb	r3, [r7, #5]
 8000f78:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f80:	f006 f9b4 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f84:	f107 0108 	add.w	r1, r7, #8
 8000f88:	2332      	movs	r3, #50	; 0x32
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	4807      	ldr	r0, [pc, #28]	; (8000fac <ADF_SPI_MEM_WR+0xa0>)
 8000f8e:	f00a fcb6 	bl	800b8fe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2104      	movs	r1, #4
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f98:	f006 f9a8 	bl	80072ec <HAL_GPIO_WritePin>
}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	080133b0 	.word	0x080133b0
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	20000a50 	.word	0x20000a50

08000fb0 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000fba:	4a26      	ldr	r2, [pc, #152]	; (8001054 <ADF_SPI_MEM_RD+0xa4>)
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	4611      	mov	r1, r2
 8000fc4:	8019      	strh	r1, [r3, #0]
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	0c12      	lsrs	r2, r2, #16
 8000fca:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2bff      	cmp	r3, #255	; 0xff
 8000fd0:	d802      	bhi.n	8000fd8 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e008      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000fde:	d302      	bcc.n	8000fe6 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	e001      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	f107 0210 	add.w	r2, r7, #16
 8000ff0:	4413      	add	r3, r2
 8000ff2:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000ff6:	b25a      	sxtb	r2, r3
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	0a1b      	lsrs	r3, r3, #8
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	b25b      	sxtb	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	b25b      	sxtb	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8001014:	23ff      	movs	r3, #255	; 0xff
 8001016:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2104      	movs	r1, #4
 800101c:	480e      	ldr	r0, [pc, #56]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 800101e:	f006 f965 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8001022:	f107 0108 	add.w	r1, r7, #8
 8001026:	2332      	movs	r3, #50	; 0x32
 8001028:	2203      	movs	r2, #3
 800102a:	480c      	ldr	r0, [pc, #48]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800102c:	f00a fc67 	bl	800b8fe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8001030:	f107 010b 	add.w	r1, r7, #11
 8001034:	2332      	movs	r3, #50	; 0x32
 8001036:	2201      	movs	r2, #1
 8001038:	4808      	ldr	r0, [pc, #32]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800103a:	f00a fd94 	bl	800bb66 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800103e:	2201      	movs	r2, #1
 8001040:	2104      	movs	r1, #4
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 8001044:	f006 f952 	bl	80072ec <HAL_GPIO_WritePin>

	return value;
 8001048:	7afb      	ldrb	r3, [r7, #11]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	080133b4 	.word	0x080133b4
 8001058:	40020000 	.word	0x40020000
 800105c:	20000a50 	.word	0x20000a50

08001060 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8001064:	2108      	movs	r1, #8
 8001066:	f240 1007 	movw	r0, #263	; 0x107
 800106a:	f7ff ff4f 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 800107a:	23b2      	movs	r3, #178	; 0xb2
 800107c:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2104      	movs	r1, #4
 8001082:	4809      	ldr	r0, [pc, #36]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 8001084:	f006 f932 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <ADF_set_IDLE_mode+0x38>)
 8001090:	f00b f814 	bl	800c0bc <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2104      	movs	r1, #4
 8001098:	4803      	ldr	r0, [pc, #12]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 800109a:	f006 f927 	bl	80072ec <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40020000 	.word	0x40020000
 80010ac:	20000a50 	.word	0x20000a50

080010b0 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 80010b6:	23b3      	movs	r3, #179	; 0xb3
 80010b8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2104      	movs	r1, #4
 80010be:	4809      	ldr	r0, [pc, #36]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010c0:	f006 f914 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	4807      	ldr	r0, [pc, #28]	; (80010e8 <ADF_set_PHY_RDY_mode+0x38>)
 80010cc:	f00a fff6 	bl	800c0bc <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2104      	movs	r1, #4
 80010d4:	4803      	ldr	r0, [pc, #12]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010d6:	f006 f909 	bl	80072ec <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40020000 	.word	0x40020000
 80010e8:	20000a50 	.word	0x20000a50

080010ec <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010f2:	23b5      	movs	r3, #181	; 0xb5
 80010f4:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2104      	movs	r1, #4
 80010fa:	4809      	ldr	r0, [pc, #36]	; (8001120 <ADF_set_Tx_mode+0x34>)
 80010fc:	f006 f8f6 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2201      	movs	r2, #1
 8001104:	4619      	mov	r1, r3
 8001106:	4807      	ldr	r0, [pc, #28]	; (8001124 <ADF_set_Tx_mode+0x38>)
 8001108:	f00a ffd8 	bl	800c0bc <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2104      	movs	r1, #4
 8001110:	4803      	ldr	r0, [pc, #12]	; (8001120 <ADF_set_Tx_mode+0x34>)
 8001112:	f006 f8eb 	bl	80072ec <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40020000 	.word	0x40020000
 8001124:	20000a50 	.word	0x20000a50

08001128 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 800112e:	23b4      	movs	r3, #180	; 0xb4
 8001130:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2104      	movs	r1, #4
 8001136:	480c      	ldr	r0, [pc, #48]	; (8001168 <ADF_set_Rx_mode+0x40>)
 8001138:	f006 f8d8 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 800113c:	1d39      	adds	r1, r7, #4
 800113e:	2332      	movs	r3, #50	; 0x32
 8001140:	2201      	movs	r2, #1
 8001142:	480a      	ldr	r0, [pc, #40]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001144:	f00a fbdb 	bl	800b8fe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50); //debug
 8001148:	2332      	movs	r3, #50	; 0x32
 800114a:	2201      	movs	r2, #1
 800114c:	4908      	ldr	r1, [pc, #32]	; (8001170 <ADF_set_Rx_mode+0x48>)
 800114e:	4807      	ldr	r0, [pc, #28]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001150:	f00a fd09 	bl	800bb66 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	2104      	movs	r1, #4
 8001158:	4803      	ldr	r0, [pc, #12]	; (8001168 <ADF_set_Rx_mode+0x40>)
 800115a:	f006 f8c7 	bl	80072ec <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
	//asm("nop");
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40020000 	.word	0x40020000
 800116c:	20000a50 	.word	0x20000a50
 8001170:	20000b8c 	.word	0x20000b8c

08001174 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2104      	movs	r1, #4
 800117c:	480e      	ldr	r0, [pc, #56]	; (80011b8 <ADF_SPI_READY+0x44>)
 800117e:	f006 f8b5 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8001182:	2332      	movs	r3, #50	; 0x32
 8001184:	2201      	movs	r2, #1
 8001186:	21ff      	movs	r1, #255	; 0xff
 8001188:	480c      	ldr	r0, [pc, #48]	; (80011bc <ADF_SPI_READY+0x48>)
 800118a:	f00a fbb8 	bl	800b8fe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800118e:	2332      	movs	r3, #50	; 0x32
 8001190:	2201      	movs	r2, #1
 8001192:	490b      	ldr	r1, [pc, #44]	; (80011c0 <ADF_SPI_READY+0x4c>)
 8001194:	4809      	ldr	r0, [pc, #36]	; (80011bc <ADF_SPI_READY+0x48>)
 8001196:	f00a fce6 	bl	800bb66 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	2104      	movs	r1, #4
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <ADF_SPI_READY+0x44>)
 80011a0:	f006 f8a4 	bl	80072ec <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <ADF_SPI_READY+0x4c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	da01      	bge.n	80011b2 <ADF_SPI_READY+0x3e>
		return 1;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <ADF_SPI_READY+0x40>
	else
		return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40020000 	.word	0x40020000
 80011bc:	20000a50 	.word	0x20000a50
 80011c0:	20000b8c 	.word	0x20000b8c

080011c4 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80011c8:	2108      	movs	r1, #8
 80011ca:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011ce:	f7ff fe9d 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80011d6:	b580      	push	{r7, lr}
 80011d8:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80011da:	2110      	movs	r1, #16
 80011dc:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011e0:	f7ff fe94 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d105      	bne.n	8001202 <advance_pointer+0x1a>
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <advance_pointer+0x70>)
 80011f8:	4a18      	ldr	r2, [pc, #96]	; (800125c <advance_pointer+0x74>)
 80011fa:	2115      	movs	r1, #21
 80011fc:	4818      	ldr	r0, [pc, #96]	; (8001260 <advance_pointer+0x78>)
 80011fe:	f010 ff31 	bl	8012064 <__assert_func>

	if(cbuf->full)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7c1b      	ldrb	r3, [r3, #16]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00b      	beq.n	8001222 <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	3301      	adds	r3, #1
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	68d2      	ldr	r2, [r2, #12]
 8001214:	fbb3 f1f2 	udiv	r1, r3, r2
 8001218:	fb02 f201 	mul.w	r2, r2, r1
 800121c:	1a9a      	subs	r2, r3, r2
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	68d2      	ldr	r2, [r2, #12]
 800122c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001230:	fb02 f201 	mul.w	r2, r2, r1
 8001234:	1a9a      	subs	r2, r3, r2
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685a      	ldr	r2, [r3, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	bf0c      	ite	eq
 8001246:	2301      	moveq	r3, #1
 8001248:	2300      	movne	r3, #0
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	741a      	strb	r2, [r3, #16]
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	080133b8 	.word	0x080133b8
 800125c:	08013578 	.word	0x08013578
 8001260:	080133c0 	.word	0x080133c0

08001264 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d105      	bne.n	800127e <retreat_pointer+0x1a>
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <retreat_pointer+0x40>)
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <retreat_pointer+0x44>)
 8001276:	2120      	movs	r1, #32
 8001278:	480c      	ldr	r0, [pc, #48]	; (80012ac <retreat_pointer+0x48>)
 800127a:	f010 fef3 	bl	8012064 <__assert_func>

	cbuf->full = false;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	3301      	adds	r3, #1
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	68d2      	ldr	r2, [r2, #12]
 800128e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001292:	fb02 f201 	mul.w	r2, r2, r1
 8001296:	1a9a      	subs	r2, r3, r2
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	609a      	str	r2, [r3, #8]
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	080133b8 	.word	0x080133b8
 80012a8:	08013588 	.word	0x08013588
 80012ac:	080133c0 	.word	0x080133c0

080012b0 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <circular_buf_init+0x16>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d105      	bne.n	80012d2 <circular_buf_init+0x22>
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <circular_buf_init+0x74>)
 80012c8:	4a17      	ldr	r2, [pc, #92]	; (8001328 <circular_buf_init+0x78>)
 80012ca:	2128      	movs	r1, #40	; 0x28
 80012cc:	4817      	ldr	r0, [pc, #92]	; (800132c <circular_buf_init+0x7c>)
 80012ce:	f010 fec9 	bl	8012064 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 80012d2:	2014      	movs	r0, #20
 80012d4:	f010 ff20 	bl	8012118 <malloc>
 80012d8:	4603      	mov	r3, r0
 80012da:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <circular_buf_init+0x3e>
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <circular_buf_init+0x80>)
 80012e4:	4a10      	ldr	r2, [pc, #64]	; (8001328 <circular_buf_init+0x78>)
 80012e6:	212b      	movs	r1, #43	; 0x2b
 80012e8:	4810      	ldr	r0, [pc, #64]	; (800132c <circular_buf_init+0x7c>)
 80012ea:	f010 febb 	bl	8012064 <__assert_func>

	cbuf->buffer = buffer;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f81c 	bl	8001338 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f000 f8d3 	bl	80014ac <circular_buf_empty>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d105      	bne.n	8001318 <circular_buf_init+0x68>
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <circular_buf_init+0x84>)
 800130e:	4a06      	ldr	r2, [pc, #24]	; (8001328 <circular_buf_init+0x78>)
 8001310:	2131      	movs	r1, #49	; 0x31
 8001312:	4806      	ldr	r0, [pc, #24]	; (800132c <circular_buf_init+0x7c>)
 8001314:	f010 fea6 	bl	8012064 <__assert_func>

	return cbuf;
 8001318:	68fb      	ldr	r3, [r7, #12]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	080133d4 	.word	0x080133d4
 8001328:	08013598 	.word	0x08013598
 800132c:	080133c0 	.word	0x080133c0
 8001330:	080133b8 	.word	0x080133b8
 8001334:	080133e4 	.word	0x080133e4

08001338 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d105      	bne.n	8001352 <circular_buf_reset+0x1a>
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <circular_buf_reset+0x34>)
 8001348:	4a09      	ldr	r2, [pc, #36]	; (8001370 <circular_buf_reset+0x38>)
 800134a:	213c      	movs	r1, #60	; 0x3c
 800134c:	4809      	ldr	r0, [pc, #36]	; (8001374 <circular_buf_reset+0x3c>)
 800134e:	f010 fe89 	bl	8012064 <__assert_func>

    cbuf->head = 0;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	741a      	strb	r2, [r3, #16]
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	080133b8 	.word	0x080133b8
 8001370:	080135ac 	.word	0x080135ac
 8001374:	080133c0 	.word	0x080133c0

08001378 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d105      	bne.n	8001392 <circular_buf_size+0x1a>
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <circular_buf_size+0x64>)
 8001388:	4a15      	ldr	r2, [pc, #84]	; (80013e0 <circular_buf_size+0x68>)
 800138a:	2144      	movs	r1, #68	; 0x44
 800138c:	4815      	ldr	r0, [pc, #84]	; (80013e4 <circular_buf_size+0x6c>)
 800138e:	f010 fe69 	bl	8012064 <__assert_func>

	size_t size = cbuf->max;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	7c1b      	ldrb	r3, [r3, #16]
 800139c:	f083 0301 	eor.w	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d015      	beq.n	80013d2 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d306      	bcc.n	80013c0 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	e008      	b.n	80013d2 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	441a      	add	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	080133b8 	.word	0x080133b8
 80013e0:	080135c0 	.word	0x080135c0
 80013e4:	080133c0 	.word	0x080133c0

080013e8 <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <circular_buf_put_overwrite+0x1a>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d105      	bne.n	800140e <circular_buf_put_overwrite+0x26>
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <circular_buf_put_overwrite+0x44>)
 8001404:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <circular_buf_put_overwrite+0x48>)
 8001406:	215a      	movs	r1, #90	; 0x5a
 8001408:	480a      	ldr	r0, [pc, #40]	; (8001434 <circular_buf_put_overwrite+0x4c>)
 800140a:	f010 fe2b 	bl	8012064 <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	887a      	ldrh	r2, [r7, #2]
 800141c:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff fee2 	bl	80011e8 <advance_pointer>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	08013400 	.word	0x08013400
 8001430:	080135d4 	.word	0x080135d4
 8001434:	080133c0 	.word	0x080133c0

08001438 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <circular_buf_get+0x1e>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <circular_buf_get+0x1e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d105      	bne.n	8001462 <circular_buf_get+0x2a>
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <circular_buf_get+0x68>)
 8001458:	4a12      	ldr	r2, [pc, #72]	; (80014a4 <circular_buf_get+0x6c>)
 800145a:	2170      	movs	r1, #112	; 0x70
 800145c:	4812      	ldr	r0, [pc, #72]	; (80014a8 <circular_buf_get+0x70>)
 800145e:	f010 fe01 	bl	8012064 <__assert_func>

    int r = -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
 8001466:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f81f 	bl	80014ac <circular_buf_empty>
 800146e:	4603      	mov	r3, r0
 8001470:	f083 0301 	eor.w	r3, r3, #1
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00d      	beq.n	8001496 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	881a      	ldrh	r2, [r3, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fee9 	bl	8001264 <retreat_pointer>

        r = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	08013418 	.word	0x08013418
 80014a4:	080135f0 	.word	0x080135f0
 80014a8:	080133c0 	.word	0x080133c0

080014ac <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d105      	bne.n	80014c6 <circular_buf_empty+0x1a>
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <circular_buf_empty+0x48>)
 80014bc:	4a0e      	ldr	r2, [pc, #56]	; (80014f8 <circular_buf_empty+0x4c>)
 80014be:	217f      	movs	r1, #127	; 0x7f
 80014c0:	480e      	ldr	r0, [pc, #56]	; (80014fc <circular_buf_empty+0x50>)
 80014c2:	f010 fdcf 	bl	8012064 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	7c1b      	ldrb	r3, [r3, #16]
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d007      	beq.n	80014e4 <circular_buf_empty+0x38>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d101      	bne.n	80014e4 <circular_buf_empty+0x38>
 80014e0:	2301      	movs	r3, #1
 80014e2:	e000      	b.n	80014e6 <circular_buf_empty+0x3a>
 80014e4:	2300      	movs	r3, #0
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	b2db      	uxtb	r3, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	080133b8 	.word	0x080133b8
 80014f8:	08013604 	.word	0x08013604
 80014fc:	080133c0 	.word	0x080133c0

08001500 <OLED>:
extern uint8_t settings_encryption;						// 0 = off, 1 = on
extern uint8_t settings_threshold;
extern char settings_mode;

/* Functions -------------------------------------------------------------------*/
void OLED(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
	OLED_clear_screen();
 8001506:	f000 f923 	bl	8001750 <OLED_clear_screen>
	char stringValue[10];
	switch(menu){
 800150a:	4b7a      	ldr	r3, [pc, #488]	; (80016f4 <OLED+0x1f4>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b04      	cmp	r3, #4
 8001510:	f200 80e5 	bhi.w	80016de <OLED+0x1de>
 8001514:	a201      	add	r2, pc, #4	; (adr r2, 800151c <OLED+0x1c>)
 8001516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151a:	bf00      	nop
 800151c:	08001531 	.word	0x08001531
 8001520:	08001591 	.word	0x08001591
 8001524:	080015f1 	.word	0x080015f1
 8001528:	08001657 	.word	0x08001657
 800152c:	080016bd 	.word	0x080016bd
		case 0:
			ssh1106_SetCursor(3, 10);
 8001530:	210a      	movs	r1, #10
 8001532:	2003      	movs	r0, #3
 8001534:	f003 f88c 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 0", Font_6x8, White);
 8001538:	4a6f      	ldr	r2, [pc, #444]	; (80016f8 <OLED+0x1f8>)
 800153a:	2301      	movs	r3, #1
 800153c:	ca06      	ldmia	r2, {r1, r2}
 800153e:	486f      	ldr	r0, [pc, #444]	; (80016fc <OLED+0x1fc>)
 8001540:	f003 f860 	bl	8004604 <ssh1106_WriteString>
 8001544:	4603      	mov	r3, r0
 8001546:	461a      	mov	r2, r3
 8001548:	4b6d      	ldr	r3, [pc, #436]	; (8001700 <OLED+0x200>)
 800154a:	701a      	strb	r2, [r3, #0]
			// Encryption ON OFF
			if(settings_encryption){
 800154c:	4b6d      	ldr	r3, [pc, #436]	; (8001704 <OLED+0x204>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d00e      	beq.n	8001572 <OLED+0x72>
				ssh1106_SetCursor(25, 30);
 8001554:	211e      	movs	r1, #30
 8001556:	2019      	movs	r0, #25
 8001558:	f003 f87a 	bl	8004650 <ssh1106_SetCursor>
				s = ssh1106_WriteString("Encryption ON", Font_6x8, White);
 800155c:	4a66      	ldr	r2, [pc, #408]	; (80016f8 <OLED+0x1f8>)
 800155e:	2301      	movs	r3, #1
 8001560:	ca06      	ldmia	r2, {r1, r2}
 8001562:	4869      	ldr	r0, [pc, #420]	; (8001708 <OLED+0x208>)
 8001564:	f003 f84e 	bl	8004604 <ssh1106_WriteString>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	4b64      	ldr	r3, [pc, #400]	; (8001700 <OLED+0x200>)
 800156e:	701a      	strb	r2, [r3, #0]
			}
			else{
				ssh1106_SetCursor(25, 30);
				s = ssh1106_WriteString("Encryption OFF", Font_6x8, White);
			}
			break;
 8001570:	e0b5      	b.n	80016de <OLED+0x1de>
				ssh1106_SetCursor(25, 30);
 8001572:	211e      	movs	r1, #30
 8001574:	2019      	movs	r0, #25
 8001576:	f003 f86b 	bl	8004650 <ssh1106_SetCursor>
				s = ssh1106_WriteString("Encryption OFF", Font_6x8, White);
 800157a:	4a5f      	ldr	r2, [pc, #380]	; (80016f8 <OLED+0x1f8>)
 800157c:	2301      	movs	r3, #1
 800157e:	ca06      	ldmia	r2, {r1, r2}
 8001580:	4862      	ldr	r0, [pc, #392]	; (800170c <OLED+0x20c>)
 8001582:	f003 f83f 	bl	8004604 <ssh1106_WriteString>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	4b5d      	ldr	r3, [pc, #372]	; (8001700 <OLED+0x200>)
 800158c:	701a      	strb	r2, [r3, #0]
			break;
 800158e:	e0a6      	b.n	80016de <OLED+0x1de>

		case 1:
			ssh1106_SetCursor(3, 10);
 8001590:	210a      	movs	r1, #10
 8001592:	2003      	movs	r0, #3
 8001594:	f003 f85c 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 1", Font_6x8, White);
 8001598:	4a57      	ldr	r2, [pc, #348]	; (80016f8 <OLED+0x1f8>)
 800159a:	2301      	movs	r3, #1
 800159c:	ca06      	ldmia	r2, {r1, r2}
 800159e:	485c      	ldr	r0, [pc, #368]	; (8001710 <OLED+0x210>)
 80015a0:	f003 f830 	bl	8004604 <ssh1106_WriteString>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b55      	ldr	r3, [pc, #340]	; (8001700 <OLED+0x200>)
 80015aa:	701a      	strb	r2, [r3, #0]
			// HGM LGM
			if(HGM){
 80015ac:	4b59      	ldr	r3, [pc, #356]	; (8001714 <OLED+0x214>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d00e      	beq.n	80015d2 <OLED+0xd2>
				ssh1106_SetCursor(25, 30);
 80015b4:	211e      	movs	r1, #30
 80015b6:	2019      	movs	r0, #25
 80015b8:	f003 f84a 	bl	8004650 <ssh1106_SetCursor>
				s = ssh1106_WriteString("HGM Enabled", Font_6x8, White);
 80015bc:	4a4e      	ldr	r2, [pc, #312]	; (80016f8 <OLED+0x1f8>)
 80015be:	2301      	movs	r3, #1
 80015c0:	ca06      	ldmia	r2, {r1, r2}
 80015c2:	4855      	ldr	r0, [pc, #340]	; (8001718 <OLED+0x218>)
 80015c4:	f003 f81e 	bl	8004604 <ssh1106_WriteString>
 80015c8:	4603      	mov	r3, r0
 80015ca:	461a      	mov	r2, r3
 80015cc:	4b4c      	ldr	r3, [pc, #304]	; (8001700 <OLED+0x200>)
 80015ce:	701a      	strb	r2, [r3, #0]
			}
			else{
				ssh1106_SetCursor(25, 30);
				s = ssh1106_WriteString("HGM Disabled", Font_6x8, White);
			}
			break;
 80015d0:	e085      	b.n	80016de <OLED+0x1de>
				ssh1106_SetCursor(25, 30);
 80015d2:	211e      	movs	r1, #30
 80015d4:	2019      	movs	r0, #25
 80015d6:	f003 f83b 	bl	8004650 <ssh1106_SetCursor>
				s = ssh1106_WriteString("HGM Disabled", Font_6x8, White);
 80015da:	4a47      	ldr	r2, [pc, #284]	; (80016f8 <OLED+0x1f8>)
 80015dc:	2301      	movs	r3, #1
 80015de:	ca06      	ldmia	r2, {r1, r2}
 80015e0:	484e      	ldr	r0, [pc, #312]	; (800171c <OLED+0x21c>)
 80015e2:	f003 f80f 	bl	8004604 <ssh1106_WriteString>
 80015e6:	4603      	mov	r3, r0
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b45      	ldr	r3, [pc, #276]	; (8001700 <OLED+0x200>)
 80015ec:	701a      	strb	r2, [r3, #0]
			break;
 80015ee:	e076      	b.n	80016de <OLED+0x1de>

		case 2:
			ssh1106_SetCursor(3, 10);
 80015f0:	210a      	movs	r1, #10
 80015f2:	2003      	movs	r0, #3
 80015f4:	f003 f82c 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 2", Font_6x8, White);
 80015f8:	4a3f      	ldr	r2, [pc, #252]	; (80016f8 <OLED+0x1f8>)
 80015fa:	2301      	movs	r3, #1
 80015fc:	ca06      	ldmia	r2, {r1, r2}
 80015fe:	4848      	ldr	r0, [pc, #288]	; (8001720 <OLED+0x220>)
 8001600:	f003 f800 	bl	8004604 <ssh1106_WriteString>
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	4b3d      	ldr	r3, [pc, #244]	; (8001700 <OLED+0x200>)
 800160a:	701a      	strb	r2, [r3, #0]
			// VOLUME
			ssh1106_SetCursor(30, 30);
 800160c:	211e      	movs	r1, #30
 800160e:	201e      	movs	r0, #30
 8001610:	f003 f81e 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Volume: ", Font_6x8, White);
 8001614:	4a38      	ldr	r2, [pc, #224]	; (80016f8 <OLED+0x1f8>)
 8001616:	2301      	movs	r3, #1
 8001618:	ca06      	ldmia	r2, {r1, r2}
 800161a:	4842      	ldr	r0, [pc, #264]	; (8001724 <OLED+0x224>)
 800161c:	f002 fff2 	bl	8004604 <ssh1106_WriteString>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	4b36      	ldr	r3, [pc, #216]	; (8001700 <OLED+0x200>)
 8001626:	701a      	strb	r2, [r3, #0]
			// Copy value in string
			sprintf(stringValue, "%u", settings_volume);
 8001628:	4b3f      	ldr	r3, [pc, #252]	; (8001728 <OLED+0x228>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	461a      	mov	r2, r3
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	493e      	ldr	r1, [pc, #248]	; (800172c <OLED+0x22c>)
 8001632:	4618      	mov	r0, r3
 8001634:	f011 f914 	bl	8012860 <siprintf>
			ssh1106_SetCursor(30+(strlen("Volume: ")*6),30);
 8001638:	211e      	movs	r1, #30
 800163a:	204e      	movs	r0, #78	; 0x4e
 800163c:	f003 f808 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString(stringValue, Font_6x8, White);
 8001640:	4a2d      	ldr	r2, [pc, #180]	; (80016f8 <OLED+0x1f8>)
 8001642:	1d38      	adds	r0, r7, #4
 8001644:	2301      	movs	r3, #1
 8001646:	ca06      	ldmia	r2, {r1, r2}
 8001648:	f002 ffdc 	bl	8004604 <ssh1106_WriteString>
 800164c:	4603      	mov	r3, r0
 800164e:	461a      	mov	r2, r3
 8001650:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <OLED+0x200>)
 8001652:	701a      	strb	r2, [r3, #0]
			break;
 8001654:	e043      	b.n	80016de <OLED+0x1de>

		case 3:
			ssh1106_SetCursor(3, 10);
 8001656:	210a      	movs	r1, #10
 8001658:	2003      	movs	r0, #3
 800165a:	f002 fff9 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 3", Font_6x8, White);
 800165e:	4a26      	ldr	r2, [pc, #152]	; (80016f8 <OLED+0x1f8>)
 8001660:	2301      	movs	r3, #1
 8001662:	ca06      	ldmia	r2, {r1, r2}
 8001664:	4832      	ldr	r0, [pc, #200]	; (8001730 <OLED+0x230>)
 8001666:	f002 ffcd 	bl	8004604 <ssh1106_WriteString>
 800166a:	4603      	mov	r3, r0
 800166c:	461a      	mov	r2, r3
 800166e:	4b24      	ldr	r3, [pc, #144]	; (8001700 <OLED+0x200>)
 8001670:	701a      	strb	r2, [r3, #0]
			// Threshold
			ssh1106_SetCursor(25, 30);
 8001672:	211e      	movs	r1, #30
 8001674:	2019      	movs	r0, #25
 8001676:	f002 ffeb 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Threshold: ", Font_6x8, White);
 800167a:	4a1f      	ldr	r2, [pc, #124]	; (80016f8 <OLED+0x1f8>)
 800167c:	2301      	movs	r3, #1
 800167e:	ca06      	ldmia	r2, {r1, r2}
 8001680:	482c      	ldr	r0, [pc, #176]	; (8001734 <OLED+0x234>)
 8001682:	f002 ffbf 	bl	8004604 <ssh1106_WriteString>
 8001686:	4603      	mov	r3, r0
 8001688:	461a      	mov	r2, r3
 800168a:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <OLED+0x200>)
 800168c:	701a      	strb	r2, [r3, #0]
			// Copy value in string
			sprintf(stringValue, "%u", settings_threshold);
 800168e:	4b2a      	ldr	r3, [pc, #168]	; (8001738 <OLED+0x238>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	461a      	mov	r2, r3
 8001694:	1d3b      	adds	r3, r7, #4
 8001696:	4925      	ldr	r1, [pc, #148]	; (800172c <OLED+0x22c>)
 8001698:	4618      	mov	r0, r3
 800169a:	f011 f8e1 	bl	8012860 <siprintf>
			ssh1106_SetCursor(25+(strlen("Threshold: ")*6),30);
 800169e:	211e      	movs	r1, #30
 80016a0:	205b      	movs	r0, #91	; 0x5b
 80016a2:	f002 ffd5 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString(stringValue, Font_6x8, White);
 80016a6:	4a14      	ldr	r2, [pc, #80]	; (80016f8 <OLED+0x1f8>)
 80016a8:	1d38      	adds	r0, r7, #4
 80016aa:	2301      	movs	r3, #1
 80016ac:	ca06      	ldmia	r2, {r1, r2}
 80016ae:	f002 ffa9 	bl	8004604 <ssh1106_WriteString>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b12      	ldr	r3, [pc, #72]	; (8001700 <OLED+0x200>)
 80016b8:	701a      	strb	r2, [r3, #0]
			break;
 80016ba:	e010      	b.n	80016de <OLED+0x1de>

		case 4:
			ssh1106_SetCursor(3, 10);
 80016bc:	210a      	movs	r1, #10
 80016be:	2003      	movs	r0, #3
 80016c0:	f002 ffc6 	bl	8004650 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 4", Font_6x8, White);
 80016c4:	4a0c      	ldr	r2, [pc, #48]	; (80016f8 <OLED+0x1f8>)
 80016c6:	2301      	movs	r3, #1
 80016c8:	ca06      	ldmia	r2, {r1, r2}
 80016ca:	481c      	ldr	r0, [pc, #112]	; (800173c <OLED+0x23c>)
 80016cc:	f002 ff9a 	bl	8004604 <ssh1106_WriteString>
 80016d0:	4603      	mov	r3, r0
 80016d2:	461a      	mov	r2, r3
 80016d4:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <OLED+0x200>)
 80016d6:	701a      	strb	r2, [r3, #0]
			OLED_print_credits();
 80016d8:	f000 f84e 	bl	8001778 <OLED_print_credits>
			break;
 80016dc:	bf00      	nop
	}

	OLED_print_status(settings_mode);
 80016de:	4b18      	ldr	r3, [pc, #96]	; (8001740 <OLED+0x240>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f000 f8a0 	bl	8001828 <OLED_print_status>
	ssh1106_UpdateScreen();
 80016e8:	f002 fe7e 	bl	80043e8 <ssh1106_UpdateScreen>
}
 80016ec:	bf00      	nop
 80016ee:	3710      	adds	r7, #16
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	200000b5 	.word	0x200000b5
 80016f8:	200000d0 	.word	0x200000d0
 80016fc:	08013438 	.word	0x08013438
 8001700:	20000708 	.word	0x20000708
 8001704:	20000092 	.word	0x20000092
 8001708:	08013440 	.word	0x08013440
 800170c:	08013450 	.word	0x08013450
 8001710:	08013460 	.word	0x08013460
 8001714:	200002d8 	.word	0x200002d8
 8001718:	08013468 	.word	0x08013468
 800171c:	08013474 	.word	0x08013474
 8001720:	08013484 	.word	0x08013484
 8001724:	0801348c 	.word	0x0801348c
 8001728:	20000091 	.word	0x20000091
 800172c:	08013498 	.word	0x08013498
 8001730:	0801349c 	.word	0x0801349c
 8001734:	080134a4 	.word	0x080134a4
 8001738:	20000093 	.word	0x20000093
 800173c:	080134b0 	.word	0x080134b0
 8001740:	20000090 	.word	0x20000090

08001744 <OLED_init>:
void OLED_init(void){
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	ssh1106_Init();
 8001748:	f002 fdc2 	bl	80042d0 <ssh1106_Init>
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <OLED_clear_screen>:

void OLED_clear_screen(void){
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	ssh1106_Fill(Black);
 8001754:	2000      	movs	r0, #0
 8001756:	f002 fe25 	bl	80043a4 <ssh1106_Fill>
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}

0800175e <OLED_update>:

void OLED_update(void){
 800175e:	b580      	push	{r7, lr}
 8001760:	af00      	add	r7, sp, #0
	ssh1106_UpdateScreen();
 8001762:	f002 fe41 	bl	80043e8 <ssh1106_UpdateScreen>
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}

0800176a <OLED_shutdown>:

void OLED_shutdown(void){
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
	ssh1106_SetDisplayOn(0);
 800176e:	2000      	movs	r0, #0
 8001770:	f002 ff9a 	bl	80046a8 <ssh1106_SetDisplayOn>
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}

08001778 <OLED_print_credits>:
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
}

*/

void OLED_print_credits(void){
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
	ssh1106_SetCursor(40, 15);
 800177c:	210f      	movs	r1, #15
 800177e:	2028      	movs	r0, #40	; 0x28
 8001780:	f002 ff66 	bl	8004650 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Encrypted", Font_6x8, White);
 8001784:	4a21      	ldr	r2, [pc, #132]	; (800180c <OLED_print_credits+0x94>)
 8001786:	2301      	movs	r3, #1
 8001788:	ca06      	ldmia	r2, {r1, r2}
 800178a:	4821      	ldr	r0, [pc, #132]	; (8001810 <OLED_print_credits+0x98>)
 800178c:	f002 ff3a 	bl	8004604 <ssh1106_WriteString>
 8001790:	4603      	mov	r3, r0
 8001792:	461a      	mov	r2, r3
 8001794:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <OLED_print_credits+0x9c>)
 8001796:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 25);
 8001798:	2119      	movs	r1, #25
 800179a:	2019      	movs	r0, #25
 800179c:	f002 ff58 	bl	8004650 <ssh1106_SetCursor>
	s = ssh1106_WriteString("walkie talkie", Font_6x8, White);
 80017a0:	4a1a      	ldr	r2, [pc, #104]	; (800180c <OLED_print_credits+0x94>)
 80017a2:	2301      	movs	r3, #1
 80017a4:	ca06      	ldmia	r2, {r1, r2}
 80017a6:	481c      	ldr	r0, [pc, #112]	; (8001818 <OLED_print_credits+0xa0>)
 80017a8:	f002 ff2c 	bl	8004604 <ssh1106_WriteString>
 80017ac:	4603      	mov	r3, r0
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b18      	ldr	r3, [pc, #96]	; (8001814 <OLED_print_credits+0x9c>)
 80017b2:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(64, 35);
 80017b4:	2123      	movs	r1, #35	; 0x23
 80017b6:	2040      	movs	r0, #64	; 0x40
 80017b8:	f002 ff4a 	bl	8004650 <ssh1106_SetCursor>
	s = ssh1106_WriteString("by", Font_6x8, White);
 80017bc:	4a13      	ldr	r2, [pc, #76]	; (800180c <OLED_print_credits+0x94>)
 80017be:	2301      	movs	r3, #1
 80017c0:	ca06      	ldmia	r2, {r1, r2}
 80017c2:	4816      	ldr	r0, [pc, #88]	; (800181c <OLED_print_credits+0xa4>)
 80017c4:	f002 ff1e 	bl	8004604 <ssh1106_WriteString>
 80017c8:	4603      	mov	r3, r0
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b11      	ldr	r3, [pc, #68]	; (8001814 <OLED_print_credits+0x9c>)
 80017ce:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(10, 45);
 80017d0:	212d      	movs	r1, #45	; 0x2d
 80017d2:	200a      	movs	r0, #10
 80017d4:	f002 ff3c 	bl	8004650 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Victor Van der Elst", Font_6x8, White);
 80017d8:	4a0c      	ldr	r2, [pc, #48]	; (800180c <OLED_print_credits+0x94>)
 80017da:	2301      	movs	r3, #1
 80017dc:	ca06      	ldmia	r2, {r1, r2}
 80017de:	4810      	ldr	r0, [pc, #64]	; (8001820 <OLED_print_credits+0xa8>)
 80017e0:	f002 ff10 	bl	8004604 <ssh1106_WriteString>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	4b0a      	ldr	r3, [pc, #40]	; (8001814 <OLED_print_credits+0x9c>)
 80017ea:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 55);
 80017ec:	2137      	movs	r1, #55	; 0x37
 80017ee:	2019      	movs	r0, #25
 80017f0:	f002 ff2e 	bl	8004650 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Ruben Wilssens", Font_6x8, White);
 80017f4:	4a05      	ldr	r2, [pc, #20]	; (800180c <OLED_print_credits+0x94>)
 80017f6:	2301      	movs	r3, #1
 80017f8:	ca06      	ldmia	r2, {r1, r2}
 80017fa:	480a      	ldr	r0, [pc, #40]	; (8001824 <OLED_print_credits+0xac>)
 80017fc:	f002 ff02 	bl	8004604 <ssh1106_WriteString>
 8001800:	4603      	mov	r3, r0
 8001802:	461a      	mov	r2, r3
 8001804:	4b03      	ldr	r3, [pc, #12]	; (8001814 <OLED_print_credits+0x9c>)
 8001806:	701a      	strb	r2, [r3, #0]
}
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}
 800180c:	200000d0 	.word	0x200000d0
 8001810:	080134b8 	.word	0x080134b8
 8001814:	20000708 	.word	0x20000708
 8001818:	080134c4 	.word	0x080134c4
 800181c:	080134d4 	.word	0x080134d4
 8001820:	080134d8 	.word	0x080134d8
 8001824:	080134ec 	.word	0x080134ec

08001828 <OLED_print_status>:

void OLED_print_status(char status){
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
	ssh1106_SetCursor(3, 0);
 8001832:	2100      	movs	r1, #0
 8001834:	2003      	movs	r0, #3
 8001836:	f002 ff0b 	bl	8004650 <ssh1106_SetCursor>
	s = ssh1106_WriteString("12:00", Font_6x8, White); //change with actual time
 800183a:	4a1e      	ldr	r2, [pc, #120]	; (80018b4 <OLED_print_status+0x8c>)
 800183c:	2301      	movs	r3, #1
 800183e:	ca06      	ldmia	r2, {r1, r2}
 8001840:	481d      	ldr	r0, [pc, #116]	; (80018b8 <OLED_print_status+0x90>)
 8001842:	f002 fedf 	bl	8004604 <ssh1106_WriteString>
 8001846:	4603      	mov	r3, r0
 8001848:	461a      	mov	r2, r3
 800184a:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <OLED_print_status+0x94>)
 800184c:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(63, 0);
 800184e:	2100      	movs	r1, #0
 8001850:	203f      	movs	r0, #63	; 0x3f
 8001852:	f002 fefd 	bl	8004650 <ssh1106_SetCursor>
	s = ssh1106_WriteChar(status, Font_6x8, White);
 8001856:	4a17      	ldr	r2, [pc, #92]	; (80018b4 <OLED_print_status+0x8c>)
 8001858:	79f8      	ldrb	r0, [r7, #7]
 800185a:	2301      	movs	r3, #1
 800185c:	ca06      	ldmia	r2, {r1, r2}
 800185e:	f002 fe49 	bl	80044f4 <ssh1106_WriteChar>
 8001862:	4603      	mov	r3, r0
 8001864:	461a      	mov	r2, r3
 8001866:	4b15      	ldr	r3, [pc, #84]	; (80018bc <OLED_print_status+0x94>)
 8001868:	701a      	strb	r2, [r3, #0]
	if(LBO){
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <OLED_print_status+0x98>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00e      	beq.n	8001890 <OLED_print_status+0x68>
		ssh1106_SetCursor(92, 0);
 8001872:	2100      	movs	r1, #0
 8001874:	205c      	movs	r0, #92	; 0x5c
 8001876:	f002 feeb 	bl	8004650 <ssh1106_SetCursor>
		s = ssh1106_WriteString("BAT_Ok", Font_6x8, White);
 800187a:	4a0e      	ldr	r2, [pc, #56]	; (80018b4 <OLED_print_status+0x8c>)
 800187c:	2301      	movs	r3, #1
 800187e:	ca06      	ldmia	r2, {r1, r2}
 8001880:	4810      	ldr	r0, [pc, #64]	; (80018c4 <OLED_print_status+0x9c>)
 8001882:	f002 febf 	bl	8004604 <ssh1106_WriteString>
 8001886:	4603      	mov	r3, r0
 8001888:	461a      	mov	r2, r3
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <OLED_print_status+0x94>)
 800188c:	701a      	strb	r2, [r3, #0]
	}
	else{
		ssh1106_SetCursor(86, 0);
		s = ssh1106_WriteString("BAT_Low", Font_6x8, White);
	}
}
 800188e:	e00d      	b.n	80018ac <OLED_print_status+0x84>
		ssh1106_SetCursor(86, 0);
 8001890:	2100      	movs	r1, #0
 8001892:	2056      	movs	r0, #86	; 0x56
 8001894:	f002 fedc 	bl	8004650 <ssh1106_SetCursor>
		s = ssh1106_WriteString("BAT_Low", Font_6x8, White);
 8001898:	4a06      	ldr	r2, [pc, #24]	; (80018b4 <OLED_print_status+0x8c>)
 800189a:	2301      	movs	r3, #1
 800189c:	ca06      	ldmia	r2, {r1, r2}
 800189e:	480a      	ldr	r0, [pc, #40]	; (80018c8 <OLED_print_status+0xa0>)
 80018a0:	f002 feb0 	bl	8004604 <ssh1106_WriteString>
 80018a4:	4603      	mov	r3, r0
 80018a6:	461a      	mov	r2, r3
 80018a8:	4b04      	ldr	r3, [pc, #16]	; (80018bc <OLED_print_status+0x94>)
 80018aa:	701a      	strb	r2, [r3, #0]
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	200000d0 	.word	0x200000d0
 80018b8:	080134fc 	.word	0x080134fc
 80018bc:	20000708 	.word	0x20000708
 80018c0:	200000b4 	.word	0x200000b4
 80018c4:	08013504 	.word	0x08013504
 80018c8:	0801350c 	.word	0x0801350c

080018cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018d0:	b09c      	sub	sp, #112	; 0x70
 80018d2:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018d4:	f003 fc9c 	bl	8005210 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d8:	f000 fd54 	bl	8002384 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018dc:	f001 fa20 	bl	8002d20 <MX_GPIO_Init>
  MX_ADC1_Init();
 80018e0:	f000 fdd4 	bl	800248c <MX_ADC1_Init>
  MX_DAC_Init();
 80018e4:	f000 fe5e 	bl	80025a4 <MX_DAC_Init>
  MX_I2C1_Init();
 80018e8:	f000 fe86 	bl	80025f8 <MX_I2C1_Init>
  MX_SPI1_Init();
 80018ec:	f000 ff0c 	bl	8002708 <MX_SPI1_Init>
  MX_SPI2_Init();
 80018f0:	f000 ff40 	bl	8002774 <MX_SPI2_Init>
  MX_TIM1_Init();
 80018f4:	f000 ff74 	bl	80027e0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80018f8:	f001 f85e 	bl	80029b8 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80018fc:	f00f fe12 	bl	8011524 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8001900:	f001 f9e4 	bl	8002ccc <MX_UART5_Init>
  MX_RTC_Init();
 8001904:	f000 fea6 	bl	8002654 <MX_RTC_Init>
  MX_TIM5_Init();
 8001908:	f001 f8d8 	bl	8002abc <MX_TIM5_Init>
  MX_TIM11_Init();
 800190c:	f001 f9ba 	bl	8002c84 <MX_TIM11_Init>
  MX_TIM2_Init();
 8001910:	f001 f806 	bl	8002920 <MX_TIM2_Init>
  MX_TIM7_Init();
 8001914:	f001 f946 	bl	8002ba4 <MX_TIM7_Init>
  MX_TIM9_Init();
 8001918:	f001 f97a 	bl	8002c10 <MX_TIM9_Init>
  MX_CRYP_Init();
 800191c:	f000 fe1e 	bl	800255c <MX_CRYP_Init>
  MX_CRC_Init();
 8001920:	f000 fe08 	bl	8002534 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 8001924:	48a4      	ldr	r0, [pc, #656]	; (8001bb8 <main+0x2ec>)
 8001926:	f00b fa52 	bl	800cdce <HAL_TIM_Base_Start>

  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800192a:	2100      	movs	r1, #0
 800192c:	48a3      	ldr	r0, [pc, #652]	; (8001bbc <main+0x2f0>)
 800192e:	f00b fbbf 	bl	800d0b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001932:	2108      	movs	r1, #8
 8001934:	48a2      	ldr	r0, [pc, #648]	; (8001bc0 <main+0x2f4>)
 8001936:	f00b fbbb 	bl	800d0b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800193a:	210c      	movs	r1, #12
 800193c:	48a0      	ldr	r0, [pc, #640]	; (8001bc0 <main+0x2f4>)
 800193e:	f00b fbb7 	bl	800d0b0 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 8001942:	2223      	movs	r2, #35	; 0x23
 8001944:	2100      	movs	r1, #0
 8001946:	2000      	movs	r0, #0
 8001948:	f001 feaa 	bl	80036a0 <LED_RGB_status>

  startup();
 800194c:	f001 fdc4 	bl	80034d8 <startup>
  digipotInit(settings_volume);
 8001950:	4b9c      	ldr	r3, [pc, #624]	; (8001bc4 <main+0x2f8>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f001 fe83 	bl	8003660 <digipotInit>
  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  //ptrdev = &dev1;
  ptrdev= &devices[0];
 800195a:	4b9b      	ldr	r3, [pc, #620]	; (8001bc8 <main+0x2fc>)
 800195c:	4a9b      	ldr	r2, [pc, #620]	; (8001bcc <main+0x300>)
 800195e:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  if(transmit_voice_key){
 8001960:	4b9b      	ldr	r3, [pc, #620]	; (8001bd0 <main+0x304>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d01b      	beq.n	80019a0 <main+0xd4>
		  HAL_Delay(1);
 8001968:	2001      	movs	r0, #1
 800196a:	f003 fcc3 	bl	80052f4 <HAL_Delay>
		  for(int i=0; i<sizeof(devices)/sizeof(devices[0]); i++){
 800196e:	2300      	movs	r3, #0
 8001970:	667b      	str	r3, [r7, #100]	; 0x64
 8001972:	e00f      	b.n	8001994 <main+0xc8>
			  transmitVoiceKey(&devices[i]);
 8001974:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001976:	4613      	mov	r3, r2
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	4413      	add	r3, r2
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	4a93      	ldr	r2, [pc, #588]	; (8001bcc <main+0x300>)
 8001980:	4413      	add	r3, r2
 8001982:	4618      	mov	r0, r3
 8001984:	f001 feba 	bl	80036fc <transmitVoiceKey>
			  HAL_Delay(2);
 8001988:	2002      	movs	r0, #2
 800198a:	f003 fcb3 	bl	80052f4 <HAL_Delay>
		  for(int i=0; i<sizeof(devices)/sizeof(devices[0]); i++){
 800198e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001990:	3301      	adds	r3, #1
 8001992:	667b      	str	r3, [r7, #100]	; 0x64
 8001994:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001996:	2b01      	cmp	r3, #1
 8001998:	d9ec      	bls.n	8001974 <main+0xa8>
		  }
		  transmit_voice_key = 0;
 800199a:	4b8d      	ldr	r3, [pc, #564]	; (8001bd0 <main+0x304>)
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
	  }

	  if(testvar==1){
 80019a0:	4b8c      	ldr	r3, [pc, #560]	; (8001bd4 <main+0x308>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d107      	bne.n	80019b8 <main+0xec>
		  HAL_Delay(20);
 80019a8:	2014      	movs	r0, #20
 80019aa:	f003 fca3 	bl	80052f4 <HAL_Delay>
		  ADF_set_Rx_mode();
 80019ae:	f7ff fbbb 	bl	8001128 <ADF_set_Rx_mode>
		  testvar=0;
 80019b2:	4b88      	ldr	r3, [pc, #544]	; (8001bd4 <main+0x308>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
	  }

	  if (INT_PACKET_RECEIVED){
 80019b8:	4b87      	ldr	r3, [pc, #540]	; (8001bd8 <main+0x30c>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	f000 8490 	beq.w	80022e2 <main+0xa16>
		  ADF_clear_Rx_flag(); //test
 80019c2:	f7ff fbff 	bl	80011c4 <ADF_clear_Rx_flag>
		  while(ADF_SPI_READY()==0);
 80019c6:	bf00      	nop
 80019c8:	f7ff fbd4 	bl	8001174 <ADF_SPI_READY>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d0fa      	beq.n	80019c8 <main+0xfc>
		  INT_PACKET_RECEIVED = 0;
 80019d2:	4b81      	ldr	r3, [pc, #516]	; (8001bd8 <main+0x30c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 80019d8:	4b80      	ldr	r3, [pc, #512]	; (8001bdc <main+0x310>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b52      	cmp	r3, #82	; 0x52
 80019de:	f040 82a2 	bne.w	8001f26 <main+0x65a>
			  ADF_set_Rx_mode(); //added
 80019e2:	f7ff fba1 	bl	8001128 <ADF_set_Rx_mode>
			  while(ADF_SPI_READY()==0);
 80019e6:	bf00      	nop
 80019e8:	f7ff fbc4 	bl	8001174 <ADF_SPI_READY>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0fa      	beq.n	80019e8 <main+0x11c>
			  packet_valid = readPacket();
 80019f2:	f001 ffc3 	bl	800397c <readPacket>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b79      	ldr	r3, [pc, #484]	; (8001be0 <main+0x314>)
 80019fc:	701a      	strb	r2, [r3, #0]

			  if(packet_valid){
 80019fe:	4b78      	ldr	r3, [pc, #480]	; (8001be0 <main+0x314>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 846d 	beq.w	80022e2 <main+0xa16>
				  // Point to correct device with Rx_from_ID
				  if(Rx_from_ID < sizeof(devices)/sizeof(devices[0])){
 8001a08:	4b76      	ldr	r3, [pc, #472]	; (8001be4 <main+0x318>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d818      	bhi.n	8001a42 <main+0x176>
					  if(Rx_from_ID == devices[Rx_from_ID].ID){
 8001a10:	4b74      	ldr	r3, [pc, #464]	; (8001be4 <main+0x318>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	4619      	mov	r1, r3
 8001a16:	4a6d      	ldr	r2, [pc, #436]	; (8001bcc <main+0x300>)
 8001a18:	460b      	mov	r3, r1
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	440b      	add	r3, r1
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	4413      	add	r3, r2
 8001a22:	781a      	ldrb	r2, [r3, #0]
 8001a24:	4b6f      	ldr	r3, [pc, #444]	; (8001be4 <main+0x318>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d10a      	bne.n	8001a42 <main+0x176>
						  ptrdev = &devices[Rx_from_ID];
 8001a2c:	4b6d      	ldr	r3, [pc, #436]	; (8001be4 <main+0x318>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	461a      	mov	r2, r3
 8001a32:	4613      	mov	r3, r2
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	4413      	add	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	4a64      	ldr	r2, [pc, #400]	; (8001bcc <main+0x300>)
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4a62      	ldr	r2, [pc, #392]	; (8001bc8 <main+0x2fc>)
 8001a40:	6013      	str	r3, [r2, #0]
					  }
				  }
				  else{
					  //throw error + do not execute code below
				  }
				  if (!(ptrdev->RSSI_counter)){
 8001a42:	4b61      	ldr	r3, [pc, #388]	; (8001bc8 <main+0x2fc>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d120      	bne.n	8001a8e <main+0x1c2>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001a4c:	4b66      	ldr	r3, [pc, #408]	; (8001be8 <main+0x31c>)
 8001a4e:	781a      	ldrb	r2, [r3, #0]
 8001a50:	4b5d      	ldr	r3, [pc, #372]	; (8001bc8 <main+0x2fc>)
 8001a52:	681d      	ldr	r5, [r3, #0]
 8001a54:	4610      	mov	r0, r2
 8001a56:	f7fe fd55 	bl	8000504 <__aeabi_ui2d>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	460c      	mov	r4, r1
 8001a5e:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001a62:	4b59      	ldr	r3, [pc, #356]	; (8001bc8 <main+0x2fc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	ed93 7b04 	vldr	d7, [r3, #16]
 8001a6a:	eeb0 0a47 	vmov.f32	s0, s14
 8001a6e:	eef0 0a67 	vmov.f32	s1, s15
 8001a72:	f011 fc47 	bl	8013304 <round>
 8001a76:	ec52 1b10 	vmov	r1, r2, d0
 8001a7a:	4b53      	ldr	r3, [pc, #332]	; (8001bc8 <main+0x2fc>)
 8001a7c:	681c      	ldr	r4, [r3, #0]
 8001a7e:	4608      	mov	r0, r1
 8001a80:	4611      	mov	r1, r2
 8001a82:	f7fe ffcb 	bl	8000a1c <__aeabi_d2uiz>
 8001a86:	4603      	mov	r3, r0
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	8123      	strh	r3, [r4, #8]
 8001a8c:	e04a      	b.n	8001b24 <main+0x258>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001a8e:	4b56      	ldr	r3, [pc, #344]	; (8001be8 <main+0x31c>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7fe fd46 	bl	8000524 <__aeabi_i2d>
 8001a98:	4b54      	ldr	r3, [pc, #336]	; (8001bec <main+0x320>)
 8001a9a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	4623      	mov	r3, r4
 8001aa2:	f7fe fda9 	bl	80005f8 <__aeabi_dmul>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	460c      	mov	r4, r1
 8001aaa:	4698      	mov	r8, r3
 8001aac:	46a1      	mov	r9, r4
 8001aae:	4b4f      	ldr	r3, [pc, #316]	; (8001bec <main+0x320>)
 8001ab0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4623      	mov	r3, r4
 8001ab8:	f04f 0000 	mov.w	r0, #0
 8001abc:	494c      	ldr	r1, [pc, #304]	; (8001bf0 <main+0x324>)
 8001abe:	f7fe fbe3 	bl	8000288 <__aeabi_dsub>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	460c      	mov	r4, r1
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	4621      	mov	r1, r4
 8001aca:	4b3f      	ldr	r3, [pc, #252]	; (8001bc8 <main+0x2fc>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	4623      	mov	r3, r4
 8001ad6:	f7fe fd8f 	bl	80005f8 <__aeabi_dmul>
 8001ada:	4603      	mov	r3, r0
 8001adc:	460c      	mov	r4, r1
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4622      	mov	r2, r4
 8001ae2:	4b39      	ldr	r3, [pc, #228]	; (8001bc8 <main+0x2fc>)
 8001ae4:	681d      	ldr	r5, [r3, #0]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	460a      	mov	r2, r1
 8001aea:	4640      	mov	r0, r8
 8001aec:	4649      	mov	r1, r9
 8001aee:	f7fe fbcd 	bl	800028c <__adddf3>
 8001af2:	4603      	mov	r3, r0
 8001af4:	460c      	mov	r4, r1
 8001af6:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001afa:	4b33      	ldr	r3, [pc, #204]	; (8001bc8 <main+0x2fc>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	ed93 7b04 	vldr	d7, [r3, #16]
 8001b02:	eeb0 0a47 	vmov.f32	s0, s14
 8001b06:	eef0 0a67 	vmov.f32	s1, s15
 8001b0a:	f011 fbfb 	bl	8013304 <round>
 8001b0e:	ec52 1b10 	vmov	r1, r2, d0
 8001b12:	4b2d      	ldr	r3, [pc, #180]	; (8001bc8 <main+0x2fc>)
 8001b14:	681c      	ldr	r4, [r3, #0]
 8001b16:	4608      	mov	r0, r1
 8001b18:	4611      	mov	r1, r2
 8001b1a:	f7fe ff7f 	bl	8000a1c <__aeabi_d2uiz>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 8001b24:	4b28      	ldr	r3, [pc, #160]	; (8001bc8 <main+0x2fc>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	3201      	adds	r2, #1
 8001b2c:	605a      	str	r2, [r3, #4]


				  if(Rx_packet_type == packet_type_keybit_chosen){
 8001b2e:	4b31      	ldr	r3, [pc, #196]	; (8001bf4 <main+0x328>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	22aa      	movs	r2, #170	; 0xaa
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d161      	bne.n	8001bfc <main+0x330>
					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001b38:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <main+0x31c>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	4b22      	ldr	r3, [pc, #136]	; (8001bc8 <main+0x2fc>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	891b      	ldrh	r3, [r3, #8]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d813      	bhi.n	8001b70 <main+0x2a4>
						  if(ptrdev->keybits_8bit < 8){
 8001b48:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <main+0x2fc>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	7e1b      	ldrb	r3, [r3, #24]
 8001b4e:	2b07      	cmp	r3, #7
 8001b50:	d82d      	bhi.n	8001bae <main+0x2e2>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001b52:	4b1d      	ldr	r3, [pc, #116]	; (8001bc8 <main+0x2fc>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	7e5a      	ldrb	r2, [r3, #25]
 8001b58:	4b1b      	ldr	r3, [pc, #108]	; (8001bc8 <main+0x2fc>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	0052      	lsls	r2, r2, #1
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <main+0x2fc>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	7e1a      	ldrb	r2, [r3, #24]
 8001b68:	3201      	adds	r2, #1
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	761a      	strb	r2, [r3, #24]
 8001b6e:	e01e      	b.n	8001bae <main+0x2e2>
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001b70:	4b1d      	ldr	r3, [pc, #116]	; (8001be8 <main+0x31c>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <main+0x2fc>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	891b      	ldrh	r3, [r3, #8]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d916      	bls.n	8001bae <main+0x2e2>
						  if(ptrdev->keybits_8bit < 8){
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <main+0x2fc>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	7e1b      	ldrb	r3, [r3, #24]
 8001b86:	2b07      	cmp	r3, #7
 8001b88:	d811      	bhi.n	8001bae <main+0x2e2>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <main+0x2fc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	7e5b      	ldrb	r3, [r3, #25]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	b25b      	sxtb	r3, r3
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	b25a      	sxtb	r2, r3
 8001b9a:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <main+0x2fc>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <main+0x2fc>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	7e1a      	ldrb	r2, [r3, #24]
 8001ba8:	3201      	adds	r2, #1
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 8001bae:	220f      	movs	r2, #15
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <main+0x32c>)
 8001bb2:	701a      	strb	r2, [r3, #0]
 8001bb4:	e1a6      	b.n	8001f04 <main+0x638>
 8001bb6:	bf00      	nop
 8001bb8:	20000af0 	.word	0x20000af0
 8001bbc:	20000994 	.word	0x20000994
 8001bc0:	2000081c 	.word	0x2000081c
 8001bc4:	20000091 	.word	0x20000091
 8001bc8:	200007d8 	.word	0x200007d8
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	200002da 	.word	0x200002da
 8001bd4:	200002e2 	.word	0x200002e2
 8001bd8:	200002dc 	.word	0x200002dc
 8001bdc:	20000090 	.word	0x20000090
 8001be0:	200007c4 	.word	0x200007c4
 8001be4:	20000ae9 	.word	0x20000ae9
 8001be8:	20000aeb 	.word	0x20000aeb
 8001bec:	20000098 	.word	0x20000098
 8001bf0:	3ff00000 	.word	0x3ff00000
 8001bf4:	2000093d 	.word	0x2000093d
 8001bf8:	200002d9 	.word	0x200002d9
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8001bfc:	4b9b      	ldr	r3, [pc, #620]	; (8001e6c <main+0x5a0>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	22ab      	movs	r2, #171	; 0xab
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d14e      	bne.n	8001ca4 <main+0x3d8>
					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001c06:	4b9a      	ldr	r3, [pc, #616]	; (8001e70 <main+0x5a4>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	4b99      	ldr	r3, [pc, #612]	; (8001e74 <main+0x5a8>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	891b      	ldrh	r3, [r3, #8]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d808      	bhi.n	8001c28 <main+0x35c>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001c16:	4b97      	ldr	r3, [pc, #604]	; (8001e74 <main+0x5a8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	7e5a      	ldrb	r2, [r3, #25]
 8001c1c:	4b95      	ldr	r3, [pc, #596]	; (8001e74 <main+0x5a8>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	0052      	lsls	r2, r2, #1
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	765a      	strb	r2, [r3, #25]
 8001c26:	e013      	b.n	8001c50 <main+0x384>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001c28:	4b91      	ldr	r3, [pc, #580]	; (8001e70 <main+0x5a4>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	4b91      	ldr	r3, [pc, #580]	; (8001e74 <main+0x5a8>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	891b      	ldrh	r3, [r3, #8]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d90b      	bls.n	8001c50 <main+0x384>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001c38:	4b8e      	ldr	r3, [pc, #568]	; (8001e74 <main+0x5a8>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	7e5b      	ldrb	r3, [r3, #25]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	b25b      	sxtb	r3, r3
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	b25a      	sxtb	r2, r3
 8001c48:	4b8a      	ldr	r3, [pc, #552]	; (8001e74 <main+0x5a8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001c50:	4b89      	ldr	r3, [pc, #548]	; (8001e78 <main+0x5ac>)
 8001c52:	781a      	ldrb	r2, [r3, #0]
 8001c54:	4b87      	ldr	r3, [pc, #540]	; (8001e74 <main+0x5a8>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	7e59      	ldrb	r1, [r3, #25]
 8001c5a:	4b86      	ldr	r3, [pc, #536]	; (8001e74 <main+0x5a8>)
 8001c5c:	681c      	ldr	r4, [r3, #0]
 8001c5e:	4610      	mov	r0, r2
 8001c60:	f002 f99e 	bl	8003fa0 <Hamming_correct>
 8001c64:	4603      	mov	r3, r0
 8001c66:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001c68:	4b82      	ldr	r3, [pc, #520]	; (8001e74 <main+0x5a8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	021a      	lsls	r2, r3, #8
 8001c70:	4b80      	ldr	r3, [pc, #512]	; (8001e74 <main+0x5a8>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	7e5b      	ldrb	r3, [r3, #25]
 8001c76:	4619      	mov	r1, r3
 8001c78:	4b7e      	ldr	r3, [pc, #504]	; (8001e74 <main+0x5a8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001c80:	4b7c      	ldr	r3, [pc, #496]	; (8001e74 <main+0x5a8>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2200      	movs	r2, #0
 8001c86:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001c88:	4b7a      	ldr	r3, [pc, #488]	; (8001e74 <main+0x5a8>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001c90:	4b78      	ldr	r3, [pc, #480]	; (8001e74 <main+0x5a8>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	7e9a      	ldrb	r2, [r3, #26]
 8001c96:	3201      	adds	r2, #1
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 8001c9c:	220f      	movs	r2, #15
 8001c9e:	4b77      	ldr	r3, [pc, #476]	; (8001e7c <main+0x5b0>)
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	e12f      	b.n	8001f04 <main+0x638>
					  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
					  */
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8001ca4:	4b71      	ldr	r3, [pc, #452]	; (8001e6c <main+0x5a0>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	22ac      	movs	r2, #172	; 0xac
 8001caa:	4293      	cmp	r3, r2
 8001cac:	f040 80ca 	bne.w	8001e44 <main+0x578>
					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001cb0:	4b6f      	ldr	r3, [pc, #444]	; (8001e70 <main+0x5a4>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	4b6f      	ldr	r3, [pc, #444]	; (8001e74 <main+0x5a8>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	891b      	ldrh	r3, [r3, #8]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d808      	bhi.n	8001cd2 <main+0x406>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001cc0:	4b6c      	ldr	r3, [pc, #432]	; (8001e74 <main+0x5a8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	7e5a      	ldrb	r2, [r3, #25]
 8001cc6:	4b6b      	ldr	r3, [pc, #428]	; (8001e74 <main+0x5a8>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	0052      	lsls	r2, r2, #1
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	765a      	strb	r2, [r3, #25]
 8001cd0:	e013      	b.n	8001cfa <main+0x42e>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001cd2:	4b67      	ldr	r3, [pc, #412]	; (8001e70 <main+0x5a4>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	4b66      	ldr	r3, [pc, #408]	; (8001e74 <main+0x5a8>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	891b      	ldrh	r3, [r3, #8]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d90b      	bls.n	8001cfa <main+0x42e>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001ce2:	4b64      	ldr	r3, [pc, #400]	; (8001e74 <main+0x5a8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	7e5b      	ldrb	r3, [r3, #25]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	b25b      	sxtb	r3, r3
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	b25a      	sxtb	r2, r3
 8001cf2:	4b60      	ldr	r3, [pc, #384]	; (8001e74 <main+0x5a8>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	b2d2      	uxtb	r2, r2
 8001cf8:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001cfa:	4b5f      	ldr	r3, [pc, #380]	; (8001e78 <main+0x5ac>)
 8001cfc:	781a      	ldrb	r2, [r3, #0]
 8001cfe:	4b5d      	ldr	r3, [pc, #372]	; (8001e74 <main+0x5a8>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	7e59      	ldrb	r1, [r3, #25]
 8001d04:	4b5b      	ldr	r3, [pc, #364]	; (8001e74 <main+0x5a8>)
 8001d06:	681c      	ldr	r4, [r3, #0]
 8001d08:	4610      	mov	r0, r2
 8001d0a:	f002 f949 	bl	8003fa0 <Hamming_correct>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001d12:	4b58      	ldr	r3, [pc, #352]	; (8001e74 <main+0x5a8>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	021a      	lsls	r2, r3, #8
 8001d1a:	4b56      	ldr	r3, [pc, #344]	; (8001e74 <main+0x5a8>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	7e5b      	ldrb	r3, [r3, #25]
 8001d20:	4619      	mov	r1, r3
 8001d22:	4b54      	ldr	r3, [pc, #336]	; (8001e74 <main+0x5a8>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001d2a:	4b52      	ldr	r3, [pc, #328]	; (8001e74 <main+0x5a8>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001d32:	4b50      	ldr	r3, [pc, #320]	; (8001e74 <main+0x5a8>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2200      	movs	r2, #0
 8001d38:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit) = 0;
 8001d3a:	4b4e      	ldr	r3, [pc, #312]	; (8001e74 <main+0x5a8>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	769a      	strb	r2, [r3, #26]


					  // Transmit over USB
					  uint8_t TxBuf[34];
					  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001d42:	4b4c      	ldr	r3, [pc, #304]	; (8001e74 <main+0x5a8>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	69da      	ldr	r2, [r3, #28]
 8001d48:	463b      	mov	r3, r7
 8001d4a:	494d      	ldr	r1, [pc, #308]	; (8001e80 <main+0x5b4>)
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f010 fd87 	bl	8012860 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001d52:	463b      	mov	r3, r7
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe fa3b 	bl	80001d0 <strlen>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	463b      	mov	r3, r7
 8001d60:	4611      	mov	r1, r2
 8001d62:	4618      	mov	r0, r3
 8001d64:	f00f fd2e 	bl	80117c4 <CDC_Transmit_FS>


					  if(keyword_index != ptrdev->keywords_128bit){
 8001d68:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <main+0x5a8>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001d70:	4b44      	ldr	r3, [pc, #272]	; (8001e84 <main+0x5b8>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d01c      	beq.n	8001db2 <main+0x4e6>
						  // There is a missmatch in key index (because CRC_reply did not arrive)
						  ptrdev->keywords_128bit = keyword_index;
 8001d78:	4b3e      	ldr	r3, [pc, #248]	; (8001e74 <main+0x5a8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a41      	ldr	r2, [pc, #260]	; (8001e84 <main+0x5b8>)
 8001d7e:	7812      	ldrb	r2, [r2, #0]
 8001d80:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  for(int i=0; i<4; i++){
 8001d84:	2300      	movs	r3, #0
 8001d86:	663b      	str	r3, [r7, #96]	; 0x60
 8001d88:	e010      	b.n	8001dac <main+0x4e0>
							  ptrdev->key_CRC_128bit[i] = ptrdev->key_128bit[i];
 8001d8a:	4b3a      	ldr	r3, [pc, #232]	; (8001e74 <main+0x5a8>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	4b39      	ldr	r3, [pc, #228]	; (8001e74 <main+0x5a8>)
 8001d90:	6819      	ldr	r1, [r3, #0]
 8001d92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d94:	3308      	adds	r3, #8
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d9e:	330c      	adds	r3, #12
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	440b      	add	r3, r1
 8001da4:	605a      	str	r2, [r3, #4]
						  for(int i=0; i<4; i++){
 8001da6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001da8:	3301      	adds	r3, #1
 8001daa:	663b      	str	r3, [r7, #96]	; 0x60
 8001dac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dae:	2b03      	cmp	r3, #3
 8001db0:	ddeb      	ble.n	8001d8a <main+0x4be>
						  }
					  }

					  // Generate CRC of new Rx-key + do CRC check with Tx CRC
					  ptrdev->key_CRC_128bit[ptrdev->keywords_128bit] = ptrdev->key_32bit;
 8001db2:	4b30      	ldr	r3, [pc, #192]	; (8001e74 <main+0x5a8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a2f      	ldr	r2, [pc, #188]	; (8001e74 <main+0x5a8>)
 8001db8:	6811      	ldr	r1, [r2, #0]
 8001dba:	4a2e      	ldr	r2, [pc, #184]	; (8001e74 <main+0x5a8>)
 8001dbc:	6812      	ldr	r2, [r2, #0]
 8001dbe:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8001dc2:	4610      	mov	r0, r2
 8001dc4:	69da      	ldr	r2, [r3, #28]
 8001dc6:	f100 030c 	add.w	r3, r0, #12
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	440b      	add	r3, r1
 8001dce:	605a      	str	r2, [r3, #4]

					  if(CRC_check(ptrdev)==1){
 8001dd0:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <main+0x5a8>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f002 fa07 	bl	80041e8 <CRC_check>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d12d      	bne.n	8001e3c <main+0x570>
						  // Insert 32-bit key in 128-bit key
						  ptrdev->key_128bit[ptrdev->keywords_128bit]=ptrdev->key_32bit;
 8001de0:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <main+0x5a8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a23      	ldr	r2, [pc, #140]	; (8001e74 <main+0x5a8>)
 8001de6:	6811      	ldr	r1, [r2, #0]
 8001de8:	4a22      	ldr	r2, [pc, #136]	; (8001e74 <main+0x5a8>)
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8001df0:	4610      	mov	r0, r2
 8001df2:	69da      	ldr	r2, [r3, #28]
 8001df4:	f100 0308 	add.w	r3, r0, #8
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	440b      	add	r3, r1
 8001dfc:	605a      	str	r2, [r3, #4]
						  // Update the 128-bit key index
						  (ptrdev->keywords_128bit)++;
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <main+0x5a8>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001e06:	3201      	adds	r2, #1
 8001e08:	b2d2      	uxtb	r2, r2
 8001e0a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  if(ptrdev->keywords_128bit>3){
 8001e0e:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <main+0x5a8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	d904      	bls.n	8001e24 <main+0x558>
							  ptrdev->keywords_128bit = 0;
 8001e1a:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <main+0x5a8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  }
						  (ptrdev->key_counter)++;
 8001e24:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <main+0x5a8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001e2c:	3201      	adds	r2, #1
 8001e2e:	b292      	uxth	r2, r2
 8001e30:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

						  encryption_byte = packet_type_keybit_CRC_ok;
 8001e34:	22a0      	movs	r2, #160	; 0xa0
 8001e36:	4b11      	ldr	r3, [pc, #68]	; (8001e7c <main+0x5b0>)
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	e063      	b.n	8001f04 <main+0x638>
						  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
						  */
					  }
					  else{
						  encryption_byte = packet_type_keybit_CRC_bad;
 8001e3c:	22b0      	movs	r2, #176	; 0xb0
 8001e3e:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <main+0x5b0>)
 8001e40:	701a      	strb	r2, [r3, #0]
 8001e42:	e05f      	b.n	8001f04 <main+0x638>
					  }
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 8001e44:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <main+0x5a0>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	22ff      	movs	r2, #255	; 0xff
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d13b      	bne.n	8001ec6 <main+0x5fa>
					  hcryp.Init.pKey = voice_key;
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <main+0x5bc>)
 8001e50:	4a0e      	ldr	r2, [pc, #56]	; (8001e8c <main+0x5c0>)
 8001e52:	60da      	str	r2, [r3, #12]
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 8001e54:	2332      	movs	r3, #50	; 0x32
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <main+0x5c4>)
 8001e5a:	2230      	movs	r2, #48	; 0x30
 8001e5c:	490d      	ldr	r1, [pc, #52]	; (8001e94 <main+0x5c8>)
 8001e5e:	480a      	ldr	r0, [pc, #40]	; (8001e88 <main+0x5bc>)
 8001e60:	f004 fa10 	bl	8006284 <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001e64:	2300      	movs	r3, #0
 8001e66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001e6a:	e024      	b.n	8001eb6 <main+0x5ea>
 8001e6c:	2000093d 	.word	0x2000093d
 8001e70:	20000aeb 	.word	0x20000aeb
 8001e74:	200007d8 	.word	0x200007d8
 8001e78:	20000ae8 	.word	0x20000ae8
 8001e7c:	200002d9 	.word	0x200002d9
 8001e80:	08013514 	.word	0x08013514
 8001e84:	20000960 	.word	0x20000960
 8001e88:	20000b30 	.word	0x20000b30
 8001e8c:	200000a4 	.word	0x200000a4
 8001e90:	20000a20 	.word	0x20000a20
 8001e94:	20000964 	.word	0x20000964
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 8001e98:	4ba8      	ldr	r3, [pc, #672]	; (800213c <main+0x870>)
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001ea0:	4aa7      	ldr	r2, [pc, #668]	; (8002140 <main+0x874>)
 8001ea2:	5cd3      	ldrb	r3, [r2, r3]
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f7ff fa9e 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001eac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001eb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001eba:	2b2f      	cmp	r3, #47	; 0x2f
 8001ebc:	d9ec      	bls.n	8001e98 <main+0x5cc>
					  }
					  encryption_byte = packet_type_reply;
 8001ebe:	220f      	movs	r2, #15
 8001ec0:	4ba0      	ldr	r3, [pc, #640]	; (8002144 <main+0x878>)
 8001ec2:	701a      	strb	r2, [r3, #0]
 8001ec4:	e01e      	b.n	8001f04 <main+0x638>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 8001ec6:	4ba0      	ldr	r3, [pc, #640]	; (8002148 <main+0x87c>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	22fe      	movs	r2, #254	; 0xfe
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d119      	bne.n	8001f04 <main+0x638>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001ed6:	e00e      	b.n	8001ef6 <main+0x62a>
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 8001ed8:	4b98      	ldr	r3, [pc, #608]	; (800213c <main+0x870>)
 8001eda:	6818      	ldr	r0, [r3, #0]
 8001edc:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001ee0:	4a9a      	ldr	r2, [pc, #616]	; (800214c <main+0x880>)
 8001ee2:	5cd3      	ldrb	r3, [r2, r3]
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f7ff fa7e 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001eec:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001ef6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001efa:	2b2f      	cmp	r3, #47	; 0x2f
 8001efc:	d9ec      	bls.n	8001ed8 <main+0x60c>
					  }
					  encryption_byte = packet_type_reply; // not necessary, should be deleted
 8001efe:	220f      	movs	r2, #15
 8001f00:	4b90      	ldr	r3, [pc, #576]	; (8002144 <main+0x878>)
 8001f02:	701a      	strb	r2, [r3, #0]
				  }

				  if(encryption_byte !=0){
 8001f04:	4b8f      	ldr	r3, [pc, #572]	; (8002144 <main+0x878>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	f000 81ea 	beq.w	80022e2 <main+0xa16>
					  writeKeybitPacket(ptrdev, encryption_byte);
 8001f0e:	4b90      	ldr	r3, [pc, #576]	; (8002150 <main+0x884>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	4b8c      	ldr	r3, [pc, #560]	; (8002144 <main+0x878>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	4619      	mov	r1, r3
 8001f18:	4610      	mov	r0, r2
 8001f1a:	f001 fe5f 	bl	8003bdc <writeKeybitPacket>
					  encryption_byte = 0;
 8001f1e:	4b89      	ldr	r3, [pc, #548]	; (8002144 <main+0x878>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
 8001f24:	e1dd      	b.n	80022e2 <main+0xa16>
				  CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
				*/
			  }
		  }

		  else if (settings_mode == 'T'){
 8001f26:	4b8b      	ldr	r3, [pc, #556]	; (8002154 <main+0x888>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2b54      	cmp	r3, #84	; 0x54
 8001f2c:	f040 81d9 	bne.w	80022e2 <main+0xa16>
			  ADF_set_Rx_mode();
 8001f30:	f7ff f8fa 	bl	8001128 <ADF_set_Rx_mode>
			  packet_valid = readPacket();
 8001f34:	f001 fd22 	bl	800397c <readPacket>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	4b86      	ldr	r3, [pc, #536]	; (8002158 <main+0x88c>)
 8001f3e:	701a      	strb	r2, [r3, #0]
			  if((Rx_to_ID == source_ID) && packet_valid == 1){
 8001f40:	4b86      	ldr	r3, [pc, #536]	; (800215c <main+0x890>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2201      	movs	r2, #1
 8001f46:	4293      	cmp	r3, r2
 8001f48:	f040 81cb 	bne.w	80022e2 <main+0xa16>
 8001f4c:	4b82      	ldr	r3, [pc, #520]	; (8002158 <main+0x88c>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	f040 81c6 	bne.w	80022e2 <main+0xa16>
				  // Point to correct device with Rx_from_ID
				  if(Rx_from_ID < sizeof(devices)/sizeof(devices[0]) && Rx_from_ID == devices[Rx_from_ID].ID){
 8001f56:	4b82      	ldr	r3, [pc, #520]	; (8002160 <main+0x894>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d818      	bhi.n	8001f90 <main+0x6c4>
 8001f5e:	4b80      	ldr	r3, [pc, #512]	; (8002160 <main+0x894>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	4619      	mov	r1, r3
 8001f64:	4a7f      	ldr	r2, [pc, #508]	; (8002164 <main+0x898>)
 8001f66:	460b      	mov	r3, r1
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	440b      	add	r3, r1
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	781a      	ldrb	r2, [r3, #0]
 8001f72:	4b7b      	ldr	r3, [pc, #492]	; (8002160 <main+0x894>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d10a      	bne.n	8001f90 <main+0x6c4>
					  ptrdev = &devices[Rx_from_ID];
 8001f7a:	4b79      	ldr	r3, [pc, #484]	; (8002160 <main+0x894>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	4613      	mov	r3, r2
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4a76      	ldr	r2, [pc, #472]	; (8002164 <main+0x898>)
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a70      	ldr	r2, [pc, #448]	; (8002150 <main+0x884>)
 8001f8e:	6013      	str	r3, [r2, #0]
				  }
				  else{
					  //throw error + do not execute code below
				  }
				  if (!(ptrdev->RSSI_counter)){
 8001f90:	4b6f      	ldr	r3, [pc, #444]	; (8002150 <main+0x884>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d120      	bne.n	8001fdc <main+0x710>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001f9a:	4b73      	ldr	r3, [pc, #460]	; (8002168 <main+0x89c>)
 8001f9c:	781a      	ldrb	r2, [r3, #0]
 8001f9e:	4b6c      	ldr	r3, [pc, #432]	; (8002150 <main+0x884>)
 8001fa0:	681d      	ldr	r5, [r3, #0]
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	f7fe faae 	bl	8000504 <__aeabi_ui2d>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	460c      	mov	r4, r1
 8001fac:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001fb0:	4b67      	ldr	r3, [pc, #412]	; (8002150 <main+0x884>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	ed93 7b04 	vldr	d7, [r3, #16]
 8001fb8:	eeb0 0a47 	vmov.f32	s0, s14
 8001fbc:	eef0 0a67 	vmov.f32	s1, s15
 8001fc0:	f011 f9a0 	bl	8013304 <round>
 8001fc4:	ec52 1b10 	vmov	r1, r2, d0
 8001fc8:	4b61      	ldr	r3, [pc, #388]	; (8002150 <main+0x884>)
 8001fca:	681c      	ldr	r4, [r3, #0]
 8001fcc:	4608      	mov	r0, r1
 8001fce:	4611      	mov	r1, r2
 8001fd0:	f7fe fd24 	bl	8000a1c <__aeabi_d2uiz>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	8123      	strh	r3, [r4, #8]
 8001fda:	e04a      	b.n	8002072 <main+0x7a6>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001fdc:	4b62      	ldr	r3, [pc, #392]	; (8002168 <main+0x89c>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7fe fa9f 	bl	8000524 <__aeabi_i2d>
 8001fe6:	4b61      	ldr	r3, [pc, #388]	; (800216c <main+0x8a0>)
 8001fe8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001fec:	461a      	mov	r2, r3
 8001fee:	4623      	mov	r3, r4
 8001ff0:	f7fe fb02 	bl	80005f8 <__aeabi_dmul>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	460c      	mov	r4, r1
 8001ff8:	4698      	mov	r8, r3
 8001ffa:	46a1      	mov	r9, r4
 8001ffc:	4b5b      	ldr	r3, [pc, #364]	; (800216c <main+0x8a0>)
 8001ffe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002002:	461a      	mov	r2, r3
 8002004:	4623      	mov	r3, r4
 8002006:	f04f 0000 	mov.w	r0, #0
 800200a:	4959      	ldr	r1, [pc, #356]	; (8002170 <main+0x8a4>)
 800200c:	f7fe f93c 	bl	8000288 <__aeabi_dsub>
 8002010:	4603      	mov	r3, r0
 8002012:	460c      	mov	r4, r1
 8002014:	4618      	mov	r0, r3
 8002016:	4621      	mov	r1, r4
 8002018:	4b4d      	ldr	r3, [pc, #308]	; (8002150 <main+0x884>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8002020:	461a      	mov	r2, r3
 8002022:	4623      	mov	r3, r4
 8002024:	f7fe fae8 	bl	80005f8 <__aeabi_dmul>
 8002028:	4603      	mov	r3, r0
 800202a:	460c      	mov	r4, r1
 800202c:	4619      	mov	r1, r3
 800202e:	4622      	mov	r2, r4
 8002030:	4b47      	ldr	r3, [pc, #284]	; (8002150 <main+0x884>)
 8002032:	681d      	ldr	r5, [r3, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	460a      	mov	r2, r1
 8002038:	4640      	mov	r0, r8
 800203a:	4649      	mov	r1, r9
 800203c:	f7fe f926 	bl	800028c <__adddf3>
 8002040:	4603      	mov	r3, r0
 8002042:	460c      	mov	r4, r1
 8002044:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8002048:	4b41      	ldr	r3, [pc, #260]	; (8002150 <main+0x884>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	ed93 7b04 	vldr	d7, [r3, #16]
 8002050:	eeb0 0a47 	vmov.f32	s0, s14
 8002054:	eef0 0a67 	vmov.f32	s1, s15
 8002058:	f011 f954 	bl	8013304 <round>
 800205c:	ec52 1b10 	vmov	r1, r2, d0
 8002060:	4b3b      	ldr	r3, [pc, #236]	; (8002150 <main+0x884>)
 8002062:	681c      	ldr	r4, [r3, #0]
 8002064:	4608      	mov	r0, r1
 8002066:	4611      	mov	r1, r2
 8002068:	f7fe fcd8 	bl	8000a1c <__aeabi_d2uiz>
 800206c:	4603      	mov	r3, r0
 800206e:	b29b      	uxth	r3, r3
 8002070:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 8002072:	4b37      	ldr	r3, [pc, #220]	; (8002150 <main+0x884>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	3201      	adds	r2, #1
 800207a:	605a      	str	r2, [r3, #4]


				  // ---Key generation algorithm TX---
				  // Wait for 100 RSSI values
				  if(ptrdev->RSSI_counter > 100){
 800207c:	4b34      	ldr	r3, [pc, #208]	; (8002150 <main+0x884>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b64      	cmp	r3, #100	; 0x64
 8002084:	f240 80e5 	bls.w	8002252 <main+0x986>
					  // Delay for new keybit is passed
					  if (ptrdev->key_chosen_wait_timer == 0){
 8002088:	4b31      	ldr	r3, [pc, #196]	; (8002150 <main+0x884>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002090:	2b00      	cmp	r3, #0
 8002092:	d171      	bne.n	8002178 <main+0x8ac>
						  // RSS below threshold -> keybit = 0
						  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8002094:	4b34      	ldr	r3, [pc, #208]	; (8002168 <main+0x89c>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	4b2d      	ldr	r3, [pc, #180]	; (8002150 <main+0x884>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	891b      	ldrh	r3, [r3, #8]
 80020a0:	4619      	mov	r1, r3
 80020a2:	4b34      	ldr	r3, [pc, #208]	; (8002174 <main+0x8a8>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	1acb      	subs	r3, r1, r3
 80020a8:	429a      	cmp	r2, r3
 80020aa:	da1b      	bge.n	80020e4 <main+0x818>
							  if ((ptrdev->keybits_8bit) < 8){
 80020ac:	4b28      	ldr	r3, [pc, #160]	; (8002150 <main+0x884>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	7e1b      	ldrb	r3, [r3, #24]
 80020b2:	2b07      	cmp	r3, #7
 80020b4:	d868      	bhi.n	8002188 <main+0x8bc>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 80020b6:	4b26      	ldr	r3, [pc, #152]	; (8002150 <main+0x884>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	7e5a      	ldrb	r2, [r3, #25]
 80020bc:	4b24      	ldr	r3, [pc, #144]	; (8002150 <main+0x884>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	0052      	lsls	r2, r2, #1
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 80020c6:	4b22      	ldr	r3, [pc, #136]	; (8002150 <main+0x884>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	7e1a      	ldrb	r2, [r3, #24]
 80020cc:	3201      	adds	r2, #1
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	761a      	strb	r2, [r3, #24]
								  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 80020d2:	4b1f      	ldr	r3, [pc, #124]	; (8002150 <main+0x884>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2204      	movs	r2, #4
 80020d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

								  encryption_byte = packet_type_keybit_chosen;
 80020dc:	22aa      	movs	r2, #170	; 0xaa
 80020de:	4b19      	ldr	r3, [pc, #100]	; (8002144 <main+0x878>)
 80020e0:	701a      	strb	r2, [r3, #0]
 80020e2:	e051      	b.n	8002188 <main+0x8bc>
							  }
						  }
						  // RSS above threshold -> keybit = 1
						  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 80020e4:	4b20      	ldr	r3, [pc, #128]	; (8002168 <main+0x89c>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	461a      	mov	r2, r3
 80020ea:	4b19      	ldr	r3, [pc, #100]	; (8002150 <main+0x884>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	891b      	ldrh	r3, [r3, #8]
 80020f0:	4619      	mov	r1, r3
 80020f2:	4b20      	ldr	r3, [pc, #128]	; (8002174 <main+0x8a8>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	440b      	add	r3, r1
 80020f8:	429a      	cmp	r2, r3
 80020fa:	dd45      	ble.n	8002188 <main+0x8bc>
							  if ((ptrdev->keybits_8bit) < 8){
 80020fc:	4b14      	ldr	r3, [pc, #80]	; (8002150 <main+0x884>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	7e1b      	ldrb	r3, [r3, #24]
 8002102:	2b07      	cmp	r3, #7
 8002104:	d840      	bhi.n	8002188 <main+0x8bc>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8002106:	4b12      	ldr	r3, [pc, #72]	; (8002150 <main+0x884>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	7e5b      	ldrb	r3, [r3, #25]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	b25b      	sxtb	r3, r3
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	b25a      	sxtb	r2, r3
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <main+0x884>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 800211e:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <main+0x884>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	7e1a      	ldrb	r2, [r3, #24]
 8002124:	3201      	adds	r2, #1
 8002126:	b2d2      	uxtb	r2, r2
 8002128:	761a      	strb	r2, [r3, #24]
								  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 800212a:	4b09      	ldr	r3, [pc, #36]	; (8002150 <main+0x884>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2204      	movs	r2, #4
 8002130:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

								  encryption_byte = packet_type_keybit_chosen;
 8002134:	22aa      	movs	r2, #170	; 0xaa
 8002136:	4b03      	ldr	r3, [pc, #12]	; (8002144 <main+0x878>)
 8002138:	701a      	strb	r2, [r3, #0]
 800213a:	e025      	b.n	8002188 <main+0x8bc>
 800213c:	200007d4 	.word	0x200007d4
 8002140:	20000a20 	.word	0x20000a20
 8002144:	200002d9 	.word	0x200002d9
 8002148:	2000093d 	.word	0x2000093d
 800214c:	20000964 	.word	0x20000964
 8002150:	200007d8 	.word	0x200007d8
 8002154:	20000090 	.word	0x20000090
 8002158:	200007c4 	.word	0x200007c4
 800215c:	20000aec 	.word	0x20000aec
 8002160:	20000ae9 	.word	0x20000ae9
 8002164:	20000000 	.word	0x20000000
 8002168:	20000aeb 	.word	0x20000aeb
 800216c:	20000098 	.word	0x20000098
 8002170:	3ff00000 	.word	0x3ff00000
 8002174:	20000093 	.word	0x20000093
							  }
						  }
					  }
					  else{
						  (ptrdev->key_chosen_wait_timer)--;
 8002178:	4b76      	ldr	r3, [pc, #472]	; (8002354 <main+0xa88>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8002180:	3a01      	subs	r2, #1
 8002182:	b2d2      	uxtb	r2, r2
 8002184:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
					  }

					  // Hamming
					  if(ptrdev->keybits_8bit == 8){
 8002188:	4b72      	ldr	r3, [pc, #456]	; (8002354 <main+0xa88>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	7e1b      	ldrb	r3, [r3, #24]
 800218e:	2b08      	cmp	r3, #8
 8002190:	d126      	bne.n	80021e0 <main+0x914>
						  // Prepare Hamming-code
						  Hamming = Hamming_create(ptrdev->key_8bit);
 8002192:	4b70      	ldr	r3, [pc, #448]	; (8002354 <main+0xa88>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	7e5b      	ldrb	r3, [r3, #25]
 8002198:	4618      	mov	r0, r3
 800219a:	f001 fe8b 	bl	8003eb4 <Hamming_create>
 800219e:	4603      	mov	r3, r0
 80021a0:	461a      	mov	r2, r3
 80021a2:	4b6d      	ldr	r3, [pc, #436]	; (8002358 <main+0xa8c>)
 80021a4:	701a      	strb	r2, [r3, #0]

						  // Shift 8-bit key in 32-bit key
						  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 80021a6:	4b6b      	ldr	r3, [pc, #428]	; (8002354 <main+0xa88>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	69db      	ldr	r3, [r3, #28]
 80021ac:	021a      	lsls	r2, r3, #8
 80021ae:	4b69      	ldr	r3, [pc, #420]	; (8002354 <main+0xa88>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	7e5b      	ldrb	r3, [r3, #25]
 80021b4:	4619      	mov	r1, r3
 80021b6:	4b67      	ldr	r3, [pc, #412]	; (8002354 <main+0xa88>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	61da      	str	r2, [r3, #28]
						  // Reset 8-bit key
						  ptrdev->key_8bit = 0;
 80021be:	4b65      	ldr	r3, [pc, #404]	; (8002354 <main+0xa88>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2200      	movs	r2, #0
 80021c4:	765a      	strb	r2, [r3, #25]
						  ptrdev->keybits_8bit = 0;
 80021c6:	4b63      	ldr	r3, [pc, #396]	; (8002354 <main+0xa88>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2200      	movs	r2, #0
 80021cc:	761a      	strb	r2, [r3, #24]
						  // Update number of 8-bit keys in 32-bit key
						  (ptrdev->keybytes_32bit)++;
 80021ce:	4b61      	ldr	r3, [pc, #388]	; (8002354 <main+0xa88>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	7e9a      	ldrb	r2, [r3, #26]
 80021d4:	3201      	adds	r2, #1
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	769a      	strb	r2, [r3, #26]

						  encryption_byte = packet_type_keybit_chosen_Hamming;
 80021da:	22ab      	movs	r2, #171	; 0xab
 80021dc:	4b5f      	ldr	r3, [pc, #380]	; (800235c <main+0xa90>)
 80021de:	701a      	strb	r2, [r3, #0]
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
						  */
					  }

					  // CRC
					  if(ptrdev->keybytes_32bit == 4){
 80021e0:	4b5c      	ldr	r3, [pc, #368]	; (8002354 <main+0xa88>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	7e9b      	ldrb	r3, [r3, #26]
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d133      	bne.n	8002252 <main+0x986>
						  // calculate CRC
						  ptrdev->key_CRC_128bit[ptrdev->keywords_128bit] = ptrdev->key_32bit;
 80021ea:	4b5a      	ldr	r3, [pc, #360]	; (8002354 <main+0xa88>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a59      	ldr	r2, [pc, #356]	; (8002354 <main+0xa88>)
 80021f0:	6811      	ldr	r1, [r2, #0]
 80021f2:	4a58      	ldr	r2, [pc, #352]	; (8002354 <main+0xa88>)
 80021f4:	6812      	ldr	r2, [r2, #0]
 80021f6:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 80021fa:	4610      	mov	r0, r2
 80021fc:	69da      	ldr	r2, [r3, #28]
 80021fe:	f100 030c 	add.w	r3, r0, #12
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	605a      	str	r2, [r3, #4]
						  CRC_create(ptrdev);
 8002208:	4b52      	ldr	r3, [pc, #328]	; (8002354 <main+0xa88>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f001 ffbf 	bl	8004190 <CRC_create>

						  // Update number of "new" 32-bit keys
						  (ptrdev->key_counter_32bit)++;
 8002212:	4b50      	ldr	r3, [pc, #320]	; (8002354 <main+0xa88>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	8c1a      	ldrh	r2, [r3, #32]
 8002218:	3201      	adds	r2, #1
 800221a:	b292      	uxth	r2, r2
 800221c:	841a      	strh	r2, [r3, #32]
						  (ptrdev->keybytes_32bit) = 0;
 800221e:	4b4d      	ldr	r3, [pc, #308]	; (8002354 <main+0xa88>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2200      	movs	r2, #0
 8002224:	769a      	strb	r2, [r3, #26]

						  // Transmit 32-bit key over USB
						  uint8_t TxBuf[34];
						  sprintf(TxBuf, "T;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8002226:	4b4b      	ldr	r3, [pc, #300]	; (8002354 <main+0xa88>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	69da      	ldr	r2, [r3, #28]
 800222c:	463b      	mov	r3, r7
 800222e:	494c      	ldr	r1, [pc, #304]	; (8002360 <main+0xa94>)
 8002230:	4618      	mov	r0, r3
 8002232:	f010 fb15 	bl	8012860 <siprintf>
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8002236:	463b      	mov	r3, r7
 8002238:	4618      	mov	r0, r3
 800223a:	f7fd ffc9 	bl	80001d0 <strlen>
 800223e:	4603      	mov	r3, r0
 8002240:	b29a      	uxth	r2, r3
 8002242:	463b      	mov	r3, r7
 8002244:	4611      	mov	r1, r2
 8002246:	4618      	mov	r0, r3
 8002248:	f00f fabc 	bl	80117c4 <CDC_Transmit_FS>

						  encryption_byte = packet_type_keybit_chosen_CRC;
 800224c:	22ac      	movs	r2, #172	; 0xac
 800224e:	4b43      	ldr	r3, [pc, #268]	; (800235c <main+0xa90>)
 8002250:	701a      	strb	r2, [r3, #0]
					  }
				  }

				  if(Rx_packet_type == packet_type_keybit_CRC_ok){
 8002252:	4b44      	ldr	r3, [pc, #272]	; (8002364 <main+0xa98>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	22a0      	movs	r2, #160	; 0xa0
 8002258:	4293      	cmp	r3, r2
 800225a:	d12a      	bne.n	80022b2 <main+0x9e6>
					  // Insert matching 32-bit key in 128-bit key
					  ptrdev->key_128bit[ptrdev->keywords_128bit]=ptrdev->key_32bit;
 800225c:	4b3d      	ldr	r3, [pc, #244]	; (8002354 <main+0xa88>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a3c      	ldr	r2, [pc, #240]	; (8002354 <main+0xa88>)
 8002262:	6811      	ldr	r1, [r2, #0]
 8002264:	4a3b      	ldr	r2, [pc, #236]	; (8002354 <main+0xa88>)
 8002266:	6812      	ldr	r2, [r2, #0]
 8002268:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800226c:	4610      	mov	r0, r2
 800226e:	69da      	ldr	r2, [r3, #28]
 8002270:	f100 0308 	add.w	r3, r0, #8
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	605a      	str	r2, [r3, #4]
					  // Update the 128-bit key index
					  (ptrdev->keywords_128bit)++;
 800227a:	4b36      	ldr	r3, [pc, #216]	; (8002354 <main+0xa88>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002282:	3201      	adds	r2, #1
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  if(ptrdev->keywords_128bit>3){
 800228a:	4b32      	ldr	r3, [pc, #200]	; (8002354 <main+0xa88>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002292:	2b03      	cmp	r3, #3
 8002294:	d904      	bls.n	80022a0 <main+0x9d4>
						  ptrdev->keywords_128bit = 0;
 8002296:	4b2f      	ldr	r3, [pc, #188]	; (8002354 <main+0xa88>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  }
					  (ptrdev->key_counter)++;
 80022a0:	4b2c      	ldr	r3, [pc, #176]	; (8002354 <main+0xa88>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80022a8:	3201      	adds	r2, #1
 80022aa:	b292      	uxth	r2, r2
 80022ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80022b0:	e005      	b.n	80022be <main+0x9f2>
					  sprintf(TxBuf, "T;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
					  */
				  }

				  else if(Rx_packet_type == packet_type_keybit_CRC_bad){
 80022b2:	4b2c      	ldr	r3, [pc, #176]	; (8002364 <main+0xa98>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	22b0      	movs	r2, #176	; 0xb0
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d100      	bne.n	80022be <main+0x9f2>
					  asm("nop");;
 80022bc:	bf00      	nop
				  }

				  if(encryption_byte !=0){
 80022be:	4b27      	ldr	r3, [pc, #156]	; (800235c <main+0xa90>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00d      	beq.n	80022e2 <main+0xa16>
					  HAL_Delay(1);
 80022c6:	2001      	movs	r0, #1
 80022c8:	f003 f814 	bl	80052f4 <HAL_Delay>
					  writeKeybitPacket(ptrdev, encryption_byte);
 80022cc:	4b21      	ldr	r3, [pc, #132]	; (8002354 <main+0xa88>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4b22      	ldr	r3, [pc, #136]	; (800235c <main+0xa90>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	4619      	mov	r1, r3
 80022d6:	4610      	mov	r0, r2
 80022d8:	f001 fc80 	bl	8003bdc <writeKeybitPacket>
					  encryption_byte = 0;
 80022dc:	4b1f      	ldr	r3, [pc, #124]	; (800235c <main+0xa90>)
 80022de:	2200      	movs	r2, #0
 80022e0:	701a      	strb	r2, [r3, #0]
				  */
			  }
		  }
	  }

	  if (INT_PACKET_SENT){
 80022e2:	4b21      	ldr	r3, [pc, #132]	; (8002368 <main+0xa9c>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00a      	beq.n	8002300 <main+0xa34>
		  INT_PACKET_SENT = 0;
 80022ea:	4b1f      	ldr	r3, [pc, #124]	; (8002368 <main+0xa9c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	701a      	strb	r2, [r3, #0]
		  ADF_clear_Tx_flag(); //test
 80022f0:	f7fe ff71 	bl	80011d6 <ADF_clear_Tx_flag>
		  while(ADF_SPI_READY()==0);
 80022f4:	bf00      	nop
 80022f6:	f7fe ff3d 	bl	8001174 <ADF_SPI_READY>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d0fa      	beq.n	80022f6 <main+0xa2a>
			  //while(ADF_SPI_READY()==0);
			  //ADF_set_Rx_mode();
		  }
	  }

	  if (settings_mode == 'T') {
 8002300:	4b1a      	ldr	r3, [pc, #104]	; (800236c <main+0xaa0>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b54      	cmp	r3, #84	; 0x54
 8002306:	d10e      	bne.n	8002326 <main+0xa5a>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8002308:	4b19      	ldr	r3, [pc, #100]	; (8002370 <main+0xaa4>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff f833 	bl	8001378 <circular_buf_size>
 8002312:	4603      	mov	r3, r0
 8002314:	b29a      	uxth	r2, r3
 8002316:	4b17      	ldr	r3, [pc, #92]	; (8002374 <main+0xaa8>)
 8002318:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 800231a:	4b16      	ldr	r3, [pc, #88]	; (8002374 <main+0xaa8>)
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	2b30      	cmp	r3, #48	; 0x30
 8002320:	d901      	bls.n	8002326 <main+0xa5a>
			  transmitAudioPacket();
 8002322:	f001 fa9b 	bl	800385c <transmitAudioPacket>
		  }
	  }

	  if (update_oled){
 8002326:	4b14      	ldr	r3, [pc, #80]	; (8002378 <main+0xaac>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	f43f ab18 	beq.w	8001960 <main+0x94>
		  update_oled=0;
 8002330:	4b11      	ldr	r3, [pc, #68]	; (8002378 <main+0xaac>)
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
		  OLED();
 8002336:	f7ff f8e3 	bl	8001500 <OLED>
		  if(menu==2){
 800233a:	4b10      	ldr	r3, [pc, #64]	; (800237c <main+0xab0>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2b02      	cmp	r3, #2
 8002340:	f47f ab0e 	bne.w	8001960 <main+0x94>
			  digipotInit(settings_volume);
 8002344:	4b0e      	ldr	r3, [pc, #56]	; (8002380 <main+0xab4>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f001 f989 	bl	8003660 <digipotInit>
	  if(transmit_voice_key){
 800234e:	f7ff bb07 	b.w	8001960 <main+0x94>
 8002352:	bf00      	nop
 8002354:	200007d8 	.word	0x200007d8
 8002358:	20000ae8 	.word	0x20000ae8
 800235c:	200002d9 	.word	0x200002d9
 8002360:	0801351c 	.word	0x0801351c
 8002364:	2000093d 	.word	0x2000093d
 8002368:	200002dd 	.word	0x200002dd
 800236c:	20000090 	.word	0x20000090
 8002370:	200007d4 	.word	0x200007d4
 8002374:	200002ec 	.word	0x200002ec
 8002378:	200002db 	.word	0x200002db
 800237c:	200000b5 	.word	0x200000b5
 8002380:	20000091 	.word	0x20000091

08002384 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b098      	sub	sp, #96	; 0x60
 8002388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800238a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800238e:	2230      	movs	r2, #48	; 0x30
 8002390:	2100      	movs	r1, #0
 8002392:	4618      	mov	r0, r3
 8002394:	f00f fedb 	bl	801214e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023a8:	f107 030c 	add.w	r3, r7, #12
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	4b32      	ldr	r3, [pc, #200]	; (8002484 <SystemClock_Config+0x100>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	4a31      	ldr	r2, [pc, #196]	; (8002484 <SystemClock_Config+0x100>)
 80023c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c4:	6413      	str	r3, [r2, #64]	; 0x40
 80023c6:	4b2f      	ldr	r3, [pc, #188]	; (8002484 <SystemClock_Config+0x100>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023d2:	2300      	movs	r3, #0
 80023d4:	607b      	str	r3, [r7, #4]
 80023d6:	4b2c      	ldr	r3, [pc, #176]	; (8002488 <SystemClock_Config+0x104>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a2b      	ldr	r2, [pc, #172]	; (8002488 <SystemClock_Config+0x104>)
 80023dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	4b29      	ldr	r3, [pc, #164]	; (8002488 <SystemClock_Config+0x104>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ea:	607b      	str	r3, [r7, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80023ee:	2305      	movs	r3, #5
 80023f0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80023f8:	2301      	movs	r3, #1
 80023fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023fc:	2302      	movs	r3, #2
 80023fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002400:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002404:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002406:	2319      	movs	r3, #25
 8002408:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800240a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800240e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002410:	2302      	movs	r3, #2
 8002412:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002414:	2307      	movs	r3, #7
 8002416:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002418:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800241c:	4618      	mov	r0, r3
 800241e:	f008 fa5d 	bl	800a8dc <HAL_RCC_OscConfig>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002428:	f001 ff14 	bl	8004254 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800242c:	230f      	movs	r3, #15
 800242e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002430:	2302      	movs	r3, #2
 8002432:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002434:	2300      	movs	r3, #0
 8002436:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002438:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800243c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800243e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002442:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002444:	f107 031c 	add.w	r3, r7, #28
 8002448:	2105      	movs	r1, #5
 800244a:	4618      	mov	r0, r3
 800244c:	f008 fcb6 	bl	800adbc <HAL_RCC_ClockConfig>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8002456:	f001 fefd 	bl	8004254 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800245a:	2302      	movs	r3, #2
 800245c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800245e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002462:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002464:	f107 030c 	add.w	r3, r7, #12
 8002468:	4618      	mov	r0, r3
 800246a:	f008 fe9b 	bl	800b1a4 <HAL_RCCEx_PeriphCLKConfig>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002474:	f001 feee 	bl	8004254 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002478:	f008 fd86 	bl	800af88 <HAL_RCC_EnableCSS>
}
 800247c:	bf00      	nop
 800247e:	3760      	adds	r7, #96	; 0x60
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40023800 	.word	0x40023800
 8002488:	40007000 	.word	0x40007000

0800248c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002492:	463b      	mov	r3, r7
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800249e:	4b23      	ldr	r3, [pc, #140]	; (800252c <MX_ADC1_Init+0xa0>)
 80024a0:	4a23      	ldr	r2, [pc, #140]	; (8002530 <MX_ADC1_Init+0xa4>)
 80024a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80024a4:	4b21      	ldr	r3, [pc, #132]	; (800252c <MX_ADC1_Init+0xa0>)
 80024a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80024aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80024ac:	4b1f      	ldr	r3, [pc, #124]	; (800252c <MX_ADC1_Init+0xa0>)
 80024ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80024b4:	4b1d      	ldr	r3, [pc, #116]	; (800252c <MX_ADC1_Init+0xa0>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024ba:	4b1c      	ldr	r3, [pc, #112]	; (800252c <MX_ADC1_Init+0xa0>)
 80024bc:	2200      	movs	r2, #0
 80024be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024c0:	4b1a      	ldr	r3, [pc, #104]	; (800252c <MX_ADC1_Init+0xa0>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80024c8:	4b18      	ldr	r3, [pc, #96]	; (800252c <MX_ADC1_Init+0xa0>)
 80024ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 80024d0:	4b16      	ldr	r3, [pc, #88]	; (800252c <MX_ADC1_Init+0xa0>)
 80024d2:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80024d6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024d8:	4b14      	ldr	r3, [pc, #80]	; (800252c <MX_ADC1_Init+0xa0>)
 80024da:	2200      	movs	r2, #0
 80024dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80024de:	4b13      	ldr	r3, [pc, #76]	; (800252c <MX_ADC1_Init+0xa0>)
 80024e0:	2201      	movs	r2, #1
 80024e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80024e4:	4b11      	ldr	r3, [pc, #68]	; (800252c <MX_ADC1_Init+0xa0>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024ec:	4b0f      	ldr	r3, [pc, #60]	; (800252c <MX_ADC1_Init+0xa0>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024f2:	480e      	ldr	r0, [pc, #56]	; (800252c <MX_ADC1_Init+0xa0>)
 80024f4:	f002 ff20 	bl	8005338 <HAL_ADC_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 80024fe:	f001 fea9 	bl	8004254 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002502:	2303      	movs	r3, #3
 8002504:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002506:	2301      	movs	r3, #1
 8002508:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800250a:	2300      	movs	r3, #0
 800250c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800250e:	463b      	mov	r3, r7
 8002510:	4619      	mov	r1, r3
 8002512:	4806      	ldr	r0, [pc, #24]	; (800252c <MX_ADC1_Init+0xa0>)
 8002514:	f003 f9c4 	bl	80058a0 <HAL_ADC_ConfigChannel>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800251e:	f001 fe99 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002522:	bf00      	nop
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	2000089c 	.word	0x2000089c
 8002530:	40012000 	.word	0x40012000

08002534 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002538:	4b06      	ldr	r3, [pc, #24]	; (8002554 <MX_CRC_Init+0x20>)
 800253a:	4a07      	ldr	r2, [pc, #28]	; (8002558 <MX_CRC_Init+0x24>)
 800253c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800253e:	4805      	ldr	r0, [pc, #20]	; (8002554 <MX_CRC_Init+0x20>)
 8002540:	f003 fce7 	bl	8005f12 <HAL_CRC_Init>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800254a:	f001 fe83 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	200007c8 	.word	0x200007c8
 8002558:	40023000 	.word	0x40023000

0800255c <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8002560:	4b0d      	ldr	r3, [pc, #52]	; (8002598 <MX_CRYP_Init+0x3c>)
 8002562:	4a0e      	ldr	r2, [pc, #56]	; (800259c <MX_CRYP_Init+0x40>)
 8002564:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8002566:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <MX_CRYP_Init+0x3c>)
 8002568:	2280      	movs	r2, #128	; 0x80
 800256a:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 800256c:	4b0a      	ldr	r3, [pc, #40]	; (8002598 <MX_CRYP_Init+0x3c>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8002572:	4b09      	ldr	r3, [pc, #36]	; (8002598 <MX_CRYP_Init+0x3c>)
 8002574:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <MX_CRYP_Init+0x44>)
 8002576:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8002578:	4b07      	ldr	r3, [pc, #28]	; (8002598 <MX_CRYP_Init+0x3c>)
 800257a:	2220      	movs	r2, #32
 800257c:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 800257e:	4b06      	ldr	r3, [pc, #24]	; (8002598 <MX_CRYP_Init+0x3c>)
 8002580:	2201      	movs	r2, #1
 8002582:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8002584:	4804      	ldr	r0, [pc, #16]	; (8002598 <MX_CRYP_Init+0x3c>)
 8002586:	f003 fd13 	bl	8005fb0 <HAL_CRYP_Init>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8002590:	f001 fe60 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20000b30 	.word	0x20000b30
 800259c:	50060000 	.word	0x50060000
 80025a0:	08013618 	.word	0x08013618

080025a4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80025aa:	463b      	mov	r3, r7
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <MX_DAC_Init+0x4c>)
 80025b4:	4a0f      	ldr	r2, [pc, #60]	; (80025f4 <MX_DAC_Init+0x50>)
 80025b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80025b8:	480d      	ldr	r0, [pc, #52]	; (80025f0 <MX_DAC_Init+0x4c>)
 80025ba:	f004 fb41 	bl	8006c40 <HAL_DAC_Init>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80025c4:	f001 fe46 	bl	8004254 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80025cc:	2300      	movs	r3, #0
 80025ce:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80025d0:	463b      	mov	r3, r7
 80025d2:	2200      	movs	r2, #0
 80025d4:	4619      	mov	r1, r3
 80025d6:	4806      	ldr	r0, [pc, #24]	; (80025f0 <MX_DAC_Init+0x4c>)
 80025d8:	f004 fc29 	bl	8006e2e <HAL_DAC_ConfigChannel>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80025e2:	f001 fe37 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000928 	.word	0x20000928
 80025f4:	40007400 	.word	0x40007400

080025f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025fc:	4b12      	ldr	r3, [pc, #72]	; (8002648 <MX_I2C1_Init+0x50>)
 80025fe:	4a13      	ldr	r2, [pc, #76]	; (800264c <MX_I2C1_Init+0x54>)
 8002600:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002602:	4b11      	ldr	r3, [pc, #68]	; (8002648 <MX_I2C1_Init+0x50>)
 8002604:	4a12      	ldr	r2, [pc, #72]	; (8002650 <MX_I2C1_Init+0x58>)
 8002606:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002608:	4b0f      	ldr	r3, [pc, #60]	; (8002648 <MX_I2C1_Init+0x50>)
 800260a:	2200      	movs	r2, #0
 800260c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800260e:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <MX_I2C1_Init+0x50>)
 8002610:	2200      	movs	r2, #0
 8002612:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002614:	4b0c      	ldr	r3, [pc, #48]	; (8002648 <MX_I2C1_Init+0x50>)
 8002616:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800261a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800261c:	4b0a      	ldr	r3, [pc, #40]	; (8002648 <MX_I2C1_Init+0x50>)
 800261e:	2200      	movs	r2, #0
 8002620:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002622:	4b09      	ldr	r3, [pc, #36]	; (8002648 <MX_I2C1_Init+0x50>)
 8002624:	2200      	movs	r2, #0
 8002626:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002628:	4b07      	ldr	r3, [pc, #28]	; (8002648 <MX_I2C1_Init+0x50>)
 800262a:	2200      	movs	r2, #0
 800262c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800262e:	4b06      	ldr	r3, [pc, #24]	; (8002648 <MX_I2C1_Init+0x50>)
 8002630:	2200      	movs	r2, #0
 8002632:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002634:	4804      	ldr	r0, [pc, #16]	; (8002648 <MX_I2C1_Init+0x50>)
 8002636:	f004 fe8b 	bl	8007350 <HAL_I2C_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002640:	f001 fe08 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002644:	bf00      	nop
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20000770 	.word	0x20000770
 800264c:	40005400 	.word	0x40005400
 8002650:	00061a80 	.word	0x00061a80

08002654 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	609a      	str	r2, [r3, #8]
 8002664:	60da      	str	r2, [r3, #12]
 8002666:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002668:	2300      	movs	r3, #0
 800266a:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800266c:	4b24      	ldr	r3, [pc, #144]	; (8002700 <MX_RTC_Init+0xac>)
 800266e:	4a25      	ldr	r2, [pc, #148]	; (8002704 <MX_RTC_Init+0xb0>)
 8002670:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002672:	4b23      	ldr	r3, [pc, #140]	; (8002700 <MX_RTC_Init+0xac>)
 8002674:	2200      	movs	r2, #0
 8002676:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002678:	4b21      	ldr	r3, [pc, #132]	; (8002700 <MX_RTC_Init+0xac>)
 800267a:	227f      	movs	r2, #127	; 0x7f
 800267c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800267e:	4b20      	ldr	r3, [pc, #128]	; (8002700 <MX_RTC_Init+0xac>)
 8002680:	22ff      	movs	r2, #255	; 0xff
 8002682:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002684:	4b1e      	ldr	r3, [pc, #120]	; (8002700 <MX_RTC_Init+0xac>)
 8002686:	2200      	movs	r2, #0
 8002688:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800268a:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <MX_RTC_Init+0xac>)
 800268c:	2200      	movs	r2, #0
 800268e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <MX_RTC_Init+0xac>)
 8002692:	2200      	movs	r2, #0
 8002694:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002696:	481a      	ldr	r0, [pc, #104]	; (8002700 <MX_RTC_Init+0xac>)
 8002698:	f008 fe66 	bl	800b368 <HAL_RTC_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80026a2:	f001 fdd7 	bl	8004254 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 80026a6:	230c      	movs	r3, #12
 80026a8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 80026aa:	233b      	movs	r3, #59	; 0x3b
 80026ac:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80026b2:	2300      	movs	r3, #0
 80026b4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	2200      	movs	r2, #0
 80026be:	4619      	mov	r1, r3
 80026c0:	480f      	ldr	r0, [pc, #60]	; (8002700 <MX_RTC_Init+0xac>)
 80026c2:	f008 fee2 	bl	800b48a <HAL_RTC_SetTime>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80026cc:	f001 fdc2 	bl	8004254 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80026d0:	2301      	movs	r3, #1
 80026d2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 80026d4:	2305      	movs	r3, #5
 80026d6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 80026d8:	231f      	movs	r3, #31
 80026da:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 80026dc:	2300      	movs	r3, #0
 80026de:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80026e0:	463b      	mov	r3, r7
 80026e2:	2200      	movs	r2, #0
 80026e4:	4619      	mov	r1, r3
 80026e6:	4806      	ldr	r0, [pc, #24]	; (8002700 <MX_RTC_Init+0xac>)
 80026e8:	f008 ff8c 	bl	800b604 <HAL_RTC_SetDate>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80026f2:	f001 fdaf 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80026f6:	bf00      	nop
 80026f8:	3718      	adds	r7, #24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	20000940 	.word	0x20000940
 8002704:	40002800 	.word	0x40002800

08002708 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800270c:	4b17      	ldr	r3, [pc, #92]	; (800276c <MX_SPI1_Init+0x64>)
 800270e:	4a18      	ldr	r2, [pc, #96]	; (8002770 <MX_SPI1_Init+0x68>)
 8002710:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002712:	4b16      	ldr	r3, [pc, #88]	; (800276c <MX_SPI1_Init+0x64>)
 8002714:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002718:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800271a:	4b14      	ldr	r3, [pc, #80]	; (800276c <MX_SPI1_Init+0x64>)
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002720:	4b12      	ldr	r3, [pc, #72]	; (800276c <MX_SPI1_Init+0x64>)
 8002722:	2200      	movs	r2, #0
 8002724:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002726:	4b11      	ldr	r3, [pc, #68]	; (800276c <MX_SPI1_Init+0x64>)
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800272c:	4b0f      	ldr	r3, [pc, #60]	; (800276c <MX_SPI1_Init+0x64>)
 800272e:	2200      	movs	r2, #0
 8002730:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002732:	4b0e      	ldr	r3, [pc, #56]	; (800276c <MX_SPI1_Init+0x64>)
 8002734:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002738:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <MX_SPI1_Init+0x64>)
 800273c:	2210      	movs	r2, #16
 800273e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002740:	4b0a      	ldr	r3, [pc, #40]	; (800276c <MX_SPI1_Init+0x64>)
 8002742:	2200      	movs	r2, #0
 8002744:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002746:	4b09      	ldr	r3, [pc, #36]	; (800276c <MX_SPI1_Init+0x64>)
 8002748:	2200      	movs	r2, #0
 800274a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800274c:	4b07      	ldr	r3, [pc, #28]	; (800276c <MX_SPI1_Init+0x64>)
 800274e:	2200      	movs	r2, #0
 8002750:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002752:	4b06      	ldr	r3, [pc, #24]	; (800276c <MX_SPI1_Init+0x64>)
 8002754:	220a      	movs	r2, #10
 8002756:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002758:	4804      	ldr	r0, [pc, #16]	; (800276c <MX_SPI1_Init+0x64>)
 800275a:	f009 f86c 	bl	800b836 <HAL_SPI_Init>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002764:	f001 fd76 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000a50 	.word	0x20000a50
 8002770:	40013000 	.word	0x40013000

08002774 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002778:	4b17      	ldr	r3, [pc, #92]	; (80027d8 <MX_SPI2_Init+0x64>)
 800277a:	4a18      	ldr	r2, [pc, #96]	; (80027dc <MX_SPI2_Init+0x68>)
 800277c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800277e:	4b16      	ldr	r3, [pc, #88]	; (80027d8 <MX_SPI2_Init+0x64>)
 8002780:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002784:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002786:	4b14      	ldr	r3, [pc, #80]	; (80027d8 <MX_SPI2_Init+0x64>)
 8002788:	2200      	movs	r2, #0
 800278a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800278c:	4b12      	ldr	r3, [pc, #72]	; (80027d8 <MX_SPI2_Init+0x64>)
 800278e:	2200      	movs	r2, #0
 8002790:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002792:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <MX_SPI2_Init+0x64>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002798:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <MX_SPI2_Init+0x64>)
 800279a:	2200      	movs	r2, #0
 800279c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800279e:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <MX_SPI2_Init+0x64>)
 80027a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027a4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80027a6:	4b0c      	ldr	r3, [pc, #48]	; (80027d8 <MX_SPI2_Init+0x64>)
 80027a8:	2210      	movs	r2, #16
 80027aa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027ac:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <MX_SPI2_Init+0x64>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027b2:	4b09      	ldr	r3, [pc, #36]	; (80027d8 <MX_SPI2_Init+0x64>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027b8:	4b07      	ldr	r3, [pc, #28]	; (80027d8 <MX_SPI2_Init+0x64>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80027be:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <MX_SPI2_Init+0x64>)
 80027c0:	220a      	movs	r2, #10
 80027c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027c4:	4804      	ldr	r0, [pc, #16]	; (80027d8 <MX_SPI2_Init+0x64>)
 80027c6:	f009 f836 	bl	800b836 <HAL_SPI_Init>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80027d0:	f001 fd40 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80027d4:	bf00      	nop
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	20000718 	.word	0x20000718
 80027dc:	40003800 	.word	0x40003800

080027e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b096      	sub	sp, #88	; 0x58
 80027e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	605a      	str	r2, [r3, #4]
 80027f0:	609a      	str	r2, [r3, #8]
 80027f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]
 800280c:	611a      	str	r2, [r3, #16]
 800280e:	615a      	str	r2, [r3, #20]
 8002810:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002812:	1d3b      	adds	r3, r7, #4
 8002814:	2220      	movs	r2, #32
 8002816:	2100      	movs	r1, #0
 8002818:	4618      	mov	r0, r3
 800281a:	f00f fc98 	bl	801214e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800281e:	4b3e      	ldr	r3, [pc, #248]	; (8002918 <MX_TIM1_Init+0x138>)
 8002820:	4a3e      	ldr	r2, [pc, #248]	; (800291c <MX_TIM1_Init+0x13c>)
 8002822:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8002824:	4b3c      	ldr	r3, [pc, #240]	; (8002918 <MX_TIM1_Init+0x138>)
 8002826:	f244 129f 	movw	r2, #16799	; 0x419f
 800282a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800282c:	4b3a      	ldr	r3, [pc, #232]	; (8002918 <MX_TIM1_Init+0x138>)
 800282e:	2200      	movs	r2, #0
 8002830:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002832:	4b39      	ldr	r3, [pc, #228]	; (8002918 <MX_TIM1_Init+0x138>)
 8002834:	2263      	movs	r2, #99	; 0x63
 8002836:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002838:	4b37      	ldr	r3, [pc, #220]	; (8002918 <MX_TIM1_Init+0x138>)
 800283a:	2200      	movs	r2, #0
 800283c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800283e:	4b36      	ldr	r3, [pc, #216]	; (8002918 <MX_TIM1_Init+0x138>)
 8002840:	2200      	movs	r2, #0
 8002842:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002844:	4b34      	ldr	r3, [pc, #208]	; (8002918 <MX_TIM1_Init+0x138>)
 8002846:	2280      	movs	r2, #128	; 0x80
 8002848:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800284a:	4833      	ldr	r0, [pc, #204]	; (8002918 <MX_TIM1_Init+0x138>)
 800284c:	f00a fa94 	bl	800cd78 <HAL_TIM_Base_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002856:	f001 fcfd 	bl	8004254 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800285a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800285e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002860:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002864:	4619      	mov	r1, r3
 8002866:	482c      	ldr	r0, [pc, #176]	; (8002918 <MX_TIM1_Init+0x138>)
 8002868:	f00a fe8e 	bl	800d588 <HAL_TIM_ConfigClockSource>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002872:	f001 fcef 	bl	8004254 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002876:	4828      	ldr	r0, [pc, #160]	; (8002918 <MX_TIM1_Init+0x138>)
 8002878:	f00a fbe4 	bl	800d044 <HAL_TIM_PWM_Init>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002882:	f001 fce7 	bl	8004254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002886:	2300      	movs	r3, #0
 8002888:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800288a:	2300      	movs	r3, #0
 800288c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800288e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002892:	4619      	mov	r1, r3
 8002894:	4820      	ldr	r0, [pc, #128]	; (8002918 <MX_TIM1_Init+0x138>)
 8002896:	f00b fa67 	bl	800dd68 <HAL_TIMEx_MasterConfigSynchronization>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80028a0:	f001 fcd8 	bl	8004254 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028a4:	2360      	movs	r3, #96	; 0x60
 80028a6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028ac:	2300      	movs	r3, #0
 80028ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028b0:	2300      	movs	r3, #0
 80028b2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028b4:	2300      	movs	r3, #0
 80028b6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028b8:	2300      	movs	r3, #0
 80028ba:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028bc:	2300      	movs	r3, #0
 80028be:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c4:	2200      	movs	r2, #0
 80028c6:	4619      	mov	r1, r3
 80028c8:	4813      	ldr	r0, [pc, #76]	; (8002918 <MX_TIM1_Init+0x138>)
 80028ca:	f00a fd97 	bl	800d3fc <HAL_TIM_PWM_ConfigChannel>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80028d4:	f001 fcbe 	bl	8004254 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028d8:	2300      	movs	r3, #0
 80028da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028dc:	2300      	movs	r3, #0
 80028de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028e0:	2300      	movs	r3, #0
 80028e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028f2:	2300      	movs	r3, #0
 80028f4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	4619      	mov	r1, r3
 80028fa:	4807      	ldr	r0, [pc, #28]	; (8002918 <MX_TIM1_Init+0x138>)
 80028fc:	f00b fab0 	bl	800de60 <HAL_TIMEx_ConfigBreakDeadTime>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002906:	f001 fca5 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800290a:	4803      	ldr	r0, [pc, #12]	; (8002918 <MX_TIM1_Init+0x138>)
 800290c:	f002 f9dc 	bl	8004cc8 <HAL_TIM_MspPostInit>

}
 8002910:	bf00      	nop
 8002912:	3758      	adds	r7, #88	; 0x58
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000994 	.word	0x20000994
 800291c:	40010000 	.word	0x40010000

08002920 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002926:	f107 0308 	add.w	r3, r7, #8
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	605a      	str	r2, [r3, #4]
 8002930:	609a      	str	r2, [r3, #8]
 8002932:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002934:	463b      	mov	r3, r7
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800293c:	4b1d      	ldr	r3, [pc, #116]	; (80029b4 <MX_TIM2_Init+0x94>)
 800293e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002942:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002944:	4b1b      	ldr	r3, [pc, #108]	; (80029b4 <MX_TIM2_Init+0x94>)
 8002946:	2200      	movs	r2, #0
 8002948:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294a:	4b1a      	ldr	r3, [pc, #104]	; (80029b4 <MX_TIM2_Init+0x94>)
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 8002950:	4b18      	ldr	r3, [pc, #96]	; (80029b4 <MX_TIM2_Init+0x94>)
 8002952:	f642 1203 	movw	r2, #10499	; 0x2903
 8002956:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002958:	4b16      	ldr	r3, [pc, #88]	; (80029b4 <MX_TIM2_Init+0x94>)
 800295a:	2200      	movs	r2, #0
 800295c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800295e:	4b15      	ldr	r3, [pc, #84]	; (80029b4 <MX_TIM2_Init+0x94>)
 8002960:	2200      	movs	r2, #0
 8002962:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002964:	4813      	ldr	r0, [pc, #76]	; (80029b4 <MX_TIM2_Init+0x94>)
 8002966:	f00a fa07 	bl	800cd78 <HAL_TIM_Base_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002970:	f001 fc70 	bl	8004254 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002978:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800297a:	f107 0308 	add.w	r3, r7, #8
 800297e:	4619      	mov	r1, r3
 8002980:	480c      	ldr	r0, [pc, #48]	; (80029b4 <MX_TIM2_Init+0x94>)
 8002982:	f00a fe01 	bl	800d588 <HAL_TIM_ConfigClockSource>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800298c:	f001 fc62 	bl	8004254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002990:	2320      	movs	r3, #32
 8002992:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002994:	2300      	movs	r3, #0
 8002996:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002998:	463b      	mov	r3, r7
 800299a:	4619      	mov	r1, r3
 800299c:	4805      	ldr	r0, [pc, #20]	; (80029b4 <MX_TIM2_Init+0x94>)
 800299e:	f00b f9e3 	bl	800dd68 <HAL_TIMEx_MasterConfigSynchronization>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80029a8:	f001 fc54 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80029ac:	bf00      	nop
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000aa8 	.word	0x20000aa8

080029b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08e      	sub	sp, #56	; 0x38
 80029bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	605a      	str	r2, [r3, #4]
 80029c8:	609a      	str	r2, [r3, #8]
 80029ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029cc:	f107 0320 	add.w	r3, r7, #32
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029d6:	1d3b      	adds	r3, r7, #4
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]
 80029e4:	615a      	str	r2, [r3, #20]
 80029e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029e8:	4b32      	ldr	r3, [pc, #200]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 80029ea:	4a33      	ldr	r2, [pc, #204]	; (8002ab8 <MX_TIM3_Init+0x100>)
 80029ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80029ee:	4b31      	ldr	r3, [pc, #196]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 80029f0:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80029f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f6:	4b2f      	ldr	r3, [pc, #188]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80029fc:	4b2d      	ldr	r3, [pc, #180]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 80029fe:	2263      	movs	r2, #99	; 0x63
 8002a00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a02:	4b2c      	ldr	r3, [pc, #176]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a08:	4b2a      	ldr	r3, [pc, #168]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a0e:	4829      	ldr	r0, [pc, #164]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a10:	f00a f9b2 	bl	800cd78 <HAL_TIM_Base_Init>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002a1a:	f001 fc1b 	bl	8004254 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a22:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4822      	ldr	r0, [pc, #136]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a2c:	f00a fdac 	bl	800d588 <HAL_TIM_ConfigClockSource>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002a36:	f001 fc0d 	bl	8004254 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002a3a:	481e      	ldr	r0, [pc, #120]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a3c:	f00a fb02 	bl	800d044 <HAL_TIM_PWM_Init>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002a46:	f001 fc05 	bl	8004254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a52:	f107 0320 	add.w	r3, r7, #32
 8002a56:	4619      	mov	r1, r3
 8002a58:	4816      	ldr	r0, [pc, #88]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a5a:	f00b f985 	bl	800dd68 <HAL_TIMEx_MasterConfigSynchronization>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002a64:	f001 fbf6 	bl	8004254 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a68:	2360      	movs	r3, #96	; 0x60
 8002a6a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	2208      	movs	r2, #8
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	480d      	ldr	r0, [pc, #52]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a80:	f00a fcbc 	bl	800d3fc <HAL_TIM_PWM_ConfigChannel>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002a8a:	f001 fbe3 	bl	8004254 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a8e:	1d3b      	adds	r3, r7, #4
 8002a90:	220c      	movs	r2, #12
 8002a92:	4619      	mov	r1, r3
 8002a94:	4807      	ldr	r0, [pc, #28]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002a96:	f00a fcb1 	bl	800d3fc <HAL_TIM_PWM_ConfigChannel>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002aa0:	f001 fbd8 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002aa4:	4803      	ldr	r0, [pc, #12]	; (8002ab4 <MX_TIM3_Init+0xfc>)
 8002aa6:	f002 f90f 	bl	8004cc8 <HAL_TIM_MspPostInit>

}
 8002aaa:	bf00      	nop
 8002aac:	3738      	adds	r7, #56	; 0x38
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	2000081c 	.word	0x2000081c
 8002ab8:	40000400 	.word	0x40000400

08002abc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08e      	sub	sp, #56	; 0x38
 8002ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ac2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	605a      	str	r2, [r3, #4]
 8002acc:	609a      	str	r2, [r3, #8]
 8002ace:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ad0:	f107 0320 	add.w	r3, r7, #32
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ada:	1d3b      	adds	r3, r7, #4
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	609a      	str	r2, [r3, #8]
 8002ae4:	60da      	str	r2, [r3, #12]
 8002ae6:	611a      	str	r2, [r3, #16]
 8002ae8:	615a      	str	r2, [r3, #20]
 8002aea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002aec:	4b2b      	ldr	r3, [pc, #172]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002aee:	4a2c      	ldr	r2, [pc, #176]	; (8002ba0 <MX_TIM5_Init+0xe4>)
 8002af0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002af2:	4b2a      	ldr	r3, [pc, #168]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002af8:	4b28      	ldr	r3, [pc, #160]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 8002afe:	4b27      	ldr	r3, [pc, #156]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b00:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 8002b04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b06:	4b25      	ldr	r3, [pc, #148]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b0c:	4b23      	ldr	r3, [pc, #140]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002b12:	4822      	ldr	r0, [pc, #136]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b14:	f00a f930 	bl	800cd78 <HAL_TIM_Base_Init>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002b1e:	f001 fb99 	bl	8004254 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b26:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002b28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	481b      	ldr	r0, [pc, #108]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b30:	f00a fd2a 	bl	800d588 <HAL_TIM_ConfigClockSource>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002b3a:	f001 fb8b 	bl	8004254 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002b3e:	4817      	ldr	r0, [pc, #92]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b40:	f00a f9b8 	bl	800ceb4 <HAL_TIM_OC_Init>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002b4a:	f001 fb83 	bl	8004254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002b4e:	2340      	movs	r3, #64	; 0x40
 8002b50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002b56:	f107 0320 	add.w	r3, r7, #32
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	480f      	ldr	r0, [pc, #60]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b5e:	f00b f903 	bl	800dd68 <HAL_TIMEx_MasterConfigSynchronization>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002b68:	f001 fb74 	bl	8004254 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002b6c:	2330      	movs	r3, #48	; 0x30
 8002b6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8002b70:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8002b74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b7e:	1d3b      	adds	r3, r7, #4
 8002b80:	2200      	movs	r2, #0
 8002b82:	4619      	mov	r1, r3
 8002b84:	4805      	ldr	r0, [pc, #20]	; (8002b9c <MX_TIM5_Init+0xe0>)
 8002b86:	f00a fbd9 	bl	800d33c <HAL_TIM_OC_ConfigChannel>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002b90:	f001 fb60 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002b94:	bf00      	nop
 8002b96:	3738      	adds	r7, #56	; 0x38
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	200007dc 	.word	0x200007dc
 8002ba0:	40000c00 	.word	0x40000c00

08002ba4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002baa:	463b      	mov	r3, r7
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002bb2:	4b15      	ldr	r3, [pc, #84]	; (8002c08 <MX_TIM7_Init+0x64>)
 8002bb4:	4a15      	ldr	r2, [pc, #84]	; (8002c0c <MX_TIM7_Init+0x68>)
 8002bb6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002bb8:	4b13      	ldr	r3, [pc, #76]	; (8002c08 <MX_TIM7_Init+0x64>)
 8002bba:	2253      	movs	r2, #83	; 0x53
 8002bbc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bbe:	4b12      	ldr	r3, [pc, #72]	; (8002c08 <MX_TIM7_Init+0x64>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002bc4:	4b10      	ldr	r3, [pc, #64]	; (8002c08 <MX_TIM7_Init+0x64>)
 8002bc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bca:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bcc:	4b0e      	ldr	r3, [pc, #56]	; (8002c08 <MX_TIM7_Init+0x64>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002bd2:	480d      	ldr	r0, [pc, #52]	; (8002c08 <MX_TIM7_Init+0x64>)
 8002bd4:	f00a f8d0 	bl	800cd78 <HAL_TIM_Base_Init>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002bde:	f001 fb39 	bl	8004254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002be2:	2300      	movs	r3, #0
 8002be4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002be6:	2300      	movs	r3, #0
 8002be8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002bea:	463b      	mov	r3, r7
 8002bec:	4619      	mov	r1, r3
 8002bee:	4806      	ldr	r0, [pc, #24]	; (8002c08 <MX_TIM7_Init+0x64>)
 8002bf0:	f00b f8ba 	bl	800dd68 <HAL_TIMEx_MasterConfigSynchronization>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002bfa:	f001 fb2b 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002bfe:	bf00      	nop
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	20000af0 	.word	0x20000af0
 8002c0c:	40001400 	.word	0x40001400

08002c10 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c16:	463b      	mov	r3, r7
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	605a      	str	r2, [r3, #4]
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002c22:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c24:	4a16      	ldr	r2, [pc, #88]	; (8002c80 <MX_TIM9_Init+0x70>)
 8002c26:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8002c28:	4b14      	ldr	r3, [pc, #80]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c2a:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002c2e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c30:	4b12      	ldr	r3, [pc, #72]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 8002c36:	4b11      	ldr	r3, [pc, #68]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c38:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002c3c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c3e:	4b0f      	ldr	r3, [pc, #60]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c44:	4b0d      	ldr	r3, [pc, #52]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002c4a:	480c      	ldr	r0, [pc, #48]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c4c:	f00a f894 	bl	800cd78 <HAL_TIM_Base_Init>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8002c56:	f001 fafd 	bl	8004254 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c5e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002c60:	463b      	mov	r3, r7
 8002c62:	4619      	mov	r1, r3
 8002c64:	4805      	ldr	r0, [pc, #20]	; (8002c7c <MX_TIM9_Init+0x6c>)
 8002c66:	f00a fc8f 	bl	800d588 <HAL_TIM_ConfigClockSource>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8002c70:	f001 faf0 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	200009d4 	.word	0x200009d4
 8002c80:	40014000 	.word	0x40014000

08002c84 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002c88:	4b0e      	ldr	r3, [pc, #56]	; (8002cc4 <MX_TIM11_Init+0x40>)
 8002c8a:	4a0f      	ldr	r2, [pc, #60]	; (8002cc8 <MX_TIM11_Init+0x44>)
 8002c8c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	; (8002cc4 <MX_TIM11_Init+0x40>)
 8002c90:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002c94:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c96:	4b0b      	ldr	r3, [pc, #44]	; (8002cc4 <MX_TIM11_Init+0x40>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8002c9c:	4b09      	ldr	r3, [pc, #36]	; (8002cc4 <MX_TIM11_Init+0x40>)
 8002c9e:	22ae      	movs	r2, #174	; 0xae
 8002ca0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca2:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <MX_TIM11_Init+0x40>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ca8:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <MX_TIM11_Init+0x40>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002cae:	4805      	ldr	r0, [pc, #20]	; (8002cc4 <MX_TIM11_Init+0x40>)
 8002cb0:	f00a f862 	bl	800cd78 <HAL_TIM_Base_Init>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002cba:	f001 facb 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200008e8 	.word	0x200008e8
 8002cc8:	40014800 	.word	0x40014800

08002ccc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002cd0:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002cd2:	4a12      	ldr	r2, [pc, #72]	; (8002d1c <MX_UART5_Init+0x50>)
 8002cd4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002cd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cdc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002cea:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002cf0:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cfc:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002d02:	4805      	ldr	r0, [pc, #20]	; (8002d18 <MX_UART5_Init+0x4c>)
 8002d04:	f00b f912 	bl	800df2c <HAL_UART_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002d0e:	f001 faa1 	bl	8004254 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	2000085c 	.word	0x2000085c
 8002d1c:	40005000 	.word	0x40005000

08002d20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08a      	sub	sp, #40	; 0x28
 8002d24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d26:	f107 0314 	add.w	r3, r7, #20
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	605a      	str	r2, [r3, #4]
 8002d30:	609a      	str	r2, [r3, #8]
 8002d32:	60da      	str	r2, [r3, #12]
 8002d34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d36:	2300      	movs	r3, #0
 8002d38:	613b      	str	r3, [r7, #16]
 8002d3a:	4b6c      	ldr	r3, [pc, #432]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	4a6b      	ldr	r2, [pc, #428]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d40:	f043 0304 	orr.w	r3, r3, #4
 8002d44:	6313      	str	r3, [r2, #48]	; 0x30
 8002d46:	4b69      	ldr	r3, [pc, #420]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	4b65      	ldr	r3, [pc, #404]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	4a64      	ldr	r2, [pc, #400]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d60:	6313      	str	r3, [r2, #48]	; 0x30
 8002d62:	4b62      	ldr	r3, [pc, #392]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60bb      	str	r3, [r7, #8]
 8002d72:	4b5e      	ldr	r3, [pc, #376]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	4a5d      	ldr	r2, [pc, #372]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d7e:	4b5b      	ldr	r3, [pc, #364]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	60bb      	str	r3, [r7, #8]
 8002d88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	607b      	str	r3, [r7, #4]
 8002d8e:	4b57      	ldr	r3, [pc, #348]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d92:	4a56      	ldr	r2, [pc, #344]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d94:	f043 0302 	orr.w	r3, r3, #2
 8002d98:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9a:	4b54      	ldr	r3, [pc, #336]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	607b      	str	r3, [r7, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	603b      	str	r3, [r7, #0]
 8002daa:	4b50      	ldr	r3, [pc, #320]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	4a4f      	ldr	r2, [pc, #316]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002db0:	f043 0308 	orr.w	r3, r3, #8
 8002db4:	6313      	str	r3, [r2, #48]	; 0x30
 8002db6:	4b4d      	ldr	r3, [pc, #308]	; (8002eec <MX_GPIO_Init+0x1cc>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	603b      	str	r3, [r7, #0]
 8002dc0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2127      	movs	r1, #39	; 0x27
 8002dc6:	484a      	ldr	r0, [pc, #296]	; (8002ef0 <MX_GPIO_Init+0x1d0>)
 8002dc8:	f004 fa90 	bl	80072ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2106      	movs	r1, #6
 8002dd0:	4848      	ldr	r0, [pc, #288]	; (8002ef4 <MX_GPIO_Init+0x1d4>)
 8002dd2:	f004 fa8b 	bl	80072ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f640 0101 	movw	r1, #2049	; 0x801
 8002ddc:	4846      	ldr	r0, [pc, #280]	; (8002ef8 <MX_GPIO_Init+0x1d8>)
 8002dde:	f004 fa85 	bl	80072ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 8002de2:	2327      	movs	r3, #39	; 0x27
 8002de4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de6:	2301      	movs	r3, #1
 8002de8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dea:	2300      	movs	r3, #0
 8002dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dee:	2300      	movs	r3, #0
 8002df0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002df2:	f107 0314 	add.w	r3, r7, #20
 8002df6:	4619      	mov	r1, r3
 8002df8:	483d      	ldr	r0, [pc, #244]	; (8002ef0 <MX_GPIO_Init+0x1d0>)
 8002dfa:	f004 f8c5 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 8002dfe:	2306      	movs	r3, #6
 8002e00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e02:	2301      	movs	r3, #1
 8002e04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e06:	2300      	movs	r3, #0
 8002e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e0e:	f107 0314 	add.w	r3, r7, #20
 8002e12:	4619      	mov	r1, r3
 8002e14:	4837      	ldr	r0, [pc, #220]	; (8002ef4 <MX_GPIO_Init+0x1d4>)
 8002e16:	f004 f8b7 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 8002e1a:	23d0      	movs	r3, #208	; 0xd0
 8002e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e1e:	4b37      	ldr	r3, [pc, #220]	; (8002efc <MX_GPIO_Init+0x1dc>)
 8002e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e22:	2300      	movs	r3, #0
 8002e24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e26:	f107 0314 	add.w	r3, r7, #20
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4830      	ldr	r0, [pc, #192]	; (8002ef0 <MX_GPIO_Init+0x1d0>)
 8002e2e:	f004 f8ab 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 8002e32:	f640 0301 	movw	r3, #2049	; 0x801
 8002e36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e40:	2300      	movs	r3, #0
 8002e42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e44:	f107 0314 	add.w	r3, r7, #20
 8002e48:	4619      	mov	r1, r3
 8002e4a:	482b      	ldr	r0, [pc, #172]	; (8002ef8 <MX_GPIO_Init+0x1d8>)
 8002e4c:	f004 f89c 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8002e50:	f24f 0302 	movw	r3, #61442	; 0xf002
 8002e54:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e56:	4b29      	ldr	r3, [pc, #164]	; (8002efc <MX_GPIO_Init+0x1dc>)
 8002e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e5e:	f107 0314 	add.w	r3, r7, #20
 8002e62:	4619      	mov	r1, r3
 8002e64:	4824      	ldr	r0, [pc, #144]	; (8002ef8 <MX_GPIO_Init+0x1d8>)
 8002e66:	f004 f88f 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002e6a:	2304      	movs	r3, #4
 8002e6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e76:	2300      	movs	r3, #0
 8002e78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8002e7a:	230f      	movs	r3, #15
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002e7e:	f107 0314 	add.w	r3, r7, #20
 8002e82:	4619      	mov	r1, r3
 8002e84:	481c      	ldr	r0, [pc, #112]	; (8002ef8 <MX_GPIO_Init+0x1d8>)
 8002e86:	f004 f87f 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 8002e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002e90:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <MX_GPIO_Init+0x1e0>)
 8002e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e94:	2301      	movs	r3, #1
 8002e96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002e98:	f107 0314 	add.w	r3, r7, #20
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4815      	ldr	r0, [pc, #84]	; (8002ef4 <MX_GPIO_Init+0x1d4>)
 8002ea0:	f004 f872 	bl	8006f88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	210f      	movs	r1, #15
 8002ea8:	2007      	movs	r0, #7
 8002eaa:	f002 fffc 	bl	8005ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002eae:	2007      	movs	r0, #7
 8002eb0:	f003 f815 	bl	8005ede <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	210f      	movs	r1, #15
 8002eb8:	200a      	movs	r0, #10
 8002eba:	f002 fff4 	bl	8005ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002ebe:	200a      	movs	r0, #10
 8002ec0:	f003 f80d 	bl	8005ede <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	2101      	movs	r1, #1
 8002ec8:	2017      	movs	r0, #23
 8002eca:	f002 ffec 	bl	8005ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002ece:	2017      	movs	r0, #23
 8002ed0:	f003 f805 	bl	8005ede <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	2028      	movs	r0, #40	; 0x28
 8002eda:	f002 ffe4 	bl	8005ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ede:	2028      	movs	r0, #40	; 0x28
 8002ee0:	f002 fffd 	bl	8005ede <HAL_NVIC_EnableIRQ>

}
 8002ee4:	bf00      	nop
 8002ee6:	3728      	adds	r7, #40	; 0x28
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40023800 	.word	0x40023800
 8002ef0:	40020800 	.word	0x40020800
 8002ef4:	40020000 	.word	0x40020000
 8002ef8:	40020400 	.word	0x40020400
 8002efc:	10110000 	.word	0x10110000
 8002f00:	10310000 	.word	0x10310000

08002f04 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8002f0e:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <delay_us+0x2c>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2200      	movs	r2, #0
 8002f14:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002f16:	bf00      	nop
 8002f18:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <delay_us+0x2c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d3f9      	bcc.n	8002f18 <delay_us+0x14>
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	20000af0 	.word	0x20000af0

08002f34 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f44:	d07c      	beq.n	8003040 <HAL_GPIO_EXTI_Callback+0x10c>
 8002f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f4a:	dc0b      	bgt.n	8002f64 <HAL_GPIO_EXTI_Callback+0x30>
 8002f4c:	2b10      	cmp	r3, #16
 8002f4e:	d01a      	beq.n	8002f86 <HAL_GPIO_EXTI_Callback+0x52>
 8002f50:	2b10      	cmp	r3, #16
 8002f52:	dc02      	bgt.n	8002f5a <HAL_GPIO_EXTI_Callback+0x26>
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d022      	beq.n	8002f9e <HAL_GPIO_EXTI_Callback+0x6a>
			}*/
			update_oled = 1;
			break;

	}
}
 8002f58:	e081      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
	switch(GPIO_Pin){
 8002f5a:	2b40      	cmp	r3, #64	; 0x40
 8002f5c:	d02e      	beq.n	8002fbc <HAL_GPIO_EXTI_Callback+0x88>
 8002f5e:	2b80      	cmp	r3, #128	; 0x80
 8002f60:	d063      	beq.n	800302a <HAL_GPIO_EXTI_Callback+0xf6>
}
 8002f62:	e07c      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
	switch(GPIO_Pin){
 8002f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f68:	d049      	beq.n	8002ffe <HAL_GPIO_EXTI_Callback+0xca>
 8002f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f6e:	dc03      	bgt.n	8002f78 <HAL_GPIO_EXTI_Callback+0x44>
 8002f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f74:	d02d      	beq.n	8002fd2 <HAL_GPIO_EXTI_Callback+0x9e>
}
 8002f76:	e072      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
	switch(GPIO_Pin){
 8002f78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f7c:	d034      	beq.n	8002fe8 <HAL_GPIO_EXTI_Callback+0xb4>
 8002f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f82:	d047      	beq.n	8003014 <HAL_GPIO_EXTI_Callback+0xe0>
}
 8002f84:	e06b      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			INT_PACKET_SENT = 1;
 8002f86:	4b38      	ldr	r3, [pc, #224]	; (8003068 <HAL_GPIO_EXTI_Callback+0x134>)
 8002f88:	2201      	movs	r2, #1
 8002f8a:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 8002f8c:	4b37      	ldr	r3, [pc, #220]	; (800306c <HAL_GPIO_EXTI_Callback+0x138>)
 8002f8e:	881b      	ldrh	r3, [r3, #0]
 8002f90:	3301      	adds	r3, #1
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	4b35      	ldr	r3, [pc, #212]	; (800306c <HAL_GPIO_EXTI_Callback+0x138>)
 8002f96:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8002f98:	f7fe f91d 	bl	80011d6 <ADF_clear_Tx_flag>
			break;
 8002f9c:	e05f      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			INT_PACKET_RECEIVED = 1;
 8002f9e:	4b34      	ldr	r3, [pc, #208]	; (8003070 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002fa4:	4b33      	ldr	r3, [pc, #204]	; (8003074 <HAL_GPIO_EXTI_Callback+0x140>)
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	4b31      	ldr	r3, [pc, #196]	; (8003074 <HAL_GPIO_EXTI_Callback+0x140>)
 8002fae:	801a      	strh	r2, [r3, #0]
			delay_us(10);//6
 8002fb0:	200a      	movs	r0, #10
 8002fb2:	f7ff ffa7 	bl	8002f04 <delay_us>
			ADF_clear_Rx_flag();
 8002fb6:	f7fe f905 	bl	80011c4 <ADF_clear_Rx_flag>
			break;
 8002fba:	e050      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			if(TALK_state){
 8002fbc:	4b2e      	ldr	r3, [pc, #184]	; (8003078 <HAL_GPIO_EXTI_Callback+0x144>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d041      	beq.n	8003048 <HAL_GPIO_EXTI_Callback+0x114>
				TALK_state = 0;
 8002fc4:	4b2c      	ldr	r3, [pc, #176]	; (8003078 <HAL_GPIO_EXTI_Callback+0x144>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002fca:	482c      	ldr	r0, [pc, #176]	; (800307c <HAL_GPIO_EXTI_Callback+0x148>)
 8002fcc:	f009 ff23 	bl	800ce16 <HAL_TIM_Base_Start_IT>
			break;
 8002fd0:	e03a      	b.n	8003048 <HAL_GPIO_EXTI_Callback+0x114>
			if(UP_state){
 8002fd2:	4b2b      	ldr	r3, [pc, #172]	; (8003080 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d038      	beq.n	800304c <HAL_GPIO_EXTI_Callback+0x118>
				UP_state = 0;
 8002fda:	4b29      	ldr	r3, [pc, #164]	; (8003080 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002fe0:	4826      	ldr	r0, [pc, #152]	; (800307c <HAL_GPIO_EXTI_Callback+0x148>)
 8002fe2:	f009 ff18 	bl	800ce16 <HAL_TIM_Base_Start_IT>
			break;
 8002fe6:	e031      	b.n	800304c <HAL_GPIO_EXTI_Callback+0x118>
			if(LEFT_state){
 8002fe8:	4b26      	ldr	r3, [pc, #152]	; (8003084 <HAL_GPIO_EXTI_Callback+0x150>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d02f      	beq.n	8003050 <HAL_GPIO_EXTI_Callback+0x11c>
				LEFT_state = 0;
 8002ff0:	4b24      	ldr	r3, [pc, #144]	; (8003084 <HAL_GPIO_EXTI_Callback+0x150>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002ff6:	4821      	ldr	r0, [pc, #132]	; (800307c <HAL_GPIO_EXTI_Callback+0x148>)
 8002ff8:	f009 ff0d 	bl	800ce16 <HAL_TIM_Base_Start_IT>
			break;
 8002ffc:	e028      	b.n	8003050 <HAL_GPIO_EXTI_Callback+0x11c>
			if(RIGHT_state){
 8002ffe:	4b22      	ldr	r3, [pc, #136]	; (8003088 <HAL_GPIO_EXTI_Callback+0x154>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d026      	beq.n	8003054 <HAL_GPIO_EXTI_Callback+0x120>
				RIGHT_state = 0;
 8003006:	4b20      	ldr	r3, [pc, #128]	; (8003088 <HAL_GPIO_EXTI_Callback+0x154>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800300c:	481b      	ldr	r0, [pc, #108]	; (800307c <HAL_GPIO_EXTI_Callback+0x148>)
 800300e:	f009 ff02 	bl	800ce16 <HAL_TIM_Base_Start_IT>
			break;
 8003012:	e01f      	b.n	8003054 <HAL_GPIO_EXTI_Callback+0x120>
			if(DOWN_state){
 8003014:	4b1d      	ldr	r3, [pc, #116]	; (800308c <HAL_GPIO_EXTI_Callback+0x158>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d01d      	beq.n	8003058 <HAL_GPIO_EXTI_Callback+0x124>
				DOWN_state = 0;
 800301c:	4b1b      	ldr	r3, [pc, #108]	; (800308c <HAL_GPIO_EXTI_Callback+0x158>)
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8003022:	4816      	ldr	r0, [pc, #88]	; (800307c <HAL_GPIO_EXTI_Callback+0x148>)
 8003024:	f009 fef7 	bl	800ce16 <HAL_TIM_Base_Start_IT>
			break;
 8003028:	e016      	b.n	8003058 <HAL_GPIO_EXTI_Callback+0x124>
			if(POWER_state){
 800302a:	4b19      	ldr	r3, [pc, #100]	; (8003090 <HAL_GPIO_EXTI_Callback+0x15c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d014      	beq.n	800305c <HAL_GPIO_EXTI_Callback+0x128>
				POWER_state = 0;
 8003032:	4b17      	ldr	r3, [pc, #92]	; (8003090 <HAL_GPIO_EXTI_Callback+0x15c>)
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8003038:	4810      	ldr	r0, [pc, #64]	; (800307c <HAL_GPIO_EXTI_Callback+0x148>)
 800303a:	f009 feec 	bl	800ce16 <HAL_TIM_Base_Start_IT>
			break;
 800303e:	e00d      	b.n	800305c <HAL_GPIO_EXTI_Callback+0x128>
			update_oled = 1;
 8003040:	4b14      	ldr	r3, [pc, #80]	; (8003094 <HAL_GPIO_EXTI_Callback+0x160>)
 8003042:	2201      	movs	r2, #1
 8003044:	701a      	strb	r2, [r3, #0]
			break;
 8003046:	e00a      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003048:	bf00      	nop
 800304a:	e008      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 800304c:	bf00      	nop
 800304e:	e006      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003050:	bf00      	nop
 8003052:	e004      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003054:	bf00      	nop
 8003056:	e002      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003058:	bf00      	nop
 800305a:	e000      	b.n	800305e <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 800305c:	bf00      	nop
}
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200002dd 	.word	0x200002dd
 800306c:	200002e0 	.word	0x200002e0
 8003070:	200002dc 	.word	0x200002dc
 8003074:	200002de 	.word	0x200002de
 8003078:	200000bc 	.word	0x200000bc
 800307c:	200008e8 	.word	0x200008e8
 8003080:	200000c0 	.word	0x200000c0
 8003084:	200000c8 	.word	0x200000c8
 8003088:	200000cc 	.word	0x200000cc
 800308c:	200000c4 	.word	0x200000c4
 8003090:	200000b8 	.word	0x200000b8
 8003094:	200002db 	.word	0x200002db

08003098 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]

	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030a8:	d101      	bne.n	80030ae <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 80030aa:	f000 fed7 	bl	8003e5c <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a8f      	ldr	r2, [pc, #572]	; (80032f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	f040 81a9 	bne.w	800340c <HAL_TIM_PeriodElapsedCallback+0x374>

		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 80030ba:	2180      	movs	r1, #128	; 0x80
 80030bc:	488d      	ldr	r0, [pc, #564]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80030be:	f004 f8fd 	bl	80072bc <HAL_GPIO_ReadPin>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d02d      	beq.n	8003124 <HAL_TIM_PeriodElapsedCallback+0x8c>
			// POWER_state = 1;

			ADF_sleep();
 80030c8:	f7fd fedc 	bl	8000e84 <ADF_sleep>
			OLED_shutdown();
 80030cc:	f7fe fb4d 	bl	800176a <OLED_shutdown>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET);
 80030d0:	2200      	movs	r2, #0
 80030d2:	2101      	movs	r1, #1
 80030d4:	4887      	ldr	r0, [pc, #540]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80030d6:	f004 f909 	bl	80072ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 80030da:	2200      	movs	r2, #0
 80030dc:	2102      	movs	r1, #2
 80030de:	4885      	ldr	r0, [pc, #532]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80030e0:	f004 f904 	bl	80072ec <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 80030e4:	4884      	ldr	r0, [pc, #528]	; (80032f8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80030e6:	f009 feba 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 80030ea:	2100      	movs	r1, #0
 80030ec:	4883      	ldr	r0, [pc, #524]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x264>)
 80030ee:	f003 fe2f 	bl	8006d50 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 80030f2:	4883      	ldr	r0, [pc, #524]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80030f4:	f009 feb3 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim3);
 80030f8:	4882      	ldr	r0, [pc, #520]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80030fa:	f009 feb0 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 80030fe:	2100      	movs	r1, #0
 8003100:	4881      	ldr	r0, [pc, #516]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003102:	f009 ff4b 	bl	800cf9c <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8003106:	4881      	ldr	r0, [pc, #516]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003108:	f002 fa2a 	bl	8005560 <HAL_ADC_Stop_IT>

			HAL_Delay(250);
 800310c:	20fa      	movs	r0, #250	; 0xfa
 800310e:	f002 f8f1 	bl	80052f4 <HAL_Delay>

			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8003112:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003116:	f007 fba3 	bl	800a860 <HAL_PWR_EnableWakeUpPin>
			HAL_PWR_EnterSTANDBYMode();
 800311a:	f007 fbc7 	bl	800a8ac <HAL_PWR_EnterSTANDBYMode>

			HAL_TIM_Base_Stop_IT(&htim11);
 800311e:	487c      	ldr	r0, [pc, #496]	; (8003310 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003120:	f009 fe9d 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8003124:	2140      	movs	r1, #64	; 0x40
 8003126:	4873      	ldr	r0, [pc, #460]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003128:	f004 f8c8 	bl	80072bc <HAL_GPIO_ReadPin>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d013      	beq.n	800315a <HAL_TIM_PeriodElapsedCallback+0xc2>
			//TALK_state = 1;
			// Change mode
			if (settings_mode == 'R'){
 8003132:	4b78      	ldr	r3, [pc, #480]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	2b52      	cmp	r3, #82	; 0x52
 8003138:	d103      	bne.n	8003142 <HAL_TIM_PeriodElapsedCallback+0xaa>
				settings_mode = 'T';
 800313a:	4b76      	ldr	r3, [pc, #472]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800313c:	2254      	movs	r2, #84	; 0x54
 800313e:	701a      	strb	r2, [r3, #0]
 8003140:	e006      	b.n	8003150 <HAL_TIM_PeriodElapsedCallback+0xb8>
			}
			else if (settings_mode == 'T'){
 8003142:	4b74      	ldr	r3, [pc, #464]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	2b54      	cmp	r3, #84	; 0x54
 8003148:	d102      	bne.n	8003150 <HAL_TIM_PeriodElapsedCallback+0xb8>
				settings_mode = 'R';
 800314a:	4b72      	ldr	r3, [pc, #456]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800314c:	2252      	movs	r2, #82	; 0x52
 800314e:	701a      	strb	r2, [r3, #0]
			}

			HAL_TIM_Base_Stop_IT(&htim11);
 8003150:	486f      	ldr	r0, [pc, #444]	; (8003310 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003152:	f009 fe84 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
			// Initialize correct timers, components, interrupts for selected mode
			// HAL_Delay(1); // added later, not sure if needed
			setup();
 8003156:	f000 fa21 	bl	800359c <setup>
		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 800315a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800315e:	486e      	ldr	r0, [pc, #440]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003160:	f004 f8ac 	bl	80072bc <HAL_GPIO_ReadPin>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d066      	beq.n	8003238 <HAL_TIM_PeriodElapsedCallback+0x1a0>
			//UP_state = 1;
			switch(menu){
 800316a:	4b6c      	ldr	r3, [pc, #432]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x284>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2b04      	cmp	r3, #4
 8003170:	d85c      	bhi.n	800322c <HAL_TIM_PeriodElapsedCallback+0x194>
 8003172:	a201      	add	r2, pc, #4	; (adr r2, 8003178 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8003174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003178:	0800318d 	.word	0x0800318d
 800317c:	080031a5 	.word	0x080031a5
 8003180:	080031e5 	.word	0x080031e5
 8003184:	0800320b 	.word	0x0800320b
 8003188:	0800322d 	.word	0x0800322d
				case 0:
					// Encryption
					if(settings_encryption){
 800318c:	4b64      	ldr	r3, [pc, #400]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_TIM_PeriodElapsedCallback+0x104>
						settings_encryption = 0;
 8003194:	4b62      	ldr	r3, [pc, #392]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003196:	2200      	movs	r2, #0
 8003198:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_encryption = 1;
					}
					break;
 800319a:	e047      	b.n	800322c <HAL_TIM_PeriodElapsedCallback+0x194>
						settings_encryption = 1;
 800319c:	4b60      	ldr	r3, [pc, #384]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800319e:	2201      	movs	r2, #1
 80031a0:	701a      	strb	r2, [r3, #0]
					break;
 80031a2:	e043      	b.n	800322c <HAL_TIM_PeriodElapsedCallback+0x194>

				case 1:
					if (HGM){
 80031a4:	4b5f      	ldr	r3, [pc, #380]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00d      	beq.n	80031c8 <HAL_TIM_PeriodElapsedCallback+0x130>
						LED_RGB_status(0, 0, 10);
 80031ac:	220a      	movs	r2, #10
 80031ae:	2100      	movs	r1, #0
 80031b0:	2000      	movs	r0, #0
 80031b2:	f000 fa75 	bl	80036a0 <LED_RGB_status>
						HGM = 0;
 80031b6:	4b5b      	ldr	r3, [pc, #364]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 80031bc:	2201      	movs	r2, #1
 80031be:	2102      	movs	r1, #2
 80031c0:	4859      	ldr	r0, [pc, #356]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80031c2:	f004 f893 	bl	80072ec <HAL_GPIO_WritePin>
					else{
						LED_RGB_status(15, 0, 20);
						HGM = 1;
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
					}
					break;
 80031c6:	e031      	b.n	800322c <HAL_TIM_PeriodElapsedCallback+0x194>
						LED_RGB_status(15, 0, 20);
 80031c8:	2214      	movs	r2, #20
 80031ca:	2100      	movs	r1, #0
 80031cc:	200f      	movs	r0, #15
 80031ce:	f000 fa67 	bl	80036a0 <LED_RGB_status>
						HGM = 1;
 80031d2:	4b54      	ldr	r3, [pc, #336]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80031d4:	2201      	movs	r2, #1
 80031d6:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 80031d8:	2200      	movs	r2, #0
 80031da:	2102      	movs	r1, #2
 80031dc:	4852      	ldr	r0, [pc, #328]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80031de:	f004 f885 	bl	80072ec <HAL_GPIO_WritePin>
					break;
 80031e2:	e023      	b.n	800322c <HAL_TIM_PeriodElapsedCallback+0x194>

				case 2:
					// VOLUME
					settings_volume = (settings_volume + 5) % 55;
 80031e4:	4b51      	ldr	r3, [pc, #324]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	1d59      	adds	r1, r3, #5
 80031ea:	4b51      	ldr	r3, [pc, #324]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80031ec:	fb83 2301 	smull	r2, r3, r3, r1
 80031f0:	105a      	asrs	r2, r3, #1
 80031f2:	17cb      	asrs	r3, r1, #31
 80031f4:	1ad2      	subs	r2, r2, r3
 80031f6:	4613      	mov	r3, r2
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	1a9b      	subs	r3, r3, r2
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	1aca      	subs	r2, r1, r3
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	4b49      	ldr	r3, [pc, #292]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003206:	701a      	strb	r2, [r3, #0]
					break;
 8003208:	e010      	b.n	800322c <HAL_TIM_PeriodElapsedCallback+0x194>

				case 3:
					// Threshold
					settings_threshold = (settings_threshold + 1) % 9;
 800320a:	4b4a      	ldr	r3, [pc, #296]	; (8003334 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	1c5a      	adds	r2, r3, #1
 8003210:	4b49      	ldr	r3, [pc, #292]	; (8003338 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003212:	fb83 1302 	smull	r1, r3, r3, r2
 8003216:	1059      	asrs	r1, r3, #1
 8003218:	17d3      	asrs	r3, r2, #31
 800321a:	1ac9      	subs	r1, r1, r3
 800321c:	460b      	mov	r3, r1
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	440b      	add	r3, r1
 8003222:	1ad1      	subs	r1, r2, r3
 8003224:	b2ca      	uxtb	r2, r1
 8003226:	4b43      	ldr	r3, [pc, #268]	; (8003334 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003228:	701a      	strb	r2, [r3, #0]
					break;
 800322a:	bf00      	nop

				case 4:
					break;
			}

			update_oled = 1;
 800322c:	4b43      	ldr	r3, [pc, #268]	; (800333c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800322e:	2201      	movs	r2, #1
 8003230:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8003232:	4837      	ldr	r0, [pc, #220]	; (8003310 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003234:	f009 fe13 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8003238:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800323c:	4836      	ldr	r0, [pc, #216]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800323e:	f004 f83d 	bl	80072bc <HAL_GPIO_ReadPin>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	f000 8093 	beq.w	8003370 <HAL_TIM_PeriodElapsedCallback+0x2d8>
			//DOWN_state = 1;
			switch(menu){
 800324a:	4b34      	ldr	r3, [pc, #208]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x284>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	2b04      	cmp	r3, #4
 8003250:	f200 8088 	bhi.w	8003364 <HAL_TIM_PeriodElapsedCallback+0x2cc>
 8003254:	a201      	add	r2, pc, #4	; (adr r2, 800325c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325a:	bf00      	nop
 800325c:	08003271 	.word	0x08003271
 8003260:	08003289 	.word	0x08003289
 8003264:	080032c9 	.word	0x080032c9
 8003268:	08003341 	.word	0x08003341
 800326c:	08003365 	.word	0x08003365
				case 0:
					// Encryption
					if(settings_encryption){
 8003270:	4b2b      	ldr	r3, [pc, #172]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d003      	beq.n	8003280 <HAL_TIM_PeriodElapsedCallback+0x1e8>
						settings_encryption = 0;
 8003278:	4b29      	ldr	r3, [pc, #164]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800327a:	2200      	movs	r2, #0
 800327c:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_encryption = 1;
					}
					break;
 800327e:	e071      	b.n	8003364 <HAL_TIM_PeriodElapsedCallback+0x2cc>
						settings_encryption = 1;
 8003280:	4b27      	ldr	r3, [pc, #156]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
					break;
 8003286:	e06d      	b.n	8003364 <HAL_TIM_PeriodElapsedCallback+0x2cc>

				case 1:
					if (HGM){
 8003288:	4b26      	ldr	r3, [pc, #152]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00d      	beq.n	80032ac <HAL_TIM_PeriodElapsedCallback+0x214>
						LED_RGB_status(0, 0, 10);
 8003290:	220a      	movs	r2, #10
 8003292:	2100      	movs	r1, #0
 8003294:	2000      	movs	r0, #0
 8003296:	f000 fa03 	bl	80036a0 <LED_RGB_status>
						HGM = 0;
 800329a:	4b22      	ldr	r3, [pc, #136]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800329c:	2200      	movs	r2, #0
 800329e:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 80032a0:	2201      	movs	r2, #1
 80032a2:	2102      	movs	r1, #2
 80032a4:	4820      	ldr	r0, [pc, #128]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80032a6:	f004 f821 	bl	80072ec <HAL_GPIO_WritePin>
					else{
						LED_RGB_status(15, 0, 20);
						HGM = 1;
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
					}
					break;
 80032aa:	e05b      	b.n	8003364 <HAL_TIM_PeriodElapsedCallback+0x2cc>
						LED_RGB_status(15, 0, 20);
 80032ac:	2214      	movs	r2, #20
 80032ae:	2100      	movs	r1, #0
 80032b0:	200f      	movs	r0, #15
 80032b2:	f000 f9f5 	bl	80036a0 <LED_RGB_status>
						HGM = 1;
 80032b6:	4b1b      	ldr	r3, [pc, #108]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 80032bc:	2200      	movs	r2, #0
 80032be:	2102      	movs	r1, #2
 80032c0:	4819      	ldr	r0, [pc, #100]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80032c2:	f004 f813 	bl	80072ec <HAL_GPIO_WritePin>
					break;
 80032c6:	e04d      	b.n	8003364 <HAL_TIM_PeriodElapsedCallback+0x2cc>

				case 2:
					// VOLUME
					settings_volume = (settings_volume + (55 - 5)) % 55;
 80032c8:	4b18      	ldr	r3, [pc, #96]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	f103 0132 	add.w	r1, r3, #50	; 0x32
 80032d0:	4b17      	ldr	r3, [pc, #92]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80032d2:	fb83 2301 	smull	r2, r3, r3, r1
 80032d6:	105a      	asrs	r2, r3, #1
 80032d8:	17cb      	asrs	r3, r1, #31
 80032da:	1ad2      	subs	r2, r2, r3
 80032dc:	4613      	mov	r3, r2
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	1aca      	subs	r2, r1, r3
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	4b10      	ldr	r3, [pc, #64]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80032ec:	701a      	strb	r2, [r3, #0]
					break;
 80032ee:	e039      	b.n	8003364 <HAL_TIM_PeriodElapsedCallback+0x2cc>
 80032f0:	40014800 	.word	0x40014800
 80032f4:	40020800 	.word	0x40020800
 80032f8:	20000aa8 	.word	0x20000aa8
 80032fc:	20000928 	.word	0x20000928
 8003300:	20000994 	.word	0x20000994
 8003304:	2000081c 	.word	0x2000081c
 8003308:	200007dc 	.word	0x200007dc
 800330c:	2000089c 	.word	0x2000089c
 8003310:	200008e8 	.word	0x200008e8
 8003314:	20000090 	.word	0x20000090
 8003318:	40020400 	.word	0x40020400
 800331c:	200000b5 	.word	0x200000b5
 8003320:	20000092 	.word	0x20000092
 8003324:	200002d8 	.word	0x200002d8
 8003328:	40020000 	.word	0x40020000
 800332c:	20000091 	.word	0x20000091
 8003330:	094f2095 	.word	0x094f2095
 8003334:	20000093 	.word	0x20000093
 8003338:	38e38e39 	.word	0x38e38e39
 800333c:	200002db 	.word	0x200002db

				case 3:
					// Threshold
					settings_threshold = (settings_threshold + (9 - 1)) % 9;
 8003340:	4b34      	ldr	r3, [pc, #208]	; (8003414 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	f103 0208 	add.w	r2, r3, #8
 8003348:	4b33      	ldr	r3, [pc, #204]	; (8003418 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800334a:	fb83 1302 	smull	r1, r3, r3, r2
 800334e:	1059      	asrs	r1, r3, #1
 8003350:	17d3      	asrs	r3, r2, #31
 8003352:	1ac9      	subs	r1, r1, r3
 8003354:	460b      	mov	r3, r1
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	440b      	add	r3, r1
 800335a:	1ad1      	subs	r1, r2, r3
 800335c:	b2ca      	uxtb	r2, r1
 800335e:	4b2d      	ldr	r3, [pc, #180]	; (8003414 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8003360:	701a      	strb	r2, [r3, #0]
					break;
 8003362:	bf00      	nop

				case 4:
					break;
			}

			update_oled = 1;
 8003364:	4b2d      	ldr	r3, [pc, #180]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x384>)
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800336a:	482d      	ldr	r0, [pc, #180]	; (8003420 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800336c:	f009 fd77 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8003370:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003374:	482b      	ldr	r0, [pc, #172]	; (8003424 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8003376:	f003 ffa1 	bl	80072bc <HAL_GPIO_ReadPin>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d015      	beq.n	80033ac <HAL_TIM_PeriodElapsedCallback+0x314>
			//LEFT_state = 1;

			menu = (menu + (5 - 1)) % 5;
 8003380:	4b29      	ldr	r3, [pc, #164]	; (8003428 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	1d1a      	adds	r2, r3, #4
 8003386:	4b29      	ldr	r3, [pc, #164]	; (800342c <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003388:	fb83 1302 	smull	r1, r3, r3, r2
 800338c:	1059      	asrs	r1, r3, #1
 800338e:	17d3      	asrs	r3, r2, #31
 8003390:	1ac9      	subs	r1, r1, r3
 8003392:	460b      	mov	r3, r1
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	1ad1      	subs	r1, r2, r3
 800339a:	b2ca      	uxtb	r2, r1
 800339c:	4b22      	ldr	r3, [pc, #136]	; (8003428 <HAL_TIM_PeriodElapsedCallback+0x390>)
 800339e:	701a      	strb	r2, [r3, #0]

			update_oled = 1;
 80033a0:	4b1e      	ldr	r3, [pc, #120]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80033a6:	481e      	ldr	r0, [pc, #120]	; (8003420 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80033a8:	f009 fd59 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 80033ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033b0:	481c      	ldr	r0, [pc, #112]	; (8003424 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80033b2:	f003 ff83 	bl	80072bc <HAL_GPIO_ReadPin>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d015      	beq.n	80033e8 <HAL_TIM_PeriodElapsedCallback+0x350>
			//RIGHT_state = 1;

			menu = (menu + 1) % 5;
 80033bc:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	1c5a      	adds	r2, r3, #1
 80033c2:	4b1a      	ldr	r3, [pc, #104]	; (800342c <HAL_TIM_PeriodElapsedCallback+0x394>)
 80033c4:	fb83 1302 	smull	r1, r3, r3, r2
 80033c8:	1059      	asrs	r1, r3, #1
 80033ca:	17d3      	asrs	r3, r2, #31
 80033cc:	1ac9      	subs	r1, r1, r3
 80033ce:	460b      	mov	r3, r1
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	1ad1      	subs	r1, r2, r3
 80033d6:	b2ca      	uxtb	r2, r1
 80033d8:	4b13      	ldr	r3, [pc, #76]	; (8003428 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80033da:	701a      	strb	r2, [r3, #0]

			update_oled = 1;
 80033dc:	4b0f      	ldr	r3, [pc, #60]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80033de:	2201      	movs	r2, #1
 80033e0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80033e2:	480f      	ldr	r0, [pc, #60]	; (8003420 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80033e4:	f009 fd3b 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
		}

		POWER_state = 1;
 80033e8:	4b11      	ldr	r3, [pc, #68]	; (8003430 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80033ea:	2201      	movs	r2, #1
 80033ec:	601a      	str	r2, [r3, #0]
		TALK_state = 1;
 80033ee:	4b11      	ldr	r3, [pc, #68]	; (8003434 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 80033f0:	2201      	movs	r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
		UP_state = 1;
 80033f4:	4b10      	ldr	r3, [pc, #64]	; (8003438 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80033f6:	2201      	movs	r2, #1
 80033f8:	601a      	str	r2, [r3, #0]
		DOWN_state = 1;
 80033fa:	4b10      	ldr	r3, [pc, #64]	; (800343c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 80033fc:	2201      	movs	r2, #1
 80033fe:	601a      	str	r2, [r3, #0]
		LEFT_state = 1;
 8003400:	4b0f      	ldr	r3, [pc, #60]	; (8003440 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8003402:	2201      	movs	r2, #1
 8003404:	601a      	str	r2, [r3, #0]
		RIGHT_state = 1;
 8003406:	4b0f      	ldr	r3, [pc, #60]	; (8003444 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8003408:	2201      	movs	r2, #1
 800340a:	601a      	str	r2, [r3, #0]
			}
		}
	}
	*/

}
 800340c:	bf00      	nop
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20000093 	.word	0x20000093
 8003418:	38e38e39 	.word	0x38e38e39
 800341c:	200002db 	.word	0x200002db
 8003420:	200008e8 	.word	0x200008e8
 8003424:	40020400 	.word	0x40020400
 8003428:	200000b5 	.word	0x200000b5
 800342c:	66666667 	.word	0x66666667
 8003430:	200000b8 	.word	0x200000b8
 8003434:	200000bc 	.word	0x200000bc
 8003438:	200000c0 	.word	0x200000c0
 800343c:	200000c4 	.word	0x200000c4
 8003440:	200000c8 	.word	0x200000c8
 8003444:	200000cc 	.word	0x200000cc

08003448 <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 8003450:	4b1c      	ldr	r3, [pc, #112]	; (80034c4 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00c      	beq.n	8003476 <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 800345c:	481a      	ldr	r0, [pc, #104]	; (80034c8 <HAL_ADC_ConvCpltCallback+0x80>)
 800345e:	f002 f9fd 	bl	800585c <HAL_ADC_GetValue>
 8003462:	4603      	mov	r3, r0
 8003464:	b2da      	uxtb	r2, r3
 8003466:	4b19      	ldr	r3, [pc, #100]	; (80034cc <HAL_ADC_ConvCpltCallback+0x84>)
 8003468:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 800346a:	4b16      	ldr	r3, [pc, #88]	; (80034c4 <HAL_ADC_ConvCpltCallback+0x7c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	3301      	adds	r3, #1
 8003470:	4a14      	ldr	r2, [pc, #80]	; (80034c4 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003472:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 8003474:	e022      	b.n	80034bc <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 8003476:	4814      	ldr	r0, [pc, #80]	; (80034c8 <HAL_ADC_ConvCpltCallback+0x80>)
 8003478:	f002 f9f0 	bl	800585c <HAL_ADC_GetValue>
 800347c:	4603      	mov	r3, r0
 800347e:	b29a      	uxth	r2, r3
 8003480:	4b13      	ldr	r3, [pc, #76]	; (80034d0 <HAL_ADC_ConvCpltCallback+0x88>)
 8003482:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <HAL_ADC_ConvCpltCallback+0x84>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	b29a      	uxth	r2, r3
 800348a:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <HAL_ADC_ConvCpltCallback+0x88>)
 800348c:	881b      	ldrh	r3, [r3, #0]
 800348e:	4413      	add	r3, r2
 8003490:	b29a      	uxth	r2, r3
 8003492:	4b0f      	ldr	r3, [pc, #60]	; (80034d0 <HAL_ADC_ConvCpltCallback+0x88>)
 8003494:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 8003496:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <HAL_ADC_ConvCpltCallback+0x88>)
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	085b      	lsrs	r3, r3, #1
 800349c:	b29a      	uxth	r2, r3
 800349e:	4b0c      	ldr	r3, [pc, #48]	; (80034d0 <HAL_ADC_ConvCpltCallback+0x88>)
 80034a0:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 80034a2:	4b0c      	ldr	r3, [pc, #48]	; (80034d4 <HAL_ADC_ConvCpltCallback+0x8c>)
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	4b0a      	ldr	r3, [pc, #40]	; (80034d0 <HAL_ADC_ConvCpltCallback+0x88>)
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	4619      	mov	r1, r3
 80034ac:	4610      	mov	r0, r2
 80034ae:	f7fd ff9b 	bl	80013e8 <circular_buf_put_overwrite>
		adc_counter++;
 80034b2:	4b04      	ldr	r3, [pc, #16]	; (80034c4 <HAL_ADC_ConvCpltCallback+0x7c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	3301      	adds	r3, #1
 80034b8:	4a02      	ldr	r2, [pc, #8]	; (80034c4 <HAL_ADC_ConvCpltCallback+0x7c>)
 80034ba:	6013      	str	r3, [r2, #0]
}
 80034bc:	bf00      	nop
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	200002e8 	.word	0x200002e8
 80034c8:	2000089c 	.word	0x2000089c
 80034cc:	200002e3 	.word	0x200002e3
 80034d0:	200002e4 	.word	0x200002e4
 80034d4:	200007d4 	.word	0x200007d4

080034d8 <startup>:


void startup(void){
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 80034de:	f44f 7080 	mov.w	r0, #256	; 0x100
 80034e2:	f007 f9cf 	bl	800a884 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80034e6:	4b26      	ldr	r3, [pc, #152]	; (8003580 <startup+0xa8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a25      	ldr	r2, [pc, #148]	; (8003580 <startup+0xa8>)
 80034ec:	f043 0304 	orr.w	r3, r3, #4
 80034f0:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80034f2:	4b23      	ldr	r3, [pc, #140]	; (8003580 <startup+0xa8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a22      	ldr	r2, [pc, #136]	; (8003580 <startup+0xa8>)
 80034f8:	f043 0308 	orr.w	r3, r3, #8
 80034fc:	6013      	str	r3, [r2, #0]

	OLED_init();
 80034fe:	f7fe f921 	bl	8001744 <OLED_init>
	OLED_print_credits();
 8003502:	f7fe f939 	bl	8001778 <OLED_print_credits>
	OLED_print_status(settings_mode);
 8003506:	4b1f      	ldr	r3, [pc, #124]	; (8003584 <startup+0xac>)
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7fe f98c 	bl	8001828 <OLED_print_status>
	OLED_update();
 8003510:	f7fe f925 	bl	800175e <OLED_update>

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8003514:	4b1c      	ldr	r3, [pc, #112]	; (8003588 <startup+0xb0>)
 8003516:	4618      	mov	r0, r3
 8003518:	f7fd fc20 	bl	8000d5c <ADF_Init>

	HAL_Delay(1000);
 800351c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003520:	f001 fee8 	bl	80052f4 <HAL_Delay>

	ADF_set_turnaround_Tx_Rx();
 8003524:	f7fd fd9c 	bl	8001060 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8003528:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800352c:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 800352e:	88fb      	ldrh	r3, [r7, #6]
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	4618      	mov	r0, r3
 8003534:	f00e fdf0 	bl	8012118 <malloc>
 8003538:	4603      	mov	r3, r0
 800353a:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	4619      	mov	r1, r3
 8003540:	6838      	ldr	r0, [r7, #0]
 8003542:	f7fd feb5 	bl	80012b0 <circular_buf_init>
 8003546:	4602      	mov	r2, r0
 8003548:	4b10      	ldr	r3, [pc, #64]	; (800358c <startup+0xb4>)
 800354a:	601a      	str	r2, [r3, #0]

	// Setup for MCU
	setup();
 800354c:	f000 f826 	bl	800359c <setup>
	if(HAL_GPIO_ReadPin(LBO_GPIO_Port, LBO_Pin)){
 8003550:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003554:	480e      	ldr	r0, [pc, #56]	; (8003590 <startup+0xb8>)
 8003556:	f003 feb1 	bl	80072bc <HAL_GPIO_ReadPin>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <startup+0x90>
		LBO=1;
 8003560:	4b0c      	ldr	r3, [pc, #48]	; (8003594 <startup+0xbc>)
 8003562:	2201      	movs	r2, #1
 8003564:	701a      	strb	r2, [r3, #0]
 8003566:	e002      	b.n	800356e <startup+0x96>
	}
	else{
		LBO=0;
 8003568:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <startup+0xbc>)
 800356a:	2200      	movs	r2, #0
 800356c:	701a      	strb	r2, [r3, #0]
	}
	testvar=0;
 800356e:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <startup+0xc0>)
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
	ADF_set_Rx_mode(); //werkte 21/03
 8003574:	f7fd fdd8 	bl	8001128 <ADF_set_Rx_mode>

}
 8003578:	bf00      	nop
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40007000 	.word	0x40007000
 8003584:	20000090 	.word	0x20000090
 8003588:	0003bd08 	.word	0x0003bd08
 800358c:	200007d4 	.word	0x200007d4
 8003590:	40020000 	.word	0x40020000
 8003594:	200000b4 	.word	0x200000b4
 8003598:	200002e2 	.word	0x200002e2

0800359c <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 80035a0:	4b28      	ldr	r3, [pc, #160]	; (8003644 <setup+0xa8>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7fd fec7 	bl	8001338 <circular_buf_reset>
	switch(settings_mode){
 80035aa:	4b27      	ldr	r3, [pc, #156]	; (8003648 <setup+0xac>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	2b52      	cmp	r3, #82	; 0x52
 80035b0:	d024      	beq.n	80035fc <setup+0x60>
 80035b2:	2b54      	cmp	r3, #84	; 0x54
 80035b4:	d000      	beq.n	80035b8 <setup+0x1c>
			//update_oled = 1;
			//ADF_set_Rx_mode(); //werkte 21/03
			break;
	}

}
 80035b6:	e043      	b.n	8003640 <setup+0xa4>
			LED_RGB_status(0, 10, 0);
 80035b8:	2200      	movs	r2, #0
 80035ba:	210a      	movs	r1, #10
 80035bc:	2000      	movs	r0, #0
 80035be:	f000 f86f 	bl	80036a0 <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 80035c2:	f7fd fdff 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 80035c6:	f7fd fe06 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 80035ca:	2100      	movs	r1, #0
 80035cc:	481f      	ldr	r0, [pc, #124]	; (800364c <setup+0xb0>)
 80035ce:	f003 fbbf 	bl	8006d50 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 80035d2:	481f      	ldr	r0, [pc, #124]	; (8003650 <setup+0xb4>)
 80035d4:	f009 fc43 	bl	800ce5e <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 80035d8:	2200      	movs	r2, #0
 80035da:	2101      	movs	r1, #1
 80035dc:	481d      	ldr	r0, [pc, #116]	; (8003654 <setup+0xb8>)
 80035de:	f003 fe85 	bl	80072ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 80035e2:	2201      	movs	r2, #1
 80035e4:	2102      	movs	r1, #2
 80035e6:	481b      	ldr	r0, [pc, #108]	; (8003654 <setup+0xb8>)
 80035e8:	f003 fe80 	bl	80072ec <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 80035ec:	2100      	movs	r1, #0
 80035ee:	481a      	ldr	r0, [pc, #104]	; (8003658 <setup+0xbc>)
 80035f0:	f009 fc96 	bl	800cf20 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 80035f4:	4819      	ldr	r0, [pc, #100]	; (800365c <setup+0xc0>)
 80035f6:	f001 fee3 	bl	80053c0 <HAL_ADC_Start_IT>
			break;
 80035fa:	e021      	b.n	8003640 <setup+0xa4>
			LED_RGB_status(0, 0, 10);
 80035fc:	220a      	movs	r2, #10
 80035fe:	2100      	movs	r1, #0
 8003600:	2000      	movs	r0, #0
 8003602:	f000 f84d 	bl	80036a0 <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 8003606:	f7fd fddd 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 800360a:	f7fd fde4 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 800360e:	2100      	movs	r1, #0
 8003610:	4811      	ldr	r0, [pc, #68]	; (8003658 <setup+0xbc>)
 8003612:	f009 fcc3 	bl	800cf9c <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8003616:	4811      	ldr	r0, [pc, #68]	; (800365c <setup+0xc0>)
 8003618:	f001 ffa2 	bl	8005560 <HAL_ADC_Stop_IT>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 800361c:	2200      	movs	r2, #0
 800361e:	2102      	movs	r1, #2
 8003620:	480c      	ldr	r0, [pc, #48]	; (8003654 <setup+0xb8>)
 8003622:	f003 fe63 	bl	80072ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 8003626:	2201      	movs	r2, #1
 8003628:	2101      	movs	r1, #1
 800362a:	480a      	ldr	r0, [pc, #40]	; (8003654 <setup+0xb8>)
 800362c:	f003 fe5e 	bl	80072ec <HAL_GPIO_WritePin>
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8003630:	2100      	movs	r1, #0
 8003632:	4806      	ldr	r0, [pc, #24]	; (800364c <setup+0xb0>)
 8003634:	f003 fb26 	bl	8006c84 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 8003638:	4805      	ldr	r0, [pc, #20]	; (8003650 <setup+0xb4>)
 800363a:	f009 fbec 	bl	800ce16 <HAL_TIM_Base_Start_IT>
			break;
 800363e:	bf00      	nop
}
 8003640:	bf00      	nop
 8003642:	bd80      	pop	{r7, pc}
 8003644:	200007d4 	.word	0x200007d4
 8003648:	20000090 	.word	0x20000090
 800364c:	20000928 	.word	0x20000928
 8003650:	20000aa8 	.word	0x20000aa8
 8003654:	40020800 	.word	0x40020800
 8003658:	200007dc 	.word	0x200007dc
 800365c:	2000089c 	.word	0x2000089c

08003660 <digipotInit>:

void digipotInit(uint8_t volume){
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	4603      	mov	r3, r0
 8003668:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 800366e:	2200      	movs	r2, #0
 8003670:	2104      	movs	r1, #4
 8003672:	4809      	ldr	r0, [pc, #36]	; (8003698 <digipotInit+0x38>)
 8003674:	f003 fe3a 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 8003678:	f107 010c 	add.w	r1, r7, #12
 800367c:	2332      	movs	r3, #50	; 0x32
 800367e:	2201      	movs	r2, #1
 8003680:	4806      	ldr	r0, [pc, #24]	; (800369c <digipotInit+0x3c>)
 8003682:	f008 f93c 	bl	800b8fe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 8003686:	2201      	movs	r2, #1
 8003688:	2104      	movs	r1, #4
 800368a:	4803      	ldr	r0, [pc, #12]	; (8003698 <digipotInit+0x38>)
 800368c:	f003 fe2e 	bl	80072ec <HAL_GPIO_WritePin>
}
 8003690:	bf00      	nop
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40020800 	.word	0x40020800
 800369c:	20000718 	.word	0x20000718

080036a0 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	80fb      	strh	r3, [r7, #6]
 80036aa:	460b      	mov	r3, r1
 80036ac:	80bb      	strh	r3, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 80036b2:	88fb      	ldrh	r3, [r7, #6]
 80036b4:	2b14      	cmp	r3, #20
 80036b6:	d901      	bls.n	80036bc <LED_RGB_status+0x1c>
		red = 20;
 80036b8:	2314      	movs	r3, #20
 80036ba:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 80036bc:	88bb      	ldrh	r3, [r7, #4]
 80036be:	2b1e      	cmp	r3, #30
 80036c0:	d901      	bls.n	80036c6 <LED_RGB_status+0x26>
		green = 30;
 80036c2:	231e      	movs	r3, #30
 80036c4:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 80036c6:	887b      	ldrh	r3, [r7, #2]
 80036c8:	2b23      	cmp	r3, #35	; 0x23
 80036ca:	d901      	bls.n	80036d0 <LED_RGB_status+0x30>
		blue = 35;
 80036cc:	2323      	movs	r3, #35	; 0x23
 80036ce:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 80036d0:	4b08      	ldr	r3, [pc, #32]	; (80036f4 <LED_RGB_status+0x54>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	88fa      	ldrh	r2, [r7, #6]
 80036d6:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 80036d8:	4b07      	ldr	r3, [pc, #28]	; (80036f8 <LED_RGB_status+0x58>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	88ba      	ldrh	r2, [r7, #4]
 80036de:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 80036e0:	4b05      	ldr	r3, [pc, #20]	; (80036f8 <LED_RGB_status+0x58>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	887a      	ldrh	r2, [r7, #2]
 80036e6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	20000994 	.word	0x20000994
 80036f8:	2000081c 	.word	0x2000081c

080036fc <transmitVoiceKey>:

void transmitVoiceKey(device *ptrdev){
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b090      	sub	sp, #64	; 0x40
 8003700:	af02      	add	r7, sp, #8
 8003702:	6078      	str	r0, [r7, #4]
	uint8_t key[16];
	uint8_t key_encrypted[16];

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte) + 16 bytes with voice key
	uint8_t packet_total_length = 5 + 16;
 8003704:	2315      	movs	r3, #21
 8003706:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type_voice_key, dest_ID = ptrdev->ID, source_ID};
 800370a:	2310      	movs	r3, #16
 800370c:	733b      	strb	r3, [r7, #12]
 800370e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003712:	737b      	strb	r3, [r7, #13]
 8003714:	23bf      	movs	r3, #191	; 0xbf
 8003716:	73bb      	strb	r3, [r7, #14]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	781a      	ldrb	r2, [r3, #0]
 800371c:	4b4b      	ldr	r3, [pc, #300]	; (800384c <transmitVoiceKey+0x150>)
 800371e:	701a      	strb	r2, [r3, #0]
 8003720:	4b4a      	ldr	r3, [pc, #296]	; (800384c <transmitVoiceKey+0x150>)
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	73fb      	strb	r3, [r7, #15]
 8003726:	2301      	movs	r3, #1
 8003728:	743b      	strb	r3, [r7, #16]

	// Read voice key and store as bytes
	for(uint8_t i = 0; i < 4; i++){
 800372a:	2300      	movs	r3, #0
 800372c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8003730:	e04a      	b.n	80037c8 <transmitVoiceKey+0xcc>
		key[i*4]   	 =  ptrdev->key_128bit[i] & 0x000000ff;
 8003732:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	3308      	adds	r3, #8
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	b2d2      	uxtb	r2, r2
 8003748:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800374c:	440b      	add	r3, r1
 800374e:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+1] = (ptrdev->key_128bit[i] & 0x0000ff00)>>8;
 8003752:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	3308      	adds	r3, #8
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	0a1a      	lsrs	r2, r3, #8
 8003762:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	3301      	adds	r3, #1
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003770:	440b      	add	r3, r1
 8003772:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+2] = (ptrdev->key_128bit[i] & 0x00ff0000)>>16;
 8003776:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	3308      	adds	r3, #8
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	0c1a      	lsrs	r2, r3, #16
 8003786:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	3302      	adds	r3, #2
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003794:	440b      	add	r3, r1
 8003796:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+3] = (ptrdev->key_128bit[i] & 0xff000000)>>24;
 800379a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	3308      	adds	r3, #8
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4413      	add	r3, r2
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	0e1a      	lsrs	r2, r3, #24
 80037aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	3303      	adds	r3, #3
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80037b8:	440b      	add	r3, r1
 80037ba:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(uint8_t i = 0; i < 4; i++){
 80037be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80037c2:	3301      	adds	r3, #1
 80037c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80037c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d9b0      	bls.n	8003732 <transmitVoiceKey+0x36>
	}

	// Set correct network key and encrypt the voice key
	//CRYP_SetKey(&hcryp, ptrdev->key_128bit);
	hcryp.Init.pKey = ptrdev->key_128bit;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3324      	adds	r3, #36	; 0x24
 80037d4:	4a1e      	ldr	r2, [pc, #120]	; (8003850 <transmitVoiceKey+0x154>)
 80037d6:	60d3      	str	r3, [r2, #12]
	HAL_CRYP_Encrypt(&hcryp, key, 16, key_encrypted, 50); //blocking
 80037d8:	f107 0214 	add.w	r2, r7, #20
 80037dc:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80037e0:	2332      	movs	r3, #50	; 0x32
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	4613      	mov	r3, r2
 80037e6:	2210      	movs	r2, #16
 80037e8:	4819      	ldr	r0, [pc, #100]	; (8003850 <transmitVoiceKey+0x154>)
 80037ea:	f002 fc19 	bl	8006020 <HAL_CRYP_Encrypt>

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80037ee:	2200      	movs	r2, #0
 80037f0:	2104      	movs	r1, #4
 80037f2:	4818      	ldr	r0, [pc, #96]	; (8003854 <transmitVoiceKey+0x158>)
 80037f4:	f003 fd7a 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 80037f8:	f107 030c 	add.w	r3, r7, #12
 80037fc:	2205      	movs	r2, #5
 80037fe:	4619      	mov	r1, r3
 8003800:	4815      	ldr	r0, [pc, #84]	; (8003858 <transmitVoiceKey+0x15c>)
 8003802:	f008 fc5b 	bl	800c0bc <HAL_SPI_Transmit_IT>

	for(uint8_t i = 0; i < 16; i++){
 8003806:	2300      	movs	r3, #0
 8003808:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800380c:	e00e      	b.n	800382c <transmitVoiceKey+0x130>
		HAL_SPI_Transmit_IT(&hspi1, &key_encrypted[i], 1);
 800380e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8003812:	f107 0214 	add.w	r2, r7, #20
 8003816:	4413      	add	r3, r2
 8003818:	2201      	movs	r2, #1
 800381a:	4619      	mov	r1, r3
 800381c:	480e      	ldr	r0, [pc, #56]	; (8003858 <transmitVoiceKey+0x15c>)
 800381e:	f008 fc4d 	bl	800c0bc <HAL_SPI_Transmit_IT>
	for(uint8_t i = 0; i < 16; i++){
 8003822:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8003826:	3301      	adds	r3, #1
 8003828:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800382c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8003830:	2b0f      	cmp	r3, #15
 8003832:	d9ec      	bls.n	800380e <transmitVoiceKey+0x112>
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003834:	2201      	movs	r2, #1
 8003836:	2104      	movs	r1, #4
 8003838:	4806      	ldr	r0, [pc, #24]	; (8003854 <transmitVoiceKey+0x158>)
 800383a:	f003 fd57 	bl	80072ec <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 800383e:	f7fd fc55 	bl	80010ec <ADF_set_Tx_mode>

}
 8003842:	bf00      	nop
 8003844:	3738      	adds	r7, #56	; 0x38
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	200000a0 	.word	0x200000a0
 8003850:	20000b30 	.word	0x20000b30
 8003854:	40020000 	.word	0x40020000
 8003858:	20000a50 	.word	0x20000a50

0800385c <transmitAudioPacket>:

void transmitAudioPacket(void){
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 8003862:	2300      	movs	r3, #0
 8003864:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 8003866:	2335      	movs	r3, #53	; 0x35
 8003868:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 800386a:	4b3b      	ldr	r3, [pc, #236]	; (8003958 <transmitAudioPacket+0xfc>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 8003872:	23ff      	movs	r3, #255	; 0xff
 8003874:	73fb      	strb	r3, [r7, #15]
 8003876:	e001      	b.n	800387c <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 8003878:	23fe      	movs	r3, #254	; 0xfe
 800387a:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 800387c:	2310      	movs	r3, #16
 800387e:	713b      	strb	r3, [r7, #4]
 8003880:	7abb      	ldrb	r3, [r7, #10]
 8003882:	717b      	strb	r3, [r7, #5]
 8003884:	7bfb      	ldrb	r3, [r7, #15]
 8003886:	71bb      	strb	r3, [r7, #6]
 8003888:	4b34      	ldr	r3, [pc, #208]	; (800395c <transmitAudioPacket+0x100>)
 800388a:	22ff      	movs	r2, #255	; 0xff
 800388c:	701a      	strb	r2, [r3, #0]
 800388e:	4b33      	ldr	r3, [pc, #204]	; (800395c <transmitAudioPacket+0x100>)
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	71fb      	strb	r3, [r7, #7]
 8003894:	2301      	movs	r3, #1
 8003896:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003898:	2300      	movs	r3, #0
 800389a:	73bb      	strb	r3, [r7, #14]
 800389c:	e00c      	b.n	80038b8 <transmitAudioPacket+0x5c>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 800389e:	4b30      	ldr	r3, [pc, #192]	; (8003960 <transmitAudioPacket+0x104>)
 80038a0:	6818      	ldr	r0, [r3, #0]
 80038a2:	7bbb      	ldrb	r3, [r7, #14]
 80038a4:	4a2f      	ldr	r2, [pc, #188]	; (8003964 <transmitAudioPacket+0x108>)
 80038a6:	4413      	add	r3, r2
 80038a8:	4619      	mov	r1, r3
 80038aa:	f7fd fdc5 	bl	8001438 <circular_buf_get>
 80038ae:	4603      	mov	r3, r0
 80038b0:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80038b2:	7bbb      	ldrb	r3, [r7, #14]
 80038b4:	3301      	adds	r3, #1
 80038b6:	73bb      	strb	r3, [r7, #14]
 80038b8:	7bbb      	ldrb	r3, [r7, #14]
 80038ba:	2b2f      	cmp	r3, #47	; 0x2f
 80038bc:	d9ef      	bls.n	800389e <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 80038be:	4b26      	ldr	r3, [pc, #152]	; (8003958 <transmitAudioPacket+0xfc>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <transmitAudioPacket+0x80>
		//CRYP_SetKey(&hcryp, voice_key_device);
		hcryp.Init.pKey = voice_key_device;
 80038c6:	4b28      	ldr	r3, [pc, #160]	; (8003968 <transmitAudioPacket+0x10c>)
 80038c8:	4a28      	ldr	r2, [pc, #160]	; (800396c <transmitAudioPacket+0x110>)
 80038ca:	60da      	str	r2, [r3, #12]
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 80038cc:	2332      	movs	r3, #50	; 0x32
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	4b27      	ldr	r3, [pc, #156]	; (8003970 <transmitAudioPacket+0x114>)
 80038d2:	2230      	movs	r2, #48	; 0x30
 80038d4:	4923      	ldr	r1, [pc, #140]	; (8003964 <transmitAudioPacket+0x108>)
 80038d6:	4824      	ldr	r0, [pc, #144]	; (8003968 <transmitAudioPacket+0x10c>)
 80038d8:	f002 fba2 	bl	8006020 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80038dc:	2200      	movs	r2, #0
 80038de:	2104      	movs	r1, #4
 80038e0:	4824      	ldr	r0, [pc, #144]	; (8003974 <transmitAudioPacket+0x118>)
 80038e2:	f003 fd03 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 80038e6:	1d3b      	adds	r3, r7, #4
 80038e8:	2205      	movs	r2, #5
 80038ea:	4619      	mov	r1, r3
 80038ec:	4822      	ldr	r0, [pc, #136]	; (8003978 <transmitAudioPacket+0x11c>)
 80038ee:	f008 fbe5 	bl	800c0bc <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 80038f2:	4b19      	ldr	r3, [pc, #100]	; (8003958 <transmitAudioPacket+0xfc>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d011      	beq.n	800391e <transmitAudioPacket+0xc2>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80038fa:	2300      	movs	r3, #0
 80038fc:	737b      	strb	r3, [r7, #13]
 80038fe:	e00a      	b.n	8003916 <transmitAudioPacket+0xba>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 8003900:	7b7b      	ldrb	r3, [r7, #13]
 8003902:	4a1b      	ldr	r2, [pc, #108]	; (8003970 <transmitAudioPacket+0x114>)
 8003904:	4413      	add	r3, r2
 8003906:	2201      	movs	r2, #1
 8003908:	4619      	mov	r1, r3
 800390a:	481b      	ldr	r0, [pc, #108]	; (8003978 <transmitAudioPacket+0x11c>)
 800390c:	f008 fbd6 	bl	800c0bc <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003910:	7b7b      	ldrb	r3, [r7, #13]
 8003912:	3301      	adds	r3, #1
 8003914:	737b      	strb	r3, [r7, #13]
 8003916:	7b7b      	ldrb	r3, [r7, #13]
 8003918:	2b2f      	cmp	r3, #47	; 0x2f
 800391a:	d9f1      	bls.n	8003900 <transmitAudioPacket+0xa4>
 800391c:	e010      	b.n	8003940 <transmitAudioPacket+0xe4>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800391e:	2300      	movs	r3, #0
 8003920:	733b      	strb	r3, [r7, #12]
 8003922:	e00a      	b.n	800393a <transmitAudioPacket+0xde>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 8003924:	7b3b      	ldrb	r3, [r7, #12]
 8003926:	4a0f      	ldr	r2, [pc, #60]	; (8003964 <transmitAudioPacket+0x108>)
 8003928:	4413      	add	r3, r2
 800392a:	2201      	movs	r2, #1
 800392c:	4619      	mov	r1, r3
 800392e:	4812      	ldr	r0, [pc, #72]	; (8003978 <transmitAudioPacket+0x11c>)
 8003930:	f008 fbc4 	bl	800c0bc <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003934:	7b3b      	ldrb	r3, [r7, #12]
 8003936:	3301      	adds	r3, #1
 8003938:	733b      	strb	r3, [r7, #12]
 800393a:	7b3b      	ldrb	r3, [r7, #12]
 800393c:	2b2f      	cmp	r3, #47	; 0x2f
 800393e:	d9f1      	bls.n	8003924 <transmitAudioPacket+0xc8>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003940:	2201      	movs	r2, #1
 8003942:	2104      	movs	r1, #4
 8003944:	480b      	ldr	r0, [pc, #44]	; (8003974 <transmitAudioPacket+0x118>)
 8003946:	f003 fcd1 	bl	80072ec <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 800394a:	f7fd fbcf 	bl	80010ec <ADF_set_Tx_mode>

}
 800394e:	bf00      	nop
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20000092 	.word	0x20000092
 800395c:	200000a0 	.word	0x200000a0
 8003960:	200007d4 	.word	0x200007d4
 8003964:	20000a20 	.word	0x20000a20
 8003968:	20000b30 	.word	0x20000b30
 800396c:	08013628 	.word	0x08013628
 8003970:	20000964 	.word	0x20000964
 8003974:	40020000 	.word	0x40020000
 8003978:	20000a50 	.word	0x20000a50

0800397c <readPacket>:

uint8_t readPacket(void){
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
	uint8_t valid = 0;
 8003982:	2300      	movs	r3, #0
 8003984:	75fb      	strb	r3, [r7, #23]
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 8003986:	4b88      	ldr	r3, [pc, #544]	; (8003ba8 <readPacket+0x22c>)
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 800398c:	bf00      	nop
 800398e:	f7fd fbf1 	bl	8001174 <ADF_SPI_READY>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0fa      	beq.n	800398e <readPacket+0x12>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003998:	2200      	movs	r2, #0
 800399a:	2104      	movs	r1, #4
 800399c:	4883      	ldr	r0, [pc, #524]	; (8003bac <readPacket+0x230>)
 800399e:	f003 fca5 	bl	80072ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 80039a2:	1d3b      	adds	r3, r7, #4
 80039a4:	2202      	movs	r2, #2
 80039a6:	4619      	mov	r1, r3
 80039a8:	4881      	ldr	r0, [pc, #516]	; (8003bb0 <readPacket+0x234>)
 80039aa:	f008 fb87 	bl	800c0bc <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 80039ae:	2201      	movs	r2, #1
 80039b0:	4980      	ldr	r1, [pc, #512]	; (8003bb4 <readPacket+0x238>)
 80039b2:	487f      	ldr	r0, [pc, #508]	; (8003bb0 <readPacket+0x234>)
 80039b4:	f008 fc04 	bl	800c1c0 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 80039b8:	2201      	movs	r2, #1
 80039ba:	497f      	ldr	r1, [pc, #508]	; (8003bb8 <readPacket+0x23c>)
 80039bc:	487c      	ldr	r0, [pc, #496]	; (8003bb0 <readPacket+0x234>)
 80039be:	f008 fbff 	bl	800c1c0 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 80039c2:	2201      	movs	r2, #1
 80039c4:	497d      	ldr	r1, [pc, #500]	; (8003bbc <readPacket+0x240>)
 80039c6:	487a      	ldr	r0, [pc, #488]	; (8003bb0 <readPacket+0x234>)
 80039c8:	f008 fbfa 	bl	800c1c0 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 80039cc:	2201      	movs	r2, #1
 80039ce:	497c      	ldr	r1, [pc, #496]	; (8003bc0 <readPacket+0x244>)
 80039d0:	4877      	ldr	r0, [pc, #476]	; (8003bb0 <readPacket+0x234>)
 80039d2:	f008 fbf5 	bl	800c1c0 <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 80039d6:	4b79      	ldr	r3, [pc, #484]	; (8003bbc <readPacket+0x240>)
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	22ff      	movs	r2, #255	; 0xff
 80039dc:	4293      	cmp	r3, r2
 80039de:	d128      	bne.n	8003a32 <readPacket+0xb6>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 80039e0:	4b75      	ldr	r3, [pc, #468]	; (8003bb8 <readPacket+0x23c>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	22ff      	movs	r2, #255	; 0xff
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d005      	beq.n	80039f6 <readPacket+0x7a>
 80039ea:	4b73      	ldr	r3, [pc, #460]	; (8003bb8 <readPacket+0x23c>)
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	22fe      	movs	r2, #254	; 0xfe
 80039f0:	4293      	cmp	r3, r2
 80039f2:	f040 80ce 	bne.w	8003b92 <readPacket+0x216>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80039f6:	2300      	movs	r3, #0
 80039f8:	75bb      	strb	r3, [r7, #22]
 80039fa:	e00a      	b.n	8003a12 <readPacket+0x96>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 80039fc:	7dbb      	ldrb	r3, [r7, #22]
 80039fe:	4a71      	ldr	r2, [pc, #452]	; (8003bc4 <readPacket+0x248>)
 8003a00:	4413      	add	r3, r2
 8003a02:	2201      	movs	r2, #1
 8003a04:	4619      	mov	r1, r3
 8003a06:	486a      	ldr	r0, [pc, #424]	; (8003bb0 <readPacket+0x234>)
 8003a08:	f008 fbda 	bl	800c1c0 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003a0c:	7dbb      	ldrb	r3, [r7, #22]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	75bb      	strb	r3, [r7, #22]
 8003a12:	7dbb      	ldrb	r3, [r7, #22]
 8003a14:	2b2f      	cmp	r3, #47	; 0x2f
 8003a16:	d9f1      	bls.n	80039fc <readPacket+0x80>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a18:	2201      	movs	r2, #1
 8003a1a:	496b      	ldr	r1, [pc, #428]	; (8003bc8 <readPacket+0x24c>)
 8003a1c:	4864      	ldr	r0, [pc, #400]	; (8003bb0 <readPacket+0x234>)
 8003a1e:	f008 fbcf 	bl	800c1c0 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003a22:	2201      	movs	r2, #1
 8003a24:	2104      	movs	r1, #4
 8003a26:	4861      	ldr	r0, [pc, #388]	; (8003bac <readPacket+0x230>)
 8003a28:	f003 fc60 	bl	80072ec <HAL_GPIO_WritePin>
			valid = 1;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	75fb      	strb	r3, [r7, #23]
 8003a30:	e0af      	b.n	8003b92 <readPacket+0x216>
		}
	}
	else if (Rx_to_ID == source_ID){
 8003a32:	4b62      	ldr	r3, [pc, #392]	; (8003bbc <readPacket+0x240>)
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2201      	movs	r2, #1
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	f040 80aa 	bne.w	8003b92 <readPacket+0x216>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 8003a3e:	4b5e      	ldr	r3, [pc, #376]	; (8003bb8 <readPacket+0x23c>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	220f      	movs	r2, #15
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d108      	bne.n	8003a5a <readPacket+0xde>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a48:	2201      	movs	r2, #1
 8003a4a:	495f      	ldr	r1, [pc, #380]	; (8003bc8 <readPacket+0x24c>)
 8003a4c:	4858      	ldr	r0, [pc, #352]	; (8003bb0 <readPacket+0x234>)
 8003a4e:	f008 fbb7 	bl	800c1c0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003a52:	2301      	movs	r3, #1
 8003a54:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003a56:	bf00      	nop
 8003a58:	e096      	b.n	8003b88 <readPacket+0x20c>
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 8003a5a:	4b57      	ldr	r3, [pc, #348]	; (8003bb8 <readPacket+0x23c>)
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	22aa      	movs	r2, #170	; 0xaa
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d108      	bne.n	8003a76 <readPacket+0xfa>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a64:	2201      	movs	r2, #1
 8003a66:	4958      	ldr	r1, [pc, #352]	; (8003bc8 <readPacket+0x24c>)
 8003a68:	4851      	ldr	r0, [pc, #324]	; (8003bb0 <readPacket+0x234>)
 8003a6a:	f008 fba9 	bl	800c1c0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003a72:	bf00      	nop
 8003a74:	e088      	b.n	8003b88 <readPacket+0x20c>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8003a76:	4b50      	ldr	r3, [pc, #320]	; (8003bb8 <readPacket+0x23c>)
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	22ab      	movs	r2, #171	; 0xab
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d10d      	bne.n	8003a9c <readPacket+0x120>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003a80:	2201      	movs	r2, #1
 8003a82:	4952      	ldr	r1, [pc, #328]	; (8003bcc <readPacket+0x250>)
 8003a84:	484a      	ldr	r0, [pc, #296]	; (8003bb0 <readPacket+0x234>)
 8003a86:	f008 fb9b 	bl	800c1c0 <HAL_SPI_Receive_IT>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	494e      	ldr	r1, [pc, #312]	; (8003bc8 <readPacket+0x24c>)
 8003a8e:	4848      	ldr	r0, [pc, #288]	; (8003bb0 <readPacket+0x234>)
 8003a90:	f008 fb96 	bl	800c1c0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003a94:	2301      	movs	r3, #1
 8003a96:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003a98:	bf00      	nop
 8003a9a:	e075      	b.n	8003b88 <readPacket+0x20c>
		}
		// Keybit chosen by TX with Hamming-code and CRC check
		else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8003a9c:	4b46      	ldr	r3, [pc, #280]	; (8003bb8 <readPacket+0x23c>)
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	22ac      	movs	r2, #172	; 0xac
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d123      	bne.n	8003aee <readPacket+0x172>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	4948      	ldr	r1, [pc, #288]	; (8003bcc <readPacket+0x250>)
 8003aaa:	4841      	ldr	r0, [pc, #260]	; (8003bb0 <readPacket+0x234>)
 8003aac:	f008 fb88 	bl	800c1c0 <HAL_SPI_Receive_IT>
			for(int i=0; i<4; i++){
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	e00a      	b.n	8003acc <readPacket+0x150>
				HAL_SPI_Receive_IT(&hspi1, &CRC_array[i], 1);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	4a45      	ldr	r2, [pc, #276]	; (8003bd0 <readPacket+0x254>)
 8003aba:	4413      	add	r3, r2
 8003abc:	2201      	movs	r2, #1
 8003abe:	4619      	mov	r1, r3
 8003ac0:	483b      	ldr	r0, [pc, #236]	; (8003bb0 <readPacket+0x234>)
 8003ac2:	f008 fb7d 	bl	800c1c0 <HAL_SPI_Receive_IT>
			for(int i=0; i<4; i++){
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	613b      	str	r3, [r7, #16]
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	2b03      	cmp	r3, #3
 8003ad0:	ddf1      	ble.n	8003ab6 <readPacket+0x13a>
			}
			HAL_SPI_Receive_IT(&hspi1, &keyword_index, 1);
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	493f      	ldr	r1, [pc, #252]	; (8003bd4 <readPacket+0x258>)
 8003ad6:	4836      	ldr	r0, [pc, #216]	; (8003bb0 <readPacket+0x234>)
 8003ad8:	f008 fb72 	bl	800c1c0 <HAL_SPI_Receive_IT>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003adc:	2201      	movs	r2, #1
 8003ade:	493a      	ldr	r1, [pc, #232]	; (8003bc8 <readPacket+0x24c>)
 8003ae0:	4833      	ldr	r0, [pc, #204]	; (8003bb0 <readPacket+0x234>)
 8003ae2:	f008 fb6d 	bl	800c1c0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003aea:	bf00      	nop
 8003aec:	e04c      	b.n	8003b88 <readPacket+0x20c>

		}
		else if (Rx_packet_type == packet_type_keybit_CRC_ok){
 8003aee:	4b32      	ldr	r3, [pc, #200]	; (8003bb8 <readPacket+0x23c>)
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	22a0      	movs	r2, #160	; 0xa0
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d108      	bne.n	8003b0a <readPacket+0x18e>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003af8:	2201      	movs	r2, #1
 8003afa:	4933      	ldr	r1, [pc, #204]	; (8003bc8 <readPacket+0x24c>)
 8003afc:	482c      	ldr	r0, [pc, #176]	; (8003bb0 <readPacket+0x234>)
 8003afe:	f008 fb5f 	bl	800c1c0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003b02:	2301      	movs	r3, #1
 8003b04:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003b06:	bf00      	nop
 8003b08:	e03e      	b.n	8003b88 <readPacket+0x20c>
		}
		else if (Rx_packet_type == packet_type_keybit_CRC_bad){
 8003b0a:	4b2b      	ldr	r3, [pc, #172]	; (8003bb8 <readPacket+0x23c>)
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	22b0      	movs	r2, #176	; 0xb0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d108      	bne.n	8003b26 <readPacket+0x1aa>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003b14:	2201      	movs	r2, #1
 8003b16:	492c      	ldr	r1, [pc, #176]	; (8003bc8 <readPacket+0x24c>)
 8003b18:	4825      	ldr	r0, [pc, #148]	; (8003bb0 <readPacket+0x234>)
 8003b1a:	f008 fb51 	bl	800c1c0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003b22:	bf00      	nop
 8003b24:	e030      	b.n	8003b88 <readPacket+0x20c>
		}
		// Transmission of voice-key by TX to slaves
		else if (Rx_packet_type == packet_type_voice_key){
 8003b26:	4b24      	ldr	r3, [pc, #144]	; (8003bb8 <readPacket+0x23c>)
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	22bf      	movs	r2, #191	; 0xbf
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d12b      	bne.n	8003b88 <readPacket+0x20c>
			uint32_t val;
			uint8_t byte;
			for(uint8_t i = 0; i < 4; i++){
 8003b30:	2300      	movs	r3, #0
 8003b32:	72fb      	strb	r3, [r7, #11]
 8003b34:	e01d      	b.n	8003b72 <readPacket+0x1f6>
				val = 0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
				for(uint8_t b=0 ; b < 4 ;b++){
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	72bb      	strb	r3, [r7, #10]
 8003b3e:	e00d      	b.n	8003b5c <readPacket+0x1e0>
					HAL_SPI_Receive_IT(&hspi1, byte, 1);
 8003b40:	7a7b      	ldrb	r3, [r7, #9]
 8003b42:	2201      	movs	r2, #1
 8003b44:	4619      	mov	r1, r3
 8003b46:	481a      	ldr	r0, [pc, #104]	; (8003bb0 <readPacket+0x234>)
 8003b48:	f008 fb3a 	bl	800c1c0 <HAL_SPI_Receive_IT>
					val = (val << 8) | byte;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	021a      	lsls	r2, r3, #8
 8003b50:	7a7b      	ldrb	r3, [r7, #9]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	60fb      	str	r3, [r7, #12]
				for(uint8_t b=0 ; b < 4 ;b++){
 8003b56:	7abb      	ldrb	r3, [r7, #10]
 8003b58:	3301      	adds	r3, #1
 8003b5a:	72bb      	strb	r3, [r7, #10]
 8003b5c:	7abb      	ldrb	r3, [r7, #10]
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d9ee      	bls.n	8003b40 <readPacket+0x1c4>
				}
				voice_key[i] = val;
 8003b62:	7afb      	ldrb	r3, [r7, #11]
 8003b64:	491c      	ldr	r1, [pc, #112]	; (8003bd8 <readPacket+0x25c>)
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(uint8_t i = 0; i < 4; i++){
 8003b6c:	7afb      	ldrb	r3, [r7, #11]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	72fb      	strb	r3, [r7, #11]
 8003b72:	7afb      	ldrb	r3, [r7, #11]
 8003b74:	2b03      	cmp	r3, #3
 8003b76:	d9de      	bls.n	8003b36 <readPacket+0x1ba>
			}
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003b78:	2201      	movs	r2, #1
 8003b7a:	4913      	ldr	r1, [pc, #76]	; (8003bc8 <readPacket+0x24c>)
 8003b7c:	480c      	ldr	r0, [pc, #48]	; (8003bb0 <readPacket+0x234>)
 8003b7e:	f008 fb1f 	bl	800c1c0 <HAL_SPI_Receive_IT>
			valid = 1;
 8003b82:	2301      	movs	r3, #1
 8003b84:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003b86:	bf00      	nop
		}
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003b88:	2201      	movs	r2, #1
 8003b8a:	2104      	movs	r1, #4
 8003b8c:	4807      	ldr	r0, [pc, #28]	; (8003bac <readPacket+0x230>)
 8003b8e:	f003 fbad 	bl	80072ec <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003b92:	2201      	movs	r2, #1
 8003b94:	2104      	movs	r1, #4
 8003b96:	4805      	ldr	r0, [pc, #20]	; (8003bac <readPacket+0x230>)
 8003b98:	f003 fba8 	bl	80072ec <HAL_GPIO_WritePin>
	return valid;
 8003b9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	08013524 	.word	0x08013524
 8003bac:	40020000 	.word	0x40020000
 8003bb0:	20000a50 	.word	0x20000a50
 8003bb4:	2000093c 	.word	0x2000093c
 8003bb8:	2000093d 	.word	0x2000093d
 8003bbc:	20000aec 	.word	0x20000aec
 8003bc0:	20000ae9 	.word	0x20000ae9
 8003bc4:	20000964 	.word	0x20000964
 8003bc8:	20000aeb 	.word	0x20000aeb
 8003bcc:	20000ae8 	.word	0x20000ae8
 8003bd0:	20000a18 	.word	0x20000a18
 8003bd4:	20000960 	.word	0x20000960
 8003bd8:	200000a4 	.word	0x200000a4

08003bdc <writeKeybitPacket>:


void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b090      	sub	sp, #64	; 0x40
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 8003be8:	2305      	movs	r3, #5
 8003bea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if(keybit_type == packet_type_keybit_chosen){
 8003bee:	22aa      	movs	r2, #170	; 0xaa
 8003bf0:	78fb      	ldrb	r3, [r7, #3]
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d128      	bne.n	8003c48 <writeKeybitPacket+0x6c>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = ptrdev->ID , source_ID};
 8003bf6:	2310      	movs	r3, #16
 8003bf8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8003bfc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003c00:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8003c04:	23aa      	movs	r3, #170	; 0xaa
 8003c06:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	781a      	ldrb	r2, [r3, #0]
 8003c0e:	4b8e      	ldr	r3, [pc, #568]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	4b8d      	ldr	r3, [pc, #564]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003c20:	2200      	movs	r2, #0
 8003c22:	2104      	movs	r1, #4
 8003c24:	4889      	ldr	r0, [pc, #548]	; (8003e4c <writeKeybitPacket+0x270>)
 8003c26:	f003 fb61 	bl	80072ec <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003c2a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003c2e:	2205      	movs	r2, #5
 8003c30:	4619      	mov	r1, r3
 8003c32:	4887      	ldr	r0, [pc, #540]	; (8003e50 <writeKeybitPacket+0x274>)
 8003c34:	f008 fa42 	bl	800c0bc <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003c38:	2201      	movs	r2, #1
 8003c3a:	2104      	movs	r1, #4
 8003c3c:	4883      	ldr	r0, [pc, #524]	; (8003e4c <writeKeybitPacket+0x270>)
 8003c3e:	f003 fb55 	bl	80072ec <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003c42:	f7fd fa53 	bl	80010ec <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 8003c46:	e0fa      	b.n	8003e3e <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 8003c48:	22ab      	movs	r2, #171	; 0xab
 8003c4a:	78fb      	ldrb	r3, [r7, #3]
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d131      	bne.n	8003cb4 <writeKeybitPacket+0xd8>
		packet_total_length+=1;
 8003c50:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003c54:	3301      	adds	r3, #1
 8003c56:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming};
 8003c5a:	2310      	movs	r3, #16
 8003c5c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8003c60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003c64:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8003c68:	23ab      	movs	r3, #171	; 0xab
 8003c6a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	781a      	ldrb	r2, [r3, #0]
 8003c72:	4b75      	ldr	r3, [pc, #468]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003c74:	701a      	strb	r2, [r3, #0]
 8003c76:	4b74      	ldr	r3, [pc, #464]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8003c7e:	2301      	movs	r3, #1
 8003c80:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8003c84:	4b73      	ldr	r3, [pc, #460]	; (8003e54 <writeKeybitPacket+0x278>)
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	2104      	movs	r1, #4
 8003c90:	486e      	ldr	r0, [pc, #440]	; (8003e4c <writeKeybitPacket+0x270>)
 8003c92:	f003 fb2b 	bl	80072ec <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003c96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003c9a:	2206      	movs	r2, #6
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	486c      	ldr	r0, [pc, #432]	; (8003e50 <writeKeybitPacket+0x274>)
 8003ca0:	f008 fa0c 	bl	800c0bc <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	2104      	movs	r1, #4
 8003ca8:	4868      	ldr	r0, [pc, #416]	; (8003e4c <writeKeybitPacket+0x270>)
 8003caa:	f003 fb1f 	bl	80072ec <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003cae:	f7fd fa1d 	bl	80010ec <ADF_set_Tx_mode>
}
 8003cb2:	e0c4      	b.n	8003e3e <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 8003cb4:	22ac      	movs	r2, #172	; 0xac
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d146      	bne.n	8003d4a <writeKeybitPacket+0x16e>
		packet_total_length+=6;
 8003cbc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003cc0:	3306      	adds	r3, #6
 8003cc2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID, Hamming, CRC_array[0],CRC_array[1],CRC_array[2],CRC_array[3], ptrdev->keywords_128bit};
 8003cc6:	2310      	movs	r3, #16
 8003cc8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8003ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003cd0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003cd4:	23ac      	movs	r3, #172	; 0xac
 8003cd6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	781a      	ldrb	r2, [r3, #0]
 8003cde:	4b5a      	ldr	r3, [pc, #360]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003ce0:	701a      	strb	r2, [r3, #0]
 8003ce2:	4b59      	ldr	r3, [pc, #356]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003cea:	2301      	movs	r3, #1
 8003cec:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003cf0:	4b58      	ldr	r3, [pc, #352]	; (8003e54 <writeKeybitPacket+0x278>)
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8003cf8:	4b57      	ldr	r3, [pc, #348]	; (8003e58 <writeKeybitPacket+0x27c>)
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003d00:	4b55      	ldr	r3, [pc, #340]	; (8003e58 <writeKeybitPacket+0x27c>)
 8003d02:	785b      	ldrb	r3, [r3, #1]
 8003d04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d08:	4b53      	ldr	r3, [pc, #332]	; (8003e58 <writeKeybitPacket+0x27c>)
 8003d0a:	789b      	ldrb	r3, [r3, #2]
 8003d0c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8003d10:	4b51      	ldr	r3, [pc, #324]	; (8003e58 <writeKeybitPacket+0x27c>)
 8003d12:	78db      	ldrb	r3, [r3, #3]
 8003d14:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003d1e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003d22:	2200      	movs	r2, #0
 8003d24:	2104      	movs	r1, #4
 8003d26:	4849      	ldr	r0, [pc, #292]	; (8003e4c <writeKeybitPacket+0x270>)
 8003d28:	f003 fae0 	bl	80072ec <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d30:	220b      	movs	r2, #11
 8003d32:	4619      	mov	r1, r3
 8003d34:	4846      	ldr	r0, [pc, #280]	; (8003e50 <writeKeybitPacket+0x274>)
 8003d36:	f008 f9c1 	bl	800c0bc <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	2104      	movs	r1, #4
 8003d3e:	4843      	ldr	r0, [pc, #268]	; (8003e4c <writeKeybitPacket+0x270>)
 8003d40:	f003 fad4 	bl	80072ec <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003d44:	f7fd f9d2 	bl	80010ec <ADF_set_Tx_mode>
}
 8003d48:	e079      	b.n	8003e3e <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 8003d4a:	22a0      	movs	r2, #160	; 0xa0
 8003d4c:	78fb      	ldrb	r3, [r7, #3]
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d124      	bne.n	8003d9c <writeKeybitPacket+0x1c0>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 8003d52:	2310      	movs	r3, #16
 8003d54:	773b      	strb	r3, [r7, #28]
 8003d56:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d5a:	777b      	strb	r3, [r7, #29]
 8003d5c:	23a0      	movs	r3, #160	; 0xa0
 8003d5e:	77bb      	strb	r3, [r7, #30]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	781a      	ldrb	r2, [r3, #0]
 8003d64:	4b38      	ldr	r3, [pc, #224]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003d66:	701a      	strb	r2, [r3, #0]
 8003d68:	4b37      	ldr	r3, [pc, #220]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	77fb      	strb	r3, [r7, #31]
 8003d6e:	2301      	movs	r3, #1
 8003d70:	f887 3020 	strb.w	r3, [r7, #32]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003d74:	2200      	movs	r2, #0
 8003d76:	2104      	movs	r1, #4
 8003d78:	4834      	ldr	r0, [pc, #208]	; (8003e4c <writeKeybitPacket+0x270>)
 8003d7a:	f003 fab7 	bl	80072ec <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003d7e:	f107 031c 	add.w	r3, r7, #28
 8003d82:	2205      	movs	r2, #5
 8003d84:	4619      	mov	r1, r3
 8003d86:	4832      	ldr	r0, [pc, #200]	; (8003e50 <writeKeybitPacket+0x274>)
 8003d88:	f008 f998 	bl	800c0bc <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	2104      	movs	r1, #4
 8003d90:	482e      	ldr	r0, [pc, #184]	; (8003e4c <writeKeybitPacket+0x270>)
 8003d92:	f003 faab 	bl	80072ec <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003d96:	f7fd f9a9 	bl	80010ec <ADF_set_Tx_mode>
}
 8003d9a:	e050      	b.n	8003e3e <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_CRC_bad){
 8003d9c:	22b0      	movs	r2, #176	; 0xb0
 8003d9e:	78fb      	ldrb	r3, [r7, #3]
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d123      	bne.n	8003dec <writeKeybitPacket+0x210>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_bad, dest_ID = ptrdev->ID , source_ID};
 8003da4:	2310      	movs	r3, #16
 8003da6:	753b      	strb	r3, [r7, #20]
 8003da8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003dac:	757b      	strb	r3, [r7, #21]
 8003dae:	23b0      	movs	r3, #176	; 0xb0
 8003db0:	75bb      	strb	r3, [r7, #22]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	781a      	ldrb	r2, [r3, #0]
 8003db6:	4b24      	ldr	r3, [pc, #144]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003db8:	701a      	strb	r2, [r3, #0]
 8003dba:	4b23      	ldr	r3, [pc, #140]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	75fb      	strb	r3, [r7, #23]
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	2104      	movs	r1, #4
 8003dc8:	4820      	ldr	r0, [pc, #128]	; (8003e4c <writeKeybitPacket+0x270>)
 8003dca:	f003 fa8f 	bl	80072ec <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003dce:	f107 0314 	add.w	r3, r7, #20
 8003dd2:	2205      	movs	r2, #5
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	481e      	ldr	r0, [pc, #120]	; (8003e50 <writeKeybitPacket+0x274>)
 8003dd8:	f008 f970 	bl	800c0bc <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003ddc:	2201      	movs	r2, #1
 8003dde:	2104      	movs	r1, #4
 8003de0:	481a      	ldr	r0, [pc, #104]	; (8003e4c <writeKeybitPacket+0x270>)
 8003de2:	f003 fa83 	bl	80072ec <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003de6:	f7fd f981 	bl	80010ec <ADF_set_Tx_mode>
}
 8003dea:	e028      	b.n	8003e3e <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_reply){
 8003dec:	220f      	movs	r2, #15
 8003dee:	78fb      	ldrb	r3, [r7, #3]
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d124      	bne.n	8003e3e <writeKeybitPacket+0x262>
		uint8_t header[] = {0x10, packet_total_length, packet_type_reply, dest_ID = ptrdev->ID , source_ID};
 8003df4:	2310      	movs	r3, #16
 8003df6:	733b      	strb	r3, [r7, #12]
 8003df8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003dfc:	737b      	strb	r3, [r7, #13]
 8003dfe:	230f      	movs	r3, #15
 8003e00:	73bb      	strb	r3, [r7, #14]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	781a      	ldrb	r2, [r3, #0]
 8003e06:	4b10      	ldr	r3, [pc, #64]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003e08:	701a      	strb	r2, [r3, #0]
 8003e0a:	4b0f      	ldr	r3, [pc, #60]	; (8003e48 <writeKeybitPacket+0x26c>)
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	73fb      	strb	r3, [r7, #15]
 8003e10:	2301      	movs	r3, #1
 8003e12:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003e14:	2200      	movs	r2, #0
 8003e16:	2104      	movs	r1, #4
 8003e18:	480c      	ldr	r0, [pc, #48]	; (8003e4c <writeKeybitPacket+0x270>)
 8003e1a:	f003 fa67 	bl	80072ec <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003e1e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	f107 030c 	add.w	r3, r7, #12
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4809      	ldr	r0, [pc, #36]	; (8003e50 <writeKeybitPacket+0x274>)
 8003e2c:	f008 f946 	bl	800c0bc <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003e30:	2201      	movs	r2, #1
 8003e32:	2104      	movs	r1, #4
 8003e34:	4805      	ldr	r0, [pc, #20]	; (8003e4c <writeKeybitPacket+0x270>)
 8003e36:	f003 fa59 	bl	80072ec <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003e3a:	f7fd f957 	bl	80010ec <ADF_set_Tx_mode>
}
 8003e3e:	bf00      	nop
 8003e40:	3740      	adds	r7, #64	; 0x40
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	200000a0 	.word	0x200000a0
 8003e4c:	40020000 	.word	0x40020000
 8003e50:	20000a50 	.word	0x20000a50
 8003e54:	20000ae8 	.word	0x20000ae8
 8003e58:	20000a18 	.word	0x20000a18

08003e5c <playAudio>:

void playAudio(){
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 8003e62:	2300      	movs	r3, #0
 8003e64:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8003e66:	4b10      	ldr	r3, [pc, #64]	; (8003ea8 <playAudio+0x4c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7fd fa84 	bl	8001378 <circular_buf_size>
 8003e70:	4603      	mov	r3, r0
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	4b0d      	ldr	r3, [pc, #52]	; (8003eac <playAudio+0x50>)
 8003e76:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8003e78:	4b0c      	ldr	r3, [pc, #48]	; (8003eac <playAudio+0x50>)
 8003e7a:	881b      	ldrh	r3, [r3, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00e      	beq.n	8003e9e <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8003e80:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <playAudio+0x4c>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	1d3a      	adds	r2, r7, #4
 8003e86:	4611      	mov	r1, r2
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fd fad5 	bl	8001438 <circular_buf_get>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 8003e92:	88bb      	ldrh	r3, [r7, #4]
 8003e94:	2208      	movs	r2, #8
 8003e96:	2100      	movs	r1, #0
 8003e98:	4805      	ldr	r0, [pc, #20]	; (8003eb0 <playAudio+0x54>)
 8003e9a:	f003 f815 	bl	8006ec8 <HAL_DAC_SetValue>
	}
}
 8003e9e:	bf00      	nop
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	200007d4 	.word	0x200007d4
 8003eac:	200002ec 	.word	0x200002ec
 8003eb0:	20000928 	.word	0x20000928

08003eb4 <Hamming_create>:

uint8_t Hamming_create(uint8_t key){
 8003eb4:	b480      	push	{r7}
 8003eb6:	b087      	sub	sp, #28
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	4603      	mov	r3, r0
 8003ebc:	71fb      	strb	r3, [r7, #7]
	uint8_t bit_0 =  key	 & 0x01;
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_1 = (key>>1) & 0x01;
 8003ec6:	79fb      	ldrb	r3, [r7, #7]
 8003ec8:	085b      	lsrs	r3, r3, #1
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_2 = (key>>2) & 0x01;
 8003ed2:	79fb      	ldrb	r3, [r7, #7]
 8003ed4:	089b      	lsrs	r3, r3, #2
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	757b      	strb	r3, [r7, #21]
	uint8_t bit_3 = (key>>3) & 0x01;
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	08db      	lsrs	r3, r3, #3
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	753b      	strb	r3, [r7, #20]
	uint8_t bit_4 = (key>>4) & 0x01;
 8003eea:	79fb      	ldrb	r3, [r7, #7]
 8003eec:	091b      	lsrs	r3, r3, #4
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	74fb      	strb	r3, [r7, #19]
	uint8_t bit_5 = (key>>5) & 0x01;
 8003ef6:	79fb      	ldrb	r3, [r7, #7]
 8003ef8:	095b      	lsrs	r3, r3, #5
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	f003 0301 	and.w	r3, r3, #1
 8003f00:	74bb      	strb	r3, [r7, #18]
	uint8_t bit_6 = (key>>6) & 0x01;
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	099b      	lsrs	r3, r3, #6
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	747b      	strb	r3, [r7, #17]
	uint8_t bit_7 = (key>>7) & 0x01;
 8003f0e:	79fb      	ldrb	r3, [r7, #7]
 8003f10:	09db      	lsrs	r3, r3, #7
 8003f12:	743b      	strb	r3, [r7, #16]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 8003f14:	7dfa      	ldrb	r2, [r7, #23]
 8003f16:	7dbb      	ldrb	r3, [r7, #22]
 8003f18:	4053      	eors	r3, r2
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	7d3b      	ldrb	r3, [r7, #20]
 8003f1e:	4053      	eors	r3, r2
 8003f20:	b2da      	uxtb	r2, r3
 8003f22:	7cfb      	ldrb	r3, [r7, #19]
 8003f24:	4053      	eors	r3, r2
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	7c7b      	ldrb	r3, [r7, #17]
 8003f2a:	4053      	eors	r3, r2
 8003f2c:	73fb      	strb	r3, [r7, #15]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8003f2e:	7dfa      	ldrb	r2, [r7, #23]
 8003f30:	7d7b      	ldrb	r3, [r7, #21]
 8003f32:	4053      	eors	r3, r2
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	7d3b      	ldrb	r3, [r7, #20]
 8003f38:	4053      	eors	r3, r2
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	7cbb      	ldrb	r3, [r7, #18]
 8003f3e:	4053      	eors	r3, r2
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	7c7b      	ldrb	r3, [r7, #17]
 8003f44:	4053      	eors	r3, r2
 8003f46:	73bb      	strb	r3, [r7, #14]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 8003f48:	7dba      	ldrb	r2, [r7, #22]
 8003f4a:	7d7b      	ldrb	r3, [r7, #21]
 8003f4c:	4053      	eors	r3, r2
 8003f4e:	b2da      	uxtb	r2, r3
 8003f50:	7d3b      	ldrb	r3, [r7, #20]
 8003f52:	4053      	eors	r3, r2
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	7c3b      	ldrb	r3, [r7, #16]
 8003f58:	4053      	eors	r3, r2
 8003f5a:	737b      	strb	r3, [r7, #13]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003f5c:	7cfa      	ldrb	r2, [r7, #19]
 8003f5e:	7cbb      	ldrb	r3, [r7, #18]
 8003f60:	4053      	eors	r3, r2
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	7c7b      	ldrb	r3, [r7, #17]
 8003f66:	4053      	eors	r3, r2
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	7c3b      	ldrb	r3, [r7, #16]
 8003f6c:	4053      	eors	r3, r2
 8003f6e:	733b      	strb	r3, [r7, #12]

	uint8_t Tx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 8003f70:	7b3b      	ldrb	r3, [r7, #12]
 8003f72:	005a      	lsls	r2, r3, #1
 8003f74:	7b7b      	ldrb	r3, [r7, #13]
 8003f76:	4413      	add	r3, r2
 8003f78:	005a      	lsls	r2, r3, #1
 8003f7a:	7bbb      	ldrb	r3, [r7, #14]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
 8003f86:	4413      	add	r3, r2
 8003f88:	72fb      	strb	r3, [r7, #11]
	Tx_code = 0x0F & Tx_code;
 8003f8a:	7afb      	ldrb	r3, [r7, #11]
 8003f8c:	f003 030f 	and.w	r3, r3, #15
 8003f90:	72fb      	strb	r3, [r7, #11]
	return Tx_code;
 8003f92:	7afb      	ldrb	r3, [r7, #11]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	371c      	adds	r7, #28
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <Hamming_correct>:

uint8_t Hamming_correct(uint8_t Tx_code, uint8_t key){
 8003fa0:	b480      	push	{r7}
 8003fa2:	b089      	sub	sp, #36	; 0x24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	460a      	mov	r2, r1
 8003faa:	71fb      	strb	r3, [r7, #7]
 8003fac:	4613      	mov	r3, r2
 8003fae:	71bb      	strb	r3, [r7, #6]
	uint8_t bit_0 =  key 	 & 0x01;
 8003fb0:	79bb      	ldrb	r3, [r7, #6]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	76fb      	strb	r3, [r7, #27]
	uint8_t bit_1 = (key>>1) & 0x01;
 8003fb8:	79bb      	ldrb	r3, [r7, #6]
 8003fba:	085b      	lsrs	r3, r3, #1
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	76bb      	strb	r3, [r7, #26]
	uint8_t bit_2 = (key>>2) & 0x01;
 8003fc4:	79bb      	ldrb	r3, [r7, #6]
 8003fc6:	089b      	lsrs	r3, r3, #2
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	767b      	strb	r3, [r7, #25]
	uint8_t bit_3 = (key>>3) & 0x01;
 8003fd0:	79bb      	ldrb	r3, [r7, #6]
 8003fd2:	08db      	lsrs	r3, r3, #3
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	763b      	strb	r3, [r7, #24]
	uint8_t bit_4 = (key>>4) & 0x01;
 8003fdc:	79bb      	ldrb	r3, [r7, #6]
 8003fde:	091b      	lsrs	r3, r3, #4
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_5 = (key>>5) & 0x01;
 8003fe8:	79bb      	ldrb	r3, [r7, #6]
 8003fea:	095b      	lsrs	r3, r3, #5
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_6 = (key>>6) & 0x01;
 8003ff4:	79bb      	ldrb	r3, [r7, #6]
 8003ff6:	099b      	lsrs	r3, r3, #6
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	757b      	strb	r3, [r7, #21]
	uint8_t bit_7 = (key>>7) & 0x01;
 8004000:	79bb      	ldrb	r3, [r7, #6]
 8004002:	09db      	lsrs	r3, r3, #7
 8004004:	753b      	strb	r3, [r7, #20]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 8004006:	7efa      	ldrb	r2, [r7, #27]
 8004008:	7ebb      	ldrb	r3, [r7, #26]
 800400a:	4053      	eors	r3, r2
 800400c:	b2da      	uxtb	r2, r3
 800400e:	7e3b      	ldrb	r3, [r7, #24]
 8004010:	4053      	eors	r3, r2
 8004012:	b2da      	uxtb	r2, r3
 8004014:	7dfb      	ldrb	r3, [r7, #23]
 8004016:	4053      	eors	r3, r2
 8004018:	b2da      	uxtb	r2, r3
 800401a:	7d7b      	ldrb	r3, [r7, #21]
 800401c:	4053      	eors	r3, r2
 800401e:	74fb      	strb	r3, [r7, #19]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8004020:	7efa      	ldrb	r2, [r7, #27]
 8004022:	7e7b      	ldrb	r3, [r7, #25]
 8004024:	4053      	eors	r3, r2
 8004026:	b2da      	uxtb	r2, r3
 8004028:	7e3b      	ldrb	r3, [r7, #24]
 800402a:	4053      	eors	r3, r2
 800402c:	b2da      	uxtb	r2, r3
 800402e:	7dbb      	ldrb	r3, [r7, #22]
 8004030:	4053      	eors	r3, r2
 8004032:	b2da      	uxtb	r2, r3
 8004034:	7d7b      	ldrb	r3, [r7, #21]
 8004036:	4053      	eors	r3, r2
 8004038:	74bb      	strb	r3, [r7, #18]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 800403a:	7eba      	ldrb	r2, [r7, #26]
 800403c:	7e7b      	ldrb	r3, [r7, #25]
 800403e:	4053      	eors	r3, r2
 8004040:	b2da      	uxtb	r2, r3
 8004042:	7e3b      	ldrb	r3, [r7, #24]
 8004044:	4053      	eors	r3, r2
 8004046:	b2da      	uxtb	r2, r3
 8004048:	7d3b      	ldrb	r3, [r7, #20]
 800404a:	4053      	eors	r3, r2
 800404c:	747b      	strb	r3, [r7, #17]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 800404e:	7dfa      	ldrb	r2, [r7, #23]
 8004050:	7dbb      	ldrb	r3, [r7, #22]
 8004052:	4053      	eors	r3, r2
 8004054:	b2da      	uxtb	r2, r3
 8004056:	7d7b      	ldrb	r3, [r7, #21]
 8004058:	4053      	eors	r3, r2
 800405a:	b2da      	uxtb	r2, r3
 800405c:	7d3b      	ldrb	r3, [r7, #20]
 800405e:	4053      	eors	r3, r2
 8004060:	743b      	strb	r3, [r7, #16]

	uint8_t Rx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 8004062:	7c3b      	ldrb	r3, [r7, #16]
 8004064:	005a      	lsls	r2, r3, #1
 8004066:	7c7b      	ldrb	r3, [r7, #17]
 8004068:	4413      	add	r3, r2
 800406a:	005a      	lsls	r2, r3, #1
 800406c:	7cbb      	ldrb	r3, [r7, #18]
 800406e:	4413      	add	r3, r2
 8004070:	b2db      	uxtb	r3, r3
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	b2da      	uxtb	r2, r3
 8004076:	7cfb      	ldrb	r3, [r7, #19]
 8004078:	4413      	add	r3, r2
 800407a:	73fb      	strb	r3, [r7, #15]

	if (Rx_code != Tx_code){
 800407c:	7bfa      	ldrb	r2, [r7, #15]
 800407e:	79fb      	ldrb	r3, [r7, #7]
 8004080:	429a      	cmp	r2, r3
 8004082:	d07e      	beq.n	8004182 <Hamming_correct+0x1e2>
		uint8_t control_0 = 0;
 8004084:	2300      	movs	r3, #0
 8004086:	77fb      	strb	r3, [r7, #31]
		uint8_t control_1 = 0;
 8004088:	2300      	movs	r3, #0
 800408a:	77bb      	strb	r3, [r7, #30]
		uint8_t control_2 = 0;
 800408c:	2300      	movs	r3, #0
 800408e:	777b      	strb	r3, [r7, #29]
		uint8_t control_3 = 0;
 8004090:	2300      	movs	r3, #0
 8004092:	773b      	strb	r3, [r7, #28]

		if (parity_0 != (Tx_code & 0x01))
 8004094:	7cfa      	ldrb	r2, [r7, #19]
 8004096:	79fb      	ldrb	r3, [r7, #7]
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	429a      	cmp	r2, r3
 800409e:	d001      	beq.n	80040a4 <Hamming_correct+0x104>
			control_0 = 1;
 80040a0:	2301      	movs	r3, #1
 80040a2:	77fb      	strb	r3, [r7, #31]
		if (parity_1 != ((Tx_code>>1) & 0x01))
 80040a4:	7cba      	ldrb	r2, [r7, #18]
 80040a6:	79fb      	ldrb	r3, [r7, #7]
 80040a8:	085b      	lsrs	r3, r3, #1
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d001      	beq.n	80040b8 <Hamming_correct+0x118>
			control_1 = 1;
 80040b4:	2301      	movs	r3, #1
 80040b6:	77bb      	strb	r3, [r7, #30]
		if (parity_2 != ((Tx_code>>2) & 0x01))
 80040b8:	7c7a      	ldrb	r2, [r7, #17]
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	089b      	lsrs	r3, r3, #2
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d001      	beq.n	80040cc <Hamming_correct+0x12c>
			control_2 = 1;
 80040c8:	2301      	movs	r3, #1
 80040ca:	777b      	strb	r3, [r7, #29]
		if (parity_3 != ((Tx_code>>3) & 0x01))
 80040cc:	7c3a      	ldrb	r2, [r7, #16]
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	08db      	lsrs	r3, r3, #3
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	429a      	cmp	r2, r3
 80040da:	d001      	beq.n	80040e0 <Hamming_correct+0x140>
			control_3 = 1;
 80040dc:	2301      	movs	r3, #1
 80040de:	773b      	strb	r3, [r7, #28]

		uint8_t control = (control_3 * 8) + (control_2 * 4) + (control_1 * 2) + control_0;
 80040e0:	7f3b      	ldrb	r3, [r7, #28]
 80040e2:	005a      	lsls	r2, r3, #1
 80040e4:	7f7b      	ldrb	r3, [r7, #29]
 80040e6:	4413      	add	r3, r2
 80040e8:	005a      	lsls	r2, r3, #1
 80040ea:	7fbb      	ldrb	r3, [r7, #30]
 80040ec:	4413      	add	r3, r2
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	b2da      	uxtb	r2, r3
 80040f4:	7ffb      	ldrb	r3, [r7, #31]
 80040f6:	4413      	add	r3, r2
 80040f8:	73bb      	strb	r3, [r7, #14]

		// Key correction
		switch(control)	{
 80040fa:	7bbb      	ldrb	r3, [r7, #14]
 80040fc:	3b03      	subs	r3, #3
 80040fe:	2b09      	cmp	r3, #9
 8004100:	d83f      	bhi.n	8004182 <Hamming_correct+0x1e2>
 8004102:	a201      	add	r2, pc, #4	; (adr r2, 8004108 <Hamming_correct+0x168>)
 8004104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004108:	08004131 	.word	0x08004131
 800410c:	08004183 	.word	0x08004183
 8004110:	0800413b 	.word	0x0800413b
 8004114:	08004145 	.word	0x08004145
 8004118:	0800414f 	.word	0x0800414f
 800411c:	08004183 	.word	0x08004183
 8004120:	08004159 	.word	0x08004159
 8004124:	08004163 	.word	0x08004163
 8004128:	0800416d 	.word	0x0800416d
 800412c:	08004177 	.word	0x08004177
			case 3:
				key ^= 1UL << 0;
 8004130:	79bb      	ldrb	r3, [r7, #6]
 8004132:	f083 0301 	eor.w	r3, r3, #1
 8004136:	71bb      	strb	r3, [r7, #6]
				break;
 8004138:	e023      	b.n	8004182 <Hamming_correct+0x1e2>
			case 5:
				key ^= 1UL << 1;
 800413a:	79bb      	ldrb	r3, [r7, #6]
 800413c:	f083 0302 	eor.w	r3, r3, #2
 8004140:	71bb      	strb	r3, [r7, #6]
				break;
 8004142:	e01e      	b.n	8004182 <Hamming_correct+0x1e2>
			case 6:
				key ^= 1UL << 2;
 8004144:	79bb      	ldrb	r3, [r7, #6]
 8004146:	f083 0304 	eor.w	r3, r3, #4
 800414a:	71bb      	strb	r3, [r7, #6]
				break;
 800414c:	e019      	b.n	8004182 <Hamming_correct+0x1e2>
			case 7:
				key ^= 1UL << 3;
 800414e:	79bb      	ldrb	r3, [r7, #6]
 8004150:	f083 0308 	eor.w	r3, r3, #8
 8004154:	71bb      	strb	r3, [r7, #6]
				break;
 8004156:	e014      	b.n	8004182 <Hamming_correct+0x1e2>
			case 9:
				key ^= 1UL << 4;
 8004158:	79bb      	ldrb	r3, [r7, #6]
 800415a:	f083 0310 	eor.w	r3, r3, #16
 800415e:	71bb      	strb	r3, [r7, #6]
				break;
 8004160:	e00f      	b.n	8004182 <Hamming_correct+0x1e2>
			case 10:
				key ^= 1UL << 5;
 8004162:	79bb      	ldrb	r3, [r7, #6]
 8004164:	f083 0320 	eor.w	r3, r3, #32
 8004168:	71bb      	strb	r3, [r7, #6]
				break;
 800416a:	e00a      	b.n	8004182 <Hamming_correct+0x1e2>
			case 11:
				key ^= 1UL << 6;
 800416c:	79bb      	ldrb	r3, [r7, #6]
 800416e:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8004172:	71bb      	strb	r3, [r7, #6]
				break;
 8004174:	e005      	b.n	8004182 <Hamming_correct+0x1e2>
			case 12:
				key ^= 1UL << 7;
 8004176:	79bb      	ldrb	r3, [r7, #6]
 8004178:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 800417c:	43db      	mvns	r3, r3
 800417e:	71bb      	strb	r3, [r7, #6]
				break;
 8004180:	bf00      	nop
		}
	}
	return key;
 8004182:	79bb      	ldrb	r3, [r7, #6]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3724      	adds	r7, #36	; 0x24
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <CRC_create>:

void CRC_create(device *ptrdev){
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	CRC_sum = HAL_CRC_Calculate(&hcrc, ptrdev->key_CRC_128bit, 4);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	3334      	adds	r3, #52	; 0x34
 800419c:	2204      	movs	r2, #4
 800419e:	4619      	mov	r1, r3
 80041a0:	480e      	ldr	r0, [pc, #56]	; (80041dc <CRC_create+0x4c>)
 80041a2:	f001 fed2 	bl	8005f4a <HAL_CRC_Calculate>
 80041a6:	4602      	mov	r2, r0
 80041a8:	4b0d      	ldr	r3, [pc, #52]	; (80041e0 <CRC_create+0x50>)
 80041aa:	601a      	str	r2, [r3, #0]
	// LSB to MSB (0 to 3)
	for(int i=0; i<4; i++)	{
 80041ac:	2300      	movs	r3, #0
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	e00d      	b.n	80041ce <CRC_create+0x3e>
		CRC_array[3-i] = (CRC_sum >> (i*8));
 80041b2:	4b0b      	ldr	r3, [pc, #44]	; (80041e0 <CRC_create+0x50>)
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	40da      	lsrs	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f1c3 0303 	rsb	r3, r3, #3
 80041c2:	b2d1      	uxtb	r1, r2
 80041c4:	4a07      	ldr	r2, [pc, #28]	; (80041e4 <CRC_create+0x54>)
 80041c6:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i<4; i++)	{
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	3301      	adds	r3, #1
 80041cc:	60fb      	str	r3, [r7, #12]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2b03      	cmp	r3, #3
 80041d2:	ddee      	ble.n	80041b2 <CRC_create+0x22>
	}
}
 80041d4:	bf00      	nop
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	200007c8 	.word	0x200007c8
 80041e0:	2000070c 	.word	0x2000070c
 80041e4:	20000a18 	.word	0x20000a18

080041e8 <CRC_check>:

uint8_t CRC_check(device *ptrdev){
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
	CRC_c = HAL_CRC_Calculate(&hcrc, ptrdev->key_CRC_128bit, 4);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3334      	adds	r3, #52	; 0x34
 80041f4:	2204      	movs	r2, #4
 80041f6:	4619      	mov	r1, r3
 80041f8:	4812      	ldr	r0, [pc, #72]	; (8004244 <CRC_check+0x5c>)
 80041fa:	f001 fea6 	bl	8005f4a <HAL_CRC_Calculate>
 80041fe:	4602      	mov	r2, r0
 8004200:	4b11      	ldr	r3, [pc, #68]	; (8004248 <CRC_check+0x60>)
 8004202:	601a      	str	r2, [r3, #0]
	for (int i=0; i < 4; i++){
 8004204:	2300      	movs	r3, #0
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	e00c      	b.n	8004224 <CRC_check+0x3c>
		CRC_sum = (CRC_sum << 8) | CRC_array[i];
 800420a:	4b10      	ldr	r3, [pc, #64]	; (800424c <CRC_check+0x64>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	021b      	lsls	r3, r3, #8
 8004210:	490f      	ldr	r1, [pc, #60]	; (8004250 <CRC_check+0x68>)
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	440a      	add	r2, r1
 8004216:	7812      	ldrb	r2, [r2, #0]
 8004218:	4313      	orrs	r3, r2
 800421a:	4a0c      	ldr	r2, [pc, #48]	; (800424c <CRC_check+0x64>)
 800421c:	6013      	str	r3, [r2, #0]
	for (int i=0; i < 4; i++){
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	3301      	adds	r3, #1
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2b03      	cmp	r3, #3
 8004228:	ddef      	ble.n	800420a <CRC_check+0x22>
	}
	return (CRC_c==CRC_sum?1:0);
 800422a:	4b07      	ldr	r3, [pc, #28]	; (8004248 <CRC_check+0x60>)
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	4b07      	ldr	r3, [pc, #28]	; (800424c <CRC_check+0x64>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	429a      	cmp	r2, r3
 8004234:	bf0c      	ite	eq
 8004236:	2301      	moveq	r3, #1
 8004238:	2300      	movne	r3, #0
 800423a:	b2db      	uxtb	r3, r3
}
 800423c:	4618      	mov	r0, r3
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	200007c8 	.word	0x200007c8
 8004248:	20000714 	.word	0x20000714
 800424c:	2000070c 	.word	0x2000070c
 8004250:	20000a18 	.word	0x20000a18

08004254 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004258:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800425a:	e7fe      	b.n	800425a <Error_Handler+0x6>

0800425c <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8004260:	bf00      	nop
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
	...

0800426c <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af04      	add	r7, sp, #16
 8004272:	4603      	mov	r3, r0
 8004274:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8004276:	f04f 33ff 	mov.w	r3, #4294967295
 800427a:	9302      	str	r3, [sp, #8]
 800427c:	2301      	movs	r3, #1
 800427e:	9301      	str	r3, [sp, #4]
 8004280:	1dfb      	adds	r3, r7, #7
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	2301      	movs	r3, #1
 8004286:	2200      	movs	r2, #0
 8004288:	2178      	movs	r1, #120	; 0x78
 800428a:	4803      	ldr	r0, [pc, #12]	; (8004298 <ssh1106_WriteCommand+0x2c>)
 800428c:	f003 f998 	bl	80075c0 <HAL_I2C_Mem_Write>
}
 8004290:	bf00      	nop
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	20000770 	.word	0x20000770

0800429c <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af04      	add	r7, sp, #16
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	f04f 32ff 	mov.w	r2, #4294967295
 80042ae:	9202      	str	r2, [sp, #8]
 80042b0:	9301      	str	r3, [sp, #4]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	2301      	movs	r3, #1
 80042b8:	2240      	movs	r2, #64	; 0x40
 80042ba:	2178      	movs	r1, #120	; 0x78
 80042bc:	4803      	ldr	r0, [pc, #12]	; (80042cc <ssh1106_WriteData+0x30>)
 80042be:	f003 f97f 	bl	80075c0 <HAL_I2C_Mem_Write>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	20000770 	.word	0x20000770

080042d0 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 80042d4:	f7ff ffc2 	bl	800425c <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80042d8:	2064      	movs	r0, #100	; 0x64
 80042da:	f001 f80b 	bl	80052f4 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 80042de:	2000      	movs	r0, #0
 80042e0:	f000 f9e2 	bl	80046a8 <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 80042e4:	2020      	movs	r0, #32
 80042e6:	f7ff ffc1 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80042ea:	2000      	movs	r0, #0
 80042ec:	f7ff ffbe 	bl	800426c <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80042f0:	20b0      	movs	r0, #176	; 0xb0
 80042f2:	f7ff ffbb 	bl	800426c <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 80042f6:	20c8      	movs	r0, #200	; 0xc8
 80042f8:	f7ff ffb8 	bl	800426c <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 80042fc:	2000      	movs	r0, #0
 80042fe:	f7ff ffb5 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 8004302:	2010      	movs	r0, #16
 8004304:	f7ff ffb2 	bl	800426c <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 8004308:	2040      	movs	r0, #64	; 0x40
 800430a:	f7ff ffaf 	bl	800426c <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 800430e:	20ff      	movs	r0, #255	; 0xff
 8004310:	f000 f9b6 	bl	8004680 <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004314:	20a1      	movs	r0, #161	; 0xa1
 8004316:	f7ff ffa9 	bl	800426c <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 800431a:	20a6      	movs	r0, #166	; 0xa6
 800431c:	f7ff ffa6 	bl	800426c <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8004320:	20a8      	movs	r0, #168	; 0xa8
 8004322:	f7ff ffa3 	bl	800426c <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 8004326:	203f      	movs	r0, #63	; 0x3f
 8004328:	f7ff ffa0 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800432c:	20a4      	movs	r0, #164	; 0xa4
 800432e:	f7ff ff9d 	bl	800426c <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 8004332:	20d3      	movs	r0, #211	; 0xd3
 8004334:	f7ff ff9a 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 8004338:	2000      	movs	r0, #0
 800433a:	f7ff ff97 	bl	800426c <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800433e:	20d5      	movs	r0, #213	; 0xd5
 8004340:	f7ff ff94 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 8004344:	20f0      	movs	r0, #240	; 0xf0
 8004346:	f7ff ff91 	bl	800426c <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 800434a:	20d9      	movs	r0, #217	; 0xd9
 800434c:	f7ff ff8e 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 8004350:	2022      	movs	r0, #34	; 0x22
 8004352:	f7ff ff8b 	bl	800426c <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8004356:	20da      	movs	r0, #218	; 0xda
 8004358:	f7ff ff88 	bl	800426c <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 800435c:	2012      	movs	r0, #18
 800435e:	f7ff ff85 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 8004362:	20db      	movs	r0, #219	; 0xdb
 8004364:	f7ff ff82 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 8004368:	2020      	movs	r0, #32
 800436a:	f7ff ff7f 	bl	800426c <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 800436e:	208d      	movs	r0, #141	; 0x8d
 8004370:	f7ff ff7c 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 8004374:	2014      	movs	r0, #20
 8004376:	f7ff ff79 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 800437a:	2001      	movs	r0, #1
 800437c:	f000 f994 	bl	80046a8 <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 8004380:	2000      	movs	r0, #0
 8004382:	f000 f80f 	bl	80043a4 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 8004386:	f000 f82f 	bl	80043e8 <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 800438a:	4b05      	ldr	r3, [pc, #20]	; (80043a0 <ssh1106_Init+0xd0>)
 800438c:	2200      	movs	r2, #0
 800438e:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 8004390:	4b03      	ldr	r3, [pc, #12]	; (80043a0 <ssh1106_Init+0xd0>)
 8004392:	2200      	movs	r2, #0
 8004394:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 8004396:	4b02      	ldr	r3, [pc, #8]	; (80043a0 <ssh1106_Init+0xd0>)
 8004398:	2201      	movs	r2, #1
 800439a:	715a      	strb	r2, [r3, #5]
}
 800439c:	bf00      	nop
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	200006f0 	.word	0x200006f0

080043a4 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	4603      	mov	r3, r0
 80043ac:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80043ae:	2300      	movs	r3, #0
 80043b0:	60fb      	str	r3, [r7, #12]
 80043b2:	e00d      	b.n	80043d0 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80043b4:	79fb      	ldrb	r3, [r7, #7]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <ssh1106_Fill+0x1a>
 80043ba:	2100      	movs	r1, #0
 80043bc:	e000      	b.n	80043c0 <ssh1106_Fill+0x1c>
 80043be:	21ff      	movs	r1, #255	; 0xff
 80043c0:	4a08      	ldr	r2, [pc, #32]	; (80043e4 <ssh1106_Fill+0x40>)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4413      	add	r3, r2
 80043c6:	460a      	mov	r2, r1
 80043c8:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	3301      	adds	r3, #1
 80043ce:	60fb      	str	r3, [r7, #12]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043d6:	d3ed      	bcc.n	80043b4 <ssh1106_Fill+0x10>
    }
}
 80043d8:	bf00      	nop
 80043da:	3714      	adds	r7, #20
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr
 80043e4:	200002f0 	.word	0x200002f0

080043e8 <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 80043ee:	2300      	movs	r3, #0
 80043f0:	71fb      	strb	r3, [r7, #7]
 80043f2:	e016      	b.n	8004422 <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80043f4:	79fb      	ldrb	r3, [r7, #7]
 80043f6:	3b50      	subs	r3, #80	; 0x50
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7ff ff36 	bl	800426c <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 8004400:	2000      	movs	r0, #0
 8004402:	f7ff ff33 	bl	800426c <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 8004406:	2010      	movs	r0, #16
 8004408:	f7ff ff30 	bl	800426c <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	01db      	lsls	r3, r3, #7
 8004410:	4a07      	ldr	r2, [pc, #28]	; (8004430 <ssh1106_UpdateScreen+0x48>)
 8004412:	4413      	add	r3, r2
 8004414:	2180      	movs	r1, #128	; 0x80
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff ff40 	bl	800429c <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	3301      	adds	r3, #1
 8004420:	71fb      	strb	r3, [r7, #7]
 8004422:	79fb      	ldrb	r3, [r7, #7]
 8004424:	2b07      	cmp	r3, #7
 8004426:	d9e5      	bls.n	80043f4 <ssh1106_UpdateScreen+0xc>
    }
}
 8004428:	bf00      	nop
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	200002f0 	.word	0x200002f0

08004434 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	71fb      	strb	r3, [r7, #7]
 800443e:	460b      	mov	r3, r1
 8004440:	71bb      	strb	r3, [r7, #6]
 8004442:	4613      	mov	r3, r2
 8004444:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 8004446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444a:	2b00      	cmp	r3, #0
 800444c:	db48      	blt.n	80044e0 <ssh1106_DrawPixel+0xac>
 800444e:	79bb      	ldrb	r3, [r7, #6]
 8004450:	2b3f      	cmp	r3, #63	; 0x3f
 8004452:	d845      	bhi.n	80044e0 <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 8004454:	4b25      	ldr	r3, [pc, #148]	; (80044ec <ssh1106_DrawPixel+0xb8>)
 8004456:	791b      	ldrb	r3, [r3, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d006      	beq.n	800446a <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 800445c:	797b      	ldrb	r3, [r7, #5]
 800445e:	2b00      	cmp	r3, #0
 8004460:	bf0c      	ite	eq
 8004462:	2301      	moveq	r3, #1
 8004464:	2300      	movne	r3, #0
 8004466:	b2db      	uxtb	r3, r3
 8004468:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 800446a:	797b      	ldrb	r3, [r7, #5]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d11a      	bne.n	80044a6 <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 8004470:	79fa      	ldrb	r2, [r7, #7]
 8004472:	79bb      	ldrb	r3, [r7, #6]
 8004474:	08db      	lsrs	r3, r3, #3
 8004476:	b2d8      	uxtb	r0, r3
 8004478:	4603      	mov	r3, r0
 800447a:	01db      	lsls	r3, r3, #7
 800447c:	4413      	add	r3, r2
 800447e:	4a1c      	ldr	r2, [pc, #112]	; (80044f0 <ssh1106_DrawPixel+0xbc>)
 8004480:	5cd3      	ldrb	r3, [r2, r3]
 8004482:	b25a      	sxtb	r2, r3
 8004484:	79bb      	ldrb	r3, [r7, #6]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	2101      	movs	r1, #1
 800448c:	fa01 f303 	lsl.w	r3, r1, r3
 8004490:	b25b      	sxtb	r3, r3
 8004492:	4313      	orrs	r3, r2
 8004494:	b259      	sxtb	r1, r3
 8004496:	79fa      	ldrb	r2, [r7, #7]
 8004498:	4603      	mov	r3, r0
 800449a:	01db      	lsls	r3, r3, #7
 800449c:	4413      	add	r3, r2
 800449e:	b2c9      	uxtb	r1, r1
 80044a0:	4a13      	ldr	r2, [pc, #76]	; (80044f0 <ssh1106_DrawPixel+0xbc>)
 80044a2:	54d1      	strb	r1, [r2, r3]
 80044a4:	e01d      	b.n	80044e2 <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 80044a6:	79fa      	ldrb	r2, [r7, #7]
 80044a8:	79bb      	ldrb	r3, [r7, #6]
 80044aa:	08db      	lsrs	r3, r3, #3
 80044ac:	b2d8      	uxtb	r0, r3
 80044ae:	4603      	mov	r3, r0
 80044b0:	01db      	lsls	r3, r3, #7
 80044b2:	4413      	add	r3, r2
 80044b4:	4a0e      	ldr	r2, [pc, #56]	; (80044f0 <ssh1106_DrawPixel+0xbc>)
 80044b6:	5cd3      	ldrb	r3, [r2, r3]
 80044b8:	b25a      	sxtb	r2, r3
 80044ba:	79bb      	ldrb	r3, [r7, #6]
 80044bc:	f003 0307 	and.w	r3, r3, #7
 80044c0:	2101      	movs	r1, #1
 80044c2:	fa01 f303 	lsl.w	r3, r1, r3
 80044c6:	b25b      	sxtb	r3, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	b25b      	sxtb	r3, r3
 80044cc:	4013      	ands	r3, r2
 80044ce:	b259      	sxtb	r1, r3
 80044d0:	79fa      	ldrb	r2, [r7, #7]
 80044d2:	4603      	mov	r3, r0
 80044d4:	01db      	lsls	r3, r3, #7
 80044d6:	4413      	add	r3, r2
 80044d8:	b2c9      	uxtb	r1, r1
 80044da:	4a05      	ldr	r2, [pc, #20]	; (80044f0 <ssh1106_DrawPixel+0xbc>)
 80044dc:	54d1      	strb	r1, [r2, r3]
 80044de:	e000      	b.n	80044e2 <ssh1106_DrawPixel+0xae>
        return;
 80044e0:	bf00      	nop
    }
}
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	200006f0 	.word	0x200006f0
 80044f0:	200002f0 	.word	0x200002f0

080044f4 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 80044f4:	b590      	push	{r4, r7, lr}
 80044f6:	b089      	sub	sp, #36	; 0x24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	4604      	mov	r4, r0
 80044fc:	1d38      	adds	r0, r7, #4
 80044fe:	e880 0006 	stmia.w	r0, {r1, r2}
 8004502:	461a      	mov	r2, r3
 8004504:	4623      	mov	r3, r4
 8004506:	73fb      	strb	r3, [r7, #15]
 8004508:	4613      	mov	r3, r2
 800450a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 800450c:	7bfb      	ldrb	r3, [r7, #15]
 800450e:	2b1f      	cmp	r3, #31
 8004510:	d902      	bls.n	8004518 <ssh1106_WriteChar+0x24>
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	2b7e      	cmp	r3, #126	; 0x7e
 8004516:	d901      	bls.n	800451c <ssh1106_WriteChar+0x28>
        return 0;
 8004518:	2300      	movs	r3, #0
 800451a:	e06d      	b.n	80045f8 <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 800451c:	4b38      	ldr	r3, [pc, #224]	; (8004600 <ssh1106_WriteChar+0x10c>)
 800451e:	881b      	ldrh	r3, [r3, #0]
 8004520:	461a      	mov	r2, r3
 8004522:	793b      	ldrb	r3, [r7, #4]
 8004524:	4413      	add	r3, r2
 8004526:	2b80      	cmp	r3, #128	; 0x80
 8004528:	dc06      	bgt.n	8004538 <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 800452a:	4b35      	ldr	r3, [pc, #212]	; (8004600 <ssh1106_WriteChar+0x10c>)
 800452c:	885b      	ldrh	r3, [r3, #2]
 800452e:	461a      	mov	r2, r3
 8004530:	797b      	ldrb	r3, [r7, #5]
 8004532:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8004534:	2b40      	cmp	r3, #64	; 0x40
 8004536:	dd01      	ble.n	800453c <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8004538:	2300      	movs	r3, #0
 800453a:	e05d      	b.n	80045f8 <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800453c:	2300      	movs	r3, #0
 800453e:	61fb      	str	r3, [r7, #28]
 8004540:	e04c      	b.n	80045dc <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	7bfb      	ldrb	r3, [r7, #15]
 8004546:	3b20      	subs	r3, #32
 8004548:	7979      	ldrb	r1, [r7, #5]
 800454a:	fb01 f303 	mul.w	r3, r1, r3
 800454e:	4619      	mov	r1, r3
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	440b      	add	r3, r1
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	4413      	add	r3, r2
 8004558:	881b      	ldrh	r3, [r3, #0]
 800455a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800455c:	2300      	movs	r3, #0
 800455e:	61bb      	str	r3, [r7, #24]
 8004560:	e034      	b.n	80045cc <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d012      	beq.n	8004598 <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 8004572:	4b23      	ldr	r3, [pc, #140]	; (8004600 <ssh1106_WriteChar+0x10c>)
 8004574:	881b      	ldrh	r3, [r3, #0]
 8004576:	b2da      	uxtb	r2, r3
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	b2db      	uxtb	r3, r3
 800457c:	4413      	add	r3, r2
 800457e:	b2d8      	uxtb	r0, r3
 8004580:	4b1f      	ldr	r3, [pc, #124]	; (8004600 <ssh1106_WriteChar+0x10c>)
 8004582:	885b      	ldrh	r3, [r3, #2]
 8004584:	b2da      	uxtb	r2, r3
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	b2db      	uxtb	r3, r3
 800458a:	4413      	add	r3, r2
 800458c:	b2db      	uxtb	r3, r3
 800458e:	7bba      	ldrb	r2, [r7, #14]
 8004590:	4619      	mov	r1, r3
 8004592:	f7ff ff4f 	bl	8004434 <ssh1106_DrawPixel>
 8004596:	e016      	b.n	80045c6 <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 8004598:	4b19      	ldr	r3, [pc, #100]	; (8004600 <ssh1106_WriteChar+0x10c>)
 800459a:	881b      	ldrh	r3, [r3, #0]
 800459c:	b2da      	uxtb	r2, r3
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	4413      	add	r3, r2
 80045a4:	b2d8      	uxtb	r0, r3
 80045a6:	4b16      	ldr	r3, [pc, #88]	; (8004600 <ssh1106_WriteChar+0x10c>)
 80045a8:	885b      	ldrh	r3, [r3, #2]
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	4413      	add	r3, r2
 80045b2:	b2d9      	uxtb	r1, r3
 80045b4:	7bbb      	ldrb	r3, [r7, #14]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	bf0c      	ite	eq
 80045ba:	2301      	moveq	r3, #1
 80045bc:	2300      	movne	r3, #0
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	461a      	mov	r2, r3
 80045c2:	f7ff ff37 	bl	8004434 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	3301      	adds	r3, #1
 80045ca:	61bb      	str	r3, [r7, #24]
 80045cc:	793b      	ldrb	r3, [r7, #4]
 80045ce:	461a      	mov	r2, r3
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d3c5      	bcc.n	8004562 <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	3301      	adds	r3, #1
 80045da:	61fb      	str	r3, [r7, #28]
 80045dc:	797b      	ldrb	r3, [r7, #5]
 80045de:	461a      	mov	r2, r3
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d3ad      	bcc.n	8004542 <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 80045e6:	4b06      	ldr	r3, [pc, #24]	; (8004600 <ssh1106_WriteChar+0x10c>)
 80045e8:	881a      	ldrh	r2, [r3, #0]
 80045ea:	793b      	ldrb	r3, [r7, #4]
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	4413      	add	r3, r2
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	4b03      	ldr	r3, [pc, #12]	; (8004600 <ssh1106_WriteChar+0x10c>)
 80045f4:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80045f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3724      	adds	r7, #36	; 0x24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd90      	pop	{r4, r7, pc}
 8004600:	200006f0 	.word	0x200006f0

08004604 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	1d38      	adds	r0, r7, #4
 800460e:	e880 0006 	stmia.w	r0, {r1, r2}
 8004612:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8004614:	e012      	b.n	800463c <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	7818      	ldrb	r0, [r3, #0]
 800461a:	78fb      	ldrb	r3, [r7, #3]
 800461c:	1d3a      	adds	r2, r7, #4
 800461e:	ca06      	ldmia	r2, {r1, r2}
 8004620:	f7ff ff68 	bl	80044f4 <ssh1106_WriteChar>
 8004624:	4603      	mov	r3, r0
 8004626:	461a      	mov	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	429a      	cmp	r2, r3
 800462e:	d002      	beq.n	8004636 <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	e008      	b.n	8004648 <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	3301      	adds	r3, #1
 800463a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1e8      	bne.n	8004616 <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	781b      	ldrb	r3, [r3, #0]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	4603      	mov	r3, r0
 8004658:	460a      	mov	r2, r1
 800465a:	71fb      	strb	r3, [r7, #7]
 800465c:	4613      	mov	r3, r2
 800465e:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 8004660:	79fb      	ldrb	r3, [r7, #7]
 8004662:	b29a      	uxth	r2, r3
 8004664:	4b05      	ldr	r3, [pc, #20]	; (800467c <ssh1106_SetCursor+0x2c>)
 8004666:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 8004668:	79bb      	ldrb	r3, [r7, #6]
 800466a:	b29a      	uxth	r2, r3
 800466c:	4b03      	ldr	r3, [pc, #12]	; (800467c <ssh1106_SetCursor+0x2c>)
 800466e:	805a      	strh	r2, [r3, #2]
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	200006f0 	.word	0x200006f0

08004680 <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	4603      	mov	r3, r0
 8004688:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800468a:	2381      	movs	r3, #129	; 0x81
 800468c:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 800468e:	7bfb      	ldrb	r3, [r7, #15]
 8004690:	4618      	mov	r0, r3
 8004692:	f7ff fdeb 	bl	800426c <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff fde7 	bl	800426c <ssh1106_WriteCommand>
}
 800469e:	bf00      	nop
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
	...

080046a8 <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80046b2:	79fb      	ldrb	r3, [r7, #7]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d005      	beq.n	80046c4 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80046b8:	23af      	movs	r3, #175	; 0xaf
 80046ba:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 80046bc:	4b08      	ldr	r3, [pc, #32]	; (80046e0 <ssh1106_SetDisplayOn+0x38>)
 80046be:	2201      	movs	r2, #1
 80046c0:	719a      	strb	r2, [r3, #6]
 80046c2:	e004      	b.n	80046ce <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80046c4:	23ae      	movs	r3, #174	; 0xae
 80046c6:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 80046c8:	4b05      	ldr	r3, [pc, #20]	; (80046e0 <ssh1106_SetDisplayOn+0x38>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 80046ce:	7bfb      	ldrb	r3, [r7, #15]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7ff fdcb 	bl	800426c <ssh1106_WriteCommand>
}
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	200006f0 	.word	0x200006f0

080046e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ea:	2300      	movs	r3, #0
 80046ec:	607b      	str	r3, [r7, #4]
 80046ee:	4b10      	ldr	r3, [pc, #64]	; (8004730 <HAL_MspInit+0x4c>)
 80046f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f2:	4a0f      	ldr	r2, [pc, #60]	; (8004730 <HAL_MspInit+0x4c>)
 80046f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046f8:	6453      	str	r3, [r2, #68]	; 0x44
 80046fa:	4b0d      	ldr	r3, [pc, #52]	; (8004730 <HAL_MspInit+0x4c>)
 80046fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004702:	607b      	str	r3, [r7, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004706:	2300      	movs	r3, #0
 8004708:	603b      	str	r3, [r7, #0]
 800470a:	4b09      	ldr	r3, [pc, #36]	; (8004730 <HAL_MspInit+0x4c>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	4a08      	ldr	r2, [pc, #32]	; (8004730 <HAL_MspInit+0x4c>)
 8004710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004714:	6413      	str	r3, [r2, #64]	; 0x40
 8004716:	4b06      	ldr	r3, [pc, #24]	; (8004730 <HAL_MspInit+0x4c>)
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800471e:	603b      	str	r3, [r7, #0]
 8004720:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40023800 	.word	0x40023800

08004734 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b08a      	sub	sp, #40	; 0x28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800473c:	f107 0314 	add.w	r3, r7, #20
 8004740:	2200      	movs	r2, #0
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	605a      	str	r2, [r3, #4]
 8004746:	609a      	str	r2, [r3, #8]
 8004748:	60da      	str	r2, [r3, #12]
 800474a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a1b      	ldr	r2, [pc, #108]	; (80047c0 <HAL_ADC_MspInit+0x8c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d12f      	bne.n	80047b6 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004756:	2300      	movs	r3, #0
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	4b1a      	ldr	r3, [pc, #104]	; (80047c4 <HAL_ADC_MspInit+0x90>)
 800475c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475e:	4a19      	ldr	r2, [pc, #100]	; (80047c4 <HAL_ADC_MspInit+0x90>)
 8004760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004764:	6453      	str	r3, [r2, #68]	; 0x44
 8004766:	4b17      	ldr	r3, [pc, #92]	; (80047c4 <HAL_ADC_MspInit+0x90>)
 8004768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800476e:	613b      	str	r3, [r7, #16]
 8004770:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004772:	2300      	movs	r3, #0
 8004774:	60fb      	str	r3, [r7, #12]
 8004776:	4b13      	ldr	r3, [pc, #76]	; (80047c4 <HAL_ADC_MspInit+0x90>)
 8004778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477a:	4a12      	ldr	r2, [pc, #72]	; (80047c4 <HAL_ADC_MspInit+0x90>)
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	6313      	str	r3, [r2, #48]	; 0x30
 8004782:	4b10      	ldr	r3, [pc, #64]	; (80047c4 <HAL_ADC_MspInit+0x90>)
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800478e:	2308      	movs	r3, #8
 8004790:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004792:	2303      	movs	r3, #3
 8004794:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004796:	2300      	movs	r3, #0
 8004798:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800479a:	f107 0314 	add.w	r3, r7, #20
 800479e:	4619      	mov	r1, r3
 80047a0:	4809      	ldr	r0, [pc, #36]	; (80047c8 <HAL_ADC_MspInit+0x94>)
 80047a2:	f002 fbf1 	bl	8006f88 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80047a6:	2200      	movs	r2, #0
 80047a8:	2100      	movs	r1, #0
 80047aa:	2012      	movs	r0, #18
 80047ac:	f001 fb7b 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80047b0:	2012      	movs	r0, #18
 80047b2:	f001 fb94 	bl	8005ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80047b6:	bf00      	nop
 80047b8:	3728      	adds	r7, #40	; 0x28
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40012000 	.word	0x40012000
 80047c4:	40023800 	.word	0x40023800
 80047c8:	40020000 	.word	0x40020000

080047cc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a0b      	ldr	r2, [pc, #44]	; (8004808 <HAL_CRC_MspInit+0x3c>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d10d      	bne.n	80047fa <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80047de:	2300      	movs	r3, #0
 80047e0:	60fb      	str	r3, [r7, #12]
 80047e2:	4b0a      	ldr	r3, [pc, #40]	; (800480c <HAL_CRC_MspInit+0x40>)
 80047e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e6:	4a09      	ldr	r2, [pc, #36]	; (800480c <HAL_CRC_MspInit+0x40>)
 80047e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047ec:	6313      	str	r3, [r2, #48]	; 0x30
 80047ee:	4b07      	ldr	r3, [pc, #28]	; (800480c <HAL_CRC_MspInit+0x40>)
 80047f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80047fa:	bf00      	nop
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40023000 	.word	0x40023000
 800480c:	40023800 	.word	0x40023800

08004810 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a0b      	ldr	r2, [pc, #44]	; (800484c <HAL_CRYP_MspInit+0x3c>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d10d      	bne.n	800483e <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8004822:	2300      	movs	r3, #0
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	4b0a      	ldr	r3, [pc, #40]	; (8004850 <HAL_CRYP_MspInit+0x40>)
 8004828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800482a:	4a09      	ldr	r2, [pc, #36]	; (8004850 <HAL_CRYP_MspInit+0x40>)
 800482c:	f043 0310 	orr.w	r3, r3, #16
 8004830:	6353      	str	r3, [r2, #52]	; 0x34
 8004832:	4b07      	ldr	r3, [pc, #28]	; (8004850 <HAL_CRYP_MspInit+0x40>)
 8004834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004836:	f003 0310 	and.w	r3, r3, #16
 800483a:	60fb      	str	r3, [r7, #12]
 800483c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 800483e:	bf00      	nop
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	50060000 	.word	0x50060000
 8004850:	40023800 	.word	0x40023800

08004854 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08a      	sub	sp, #40	; 0x28
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800485c:	f107 0314 	add.w	r3, r7, #20
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	605a      	str	r2, [r3, #4]
 8004866:	609a      	str	r2, [r3, #8]
 8004868:	60da      	str	r2, [r3, #12]
 800486a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a1b      	ldr	r2, [pc, #108]	; (80048e0 <HAL_DAC_MspInit+0x8c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d12f      	bne.n	80048d6 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004876:	2300      	movs	r3, #0
 8004878:	613b      	str	r3, [r7, #16]
 800487a:	4b1a      	ldr	r3, [pc, #104]	; (80048e4 <HAL_DAC_MspInit+0x90>)
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	4a19      	ldr	r2, [pc, #100]	; (80048e4 <HAL_DAC_MspInit+0x90>)
 8004880:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004884:	6413      	str	r3, [r2, #64]	; 0x40
 8004886:	4b17      	ldr	r3, [pc, #92]	; (80048e4 <HAL_DAC_MspInit+0x90>)
 8004888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800488e:	613b      	str	r3, [r7, #16]
 8004890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004892:	2300      	movs	r3, #0
 8004894:	60fb      	str	r3, [r7, #12]
 8004896:	4b13      	ldr	r3, [pc, #76]	; (80048e4 <HAL_DAC_MspInit+0x90>)
 8004898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489a:	4a12      	ldr	r2, [pc, #72]	; (80048e4 <HAL_DAC_MspInit+0x90>)
 800489c:	f043 0301 	orr.w	r3, r3, #1
 80048a0:	6313      	str	r3, [r2, #48]	; 0x30
 80048a2:	4b10      	ldr	r3, [pc, #64]	; (80048e4 <HAL_DAC_MspInit+0x90>)
 80048a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	60fb      	str	r3, [r7, #12]
 80048ac:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80048ae:	2310      	movs	r3, #16
 80048b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048b2:	2303      	movs	r3, #3
 80048b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ba:	f107 0314 	add.w	r3, r7, #20
 80048be:	4619      	mov	r1, r3
 80048c0:	4809      	ldr	r0, [pc, #36]	; (80048e8 <HAL_DAC_MspInit+0x94>)
 80048c2:	f002 fb61 	bl	8006f88 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80048c6:	2200      	movs	r2, #0
 80048c8:	2101      	movs	r1, #1
 80048ca:	2036      	movs	r0, #54	; 0x36
 80048cc:	f001 faeb 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80048d0:	2036      	movs	r0, #54	; 0x36
 80048d2:	f001 fb04 	bl	8005ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80048d6:	bf00      	nop
 80048d8:	3728      	adds	r7, #40	; 0x28
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	40007400 	.word	0x40007400
 80048e4:	40023800 	.word	0x40023800
 80048e8:	40020000 	.word	0x40020000

080048ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b08a      	sub	sp, #40	; 0x28
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048f4:	f107 0314 	add.w	r3, r7, #20
 80048f8:	2200      	movs	r2, #0
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	605a      	str	r2, [r3, #4]
 80048fe:	609a      	str	r2, [r3, #8]
 8004900:	60da      	str	r2, [r3, #12]
 8004902:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a21      	ldr	r2, [pc, #132]	; (8004990 <HAL_I2C_MspInit+0xa4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d13b      	bne.n	8004986 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800490e:	2300      	movs	r3, #0
 8004910:	613b      	str	r3, [r7, #16]
 8004912:	4b20      	ldr	r3, [pc, #128]	; (8004994 <HAL_I2C_MspInit+0xa8>)
 8004914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004916:	4a1f      	ldr	r2, [pc, #124]	; (8004994 <HAL_I2C_MspInit+0xa8>)
 8004918:	f043 0302 	orr.w	r3, r3, #2
 800491c:	6313      	str	r3, [r2, #48]	; 0x30
 800491e:	4b1d      	ldr	r3, [pc, #116]	; (8004994 <HAL_I2C_MspInit+0xa8>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	613b      	str	r3, [r7, #16]
 8004928:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 800492a:	23c0      	movs	r3, #192	; 0xc0
 800492c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800492e:	2312      	movs	r3, #18
 8004930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004932:	2301      	movs	r3, #1
 8004934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004936:	2303      	movs	r3, #3
 8004938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800493a:	2304      	movs	r3, #4
 800493c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800493e:	f107 0314 	add.w	r3, r7, #20
 8004942:	4619      	mov	r1, r3
 8004944:	4814      	ldr	r0, [pc, #80]	; (8004998 <HAL_I2C_MspInit+0xac>)
 8004946:	f002 fb1f 	bl	8006f88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	4b11      	ldr	r3, [pc, #68]	; (8004994 <HAL_I2C_MspInit+0xa8>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	4a10      	ldr	r2, [pc, #64]	; (8004994 <HAL_I2C_MspInit+0xa8>)
 8004954:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004958:	6413      	str	r3, [r2, #64]	; 0x40
 800495a:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <HAL_I2C_MspInit+0xa8>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8004966:	2200      	movs	r2, #0
 8004968:	2101      	movs	r1, #1
 800496a:	201f      	movs	r0, #31
 800496c:	f001 fa9b 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004970:	201f      	movs	r0, #31
 8004972:	f001 fab4 	bl	8005ede <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004976:	2200      	movs	r2, #0
 8004978:	2100      	movs	r1, #0
 800497a:	2020      	movs	r0, #32
 800497c:	f001 fa93 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004980:	2020      	movs	r0, #32
 8004982:	f001 faac 	bl	8005ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004986:	bf00      	nop
 8004988:	3728      	adds	r7, #40	; 0x28
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	40005400 	.word	0x40005400
 8004994:	40023800 	.word	0x40023800
 8004998:	40020400 	.word	0x40020400

0800499c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a05      	ldr	r2, [pc, #20]	; (80049c0 <HAL_RTC_MspInit+0x24>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d102      	bne.n	80049b4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80049ae:	4b05      	ldr	r3, [pc, #20]	; (80049c4 <HAL_RTC_MspInit+0x28>)
 80049b0:	2201      	movs	r2, #1
 80049b2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	40002800 	.word	0x40002800
 80049c4:	42470e3c 	.word	0x42470e3c

080049c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08c      	sub	sp, #48	; 0x30
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049d0:	f107 031c 	add.w	r3, r7, #28
 80049d4:	2200      	movs	r2, #0
 80049d6:	601a      	str	r2, [r3, #0]
 80049d8:	605a      	str	r2, [r3, #4]
 80049da:	609a      	str	r2, [r3, #8]
 80049dc:	60da      	str	r2, [r3, #12]
 80049de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a45      	ldr	r2, [pc, #276]	; (8004afc <HAL_SPI_MspInit+0x134>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d134      	bne.n	8004a54 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80049ea:	2300      	movs	r3, #0
 80049ec:	61bb      	str	r3, [r7, #24]
 80049ee:	4b44      	ldr	r3, [pc, #272]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 80049f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f2:	4a43      	ldr	r2, [pc, #268]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 80049f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80049f8:	6453      	str	r3, [r2, #68]	; 0x44
 80049fa:	4b41      	ldr	r3, [pc, #260]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 80049fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a02:	61bb      	str	r3, [r7, #24]
 8004a04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
 8004a0a:	4b3d      	ldr	r3, [pc, #244]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0e:	4a3c      	ldr	r2, [pc, #240]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a10:	f043 0301 	orr.w	r3, r3, #1
 8004a14:	6313      	str	r3, [r2, #48]	; 0x30
 8004a16:	4b3a      	ldr	r3, [pc, #232]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	617b      	str	r3, [r7, #20]
 8004a20:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 8004a22:	23e0      	movs	r3, #224	; 0xe0
 8004a24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a26:	2302      	movs	r3, #2
 8004a28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004a32:	2305      	movs	r3, #5
 8004a34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a36:	f107 031c 	add.w	r3, r7, #28
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	4831      	ldr	r0, [pc, #196]	; (8004b04 <HAL_SPI_MspInit+0x13c>)
 8004a3e:	f002 faa3 	bl	8006f88 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004a42:	2200      	movs	r2, #0
 8004a44:	2100      	movs	r1, #0
 8004a46:	2023      	movs	r0, #35	; 0x23
 8004a48:	f001 fa2d 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004a4c:	2023      	movs	r0, #35	; 0x23
 8004a4e:	f001 fa46 	bl	8005ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004a52:	e04f      	b.n	8004af4 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a2b      	ldr	r2, [pc, #172]	; (8004b08 <HAL_SPI_MspInit+0x140>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d14a      	bne.n	8004af4 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004a5e:	2300      	movs	r3, #0
 8004a60:	613b      	str	r3, [r7, #16]
 8004a62:	4b27      	ldr	r3, [pc, #156]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a66:	4a26      	ldr	r2, [pc, #152]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a6e:	4b24      	ldr	r3, [pc, #144]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a76:	613b      	str	r3, [r7, #16]
 8004a78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	4b20      	ldr	r3, [pc, #128]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a82:	4a1f      	ldr	r2, [pc, #124]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a84:	f043 0304 	orr.w	r3, r3, #4
 8004a88:	6313      	str	r3, [r2, #48]	; 0x30
 8004a8a:	4b1d      	ldr	r3, [pc, #116]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a96:	2300      	movs	r3, #0
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	4b19      	ldr	r3, [pc, #100]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a9e:	4a18      	ldr	r2, [pc, #96]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004aa0:	f043 0302 	orr.w	r3, r3, #2
 8004aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8004aa6:	4b16      	ldr	r3, [pc, #88]	; (8004b00 <HAL_SPI_MspInit+0x138>)
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	60bb      	str	r3, [r7, #8]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8004ab2:	2308      	movs	r3, #8
 8004ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ab6:	2302      	movs	r3, #2
 8004ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aba:	2300      	movs	r3, #0
 8004abc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ac2:	2305      	movs	r3, #5
 8004ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8004ac6:	f107 031c 	add.w	r3, r7, #28
 8004aca:	4619      	mov	r1, r3
 8004acc:	480f      	ldr	r0, [pc, #60]	; (8004b0c <HAL_SPI_MspInit+0x144>)
 8004ace:	f002 fa5b 	bl	8006f88 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8004ad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ad8:	2302      	movs	r3, #2
 8004ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ae4:	2305      	movs	r3, #5
 8004ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8004ae8:	f107 031c 	add.w	r3, r7, #28
 8004aec:	4619      	mov	r1, r3
 8004aee:	4808      	ldr	r0, [pc, #32]	; (8004b10 <HAL_SPI_MspInit+0x148>)
 8004af0:	f002 fa4a 	bl	8006f88 <HAL_GPIO_Init>
}
 8004af4:	bf00      	nop
 8004af6:	3730      	adds	r7, #48	; 0x30
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40013000 	.word	0x40013000
 8004b00:	40023800 	.word	0x40023800
 8004b04:	40020000 	.word	0x40020000
 8004b08:	40003800 	.word	0x40003800
 8004b0c:	40020800 	.word	0x40020800
 8004b10:	40020400 	.word	0x40020400

08004b14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08a      	sub	sp, #40	; 0x28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a62      	ldr	r2, [pc, #392]	; (8004cac <HAL_TIM_Base_MspInit+0x198>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d126      	bne.n	8004b74 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	627b      	str	r3, [r7, #36]	; 0x24
 8004b2a:	4b61      	ldr	r3, [pc, #388]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2e:	4a60      	ldr	r2, [pc, #384]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004b30:	f043 0301 	orr.w	r3, r3, #1
 8004b34:	6453      	str	r3, [r2, #68]	; 0x44
 8004b36:	4b5e      	ldr	r3, [pc, #376]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004b42:	2200      	movs	r2, #0
 8004b44:	2100      	movs	r1, #0
 8004b46:	2018      	movs	r0, #24
 8004b48:	f001 f9ad 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004b4c:	2018      	movs	r0, #24
 8004b4e:	f001 f9c6 	bl	8005ede <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004b52:	2200      	movs	r2, #0
 8004b54:	2100      	movs	r1, #0
 8004b56:	2019      	movs	r0, #25
 8004b58:	f001 f9a5 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004b5c:	2019      	movs	r0, #25
 8004b5e:	f001 f9be 	bl	8005ede <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004b62:	2200      	movs	r2, #0
 8004b64:	2101      	movs	r1, #1
 8004b66:	201a      	movs	r0, #26
 8004b68:	f001 f99d 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004b6c:	201a      	movs	r0, #26
 8004b6e:	f001 f9b6 	bl	8005ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8004b72:	e096      	b.n	8004ca2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b7c:	d116      	bne.n	8004bac <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b7e:	2300      	movs	r3, #0
 8004b80:	623b      	str	r3, [r7, #32]
 8004b82:	4b4b      	ldr	r3, [pc, #300]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b86:	4a4a      	ldr	r2, [pc, #296]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004b88:	f043 0301 	orr.w	r3, r3, #1
 8004b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8004b8e:	4b48      	ldr	r3, [pc, #288]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	623b      	str	r3, [r7, #32]
 8004b98:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	2103      	movs	r1, #3
 8004b9e:	201c      	movs	r0, #28
 8004ba0:	f001 f981 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004ba4:	201c      	movs	r0, #28
 8004ba6:	f001 f99a 	bl	8005ede <HAL_NVIC_EnableIRQ>
}
 8004baa:	e07a      	b.n	8004ca2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a40      	ldr	r2, [pc, #256]	; (8004cb4 <HAL_TIM_Base_MspInit+0x1a0>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d10e      	bne.n	8004bd4 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	61fb      	str	r3, [r7, #28]
 8004bba:	4b3d      	ldr	r3, [pc, #244]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	4a3c      	ldr	r2, [pc, #240]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004bc0:	f043 0302 	orr.w	r3, r3, #2
 8004bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8004bc6:	4b3a      	ldr	r3, [pc, #232]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	61fb      	str	r3, [r7, #28]
 8004bd0:	69fb      	ldr	r3, [r7, #28]
}
 8004bd2:	e066      	b.n	8004ca2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a37      	ldr	r2, [pc, #220]	; (8004cb8 <HAL_TIM_Base_MspInit+0x1a4>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d116      	bne.n	8004c0c <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004bde:	2300      	movs	r3, #0
 8004be0:	61bb      	str	r3, [r7, #24]
 8004be2:	4b33      	ldr	r3, [pc, #204]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	4a32      	ldr	r2, [pc, #200]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004be8:	f043 0308 	orr.w	r3, r3, #8
 8004bec:	6413      	str	r3, [r2, #64]	; 0x40
 8004bee:	4b30      	ldr	r3, [pc, #192]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf2:	f003 0308 	and.w	r3, r3, #8
 8004bf6:	61bb      	str	r3, [r7, #24]
 8004bf8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	2103      	movs	r1, #3
 8004bfe:	2032      	movs	r0, #50	; 0x32
 8004c00:	f001 f951 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004c04:	2032      	movs	r0, #50	; 0x32
 8004c06:	f001 f96a 	bl	8005ede <HAL_NVIC_EnableIRQ>
}
 8004c0a:	e04a      	b.n	8004ca2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a2a      	ldr	r2, [pc, #168]	; (8004cbc <HAL_TIM_Base_MspInit+0x1a8>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d10e      	bne.n	8004c34 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004c16:	2300      	movs	r3, #0
 8004c18:	617b      	str	r3, [r7, #20]
 8004c1a:	4b25      	ldr	r3, [pc, #148]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	4a24      	ldr	r2, [pc, #144]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c20:	f043 0320 	orr.w	r3, r3, #32
 8004c24:	6413      	str	r3, [r2, #64]	; 0x40
 8004c26:	4b22      	ldr	r3, [pc, #136]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2a:	f003 0320 	and.w	r3, r3, #32
 8004c2e:	617b      	str	r3, [r7, #20]
 8004c30:	697b      	ldr	r3, [r7, #20]
}
 8004c32:	e036      	b.n	8004ca2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a21      	ldr	r2, [pc, #132]	; (8004cc0 <HAL_TIM_Base_MspInit+0x1ac>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d116      	bne.n	8004c6c <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004c3e:	2300      	movs	r3, #0
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	4b1b      	ldr	r3, [pc, #108]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c46:	4a1a      	ldr	r2, [pc, #104]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8004c4e:	4b18      	ldr	r3, [pc, #96]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c56:	613b      	str	r3, [r7, #16]
 8004c58:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	2018      	movs	r0, #24
 8004c60:	f001 f921 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004c64:	2018      	movs	r0, #24
 8004c66:	f001 f93a 	bl	8005ede <HAL_NVIC_EnableIRQ>
}
 8004c6a:	e01a      	b.n	8004ca2 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a14      	ldr	r2, [pc, #80]	; (8004cc4 <HAL_TIM_Base_MspInit+0x1b0>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d115      	bne.n	8004ca2 <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004c76:	2300      	movs	r3, #0
 8004c78:	60fb      	str	r3, [r7, #12]
 8004c7a:	4b0d      	ldr	r3, [pc, #52]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7e:	4a0c      	ldr	r2, [pc, #48]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c84:	6453      	str	r3, [r2, #68]	; 0x44
 8004c86:	4b0a      	ldr	r3, [pc, #40]	; (8004cb0 <HAL_TIM_Base_MspInit+0x19c>)
 8004c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004c92:	2200      	movs	r2, #0
 8004c94:	2101      	movs	r1, #1
 8004c96:	201a      	movs	r0, #26
 8004c98:	f001 f905 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004c9c:	201a      	movs	r0, #26
 8004c9e:	f001 f91e 	bl	8005ede <HAL_NVIC_EnableIRQ>
}
 8004ca2:	bf00      	nop
 8004ca4:	3728      	adds	r7, #40	; 0x28
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	40010000 	.word	0x40010000
 8004cb0:	40023800 	.word	0x40023800
 8004cb4:	40000400 	.word	0x40000400
 8004cb8:	40000c00 	.word	0x40000c00
 8004cbc:	40001400 	.word	0x40001400
 8004cc0:	40014000 	.word	0x40014000
 8004cc4:	40014800 	.word	0x40014800

08004cc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b08a      	sub	sp, #40	; 0x28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cd0:	f107 0314 	add.w	r3, r7, #20
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	601a      	str	r2, [r3, #0]
 8004cd8:	605a      	str	r2, [r3, #4]
 8004cda:	609a      	str	r2, [r3, #8]
 8004cdc:	60da      	str	r2, [r3, #12]
 8004cde:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a25      	ldr	r2, [pc, #148]	; (8004d7c <HAL_TIM_MspPostInit+0xb4>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d11f      	bne.n	8004d2a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cea:	2300      	movs	r3, #0
 8004cec:	613b      	str	r3, [r7, #16]
 8004cee:	4b24      	ldr	r3, [pc, #144]	; (8004d80 <HAL_TIM_MspPostInit+0xb8>)
 8004cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf2:	4a23      	ldr	r2, [pc, #140]	; (8004d80 <HAL_TIM_MspPostInit+0xb8>)
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8004cfa:	4b21      	ldr	r3, [pc, #132]	; (8004d80 <HAL_TIM_MspPostInit+0xb8>)
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	613b      	str	r3, [r7, #16]
 8004d04:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8004d06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d14:	2300      	movs	r3, #0
 8004d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8004d1c:	f107 0314 	add.w	r3, r7, #20
 8004d20:	4619      	mov	r1, r3
 8004d22:	4818      	ldr	r0, [pc, #96]	; (8004d84 <HAL_TIM_MspPostInit+0xbc>)
 8004d24:	f002 f930 	bl	8006f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004d28:	e023      	b.n	8004d72 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a16      	ldr	r2, [pc, #88]	; (8004d88 <HAL_TIM_MspPostInit+0xc0>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d11e      	bne.n	8004d72 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d34:	2300      	movs	r3, #0
 8004d36:	60fb      	str	r3, [r7, #12]
 8004d38:	4b11      	ldr	r3, [pc, #68]	; (8004d80 <HAL_TIM_MspPostInit+0xb8>)
 8004d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3c:	4a10      	ldr	r2, [pc, #64]	; (8004d80 <HAL_TIM_MspPostInit+0xb8>)
 8004d3e:	f043 0304 	orr.w	r3, r3, #4
 8004d42:	6313      	str	r3, [r2, #48]	; 0x30
 8004d44:	4b0e      	ldr	r3, [pc, #56]	; (8004d80 <HAL_TIM_MspPostInit+0xb8>)
 8004d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d48:	f003 0304 	and.w	r3, r3, #4
 8004d4c:	60fb      	str	r3, [r7, #12]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8004d50:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d56:	2302      	movs	r3, #2
 8004d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d62:	2302      	movs	r3, #2
 8004d64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d66:	f107 0314 	add.w	r3, r7, #20
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	4807      	ldr	r0, [pc, #28]	; (8004d8c <HAL_TIM_MspPostInit+0xc4>)
 8004d6e:	f002 f90b 	bl	8006f88 <HAL_GPIO_Init>
}
 8004d72:	bf00      	nop
 8004d74:	3728      	adds	r7, #40	; 0x28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	40010000 	.word	0x40010000
 8004d80:	40023800 	.word	0x40023800
 8004d84:	40020000 	.word	0x40020000
 8004d88:	40000400 	.word	0x40000400
 8004d8c:	40020800 	.word	0x40020800

08004d90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08a      	sub	sp, #40	; 0x28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d98:	f107 0314 	add.w	r3, r7, #20
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	605a      	str	r2, [r3, #4]
 8004da2:	609a      	str	r2, [r3, #8]
 8004da4:	60da      	str	r2, [r3, #12]
 8004da6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a28      	ldr	r2, [pc, #160]	; (8004e50 <HAL_UART_MspInit+0xc0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d14a      	bne.n	8004e48 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004db2:	2300      	movs	r3, #0
 8004db4:	613b      	str	r3, [r7, #16]
 8004db6:	4b27      	ldr	r3, [pc, #156]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dba:	4a26      	ldr	r2, [pc, #152]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004dbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8004dc2:	4b24      	ldr	r3, [pc, #144]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dca:	613b      	str	r3, [r7, #16]
 8004dcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	4b20      	ldr	r3, [pc, #128]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd6:	4a1f      	ldr	r2, [pc, #124]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004dd8:	f043 0304 	orr.w	r3, r3, #4
 8004ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8004dde:	4b1d      	ldr	r3, [pc, #116]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de2:	f003 0304 	and.w	r3, r3, #4
 8004de6:	60fb      	str	r3, [r7, #12]
 8004de8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004dea:	2300      	movs	r3, #0
 8004dec:	60bb      	str	r3, [r7, #8]
 8004dee:	4b19      	ldr	r3, [pc, #100]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df2:	4a18      	ldr	r2, [pc, #96]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004df4:	f043 0308 	orr.w	r3, r3, #8
 8004df8:	6313      	str	r3, [r2, #48]	; 0x30
 8004dfa:	4b16      	ldr	r3, [pc, #88]	; (8004e54 <HAL_UART_MspInit+0xc4>)
 8004dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	60bb      	str	r3, [r7, #8]
 8004e04:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004e06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e10:	2301      	movs	r3, #1
 8004e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e14:	2303      	movs	r3, #3
 8004e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004e18:	2308      	movs	r3, #8
 8004e1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e1c:	f107 0314 	add.w	r3, r7, #20
 8004e20:	4619      	mov	r1, r3
 8004e22:	480d      	ldr	r0, [pc, #52]	; (8004e58 <HAL_UART_MspInit+0xc8>)
 8004e24:	f002 f8b0 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004e28:	2304      	movs	r3, #4
 8004e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e30:	2301      	movs	r3, #1
 8004e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e34:	2303      	movs	r3, #3
 8004e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004e38:	2308      	movs	r3, #8
 8004e3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e3c:	f107 0314 	add.w	r3, r7, #20
 8004e40:	4619      	mov	r1, r3
 8004e42:	4806      	ldr	r0, [pc, #24]	; (8004e5c <HAL_UART_MspInit+0xcc>)
 8004e44:	f002 f8a0 	bl	8006f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8004e48:	bf00      	nop
 8004e4a:	3728      	adds	r7, #40	; 0x28
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	40005000 	.word	0x40005000
 8004e54:	40023800 	.word	0x40023800
 8004e58:	40020800 	.word	0x40020800
 8004e5c:	40020c00 	.word	0x40020c00

08004e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004e64:	f006 f982 	bl	800b16c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e68:	e7fe      	b.n	8004e68 <NMI_Handler+0x8>

08004e6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e6e:	e7fe      	b.n	8004e6e <HardFault_Handler+0x4>

08004e70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e74:	e7fe      	b.n	8004e74 <MemManage_Handler+0x4>

08004e76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e76:	b480      	push	{r7}
 8004e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e7a:	e7fe      	b.n	8004e7a <BusFault_Handler+0x4>

08004e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e80:	e7fe      	b.n	8004e80 <UsageFault_Handler+0x4>

08004e82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e82:	b480      	push	{r7}
 8004e84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e86:	bf00      	nop
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ea2:	bf00      	nop
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004eb0:	f000 fa00 	bl	80052b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004eb4:	bf00      	nop
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004ebc:	2002      	movs	r0, #2
 8004ebe:	f002 fa2f 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004eca:	2010      	movs	r0, #16
 8004ecc:	f002 fa28 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004ed0:	bf00      	nop
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004ed8:	4802      	ldr	r0, [pc, #8]	; (8004ee4 <ADC_IRQHandler+0x10>)
 8004eda:	f000 fb7e 	bl	80055da <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004ede:	bf00      	nop
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	2000089c 	.word	0x2000089c

08004ee8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004eec:	2040      	movs	r0, #64	; 0x40
 8004eee:	f002 fa17 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8004ef2:	2080      	movs	r0, #128	; 0x80
 8004ef4:	f002 fa14 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004ef8:	bf00      	nop
 8004efa:	bd80      	pop	{r7, pc}

08004efc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f00:	4803      	ldr	r0, [pc, #12]	; (8004f10 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8004f02:	f008 f913 	bl	800d12c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004f06:	4803      	ldr	r0, [pc, #12]	; (8004f14 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004f08:	f008 f910 	bl	800d12c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004f0c:	bf00      	nop
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	20000994 	.word	0x20000994
 8004f14:	200009d4 	.word	0x200009d4

08004f18 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f1c:	4802      	ldr	r0, [pc, #8]	; (8004f28 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004f1e:	f008 f905 	bl	800d12c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004f22:	bf00      	nop
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	20000994 	.word	0x20000994

08004f2c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f30:	4803      	ldr	r0, [pc, #12]	; (8004f40 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004f32:	f008 f8fb 	bl	800d12c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8004f36:	4803      	ldr	r0, [pc, #12]	; (8004f44 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8004f38:	f008 f8f8 	bl	800d12c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004f3c:	bf00      	nop
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	20000994 	.word	0x20000994
 8004f44:	200008e8 	.word	0x200008e8

08004f48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004f4c:	4802      	ldr	r0, [pc, #8]	; (8004f58 <TIM2_IRQHandler+0x10>)
 8004f4e:	f008 f8ed 	bl	800d12c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004f52:	bf00      	nop
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	20000aa8 	.word	0x20000aa8

08004f5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004f60:	4802      	ldr	r0, [pc, #8]	; (8004f6c <I2C1_EV_IRQHandler+0x10>)
 8004f62:	f002 fc27 	bl	80077b4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004f66:	bf00      	nop
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	20000770 	.word	0x20000770

08004f70 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004f74:	4802      	ldr	r0, [pc, #8]	; (8004f80 <I2C1_ER_IRQHandler+0x10>)
 8004f76:	f002 fd8a 	bl	8007a8e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004f7a:	bf00      	nop
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20000770 	.word	0x20000770

08004f84 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004f88:	4802      	ldr	r0, [pc, #8]	; (8004f94 <SPI1_IRQHandler+0x10>)
 8004f8a:	f007 fa43 	bl	800c414 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004f8e:	bf00      	nop
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	20000a50 	.word	0x20000a50

08004f98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004f9c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004fa0:	f002 f9be 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004fa4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004fa8:	f002 f9ba 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004fac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004fb0:	f002 f9b6 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004fb4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004fb8:	f002 f9b2 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004fbc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004fc0:	f002 f9ae 	bl	8007320 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004fc4:	bf00      	nop
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004fcc:	4802      	ldr	r0, [pc, #8]	; (8004fd8 <TIM5_IRQHandler+0x10>)
 8004fce:	f008 f8ad 	bl	800d12c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004fd2:	bf00      	nop
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	200007dc 	.word	0x200007dc

08004fdc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004fe0:	4802      	ldr	r0, [pc, #8]	; (8004fec <TIM6_DAC_IRQHandler+0x10>)
 8004fe2:	f001 fed0 	bl	8006d86 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004fe6:	bf00      	nop
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	20000928 	.word	0x20000928

08004ff0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004ff4:	4802      	ldr	r0, [pc, #8]	; (8005000 <OTG_FS_IRQHandler+0x10>)
 8004ff6:	f004 fbff 	bl	80097f8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004ffa:	bf00      	nop
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	2000206c 	.word	0x2000206c

08005004 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
	return 1;
 8005008:	2301      	movs	r3, #1
}
 800500a:	4618      	mov	r0, r3
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <_kill>:

int _kill(int pid, int sig)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800501e:	f00d f83f 	bl	80120a0 <__errno>
 8005022:	4602      	mov	r2, r0
 8005024:	2316      	movs	r3, #22
 8005026:	6013      	str	r3, [r2, #0]
	return -1;
 8005028:	f04f 33ff 	mov.w	r3, #4294967295
}
 800502c:	4618      	mov	r0, r3
 800502e:	3708      	adds	r7, #8
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <_exit>:

void _exit (int status)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800503c:	f04f 31ff 	mov.w	r1, #4294967295
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f7ff ffe7 	bl	8005014 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005046:	e7fe      	b.n	8005046 <_exit+0x12>

08005048 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005054:	2300      	movs	r3, #0
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	e00a      	b.n	8005070 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800505a:	f3af 8000 	nop.w
 800505e:	4601      	mov	r1, r0
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	1c5a      	adds	r2, r3, #1
 8005064:	60ba      	str	r2, [r7, #8]
 8005066:	b2ca      	uxtb	r2, r1
 8005068:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	3301      	adds	r3, #1
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	429a      	cmp	r2, r3
 8005076:	dbf0      	blt.n	800505a <_read+0x12>
	}

return len;
 8005078:	687b      	ldr	r3, [r7, #4]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3718      	adds	r7, #24
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b086      	sub	sp, #24
 8005086:	af00      	add	r7, sp, #0
 8005088:	60f8      	str	r0, [r7, #12]
 800508a:	60b9      	str	r1, [r7, #8]
 800508c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800508e:	2300      	movs	r3, #0
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	e009      	b.n	80050a8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	1c5a      	adds	r2, r3, #1
 8005098:	60ba      	str	r2, [r7, #8]
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	3301      	adds	r3, #1
 80050a6:	617b      	str	r3, [r7, #20]
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	dbf1      	blt.n	8005094 <_write+0x12>
	}
	return len;
 80050b0:	687b      	ldr	r3, [r7, #4]
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <_close>:

int _close(int file)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b083      	sub	sp, #12
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
	return -1;
 80050c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b083      	sub	sp, #12
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80050e2:	605a      	str	r2, [r3, #4]
	return 0;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <_isatty>:

int _isatty(int file)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
	return 1;
 80050fa:	2301      	movs	r3, #1
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
	return 0;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3714      	adds	r7, #20
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
	...

08005124 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800512c:	4a14      	ldr	r2, [pc, #80]	; (8005180 <_sbrk+0x5c>)
 800512e:	4b15      	ldr	r3, [pc, #84]	; (8005184 <_sbrk+0x60>)
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005138:	4b13      	ldr	r3, [pc, #76]	; (8005188 <_sbrk+0x64>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d102      	bne.n	8005146 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005140:	4b11      	ldr	r3, [pc, #68]	; (8005188 <_sbrk+0x64>)
 8005142:	4a12      	ldr	r2, [pc, #72]	; (800518c <_sbrk+0x68>)
 8005144:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005146:	4b10      	ldr	r3, [pc, #64]	; (8005188 <_sbrk+0x64>)
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4413      	add	r3, r2
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	429a      	cmp	r2, r3
 8005152:	d207      	bcs.n	8005164 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005154:	f00c ffa4 	bl	80120a0 <__errno>
 8005158:	4602      	mov	r2, r0
 800515a:	230c      	movs	r3, #12
 800515c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800515e:	f04f 33ff 	mov.w	r3, #4294967295
 8005162:	e009      	b.n	8005178 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005164:	4b08      	ldr	r3, [pc, #32]	; (8005188 <_sbrk+0x64>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800516a:	4b07      	ldr	r3, [pc, #28]	; (8005188 <_sbrk+0x64>)
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4413      	add	r3, r2
 8005172:	4a05      	ldr	r2, [pc, #20]	; (8005188 <_sbrk+0x64>)
 8005174:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005176:	68fb      	ldr	r3, [r7, #12]
}
 8005178:	4618      	mov	r0, r3
 800517a:	3718      	adds	r7, #24
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	20020000 	.word	0x20020000
 8005184:	00000400 	.word	0x00000400
 8005188:	200006f8 	.word	0x200006f8
 800518c:	20002478 	.word	0x20002478

08005190 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005194:	4b08      	ldr	r3, [pc, #32]	; (80051b8 <SystemInit+0x28>)
 8005196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800519a:	4a07      	ldr	r2, [pc, #28]	; (80051b8 <SystemInit+0x28>)
 800519c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051a4:	4b04      	ldr	r3, [pc, #16]	; (80051b8 <SystemInit+0x28>)
 80051a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80051aa:	609a      	str	r2, [r3, #8]
#endif
}
 80051ac:	bf00      	nop
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	e000ed00 	.word	0xe000ed00

080051bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80051bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80051f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80051c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80051c2:	e003      	b.n	80051cc <LoopCopyDataInit>

080051c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80051c4:	4b0c      	ldr	r3, [pc, #48]	; (80051f8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80051c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80051c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80051ca:	3104      	adds	r1, #4

080051cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80051cc:	480b      	ldr	r0, [pc, #44]	; (80051fc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80051ce:	4b0c      	ldr	r3, [pc, #48]	; (8005200 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80051d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80051d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80051d4:	d3f6      	bcc.n	80051c4 <CopyDataInit>
  ldr  r2, =_sbss
 80051d6:	4a0b      	ldr	r2, [pc, #44]	; (8005204 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80051d8:	e002      	b.n	80051e0 <LoopFillZerobss>

080051da <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80051da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80051dc:	f842 3b04 	str.w	r3, [r2], #4

080051e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80051e0:	4b09      	ldr	r3, [pc, #36]	; (8005208 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80051e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80051e4:	d3f9      	bcc.n	80051da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80051e6:	f7ff ffd3 	bl	8005190 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80051ea:	f00c ff71 	bl	80120d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051ee:	f7fc fb6d 	bl	80018cc <main>
  bx  lr    
 80051f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80051f4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80051f8:	08013d24 	.word	0x08013d24
  ldr  r0, =_sdata
 80051fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005200:	200002bc 	.word	0x200002bc
  ldr  r2, =_sbss
 8005204:	200002bc 	.word	0x200002bc
  ldr  r3, = _ebss
 8005208:	20002478 	.word	0x20002478

0800520c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800520c:	e7fe      	b.n	800520c <CAN1_RX0_IRQHandler>
	...

08005210 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005214:	4b0e      	ldr	r3, [pc, #56]	; (8005250 <HAL_Init+0x40>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a0d      	ldr	r2, [pc, #52]	; (8005250 <HAL_Init+0x40>)
 800521a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800521e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005220:	4b0b      	ldr	r3, [pc, #44]	; (8005250 <HAL_Init+0x40>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a0a      	ldr	r2, [pc, #40]	; (8005250 <HAL_Init+0x40>)
 8005226:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800522a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800522c:	4b08      	ldr	r3, [pc, #32]	; (8005250 <HAL_Init+0x40>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a07      	ldr	r2, [pc, #28]	; (8005250 <HAL_Init+0x40>)
 8005232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005236:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005238:	2003      	movs	r0, #3
 800523a:	f000 fe29 	bl	8005e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800523e:	2000      	movs	r0, #0
 8005240:	f000 f808 	bl	8005254 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005244:	f7ff fa4e 	bl	80046e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	40023c00 	.word	0x40023c00

08005254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800525c:	4b12      	ldr	r3, [pc, #72]	; (80052a8 <HAL_InitTick+0x54>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	4b12      	ldr	r3, [pc, #72]	; (80052ac <HAL_InitTick+0x58>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	4619      	mov	r1, r3
 8005266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800526a:	fbb3 f3f1 	udiv	r3, r3, r1
 800526e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005272:	4618      	mov	r0, r3
 8005274:	f000 fe41 	bl	8005efa <HAL_SYSTICK_Config>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e00e      	b.n	80052a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2b0f      	cmp	r3, #15
 8005286:	d80a      	bhi.n	800529e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005288:	2200      	movs	r2, #0
 800528a:	6879      	ldr	r1, [r7, #4]
 800528c:	f04f 30ff 	mov.w	r0, #4294967295
 8005290:	f000 fe09 	bl	8005ea6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005294:	4a06      	ldr	r2, [pc, #24]	; (80052b0 <HAL_InitTick+0x5c>)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
 800529c:	e000      	b.n	80052a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3708      	adds	r7, #8
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	200000d8 	.word	0x200000d8
 80052ac:	200000e0 	.word	0x200000e0
 80052b0:	200000dc 	.word	0x200000dc

080052b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80052b8:	4b06      	ldr	r3, [pc, #24]	; (80052d4 <HAL_IncTick+0x20>)
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	461a      	mov	r2, r3
 80052be:	4b06      	ldr	r3, [pc, #24]	; (80052d8 <HAL_IncTick+0x24>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4413      	add	r3, r2
 80052c4:	4a04      	ldr	r2, [pc, #16]	; (80052d8 <HAL_IncTick+0x24>)
 80052c6:	6013      	str	r3, [r2, #0]
}
 80052c8:	bf00      	nop
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	200000e0 	.word	0x200000e0
 80052d8:	20000b90 	.word	0x20000b90

080052dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0
  return uwTick;
 80052e0:	4b03      	ldr	r3, [pc, #12]	; (80052f0 <HAL_GetTick+0x14>)
 80052e2:	681b      	ldr	r3, [r3, #0]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	20000b90 	.word	0x20000b90

080052f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80052fc:	f7ff ffee 	bl	80052dc <HAL_GetTick>
 8005300:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530c:	d005      	beq.n	800531a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800530e:	4b09      	ldr	r3, [pc, #36]	; (8005334 <HAL_Delay+0x40>)
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	4413      	add	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800531a:	bf00      	nop
 800531c:	f7ff ffde 	bl	80052dc <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	429a      	cmp	r2, r3
 800532a:	d8f7      	bhi.n	800531c <HAL_Delay+0x28>
  {
  }
}
 800532c:	bf00      	nop
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	200000e0 	.word	0x200000e0

08005338 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e033      	b.n	80053b6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005352:	2b00      	cmp	r3, #0
 8005354:	d109      	bne.n	800536a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7ff f9ec 	bl	8004734 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	2b00      	cmp	r3, #0
 8005374:	d118      	bne.n	80053a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800537e:	f023 0302 	bic.w	r3, r3, #2
 8005382:	f043 0202 	orr.w	r2, r3, #2
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 fbaa 	bl	8005ae4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539a:	f023 0303 	bic.w	r3, r3, #3
 800539e:	f043 0201 	orr.w	r2, r3, #1
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	641a      	str	r2, [r3, #64]	; 0x40
 80053a6:	e001      	b.n	80053ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80053b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d101      	bne.n	80053da <HAL_ADC_Start_IT+0x1a>
 80053d6:	2302      	movs	r3, #2
 80053d8:	e0b0      	b.n	800553c <HAL_ADC_Start_IT+0x17c>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d018      	beq.n	8005422 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	689a      	ldr	r2, [r3, #8]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f042 0201 	orr.w	r2, r2, #1
 80053fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005400:	4b51      	ldr	r3, [pc, #324]	; (8005548 <HAL_ADC_Start_IT+0x188>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a51      	ldr	r2, [pc, #324]	; (800554c <HAL_ADC_Start_IT+0x18c>)
 8005406:	fba2 2303 	umull	r2, r3, r2, r3
 800540a:	0c9a      	lsrs	r2, r3, #18
 800540c:	4613      	mov	r3, r2
 800540e:	005b      	lsls	r3, r3, #1
 8005410:	4413      	add	r3, r2
 8005412:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005414:	e002      	b.n	800541c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	3b01      	subs	r3, #1
 800541a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1f9      	bne.n	8005416 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b01      	cmp	r3, #1
 800542e:	f040 8084 	bne.w	800553a <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800543a:	f023 0301 	bic.w	r3, r3, #1
 800543e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005450:	2b00      	cmp	r3, #0
 8005452:	d007      	beq.n	8005464 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005458:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800545c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800546c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005470:	d106      	bne.n	8005480 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005476:	f023 0206 	bic.w	r2, r3, #6
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	645a      	str	r2, [r3, #68]	; 0x44
 800547e:	e002      	b.n	8005486 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800548e:	4b30      	ldr	r3, [pc, #192]	; (8005550 <HAL_ADC_Start_IT+0x190>)
 8005490:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800549a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	6812      	ldr	r2, [r2, #0]
 80054a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80054aa:	f043 0320 	orr.w	r3, r3, #32
 80054ae:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	f003 031f 	and.w	r3, r3, #31
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d12a      	bne.n	8005512 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a24      	ldr	r2, [pc, #144]	; (8005554 <HAL_ADC_Start_IT+0x194>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d015      	beq.n	80054f2 <HAL_ADC_Start_IT+0x132>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a23      	ldr	r2, [pc, #140]	; (8005558 <HAL_ADC_Start_IT+0x198>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d105      	bne.n	80054dc <HAL_ADC_Start_IT+0x11c>
 80054d0:	4b1f      	ldr	r3, [pc, #124]	; (8005550 <HAL_ADC_Start_IT+0x190>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f003 031f 	and.w	r3, r3, #31
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00a      	beq.n	80054f2 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a1e      	ldr	r2, [pc, #120]	; (800555c <HAL_ADC_Start_IT+0x19c>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d129      	bne.n	800553a <HAL_ADC_Start_IT+0x17a>
 80054e6:	4b1a      	ldr	r3, [pc, #104]	; (8005550 <HAL_ADC_Start_IT+0x190>)
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f003 031f 	and.w	r3, r3, #31
 80054ee:	2b0f      	cmp	r3, #15
 80054f0:	d823      	bhi.n	800553a <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d11c      	bne.n	800553a <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800550e:	609a      	str	r2, [r3, #8]
 8005510:	e013      	b.n	800553a <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a0f      	ldr	r2, [pc, #60]	; (8005554 <HAL_ADC_Start_IT+0x194>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d10e      	bne.n	800553a <HAL_ADC_Start_IT+0x17a>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d107      	bne.n	800553a <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689a      	ldr	r2, [r3, #8]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005538:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	200000d8 	.word	0x200000d8
 800554c:	431bde83 	.word	0x431bde83
 8005550:	40012300 	.word	0x40012300
 8005554:	40012000 	.word	0x40012000
 8005558:	40012100 	.word	0x40012100
 800555c:	40012200 	.word	0x40012200

08005560 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800556e:	2b01      	cmp	r3, #1
 8005570:	d101      	bne.n	8005576 <HAL_ADC_Stop_IT+0x16>
 8005572:	2302      	movs	r3, #2
 8005574:	e02b      	b.n	80055ce <HAL_ADC_Stop_IT+0x6e>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 0201 	bic.w	r2, r2, #1
 800558c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b00      	cmp	r3, #0
 800559a:	d113      	bne.n	80055c4 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	6812      	ldr	r2, [r2, #0]
 80055a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80055aa:	f023 0320 	bic.w	r3, r3, #32
 80055ae:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80055b8:	f023 0301 	bic.w	r3, r3, #1
 80055bc:	f043 0201 	orr.w	r2, r3, #1
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b084      	sub	sp, #16
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60fb      	str	r3, [r7, #12]
 80055e6:	2300      	movs	r3, #0
 80055e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0302 	and.w	r3, r3, #2
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	bf0c      	ite	eq
 80055f8:	2301      	moveq	r3, #1
 80055fa:	2300      	movne	r3, #0
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b20      	cmp	r3, #32
 800560c:	bf0c      	ite	eq
 800560e:	2301      	moveq	r3, #1
 8005610:	2300      	movne	r3, #0
 8005612:	b2db      	uxtb	r3, r3
 8005614:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d049      	beq.n	80056b0 <HAL_ADC_IRQHandler+0xd6>
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d046      	beq.n	80056b0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	f003 0310 	and.w	r3, r3, #16
 800562a:	2b00      	cmp	r3, #0
 800562c:	d105      	bne.n	800563a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d12b      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800564c:	2b00      	cmp	r3, #0
 800564e:	d127      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005656:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800565a:	2b00      	cmp	r3, #0
 800565c:	d006      	beq.n	800566c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005668:	2b00      	cmp	r3, #0
 800566a:	d119      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0220 	bic.w	r2, r2, #32
 800567a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005680:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d105      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005698:	f043 0201 	orr.w	r2, r3, #1
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f7fd fed1 	bl	8003448 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f06f 0212 	mvn.w	r2, #18
 80056ae:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0304 	and.w	r3, r3, #4
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	bf0c      	ite	eq
 80056be:	2301      	moveq	r3, #1
 80056c0:	2300      	movne	r3, #0
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d0:	2b80      	cmp	r3, #128	; 0x80
 80056d2:	bf0c      	ite	eq
 80056d4:	2301      	moveq	r3, #1
 80056d6:	2300      	movne	r3, #0
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d057      	beq.n	8005792 <HAL_ADC_IRQHandler+0x1b8>
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d054      	beq.n	8005792 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ec:	f003 0310 	and.w	r3, r3, #16
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d105      	bne.n	8005700 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d139      	bne.n	8005782 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005714:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005718:	2b00      	cmp	r3, #0
 800571a:	d006      	beq.n	800572a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005726:	2b00      	cmp	r3, #0
 8005728:	d12b      	bne.n	8005782 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8005734:	2b00      	cmp	r3, #0
 8005736:	d124      	bne.n	8005782 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005742:	2b00      	cmp	r3, #0
 8005744:	d11d      	bne.n	8005782 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800574a:	2b00      	cmp	r3, #0
 800574c:	d119      	bne.n	8005782 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800575c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005762:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005772:	2b00      	cmp	r3, #0
 8005774:	d105      	bne.n	8005782 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577a:	f043 0201 	orr.w	r2, r3, #1
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 faaa 	bl	8005cdc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f06f 020c 	mvn.w	r2, #12
 8005790:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0301 	and.w	r3, r3, #1
 800579c:	2b01      	cmp	r3, #1
 800579e:	bf0c      	ite	eq
 80057a0:	2301      	moveq	r3, #1
 80057a2:	2300      	movne	r3, #0
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b2:	2b40      	cmp	r3, #64	; 0x40
 80057b4:	bf0c      	ite	eq
 80057b6:	2301      	moveq	r3, #1
 80057b8:	2300      	movne	r3, #0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d017      	beq.n	80057f4 <HAL_ADC_IRQHandler+0x21a>
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d014      	beq.n	80057f4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0301 	and.w	r3, r3, #1
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d10d      	bne.n	80057f4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f846 	bl	8005876 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f06f 0201 	mvn.w	r2, #1
 80057f2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0320 	and.w	r3, r3, #32
 80057fe:	2b20      	cmp	r3, #32
 8005800:	bf0c      	ite	eq
 8005802:	2301      	moveq	r3, #1
 8005804:	2300      	movne	r3, #0
 8005806:	b2db      	uxtb	r3, r3
 8005808:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005814:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005818:	bf0c      	ite	eq
 800581a:	2301      	moveq	r3, #1
 800581c:	2300      	movne	r3, #0
 800581e:	b2db      	uxtb	r3, r3
 8005820:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d015      	beq.n	8005854 <HAL_ADC_IRQHandler+0x27a>
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d012      	beq.n	8005854 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005832:	f043 0202 	orr.w	r2, r3, #2
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f06f 0220 	mvn.w	r2, #32
 8005842:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 f820 	bl	800588a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f06f 0220 	mvn.w	r2, #32
 8005852:	601a      	str	r2, [r3, #0]
  }
}
 8005854:	bf00      	nop
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800586a:	4618      	mov	r0, r3
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005876:	b480      	push	{r7}
 8005878:	b083      	sub	sp, #12
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800587e:	bf00      	nop
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800588a:	b480      	push	{r7}
 800588c:	b083      	sub	sp, #12
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005892:	bf00      	nop
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
	...

080058a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <HAL_ADC_ConfigChannel+0x1c>
 80058b8:	2302      	movs	r3, #2
 80058ba:	e105      	b.n	8005ac8 <HAL_ADC_ConfigChannel+0x228>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b09      	cmp	r3, #9
 80058ca:	d925      	bls.n	8005918 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68d9      	ldr	r1, [r3, #12]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	4613      	mov	r3, r2
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	4413      	add	r3, r2
 80058e0:	3b1e      	subs	r3, #30
 80058e2:	2207      	movs	r2, #7
 80058e4:	fa02 f303 	lsl.w	r3, r2, r3
 80058e8:	43da      	mvns	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	400a      	ands	r2, r1
 80058f0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68d9      	ldr	r1, [r3, #12]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	b29b      	uxth	r3, r3
 8005902:	4618      	mov	r0, r3
 8005904:	4603      	mov	r3, r0
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	4403      	add	r3, r0
 800590a:	3b1e      	subs	r3, #30
 800590c:	409a      	lsls	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	60da      	str	r2, [r3, #12]
 8005916:	e022      	b.n	800595e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6919      	ldr	r1, [r3, #16]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	b29b      	uxth	r3, r3
 8005924:	461a      	mov	r2, r3
 8005926:	4613      	mov	r3, r2
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	4413      	add	r3, r2
 800592c:	2207      	movs	r2, #7
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43da      	mvns	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	400a      	ands	r2, r1
 800593a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6919      	ldr	r1, [r3, #16]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	689a      	ldr	r2, [r3, #8]
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	b29b      	uxth	r3, r3
 800594c:	4618      	mov	r0, r3
 800594e:	4603      	mov	r3, r0
 8005950:	005b      	lsls	r3, r3, #1
 8005952:	4403      	add	r3, r0
 8005954:	409a      	lsls	r2, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2b06      	cmp	r3, #6
 8005964:	d824      	bhi.n	80059b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	4613      	mov	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	4413      	add	r3, r2
 8005976:	3b05      	subs	r3, #5
 8005978:	221f      	movs	r2, #31
 800597a:	fa02 f303 	lsl.w	r3, r2, r3
 800597e:	43da      	mvns	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	400a      	ands	r2, r1
 8005986:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	b29b      	uxth	r3, r3
 8005994:	4618      	mov	r0, r3
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	4613      	mov	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	3b05      	subs	r3, #5
 80059a2:	fa00 f203 	lsl.w	r2, r0, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	635a      	str	r2, [r3, #52]	; 0x34
 80059ae:	e04c      	b.n	8005a4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	2b0c      	cmp	r3, #12
 80059b6:	d824      	bhi.n	8005a02 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	3b23      	subs	r3, #35	; 0x23
 80059ca:	221f      	movs	r2, #31
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	43da      	mvns	r2, r3
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	400a      	ands	r2, r1
 80059d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	4618      	mov	r0, r3
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685a      	ldr	r2, [r3, #4]
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	3b23      	subs	r3, #35	; 0x23
 80059f4:	fa00 f203 	lsl.w	r2, r0, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	631a      	str	r2, [r3, #48]	; 0x30
 8005a00:	e023      	b.n	8005a4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	3b41      	subs	r3, #65	; 0x41
 8005a14:	221f      	movs	r2, #31
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	43da      	mvns	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	400a      	ands	r2, r1
 8005a22:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	4618      	mov	r0, r3
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	4613      	mov	r3, r2
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	4413      	add	r3, r2
 8005a3c:	3b41      	subs	r3, #65	; 0x41
 8005a3e:	fa00 f203 	lsl.w	r2, r0, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a4a:	4b22      	ldr	r3, [pc, #136]	; (8005ad4 <HAL_ADC_ConfigChannel+0x234>)
 8005a4c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a21      	ldr	r2, [pc, #132]	; (8005ad8 <HAL_ADC_ConfigChannel+0x238>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d109      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x1cc>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2b12      	cmp	r3, #18
 8005a5e:	d105      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a19      	ldr	r2, [pc, #100]	; (8005ad8 <HAL_ADC_ConfigChannel+0x238>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d123      	bne.n	8005abe <HAL_ADC_ConfigChannel+0x21e>
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b10      	cmp	r3, #16
 8005a7c:	d003      	beq.n	8005a86 <HAL_ADC_ConfigChannel+0x1e6>
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2b11      	cmp	r3, #17
 8005a84:	d11b      	bne.n	8005abe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b10      	cmp	r3, #16
 8005a98:	d111      	bne.n	8005abe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a9a:	4b10      	ldr	r3, [pc, #64]	; (8005adc <HAL_ADC_ConfigChannel+0x23c>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a10      	ldr	r2, [pc, #64]	; (8005ae0 <HAL_ADC_ConfigChannel+0x240>)
 8005aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa4:	0c9a      	lsrs	r2, r3, #18
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	4413      	add	r3, r2
 8005aac:	005b      	lsls	r3, r3, #1
 8005aae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005ab0:	e002      	b.n	8005ab8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1f9      	bne.n	8005ab2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3714      	adds	r7, #20
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr
 8005ad4:	40012300 	.word	0x40012300
 8005ad8:	40012000 	.word	0x40012000
 8005adc:	200000d8 	.word	0x200000d8
 8005ae0:	431bde83 	.word	0x431bde83

08005ae4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005aec:	4b79      	ldr	r3, [pc, #484]	; (8005cd4 <ADC_Init+0x1f0>)
 8005aee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	431a      	orrs	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	6859      	ldr	r1, [r3, #4]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	021a      	lsls	r2, r3, #8
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005b3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6859      	ldr	r1, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6899      	ldr	r1, [r3, #8]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b76:	4a58      	ldr	r2, [pc, #352]	; (8005cd8 <ADC_Init+0x1f4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d022      	beq.n	8005bc2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689a      	ldr	r2, [r3, #8]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6899      	ldr	r1, [r3, #8]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005bac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6899      	ldr	r1, [r3, #8]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	609a      	str	r2, [r3, #8]
 8005bc0:	e00f      	b.n	8005be2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005bd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689a      	ldr	r2, [r3, #8]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005be0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0202 	bic.w	r2, r2, #2
 8005bf0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6899      	ldr	r1, [r3, #8]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	7e1b      	ldrb	r3, [r3, #24]
 8005bfc:	005a      	lsls	r2, r3, #1
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d01b      	beq.n	8005c48 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c1e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	685a      	ldr	r2, [r3, #4]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005c2e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6859      	ldr	r1, [r3, #4]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	035a      	lsls	r2, r3, #13
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	605a      	str	r2, [r3, #4]
 8005c46:	e007      	b.n	8005c58 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c56:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005c66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	3b01      	subs	r3, #1
 8005c74:	051a      	lsls	r2, r3, #20
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	430a      	orrs	r2, r1
 8005c7c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6899      	ldr	r1, [r3, #8]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005c9a:	025a      	lsls	r2, r3, #9
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cb2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6899      	ldr	r1, [r3, #8]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	029a      	lsls	r2, r3, #10
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	609a      	str	r2, [r3, #8]
}
 8005cc8:	bf00      	nop
 8005cca:	3714      	adds	r7, #20
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	40012300 	.word	0x40012300
 8005cd8:	0f000001 	.word	0x0f000001

08005cdc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f003 0307 	and.w	r3, r3, #7
 8005cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d00:	4b0c      	ldr	r3, [pc, #48]	; (8005d34 <__NVIC_SetPriorityGrouping+0x44>)
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d22:	4a04      	ldr	r2, [pc, #16]	; (8005d34 <__NVIC_SetPriorityGrouping+0x44>)
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	60d3      	str	r3, [r2, #12]
}
 8005d28:	bf00      	nop
 8005d2a:	3714      	adds	r7, #20
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr
 8005d34:	e000ed00 	.word	0xe000ed00

08005d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d3c:	4b04      	ldr	r3, [pc, #16]	; (8005d50 <__NVIC_GetPriorityGrouping+0x18>)
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	0a1b      	lsrs	r3, r3, #8
 8005d42:	f003 0307 	and.w	r3, r3, #7
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	e000ed00 	.word	0xe000ed00

08005d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	db0b      	blt.n	8005d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d66:	79fb      	ldrb	r3, [r7, #7]
 8005d68:	f003 021f 	and.w	r2, r3, #31
 8005d6c:	4907      	ldr	r1, [pc, #28]	; (8005d8c <__NVIC_EnableIRQ+0x38>)
 8005d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d72:	095b      	lsrs	r3, r3, #5
 8005d74:	2001      	movs	r0, #1
 8005d76:	fa00 f202 	lsl.w	r2, r0, r2
 8005d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d7e:	bf00      	nop
 8005d80:	370c      	adds	r7, #12
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	e000e100 	.word	0xe000e100

08005d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	4603      	mov	r3, r0
 8005d98:	6039      	str	r1, [r7, #0]
 8005d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	db0a      	blt.n	8005dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	b2da      	uxtb	r2, r3
 8005da8:	490c      	ldr	r1, [pc, #48]	; (8005ddc <__NVIC_SetPriority+0x4c>)
 8005daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dae:	0112      	lsls	r2, r2, #4
 8005db0:	b2d2      	uxtb	r2, r2
 8005db2:	440b      	add	r3, r1
 8005db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005db8:	e00a      	b.n	8005dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	b2da      	uxtb	r2, r3
 8005dbe:	4908      	ldr	r1, [pc, #32]	; (8005de0 <__NVIC_SetPriority+0x50>)
 8005dc0:	79fb      	ldrb	r3, [r7, #7]
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	3b04      	subs	r3, #4
 8005dc8:	0112      	lsls	r2, r2, #4
 8005dca:	b2d2      	uxtb	r2, r2
 8005dcc:	440b      	add	r3, r1
 8005dce:	761a      	strb	r2, [r3, #24]
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	e000e100 	.word	0xe000e100
 8005de0:	e000ed00 	.word	0xe000ed00

08005de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b089      	sub	sp, #36	; 0x24
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f003 0307 	and.w	r3, r3, #7
 8005df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	f1c3 0307 	rsb	r3, r3, #7
 8005dfe:	2b04      	cmp	r3, #4
 8005e00:	bf28      	it	cs
 8005e02:	2304      	movcs	r3, #4
 8005e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	3304      	adds	r3, #4
 8005e0a:	2b06      	cmp	r3, #6
 8005e0c:	d902      	bls.n	8005e14 <NVIC_EncodePriority+0x30>
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	3b03      	subs	r3, #3
 8005e12:	e000      	b.n	8005e16 <NVIC_EncodePriority+0x32>
 8005e14:	2300      	movs	r3, #0
 8005e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e18:	f04f 32ff 	mov.w	r2, #4294967295
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e22:	43da      	mvns	r2, r3
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	401a      	ands	r2, r3
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	fa01 f303 	lsl.w	r3, r1, r3
 8005e36:	43d9      	mvns	r1, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e3c:	4313      	orrs	r3, r2
         );
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3724      	adds	r7, #36	; 0x24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
	...

08005e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	3b01      	subs	r3, #1
 8005e58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e5c:	d301      	bcc.n	8005e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e00f      	b.n	8005e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e62:	4a0a      	ldr	r2, [pc, #40]	; (8005e8c <SysTick_Config+0x40>)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	3b01      	subs	r3, #1
 8005e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e6a:	210f      	movs	r1, #15
 8005e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e70:	f7ff ff8e 	bl	8005d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e74:	4b05      	ldr	r3, [pc, #20]	; (8005e8c <SysTick_Config+0x40>)
 8005e76:	2200      	movs	r2, #0
 8005e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e7a:	4b04      	ldr	r3, [pc, #16]	; (8005e8c <SysTick_Config+0x40>)
 8005e7c:	2207      	movs	r2, #7
 8005e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	e000e010 	.word	0xe000e010

08005e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f7ff ff29 	bl	8005cf0 <__NVIC_SetPriorityGrouping>
}
 8005e9e:	bf00      	nop
 8005ea0:	3708      	adds	r7, #8
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b086      	sub	sp, #24
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	4603      	mov	r3, r0
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	607a      	str	r2, [r7, #4]
 8005eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005eb8:	f7ff ff3e 	bl	8005d38 <__NVIC_GetPriorityGrouping>
 8005ebc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	68b9      	ldr	r1, [r7, #8]
 8005ec2:	6978      	ldr	r0, [r7, #20]
 8005ec4:	f7ff ff8e 	bl	8005de4 <NVIC_EncodePriority>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ece:	4611      	mov	r1, r2
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff ff5d 	bl	8005d90 <__NVIC_SetPriority>
}
 8005ed6:	bf00      	nop
 8005ed8:	3718      	adds	r7, #24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b082      	sub	sp, #8
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7ff ff31 	bl	8005d54 <__NVIC_EnableIRQ>
}
 8005ef2:	bf00      	nop
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b082      	sub	sp, #8
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7ff ffa2 	bl	8005e4c <SysTick_Config>
 8005f08:	4603      	mov	r3, r0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3708      	adds	r7, #8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b082      	sub	sp, #8
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d101      	bne.n	8005f24 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e00e      	b.n	8005f42 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	795b      	ldrb	r3, [r3, #5]
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d105      	bne.n	8005f3a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7fe fc49 	bl	80047cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b087      	sub	sp, #28
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	60f8      	str	r0, [r7, #12]
 8005f52:	60b9      	str	r1, [r7, #8]
 8005f54:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8005f56:	2300      	movs	r3, #0
 8005f58:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2202      	movs	r2, #2
 8005f5e:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f042 0201 	orr.w	r2, r2, #1
 8005f6e:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8005f70:	2300      	movs	r3, #0
 8005f72:	617b      	str	r3, [r7, #20]
 8005f74:	e00a      	b.n	8005f8c <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	441a      	add	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	6812      	ldr	r2, [r2, #0]
 8005f84:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	3301      	adds	r3, #1
 8005f8a:	617b      	str	r3, [r7, #20]
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d3f0      	bcc.n	8005f76 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8005fa2:	693b      	ldr	r3, [r7, #16]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e02a      	b.n	8006018 <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d106      	bne.n	8005fdc <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f7fe fc1a 	bl	8004810 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005fe6:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	6851      	ldr	r1, [r2, #4]
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	6892      	ldr	r2, [r2, #8]
 8005ff2:	4311      	orrs	r1, r2
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6952      	ldr	r2, [r2, #20]
 8005ff8:	4311      	orrs	r1, r2
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	6812      	ldr	r2, [r2, #0]
 8005ffe:	430b      	orrs	r3, r1
 8006000:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3708      	adds	r7, #8
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b086      	sub	sp, #24
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	603b      	str	r3, [r7, #0]
 800602c:	4613      	mov	r3, r2
 800602e:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b01      	cmp	r3, #1
 800603a:	f040 8114 	bne.w	8006266 <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2202      	movs	r2, #2
 8006042:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800604c:	2b01      	cmp	r3, #1
 800604e:	d101      	bne.n	8006054 <HAL_CRYP_Encrypt+0x34>
 8006050:	2302      	movs	r3, #2
 8006052:	e111      	b.n	8006278 <HAL_CRYP_Encrypt+0x258>
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006078:	2b00      	cmp	r3, #0
 800607a:	d105      	bne.n	8006088 <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 800607c:	88fb      	ldrh	r3, [r7, #6]
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	b29a      	uxth	r2, r3
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006086:	e002      	b.n	800608e <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	88fa      	ldrh	r2, [r7, #6]
 800608c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f022 0204 	bic.w	r2, r2, #4
 800609c:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	4b76      	ldr	r3, [pc, #472]	; (8006280 <HAL_CRYP_Encrypt+0x260>)
 80060a6:	4013      	ands	r3, r2
 80060a8:	613b      	str	r3, [r7, #16]

    switch (algo)
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	2b30      	cmp	r3, #48	; 0x30
 80060ae:	f200 80be 	bhi.w	800622e <HAL_CRYP_Encrypt+0x20e>
 80060b2:	a201      	add	r2, pc, #4	; (adr r2, 80060b8 <HAL_CRYP_Encrypt+0x98>)
 80060b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b8:	0800617d 	.word	0x0800617d
 80060bc:	0800622f 	.word	0x0800622f
 80060c0:	0800622f 	.word	0x0800622f
 80060c4:	0800622f 	.word	0x0800622f
 80060c8:	0800622f 	.word	0x0800622f
 80060cc:	0800622f 	.word	0x0800622f
 80060d0:	0800622f 	.word	0x0800622f
 80060d4:	0800622f 	.word	0x0800622f
 80060d8:	0800617d 	.word	0x0800617d
 80060dc:	0800622f 	.word	0x0800622f
 80060e0:	0800622f 	.word	0x0800622f
 80060e4:	0800622f 	.word	0x0800622f
 80060e8:	0800622f 	.word	0x0800622f
 80060ec:	0800622f 	.word	0x0800622f
 80060f0:	0800622f 	.word	0x0800622f
 80060f4:	0800622f 	.word	0x0800622f
 80060f8:	0800617d 	.word	0x0800617d
 80060fc:	0800622f 	.word	0x0800622f
 8006100:	0800622f 	.word	0x0800622f
 8006104:	0800622f 	.word	0x0800622f
 8006108:	0800622f 	.word	0x0800622f
 800610c:	0800622f 	.word	0x0800622f
 8006110:	0800622f 	.word	0x0800622f
 8006114:	0800622f 	.word	0x0800622f
 8006118:	0800617d 	.word	0x0800617d
 800611c:	0800622f 	.word	0x0800622f
 8006120:	0800622f 	.word	0x0800622f
 8006124:	0800622f 	.word	0x0800622f
 8006128:	0800622f 	.word	0x0800622f
 800612c:	0800622f 	.word	0x0800622f
 8006130:	0800622f 	.word	0x0800622f
 8006134:	0800622f 	.word	0x0800622f
 8006138:	08006221 	.word	0x08006221
 800613c:	0800622f 	.word	0x0800622f
 8006140:	0800622f 	.word	0x0800622f
 8006144:	0800622f 	.word	0x0800622f
 8006148:	0800622f 	.word	0x0800622f
 800614c:	0800622f 	.word	0x0800622f
 8006150:	0800622f 	.word	0x0800622f
 8006154:	0800622f 	.word	0x0800622f
 8006158:	08006221 	.word	0x08006221
 800615c:	0800622f 	.word	0x0800622f
 8006160:	0800622f 	.word	0x0800622f
 8006164:	0800622f 	.word	0x0800622f
 8006168:	0800622f 	.word	0x0800622f
 800616c:	0800622f 	.word	0x0800622f
 8006170:	0800622f 	.word	0x0800622f
 8006174:	0800622f 	.word	0x0800622f
 8006178:	08006221 	.word	0x08006221
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	68da      	ldr	r2, [r3, #12]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6852      	ldr	r2, [r2, #4]
 8006192:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d003      	beq.n	80061a4 <HAL_CRYP_Encrypt+0x184>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	2b08      	cmp	r3, #8
 80061a2:	d117      	bne.n	80061d4 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	68da      	ldr	r2, [r3, #12]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	6892      	ldr	r2, [r2, #8]
 80061ae:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	68da      	ldr	r2, [r3, #12]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68d2      	ldr	r2, [r2, #12]
 80061ba:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6912      	ldr	r2, [r2, #16]
 80061c6:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	68da      	ldr	r2, [r3, #12]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6952      	ldr	r2, [r2, #20]
 80061d2:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	2b18      	cmp	r3, #24
 80061da:	d003      	beq.n	80061e4 <HAL_CRYP_Encrypt+0x1c4>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	2b08      	cmp	r3, #8
 80061e2:	d10b      	bne.n	80061fc <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	691a      	ldr	r2, [r3, #16]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6812      	ldr	r2, [r2, #0]
 80061ee:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	691a      	ldr	r2, [r3, #16]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	6852      	ldr	r2, [r2, #4]
 80061fa:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800620a:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2202      	movs	r2, #2
 8006210:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8006212:	6a39      	ldr	r1, [r7, #32]
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	f000 f971 	bl	80064fc <CRYP_TDES_Process>
 800621a:	4603      	mov	r3, r0
 800621c:	75fb      	strb	r3, [r7, #23]
        break;
 800621e:	e016      	b.n	800624e <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8006220:	6a39      	ldr	r1, [r7, #32]
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f000 fa41 	bl	80066aa <CRYP_AES_Encrypt>
 8006228:	4603      	mov	r3, r0
 800622a:	75fb      	strb	r3, [r7, #23]
        break;
 800622c:	e00f      	b.n	800624e <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006232:	f043 0220 	orr.w	r2, r3, #32
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e014      	b.n	8006278 <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 800624e:	7dfb      	ldrb	r3, [r7, #23]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d110      	bne.n	8006276 <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8006264:	e007      	b.n	8006276 <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800626a:	f043 0208 	orr.w	r2, r3, #8
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	00080038 	.word	0x00080038

08006284 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	603b      	str	r3, [r7, #0]
 8006290:	4613      	mov	r3, r2
 8006292:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800629a:	b2db      	uxtb	r3, r3
 800629c:	2b01      	cmp	r3, #1
 800629e:	f040 8114 	bne.w	80064ca <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2202      	movs	r2, #2
 80062a6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d101      	bne.n	80062b8 <HAL_CRYP_Decrypt+0x34>
 80062b4:	2302      	movs	r3, #2
 80062b6:	e111      	b.n	80064dc <HAL_CRYP_Decrypt+0x258>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	683a      	ldr	r2, [r7, #0]
 80062d6:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d105      	bne.n	80062ec <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 80062e0:	88fb      	ldrh	r3, [r7, #6]
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062ea:	e002      	b.n	80062f2 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	88fa      	ldrh	r2, [r7, #6]
 80062f0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f042 0204 	orr.w	r2, r2, #4
 8006300:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	4b76      	ldr	r3, [pc, #472]	; (80064e4 <HAL_CRYP_Decrypt+0x260>)
 800630a:	4013      	ands	r3, r2
 800630c:	613b      	str	r3, [r7, #16]

    switch (algo)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	2b30      	cmp	r3, #48	; 0x30
 8006312:	f200 80be 	bhi.w	8006492 <HAL_CRYP_Decrypt+0x20e>
 8006316:	a201      	add	r2, pc, #4	; (adr r2, 800631c <HAL_CRYP_Decrypt+0x98>)
 8006318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631c:	080063e1 	.word	0x080063e1
 8006320:	08006493 	.word	0x08006493
 8006324:	08006493 	.word	0x08006493
 8006328:	08006493 	.word	0x08006493
 800632c:	08006493 	.word	0x08006493
 8006330:	08006493 	.word	0x08006493
 8006334:	08006493 	.word	0x08006493
 8006338:	08006493 	.word	0x08006493
 800633c:	080063e1 	.word	0x080063e1
 8006340:	08006493 	.word	0x08006493
 8006344:	08006493 	.word	0x08006493
 8006348:	08006493 	.word	0x08006493
 800634c:	08006493 	.word	0x08006493
 8006350:	08006493 	.word	0x08006493
 8006354:	08006493 	.word	0x08006493
 8006358:	08006493 	.word	0x08006493
 800635c:	080063e1 	.word	0x080063e1
 8006360:	08006493 	.word	0x08006493
 8006364:	08006493 	.word	0x08006493
 8006368:	08006493 	.word	0x08006493
 800636c:	08006493 	.word	0x08006493
 8006370:	08006493 	.word	0x08006493
 8006374:	08006493 	.word	0x08006493
 8006378:	08006493 	.word	0x08006493
 800637c:	080063e1 	.word	0x080063e1
 8006380:	08006493 	.word	0x08006493
 8006384:	08006493 	.word	0x08006493
 8006388:	08006493 	.word	0x08006493
 800638c:	08006493 	.word	0x08006493
 8006390:	08006493 	.word	0x08006493
 8006394:	08006493 	.word	0x08006493
 8006398:	08006493 	.word	0x08006493
 800639c:	08006485 	.word	0x08006485
 80063a0:	08006493 	.word	0x08006493
 80063a4:	08006493 	.word	0x08006493
 80063a8:	08006493 	.word	0x08006493
 80063ac:	08006493 	.word	0x08006493
 80063b0:	08006493 	.word	0x08006493
 80063b4:	08006493 	.word	0x08006493
 80063b8:	08006493 	.word	0x08006493
 80063bc:	08006485 	.word	0x08006485
 80063c0:	08006493 	.word	0x08006493
 80063c4:	08006493 	.word	0x08006493
 80063c8:	08006493 	.word	0x08006493
 80063cc:	08006493 	.word	0x08006493
 80063d0:	08006493 	.word	0x08006493
 80063d4:	08006493 	.word	0x08006493
 80063d8:	08006493 	.word	0x08006493
 80063dc:	08006485 	.word	0x08006485
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	68da      	ldr	r2, [r3, #12]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6812      	ldr	r2, [r2, #0]
 80063ea:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	68da      	ldr	r2, [r3, #12]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	6852      	ldr	r2, [r2, #4]
 80063f6:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	695b      	ldr	r3, [r3, #20]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d003      	beq.n	8006408 <HAL_CRYP_Decrypt+0x184>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	2b08      	cmp	r3, #8
 8006406:	d117      	bne.n	8006438 <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	68da      	ldr	r2, [r3, #12]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6892      	ldr	r2, [r2, #8]
 8006412:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	68da      	ldr	r2, [r3, #12]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68d2      	ldr	r2, [r2, #12]
 800641e:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	68da      	ldr	r2, [r3, #12]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6912      	ldr	r2, [r2, #16]
 800642a:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	68da      	ldr	r2, [r3, #12]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6952      	ldr	r2, [r2, #20]
 8006436:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	2b18      	cmp	r3, #24
 800643e:	d003      	beq.n	8006448 <HAL_CRYP_Decrypt+0x1c4>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	2b08      	cmp	r3, #8
 8006446:	d10b      	bne.n	8006460 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	691a      	ldr	r2, [r3, #16]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6812      	ldr	r2, [r2, #0]
 8006452:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	691a      	ldr	r2, [r3, #16]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6852      	ldr	r2, [r2, #4]
 800645e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800646e:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2202      	movs	r2, #2
 8006474:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8006476:	6a39      	ldr	r1, [r7, #32]
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 f83f 	bl	80064fc <CRYP_TDES_Process>
 800647e:	4603      	mov	r3, r0
 8006480:	75fb      	strb	r3, [r7, #23]

        break;
 8006482:	e016      	b.n	80064b2 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8006484:	6a39      	ldr	r1, [r7, #32]
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 f980 	bl	800678c <CRYP_AES_Decrypt>
 800648c:	4603      	mov	r3, r0
 800648e:	75fb      	strb	r3, [r7, #23]
        break;
 8006490:	e00f      	b.n	80064b2 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006496:	f043 0220 	orr.w	r2, r3, #32
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e014      	b.n	80064dc <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 80064b2:	7dfb      	ldrb	r3, [r7, #23]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d110      	bne.n	80064da <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80064c8:	e007      	b.n	80064da <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064ce:	f043 0208 	orr.w	r2, r3, #8
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3718      	adds	r7, #24
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	00080038 	.word	0x00080038

080064e8 <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b088      	sub	sp, #32
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006514:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800651a:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800651c:	e0a3      	b.n	8006666 <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006522:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	f003 0302 	and.w	r3, r3, #2
 800652e:	2b00      	cmp	r3, #0
 8006530:	d02a      	beq.n	8006588 <CRYP_TDES_Process+0x8c>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006536:	089b      	lsrs	r3, r3, #2
 8006538:	b29b      	uxth	r3, r3
 800653a:	8afa      	ldrh	r2, [r7, #22]
 800653c:	429a      	cmp	r2, r3
 800653e:	d223      	bcs.n	8006588 <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006548:	b29b      	uxth	r3, r3
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	441a      	add	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	6812      	ldr	r2, [r2, #0]
 8006554:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800655a:	b29b      	uxth	r3, r3
 800655c:	3301      	adds	r3, #1
 800655e:	b29a      	uxth	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800656c:	b29b      	uxth	r3, r3
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	441a      	add	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6812      	ldr	r2, [r2, #0]
 8006578:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800657e:	b29b      	uxth	r3, r3
 8006580:	3301      	adds	r3, #1
 8006582:	b29a      	uxth	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8006588:	6839      	ldr	r1, [r7, #0]
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 fb32 	bl	8006bf4 <CRYP_WaitOnOFNEFlag>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d018      	beq.n	80065c8 <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065a4:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065aa:	f043 0210 	orr.w	r2, r3, #16
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7ff ff90 	bl	80064e8 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80065cc:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d041      	beq.n	8006660 <CRYP_TDES_Process+0x164>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065e0:	089b      	lsrs	r3, r3, #2
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	8bfa      	ldrh	r2, [r7, #30]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d23a      	bcs.n	8006660 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 80065ea:	2300      	movs	r3, #0
 80065ec:	61bb      	str	r3, [r7, #24]
 80065ee:	e00c      	b.n	800660a <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68da      	ldr	r2, [r3, #12]
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	f107 0120 	add.w	r1, r7, #32
 80065fe:	440b      	add	r3, r1
 8006600:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 8006604:	69bb      	ldr	r3, [r7, #24]
 8006606:	3301      	adds	r3, #1
 8006608:	61bb      	str	r3, [r7, #24]
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d9ef      	bls.n	80065f0 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 8006610:	2300      	movs	r3, #0
 8006612:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8006614:	e018      	b.n	8006648 <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800661e:	b29b      	uxth	r3, r3
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	441a      	add	r2, r3
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	f107 0120 	add.w	r1, r7, #32
 800662c:	440b      	add	r3, r1
 800662e:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8006632:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006638:	b29b      	uxth	r3, r3
 800663a:	3301      	adds	r3, #1
 800663c:	b29a      	uxth	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	3301      	adds	r3, #1
 8006646:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800664c:	b29a      	uxth	r2, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006652:	089b      	lsrs	r3, r3, #2
 8006654:	b29b      	uxth	r3, r3
 8006656:	429a      	cmp	r2, r3
 8006658:	d202      	bcs.n	8006660 <CRYP_TDES_Process+0x164>
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d9da      	bls.n	8006616 <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006664:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800666a:	b29a      	uxth	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006670:	089b      	lsrs	r3, r3, #2
 8006672:	b29b      	uxth	r3, r3
 8006674:	429a      	cmp	r2, r3
 8006676:	d207      	bcs.n	8006688 <CRYP_TDES_Process+0x18c>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800667c:	089b      	lsrs	r3, r3, #2
 800667e:	b29b      	uxth	r3, r3
 8006680:	8bfa      	ldrh	r2, [r7, #30]
 8006682:	429a      	cmp	r2, r3
 8006684:	f4ff af4b 	bcc.w	800651e <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006696:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3720      	adds	r7, #32
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80066aa:	b580      	push	{r7, lr}
 80066ac:	b084      	sub	sp, #16
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
 80066b2:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 80066b4:	2301      	movs	r3, #1
 80066b6:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d109      	bne.n	80066d4 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d102      	bne.n	80066ce <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 80066c8:	2300      	movs	r3, #0
 80066ca:	60bb      	str	r3, [r7, #8]
 80066cc:	e002      	b.n	80066d4 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d121      	bne.n	800671e <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	4619      	mov	r1, r3
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 f9dd 	bl	8006aa0 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d017      	beq.n	800671e <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691a      	ldr	r2, [r3, #16]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	6812      	ldr	r2, [r2, #0]
 80066f8:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	691a      	ldr	r2, [r3, #16]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	6852      	ldr	r2, [r2, #4]
 8006704:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	691a      	ldr	r2, [r3, #16]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6892      	ldr	r2, [r2, #8]
 8006710:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	691a      	ldr	r2, [r3, #16]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68d2      	ldr	r2, [r2, #12]
 800671c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2202      	movs	r2, #2
 8006722:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006732:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006738:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800673a:	e006      	b.n	800674a <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 800673c:	6839      	ldr	r1, [r7, #0]
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f8e0 	bl	8006904 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006748:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800674e:	b29a      	uxth	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006754:	089b      	lsrs	r3, r3, #2
 8006756:	b29b      	uxth	r3, r3
 8006758:	429a      	cmp	r2, r3
 800675a:	d206      	bcs.n	800676a <CRYP_AES_Encrypt+0xc0>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006760:	089b      	lsrs	r3, r3, #2
 8006762:	b29b      	uxth	r3, r3
 8006764:	89fa      	ldrh	r2, [r7, #14]
 8006766:	429a      	cmp	r2, r3
 8006768:	d3e8      	bcc.n	800673c <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006778:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8006796:	2301      	movs	r3, #1
 8006798:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d109      	bne.n	80067b6 <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d102      	bne.n	80067b0 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	60bb      	str	r3, [r7, #8]
 80067ae:	e002      	b.n	80067b6 <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d16c      	bne.n	8006896 <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	695b      	ldr	r3, [r3, #20]
 80067c0:	2b30      	cmp	r3, #48	; 0x30
 80067c2:	d046      	beq.n	8006852 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80067ce:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	6812      	ldr	r2, [r2, #0]
 80067d6:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80067da:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	4619      	mov	r1, r3
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 f95c 	bl	8006aa0 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067f6:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 80067f8:	6839      	ldr	r1, [r7, #0]
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 f9d4 	bl	8006ba8 <CRYP_WaitOnBUSYFlag>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d017      	beq.n	8006836 <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006814:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800681a:	f043 0210 	orr.w	r2, r3, #16
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e062      	b.n	80068fc <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006840:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	6951      	ldr	r1, [r2, #20]
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	6812      	ldr	r2, [r2, #0]
 800684c:	430b      	orrs	r3, r1
 800684e:	6013      	str	r3, [r2, #0]
 8006850:	e005      	b.n	800685e <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	4619      	mov	r1, r3
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 f921 	bl	8006aa0 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	2b20      	cmp	r3, #32
 8006864:	d017      	beq.n	8006896 <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	691a      	ldr	r2, [r3, #16]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6812      	ldr	r2, [r2, #0]
 8006870:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	691a      	ldr	r2, [r3, #16]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6852      	ldr	r2, [r2, #4]
 800687c:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	691a      	ldr	r2, [r3, #16]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	6892      	ldr	r2, [r2, #8]
 8006888:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	691a      	ldr	r2, [r3, #16]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68d2      	ldr	r2, [r2, #12]
 8006894:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2202      	movs	r2, #2
 800689a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068aa:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80068b0:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80068b2:	e006      	b.n	80068c2 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 80068b4:	6839      	ldr	r1, [r7, #0]
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f824 	bl	8006904 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80068c0:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068cc:	089b      	lsrs	r3, r3, #2
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d206      	bcs.n	80068e2 <CRYP_AES_Decrypt+0x156>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d8:	089b      	lsrs	r3, r3, #2
 80068da:	b29b      	uxth	r3, r3
 80068dc:	89fa      	ldrh	r2, [r7, #14]
 80068de:	429a      	cmp	r2, r3
 80068e0:	d3e8      	bcc.n	80068b4 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068f0:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006912:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d04e      	beq.n	80069c0 <CRYP_AES_ProcessData+0xbc>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006926:	089b      	lsrs	r3, r3, #2
 8006928:	b29b      	uxth	r3, r3
 800692a:	8b7a      	ldrh	r2, [r7, #26]
 800692c:	429a      	cmp	r2, r3
 800692e:	d247      	bcs.n	80069c0 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006938:	b29b      	uxth	r3, r3
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	441a      	add	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	6812      	ldr	r2, [r2, #0]
 8006944:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800694a:	b29b      	uxth	r3, r3
 800694c:	3301      	adds	r3, #1
 800694e:	b29a      	uxth	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800695c:	b29b      	uxth	r3, r3
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	441a      	add	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6812      	ldr	r2, [r2, #0]
 8006968:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800696e:	b29b      	uxth	r3, r3
 8006970:	3301      	adds	r3, #1
 8006972:	b29a      	uxth	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006980:	b29b      	uxth	r3, r3
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	441a      	add	r2, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	6812      	ldr	r2, [r2, #0]
 800698c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006992:	b29b      	uxth	r3, r3
 8006994:	3301      	adds	r3, #1
 8006996:	b29a      	uxth	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	441a      	add	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6812      	ldr	r2, [r2, #0]
 80069b0:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	3301      	adds	r3, #1
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 80069c0:	6839      	ldr	r1, [r7, #0]
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f916 	bl	8006bf4 <CRYP_WaitOnOFNEFlag>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d018      	beq.n	8006a00 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80069dc:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069e2:	f043 0210 	orr.w	r2, r3, #16
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7ff fd74 	bl	80064e8 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a04:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	f003 0304 	and.w	r3, r3, #4
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d041      	beq.n	8006a98 <CRYP_AES_ProcessData+0x194>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a18:	089b      	lsrs	r3, r3, #2
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	8b3a      	ldrh	r2, [r7, #24]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d23a      	bcs.n	8006a98 <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8006a22:	2300      	movs	r3, #0
 8006a24:	61fb      	str	r3, [r7, #28]
 8006a26:	e00c      	b.n	8006a42 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68da      	ldr	r2, [r3, #12]
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	f107 0120 	add.w	r1, r7, #32
 8006a36:	440b      	add	r3, r1
 8006a38:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	61fb      	str	r3, [r7, #28]
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	2b03      	cmp	r3, #3
 8006a46:	d9ef      	bls.n	8006a28 <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006a4c:	e018      	b.n	8006a80 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	441a      	add	r2, r3
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	f107 0120 	add.w	r1, r7, #32
 8006a64:	440b      	add	r3, r1
 8006a66:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8006a6a:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	3301      	adds	r3, #1
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	3301      	adds	r3, #1
 8006a7e:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a84:	b29a      	uxth	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a8a:	089b      	lsrs	r3, r3, #2
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d202      	bcs.n	8006a98 <CRYP_AES_ProcessData+0x194>
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	2b03      	cmp	r3, #3
 8006a96:	d9da      	bls.n	8006a4e <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 8006a98:	bf00      	nop
 8006a9a:	3720      	adds	r7, #32
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ab0:	d036      	beq.n	8006b20 <CRYP_SetKey+0x80>
 8006ab2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ab6:	d002      	beq.n	8006abe <CRYP_SetKey+0x1e>
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d056      	beq.n	8006b6a <CRYP_SetKey+0xca>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 8006abc:	e06e      	b.n	8006b9c <CRYP_SetKey+0xfc>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	68da      	ldr	r2, [r3, #12]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	6812      	ldr	r2, [r2, #0]
 8006ac8:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68da      	ldr	r2, [r3, #12]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	6852      	ldr	r2, [r2, #4]
 8006ad4:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68da      	ldr	r2, [r3, #12]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	6892      	ldr	r2, [r2, #8]
 8006ae0:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	68da      	ldr	r2, [r3, #12]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68d2      	ldr	r2, [r2, #12]
 8006aec:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68da      	ldr	r2, [r3, #12]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6912      	ldr	r2, [r2, #16]
 8006af8:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	6952      	ldr	r2, [r2, #20]
 8006b04:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	68da      	ldr	r2, [r3, #12]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	6992      	ldr	r2, [r2, #24]
 8006b10:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	68da      	ldr	r2, [r3, #12]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	69d2      	ldr	r2, [r2, #28]
 8006b1c:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006b1e:	e03d      	b.n	8006b9c <CRYP_SetKey+0xfc>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	68da      	ldr	r2, [r3, #12]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	6812      	ldr	r2, [r2, #0]
 8006b2a:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68da      	ldr	r2, [r3, #12]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6852      	ldr	r2, [r2, #4]
 8006b36:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	68da      	ldr	r2, [r3, #12]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6892      	ldr	r2, [r2, #8]
 8006b42:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68d2      	ldr	r2, [r2, #12]
 8006b4e:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6912      	ldr	r2, [r2, #16]
 8006b5a:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	68da      	ldr	r2, [r3, #12]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	6952      	ldr	r2, [r2, #20]
 8006b66:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006b68:	e018      	b.n	8006b9c <CRYP_SetKey+0xfc>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68da      	ldr	r2, [r3, #12]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	6812      	ldr	r2, [r2, #0]
 8006b74:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	6852      	ldr	r2, [r2, #4]
 8006b80:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	68da      	ldr	r2, [r3, #12]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6892      	ldr	r2, [r2, #8]
 8006b8c:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68da      	ldr	r2, [r3, #12]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68d2      	ldr	r2, [r2, #12]
 8006b98:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006b9a:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006bb2:	f7fe fb93 	bl	80052dc <HAL_GetTick>
 8006bb6:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8006bb8:	e010      	b.n	8006bdc <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc0:	d00c      	beq.n	8006bdc <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006bc2:	f7fe fb8b 	bl	80052dc <HAL_GetTick>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d302      	bcc.n	8006bd8 <CRYP_WaitOnBUSYFlag+0x30>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d101      	bne.n	8006bdc <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e007      	b.n	8006bec <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f003 0310 	and.w	r3, r3, #16
 8006be6:	2b10      	cmp	r3, #16
 8006be8:	d0e7      	beq.n	8006bba <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006bfe:	f7fe fb6d 	bl	80052dc <HAL_GetTick>
 8006c02:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8006c04:	e010      	b.n	8006c28 <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c0c:	d00c      	beq.n	8006c28 <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006c0e:	f7fe fb65 	bl	80052dc <HAL_GetTick>
 8006c12:	4602      	mov	r2, r0
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d302      	bcc.n	8006c24 <CRYP_WaitOnOFNEFlag+0x30>
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e007      	b.n	8006c38 <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	f003 0304 	and.w	r3, r3, #4
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d0e7      	beq.n	8006c06 <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e014      	b.n	8006c7c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	791b      	ldrb	r3, [r3, #4]
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d105      	bne.n	8006c68 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f7fd fdf6 	bl	8004854 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3708      	adds	r7, #8
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60fb      	str	r3, [r7, #12]
 8006c92:	2300      	movs	r3, #0
 8006c94:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	795b      	ldrb	r3, [r3, #5]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d101      	bne.n	8006ca2 <HAL_DAC_Start+0x1e>
 8006c9e:	2302      	movs	r3, #2
 8006ca0:	e050      	b.n	8006d44 <HAL_DAC_Start+0xc0>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2202      	movs	r2, #2
 8006cac:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	6819      	ldr	r1, [r3, #0]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	409a      	lsls	r2, r3
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d11a      	bne.n	8006cfe <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0304 	and.w	r3, r3, #4
 8006cd2:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006cde:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2b04      	cmp	r3, #4
 8006ce4:	d127      	bne.n	8006d36 <HAL_DAC_Start+0xb2>
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	2b38      	cmp	r3, #56	; 0x38
 8006cea:	d124      	bne.n	8006d36 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	685a      	ldr	r2, [r3, #4]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f042 0201 	orr.w	r2, r2, #1
 8006cfa:	605a      	str	r2, [r3, #4]
 8006cfc:	e01b      	b.n	8006d36 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d08:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8006d14:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d1c:	d10b      	bne.n	8006d36 <HAL_DAC_Start+0xb2>
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8006d24:	d107      	bne.n	8006d36 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	685a      	ldr	r2, [r3, #4]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f042 0202 	orr.w	r2, r2, #2
 8006d34:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	6819      	ldr	r1, [r3, #0]
 8006d60:	2201      	movs	r2, #1
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	fa02 f303 	lsl.w	r3, r2, r3
 8006d68:	43da      	mvns	r2, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	400a      	ands	r2, r1
 8006d70:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2201      	movs	r2, #1
 8006d76:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	370c      	adds	r7, #12
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d84:	4770      	bx	lr

08006d86 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b082      	sub	sp, #8
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d9c:	d118      	bne.n	8006dd0 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2204      	movs	r2, #4
 8006da2:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	f043 0201 	orr.w	r2, r3, #1
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006db8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006dc8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 f825 	bl	8006e1a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dd6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006dda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006dde:	d118      	bne.n	8006e12 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2204      	movs	r2, #4
 8006de4:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	f043 0202 	orr.w	r2, r3, #2
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006dfa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006e0a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 f880 	bl	8006f12 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8006e12:	bf00      	nop
 8006e14:	3708      	adds	r7, #8
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b083      	sub	sp, #12
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006e22:	bf00      	nop
 8006e24:	370c      	adds	r7, #12
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr

08006e2e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006e2e:	b480      	push	{r7}
 8006e30:	b087      	sub	sp, #28
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	60f8      	str	r0, [r7, #12]
 8006e36:	60b9      	str	r1, [r7, #8]
 8006e38:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	617b      	str	r3, [r7, #20]
 8006e3e:	2300      	movs	r3, #0
 8006e40:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	795b      	ldrb	r3, [r3, #5]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d101      	bne.n	8006e4e <HAL_DAC_ConfigChannel+0x20>
 8006e4a:	2302      	movs	r3, #2
 8006e4c:	e036      	b.n	8006ebc <HAL_DAC_ConfigChannel+0x8e>
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2201      	movs	r2, #1
 8006e52:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2202      	movs	r2, #2
 8006e58:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006e62:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	4013      	ands	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006e80:	693a      	ldr	r2, [r7, #16]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	fa02 f303 	lsl.w	r3, r2, r3
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6819      	ldr	r1, [r3, #0]
 8006e9c:	22c0      	movs	r2, #192	; 0xc0
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea4:	43da      	mvns	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	400a      	ands	r2, r1
 8006eac:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	371c      	adds	r7, #28
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8006ec8:	b480      	push	{r7}
 8006eca:	b087      	sub	sp, #28
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	60b9      	str	r1, [r7, #8]
 8006ed2:	607a      	str	r2, [r7, #4]
 8006ed4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d105      	bne.n	8006ef2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4413      	add	r3, r2
 8006eec:	3308      	adds	r3, #8
 8006eee:	617b      	str	r3, [r7, #20]
 8006ef0:	e004      	b.n	8006efc <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	3314      	adds	r3, #20
 8006efa:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	461a      	mov	r2, r3
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	371c      	adds	r7, #28
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr

08006f12 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006f12:	b480      	push	{r7}
 8006f14:	b083      	sub	sp, #12
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006f1a:	bf00      	nop
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f26:	b480      	push	{r7}
 8006f28:	b083      	sub	sp, #12
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d004      	beq.n	8006f44 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2280      	movs	r2, #128	; 0x80
 8006f3e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e00c      	b.n	8006f5e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2205      	movs	r2, #5
 8006f48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f022 0201 	bic.w	r2, r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	370c      	adds	r7, #12
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f78:	b2db      	uxtb	r3, r3
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
	...

08006f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b089      	sub	sp, #36	; 0x24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006f92:	2300      	movs	r3, #0
 8006f94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006f96:	2300      	movs	r3, #0
 8006f98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	61fb      	str	r3, [r7, #28]
 8006fa2:	e16b      	b.n	800727c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	f040 815a 	bne.w	8007276 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d00b      	beq.n	8006fe2 <HAL_GPIO_Init+0x5a>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d007      	beq.n	8006fe2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fd6:	2b11      	cmp	r3, #17
 8006fd8:	d003      	beq.n	8006fe2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	2b12      	cmp	r3, #18
 8006fe0:	d130      	bne.n	8007044 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	005b      	lsls	r3, r3, #1
 8006fec:	2203      	movs	r2, #3
 8006fee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff2:	43db      	mvns	r3, r3
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	4013      	ands	r3, r2
 8006ff8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	68da      	ldr	r2, [r3, #12]
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	005b      	lsls	r3, r3, #1
 8007002:	fa02 f303 	lsl.w	r3, r2, r3
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	4313      	orrs	r3, r2
 800700a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	69ba      	ldr	r2, [r7, #24]
 8007010:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007018:	2201      	movs	r2, #1
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	fa02 f303 	lsl.w	r3, r2, r3
 8007020:	43db      	mvns	r3, r3
 8007022:	69ba      	ldr	r2, [r7, #24]
 8007024:	4013      	ands	r3, r2
 8007026:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	091b      	lsrs	r3, r3, #4
 800702e:	f003 0201 	and.w	r2, r3, #1
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	fa02 f303 	lsl.w	r3, r2, r3
 8007038:	69ba      	ldr	r2, [r7, #24]
 800703a:	4313      	orrs	r3, r2
 800703c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	69ba      	ldr	r2, [r7, #24]
 8007042:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	2203      	movs	r2, #3
 8007050:	fa02 f303 	lsl.w	r3, r2, r3
 8007054:	43db      	mvns	r3, r3
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	4013      	ands	r3, r2
 800705a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	005b      	lsls	r3, r3, #1
 8007064:	fa02 f303 	lsl.w	r3, r2, r3
 8007068:	69ba      	ldr	r2, [r7, #24]
 800706a:	4313      	orrs	r3, r2
 800706c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	69ba      	ldr	r2, [r7, #24]
 8007072:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	2b02      	cmp	r3, #2
 800707a:	d003      	beq.n	8007084 <HAL_GPIO_Init+0xfc>
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	2b12      	cmp	r3, #18
 8007082:	d123      	bne.n	80070cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	08da      	lsrs	r2, r3, #3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	3208      	adds	r2, #8
 800708c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007090:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	f003 0307 	and.w	r3, r3, #7
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	220f      	movs	r2, #15
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	43db      	mvns	r3, r3
 80070a2:	69ba      	ldr	r2, [r7, #24]
 80070a4:	4013      	ands	r3, r2
 80070a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	691a      	ldr	r2, [r3, #16]
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	f003 0307 	and.w	r3, r3, #7
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	fa02 f303 	lsl.w	r3, r2, r3
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	08da      	lsrs	r2, r3, #3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	3208      	adds	r2, #8
 80070c6:	69b9      	ldr	r1, [r7, #24]
 80070c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	005b      	lsls	r3, r3, #1
 80070d6:	2203      	movs	r2, #3
 80070d8:	fa02 f303 	lsl.w	r3, r2, r3
 80070dc:	43db      	mvns	r3, r3
 80070de:	69ba      	ldr	r2, [r7, #24]
 80070e0:	4013      	ands	r3, r2
 80070e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f003 0203 	and.w	r2, r3, #3
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	005b      	lsls	r3, r3, #1
 80070f0:	fa02 f303 	lsl.w	r3, r2, r3
 80070f4:	69ba      	ldr	r2, [r7, #24]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	69ba      	ldr	r2, [r7, #24]
 80070fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 80b4 	beq.w	8007276 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800710e:	2300      	movs	r3, #0
 8007110:	60fb      	str	r3, [r7, #12]
 8007112:	4b5f      	ldr	r3, [pc, #380]	; (8007290 <HAL_GPIO_Init+0x308>)
 8007114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007116:	4a5e      	ldr	r2, [pc, #376]	; (8007290 <HAL_GPIO_Init+0x308>)
 8007118:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800711c:	6453      	str	r3, [r2, #68]	; 0x44
 800711e:	4b5c      	ldr	r3, [pc, #368]	; (8007290 <HAL_GPIO_Init+0x308>)
 8007120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007122:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007126:	60fb      	str	r3, [r7, #12]
 8007128:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800712a:	4a5a      	ldr	r2, [pc, #360]	; (8007294 <HAL_GPIO_Init+0x30c>)
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	089b      	lsrs	r3, r3, #2
 8007130:	3302      	adds	r3, #2
 8007132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007136:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	f003 0303 	and.w	r3, r3, #3
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	220f      	movs	r2, #15
 8007142:	fa02 f303 	lsl.w	r3, r2, r3
 8007146:	43db      	mvns	r3, r3
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	4013      	ands	r3, r2
 800714c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a51      	ldr	r2, [pc, #324]	; (8007298 <HAL_GPIO_Init+0x310>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d02b      	beq.n	80071ae <HAL_GPIO_Init+0x226>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a50      	ldr	r2, [pc, #320]	; (800729c <HAL_GPIO_Init+0x314>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d025      	beq.n	80071aa <HAL_GPIO_Init+0x222>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a4f      	ldr	r2, [pc, #316]	; (80072a0 <HAL_GPIO_Init+0x318>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d01f      	beq.n	80071a6 <HAL_GPIO_Init+0x21e>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a4e      	ldr	r2, [pc, #312]	; (80072a4 <HAL_GPIO_Init+0x31c>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d019      	beq.n	80071a2 <HAL_GPIO_Init+0x21a>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a4d      	ldr	r2, [pc, #308]	; (80072a8 <HAL_GPIO_Init+0x320>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d013      	beq.n	800719e <HAL_GPIO_Init+0x216>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a4c      	ldr	r2, [pc, #304]	; (80072ac <HAL_GPIO_Init+0x324>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d00d      	beq.n	800719a <HAL_GPIO_Init+0x212>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a4b      	ldr	r2, [pc, #300]	; (80072b0 <HAL_GPIO_Init+0x328>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d007      	beq.n	8007196 <HAL_GPIO_Init+0x20e>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a4a      	ldr	r2, [pc, #296]	; (80072b4 <HAL_GPIO_Init+0x32c>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d101      	bne.n	8007192 <HAL_GPIO_Init+0x20a>
 800718e:	2307      	movs	r3, #7
 8007190:	e00e      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 8007192:	2308      	movs	r3, #8
 8007194:	e00c      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 8007196:	2306      	movs	r3, #6
 8007198:	e00a      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 800719a:	2305      	movs	r3, #5
 800719c:	e008      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 800719e:	2304      	movs	r3, #4
 80071a0:	e006      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 80071a2:	2303      	movs	r3, #3
 80071a4:	e004      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 80071a6:	2302      	movs	r3, #2
 80071a8:	e002      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <HAL_GPIO_Init+0x228>
 80071ae:	2300      	movs	r3, #0
 80071b0:	69fa      	ldr	r2, [r7, #28]
 80071b2:	f002 0203 	and.w	r2, r2, #3
 80071b6:	0092      	lsls	r2, r2, #2
 80071b8:	4093      	lsls	r3, r2
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	4313      	orrs	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071c0:	4934      	ldr	r1, [pc, #208]	; (8007294 <HAL_GPIO_Init+0x30c>)
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	089b      	lsrs	r3, r3, #2
 80071c6:	3302      	adds	r3, #2
 80071c8:	69ba      	ldr	r2, [r7, #24]
 80071ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80071ce:	4b3a      	ldr	r3, [pc, #232]	; (80072b8 <HAL_GPIO_Init+0x330>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	43db      	mvns	r3, r3
 80071d8:	69ba      	ldr	r2, [r7, #24]
 80071da:	4013      	ands	r3, r2
 80071dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d003      	beq.n	80071f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80071f2:	4a31      	ldr	r2, [pc, #196]	; (80072b8 <HAL_GPIO_Init+0x330>)
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80071f8:	4b2f      	ldr	r3, [pc, #188]	; (80072b8 <HAL_GPIO_Init+0x330>)
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	43db      	mvns	r3, r3
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	4013      	ands	r3, r2
 8007206:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d003      	beq.n	800721c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007214:	69ba      	ldr	r2, [r7, #24]
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	4313      	orrs	r3, r2
 800721a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800721c:	4a26      	ldr	r2, [pc, #152]	; (80072b8 <HAL_GPIO_Init+0x330>)
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007222:	4b25      	ldr	r3, [pc, #148]	; (80072b8 <HAL_GPIO_Init+0x330>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	43db      	mvns	r3, r3
 800722c:	69ba      	ldr	r2, [r7, #24]
 800722e:	4013      	ands	r3, r2
 8007230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800723e:	69ba      	ldr	r2, [r7, #24]
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	4313      	orrs	r3, r2
 8007244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007246:	4a1c      	ldr	r2, [pc, #112]	; (80072b8 <HAL_GPIO_Init+0x330>)
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800724c:	4b1a      	ldr	r3, [pc, #104]	; (80072b8 <HAL_GPIO_Init+0x330>)
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	43db      	mvns	r3, r3
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	4013      	ands	r3, r2
 800725a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d003      	beq.n	8007270 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	4313      	orrs	r3, r2
 800726e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007270:	4a11      	ldr	r2, [pc, #68]	; (80072b8 <HAL_GPIO_Init+0x330>)
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	3301      	adds	r3, #1
 800727a:	61fb      	str	r3, [r7, #28]
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	2b0f      	cmp	r3, #15
 8007280:	f67f ae90 	bls.w	8006fa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007284:	bf00      	nop
 8007286:	3724      	adds	r7, #36	; 0x24
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr
 8007290:	40023800 	.word	0x40023800
 8007294:	40013800 	.word	0x40013800
 8007298:	40020000 	.word	0x40020000
 800729c:	40020400 	.word	0x40020400
 80072a0:	40020800 	.word	0x40020800
 80072a4:	40020c00 	.word	0x40020c00
 80072a8:	40021000 	.word	0x40021000
 80072ac:	40021400 	.word	0x40021400
 80072b0:	40021800 	.word	0x40021800
 80072b4:	40021c00 	.word	0x40021c00
 80072b8:	40013c00 	.word	0x40013c00

080072bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	460b      	mov	r3, r1
 80072c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	691a      	ldr	r2, [r3, #16]
 80072cc:	887b      	ldrh	r3, [r7, #2]
 80072ce:	4013      	ands	r3, r2
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d002      	beq.n	80072da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80072d4:	2301      	movs	r3, #1
 80072d6:	73fb      	strb	r3, [r7, #15]
 80072d8:	e001      	b.n	80072de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80072da:	2300      	movs	r3, #0
 80072dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80072de:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	460b      	mov	r3, r1
 80072f6:	807b      	strh	r3, [r7, #2]
 80072f8:	4613      	mov	r3, r2
 80072fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80072fc:	787b      	ldrb	r3, [r7, #1]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d003      	beq.n	800730a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007302:	887a      	ldrh	r2, [r7, #2]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007308:	e003      	b.n	8007312 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800730a:	887b      	ldrh	r3, [r7, #2]
 800730c:	041a      	lsls	r2, r3, #16
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	619a      	str	r2, [r3, #24]
}
 8007312:	bf00      	nop
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
	...

08007320 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	4603      	mov	r3, r0
 8007328:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800732a:	4b08      	ldr	r3, [pc, #32]	; (800734c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800732c:	695a      	ldr	r2, [r3, #20]
 800732e:	88fb      	ldrh	r3, [r7, #6]
 8007330:	4013      	ands	r3, r2
 8007332:	2b00      	cmp	r3, #0
 8007334:	d006      	beq.n	8007344 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007336:	4a05      	ldr	r2, [pc, #20]	; (800734c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007338:	88fb      	ldrh	r3, [r7, #6]
 800733a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800733c:	88fb      	ldrh	r3, [r7, #6]
 800733e:	4618      	mov	r0, r3
 8007340:	f7fb fdf8 	bl	8002f34 <HAL_GPIO_EXTI_Callback>
  }
}
 8007344:	bf00      	nop
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	40013c00 	.word	0x40013c00

08007350 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e11f      	b.n	80075a2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d106      	bne.n	800737c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f7fd fab8 	bl	80048ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2224      	movs	r2, #36	; 0x24
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f022 0201 	bic.w	r2, r2, #1
 8007392:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80073b4:	f003 feb2 	bl	800b11c <HAL_RCC_GetPCLK1Freq>
 80073b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	4a7b      	ldr	r2, [pc, #492]	; (80075ac <HAL_I2C_Init+0x25c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d807      	bhi.n	80073d4 <HAL_I2C_Init+0x84>
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	4a7a      	ldr	r2, [pc, #488]	; (80075b0 <HAL_I2C_Init+0x260>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	bf94      	ite	ls
 80073cc:	2301      	movls	r3, #1
 80073ce:	2300      	movhi	r3, #0
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	e006      	b.n	80073e2 <HAL_I2C_Init+0x92>
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	4a77      	ldr	r2, [pc, #476]	; (80075b4 <HAL_I2C_Init+0x264>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	bf94      	ite	ls
 80073dc:	2301      	movls	r3, #1
 80073de:	2300      	movhi	r3, #0
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d001      	beq.n	80073ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	e0db      	b.n	80075a2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	4a72      	ldr	r2, [pc, #456]	; (80075b8 <HAL_I2C_Init+0x268>)
 80073ee:	fba2 2303 	umull	r2, r3, r2, r3
 80073f2:	0c9b      	lsrs	r3, r3, #18
 80073f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	430a      	orrs	r2, r1
 8007408:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	6a1b      	ldr	r3, [r3, #32]
 8007410:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	4a64      	ldr	r2, [pc, #400]	; (80075ac <HAL_I2C_Init+0x25c>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d802      	bhi.n	8007424 <HAL_I2C_Init+0xd4>
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	3301      	adds	r3, #1
 8007422:	e009      	b.n	8007438 <HAL_I2C_Init+0xe8>
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800742a:	fb02 f303 	mul.w	r3, r2, r3
 800742e:	4a63      	ldr	r2, [pc, #396]	; (80075bc <HAL_I2C_Init+0x26c>)
 8007430:	fba2 2303 	umull	r2, r3, r2, r3
 8007434:	099b      	lsrs	r3, r3, #6
 8007436:	3301      	adds	r3, #1
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	6812      	ldr	r2, [r2, #0]
 800743c:	430b      	orrs	r3, r1
 800743e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	69db      	ldr	r3, [r3, #28]
 8007446:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800744a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	4956      	ldr	r1, [pc, #344]	; (80075ac <HAL_I2C_Init+0x25c>)
 8007454:	428b      	cmp	r3, r1
 8007456:	d80d      	bhi.n	8007474 <HAL_I2C_Init+0x124>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	1e59      	subs	r1, r3, #1
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	005b      	lsls	r3, r3, #1
 8007462:	fbb1 f3f3 	udiv	r3, r1, r3
 8007466:	3301      	adds	r3, #1
 8007468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800746c:	2b04      	cmp	r3, #4
 800746e:	bf38      	it	cc
 8007470:	2304      	movcc	r3, #4
 8007472:	e04f      	b.n	8007514 <HAL_I2C_Init+0x1c4>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d111      	bne.n	80074a0 <HAL_I2C_Init+0x150>
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	1e58      	subs	r0, r3, #1
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6859      	ldr	r1, [r3, #4]
 8007484:	460b      	mov	r3, r1
 8007486:	005b      	lsls	r3, r3, #1
 8007488:	440b      	add	r3, r1
 800748a:	fbb0 f3f3 	udiv	r3, r0, r3
 800748e:	3301      	adds	r3, #1
 8007490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007494:	2b00      	cmp	r3, #0
 8007496:	bf0c      	ite	eq
 8007498:	2301      	moveq	r3, #1
 800749a:	2300      	movne	r3, #0
 800749c:	b2db      	uxtb	r3, r3
 800749e:	e012      	b.n	80074c6 <HAL_I2C_Init+0x176>
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	1e58      	subs	r0, r3, #1
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6859      	ldr	r1, [r3, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	440b      	add	r3, r1
 80074ae:	0099      	lsls	r1, r3, #2
 80074b0:	440b      	add	r3, r1
 80074b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80074b6:	3301      	adds	r3, #1
 80074b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074bc:	2b00      	cmp	r3, #0
 80074be:	bf0c      	ite	eq
 80074c0:	2301      	moveq	r3, #1
 80074c2:	2300      	movne	r3, #0
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d001      	beq.n	80074ce <HAL_I2C_Init+0x17e>
 80074ca:	2301      	movs	r3, #1
 80074cc:	e022      	b.n	8007514 <HAL_I2C_Init+0x1c4>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10e      	bne.n	80074f4 <HAL_I2C_Init+0x1a4>
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	1e58      	subs	r0, r3, #1
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6859      	ldr	r1, [r3, #4]
 80074de:	460b      	mov	r3, r1
 80074e0:	005b      	lsls	r3, r3, #1
 80074e2:	440b      	add	r3, r1
 80074e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80074e8:	3301      	adds	r3, #1
 80074ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074f2:	e00f      	b.n	8007514 <HAL_I2C_Init+0x1c4>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	1e58      	subs	r0, r3, #1
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6859      	ldr	r1, [r3, #4]
 80074fc:	460b      	mov	r3, r1
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	440b      	add	r3, r1
 8007502:	0099      	lsls	r1, r3, #2
 8007504:	440b      	add	r3, r1
 8007506:	fbb0 f3f3 	udiv	r3, r0, r3
 800750a:	3301      	adds	r3, #1
 800750c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007510:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007514:	6879      	ldr	r1, [r7, #4]
 8007516:	6809      	ldr	r1, [r1, #0]
 8007518:	4313      	orrs	r3, r2
 800751a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	69da      	ldr	r2, [r3, #28]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a1b      	ldr	r3, [r3, #32]
 800752e:	431a      	orrs	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007542:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	6911      	ldr	r1, [r2, #16]
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	68d2      	ldr	r2, [r2, #12]
 800754e:	4311      	orrs	r1, r2
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	6812      	ldr	r2, [r2, #0]
 8007554:	430b      	orrs	r3, r1
 8007556:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	695a      	ldr	r2, [r3, #20]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	431a      	orrs	r2, r3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	430a      	orrs	r2, r1
 8007572:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f042 0201 	orr.w	r2, r2, #1
 8007582:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2220      	movs	r2, #32
 800758e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	000186a0 	.word	0x000186a0
 80075b0:	001e847f 	.word	0x001e847f
 80075b4:	003d08ff 	.word	0x003d08ff
 80075b8:	431bde83 	.word	0x431bde83
 80075bc:	10624dd3 	.word	0x10624dd3

080075c0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b088      	sub	sp, #32
 80075c4:	af02      	add	r7, sp, #8
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	4608      	mov	r0, r1
 80075ca:	4611      	mov	r1, r2
 80075cc:	461a      	mov	r2, r3
 80075ce:	4603      	mov	r3, r0
 80075d0:	817b      	strh	r3, [r7, #10]
 80075d2:	460b      	mov	r3, r1
 80075d4:	813b      	strh	r3, [r7, #8]
 80075d6:	4613      	mov	r3, r2
 80075d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80075da:	f7fd fe7f 	bl	80052dc <HAL_GetTick>
 80075de:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b20      	cmp	r3, #32
 80075ea:	f040 80d9 	bne.w	80077a0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	9300      	str	r3, [sp, #0]
 80075f2:	2319      	movs	r3, #25
 80075f4:	2201      	movs	r2, #1
 80075f6:	496d      	ldr	r1, [pc, #436]	; (80077ac <HAL_I2C_Mem_Write+0x1ec>)
 80075f8:	68f8      	ldr	r0, [r7, #12]
 80075fa:	f001 fdd9 	bl	80091b0 <I2C_WaitOnFlagUntilTimeout>
 80075fe:	4603      	mov	r3, r0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d001      	beq.n	8007608 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007604:	2302      	movs	r3, #2
 8007606:	e0cc      	b.n	80077a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800760e:	2b01      	cmp	r3, #1
 8007610:	d101      	bne.n	8007616 <HAL_I2C_Mem_Write+0x56>
 8007612:	2302      	movs	r3, #2
 8007614:	e0c5      	b.n	80077a2 <HAL_I2C_Mem_Write+0x1e2>
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2201      	movs	r2, #1
 800761a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 0301 	and.w	r3, r3, #1
 8007628:	2b01      	cmp	r3, #1
 800762a:	d007      	beq.n	800763c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f042 0201 	orr.w	r2, r2, #1
 800763a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800764a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2221      	movs	r2, #33	; 0x21
 8007650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2240      	movs	r2, #64	; 0x40
 8007658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6a3a      	ldr	r2, [r7, #32]
 8007666:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800766c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007672:	b29a      	uxth	r2, r3
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4a4d      	ldr	r2, [pc, #308]	; (80077b0 <HAL_I2C_Mem_Write+0x1f0>)
 800767c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800767e:	88f8      	ldrh	r0, [r7, #6]
 8007680:	893a      	ldrh	r2, [r7, #8]
 8007682:	8979      	ldrh	r1, [r7, #10]
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	9301      	str	r3, [sp, #4]
 8007688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	4603      	mov	r3, r0
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f001 fc50 	bl	8008f34 <I2C_RequestMemoryWrite>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d052      	beq.n	8007740 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e081      	b.n	80077a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f001 fe5a 	bl	800935c <I2C_WaitOnTXEFlagUntilTimeout>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00d      	beq.n	80076ca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d107      	bne.n	80076c6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e06b      	b.n	80077a2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ce:	781a      	ldrb	r2, [r3, #0]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e4:	3b01      	subs	r3, #1
 80076e6:	b29a      	uxth	r2, r3
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	3b01      	subs	r3, #1
 80076f4:	b29a      	uxth	r2, r3
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	695b      	ldr	r3, [r3, #20]
 8007700:	f003 0304 	and.w	r3, r3, #4
 8007704:	2b04      	cmp	r3, #4
 8007706:	d11b      	bne.n	8007740 <HAL_I2C_Mem_Write+0x180>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800770c:	2b00      	cmp	r3, #0
 800770e:	d017      	beq.n	8007740 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007714:	781a      	ldrb	r2, [r3, #0]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007720:	1c5a      	adds	r2, r3, #1
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800772a:	3b01      	subs	r3, #1
 800772c:	b29a      	uxth	r2, r3
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007736:	b29b      	uxth	r3, r3
 8007738:	3b01      	subs	r3, #1
 800773a:	b29a      	uxth	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007744:	2b00      	cmp	r3, #0
 8007746:	d1aa      	bne.n	800769e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f001 fe46 	bl	80093de <I2C_WaitOnBTFFlagUntilTimeout>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d00d      	beq.n	8007774 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775c:	2b04      	cmp	r3, #4
 800775e:	d107      	bne.n	8007770 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800776e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e016      	b.n	80077a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007782:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2220      	movs	r2, #32
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800779c:	2300      	movs	r3, #0
 800779e:	e000      	b.n	80077a2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80077a0:	2302      	movs	r3, #2
  }
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3718      	adds	r7, #24
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	00100002 	.word	0x00100002
 80077b0:	ffff0000 	.word	0xffff0000

080077b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b088      	sub	sp, #32
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80077bc:	2300      	movs	r3, #0
 80077be:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077cc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077d4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077dc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80077de:	7bfb      	ldrb	r3, [r7, #15]
 80077e0:	2b10      	cmp	r3, #16
 80077e2:	d003      	beq.n	80077ec <HAL_I2C_EV_IRQHandler+0x38>
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
 80077e6:	2b40      	cmp	r3, #64	; 0x40
 80077e8:	f040 80bd 	bne.w	8007966 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	699b      	ldr	r3, [r3, #24]
 80077f2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	f003 0301 	and.w	r3, r3, #1
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10d      	bne.n	8007822 <HAL_I2C_EV_IRQHandler+0x6e>
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800780c:	d003      	beq.n	8007816 <HAL_I2C_EV_IRQHandler+0x62>
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007814:	d101      	bne.n	800781a <HAL_I2C_EV_IRQHandler+0x66>
 8007816:	2301      	movs	r3, #1
 8007818:	e000      	b.n	800781c <HAL_I2C_EV_IRQHandler+0x68>
 800781a:	2300      	movs	r3, #0
 800781c:	2b01      	cmp	r3, #1
 800781e:	f000 812e 	beq.w	8007a7e <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00c      	beq.n	8007846 <HAL_I2C_EV_IRQHandler+0x92>
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	0a5b      	lsrs	r3, r3, #9
 8007830:	f003 0301 	and.w	r3, r3, #1
 8007834:	2b00      	cmp	r3, #0
 8007836:	d006      	beq.n	8007846 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f001 fe72 	bl	8009522 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 fd62 	bl	8008308 <I2C_Master_SB>
 8007844:	e08e      	b.n	8007964 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007846:	69fb      	ldr	r3, [r7, #28]
 8007848:	08db      	lsrs	r3, r3, #3
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b00      	cmp	r3, #0
 8007850:	d009      	beq.n	8007866 <HAL_I2C_EV_IRQHandler+0xb2>
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	0a5b      	lsrs	r3, r3, #9
 8007856:	f003 0301 	and.w	r3, r3, #1
 800785a:	2b00      	cmp	r3, #0
 800785c:	d003      	beq.n	8007866 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 fdd8 	bl	8008414 <I2C_Master_ADD10>
 8007864:	e07e      	b.n	8007964 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	085b      	lsrs	r3, r3, #1
 800786a:	f003 0301 	and.w	r3, r3, #1
 800786e:	2b00      	cmp	r3, #0
 8007870:	d009      	beq.n	8007886 <HAL_I2C_EV_IRQHandler+0xd2>
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	0a5b      	lsrs	r3, r3, #9
 8007876:	f003 0301 	and.w	r3, r3, #1
 800787a:	2b00      	cmp	r3, #0
 800787c:	d003      	beq.n	8007886 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 fdf2 	bl	8008468 <I2C_Master_ADDR>
 8007884:	e06e      	b.n	8007964 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	089b      	lsrs	r3, r3, #2
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	d037      	beq.n	8007902 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800789c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078a0:	f000 80ef 	beq.w	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	09db      	lsrs	r3, r3, #7
 80078a8:	f003 0301 	and.w	r3, r3, #1
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d00f      	beq.n	80078d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	0a9b      	lsrs	r3, r3, #10
 80078b4:	f003 0301 	and.w	r3, r3, #1
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d009      	beq.n	80078d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	089b      	lsrs	r3, r3, #2
 80078c0:	f003 0301 	and.w	r3, r3, #1
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d103      	bne.n	80078d0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 f9ef 	bl	8007cac <I2C_MasterTransmit_TXE>
 80078ce:	e049      	b.n	8007964 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	089b      	lsrs	r3, r3, #2
 80078d4:	f003 0301 	and.w	r3, r3, #1
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 80d2 	beq.w	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	0a5b      	lsrs	r3, r3, #9
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 80cb 	beq.w	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 80078ec:	7bfb      	ldrb	r3, [r7, #15]
 80078ee:	2b10      	cmp	r3, #16
 80078f0:	d103      	bne.n	80078fa <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 fa76 	bl	8007de4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80078f8:	e0c3      	b.n	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 fada 	bl	8007eb4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007900:	e0bf      	b.n	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800790c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007910:	f000 80b7 	beq.w	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	099b      	lsrs	r3, r3, #6
 8007918:	f003 0301 	and.w	r3, r3, #1
 800791c:	2b00      	cmp	r3, #0
 800791e:	d00f      	beq.n	8007940 <HAL_I2C_EV_IRQHandler+0x18c>
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	0a9b      	lsrs	r3, r3, #10
 8007924:	f003 0301 	and.w	r3, r3, #1
 8007928:	2b00      	cmp	r3, #0
 800792a:	d009      	beq.n	8007940 <HAL_I2C_EV_IRQHandler+0x18c>
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	089b      	lsrs	r3, r3, #2
 8007930:	f003 0301 	and.w	r3, r3, #1
 8007934:	2b00      	cmp	r3, #0
 8007936:	d103      	bne.n	8007940 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 fb4a 	bl	8007fd2 <I2C_MasterReceive_RXNE>
 800793e:	e011      	b.n	8007964 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007940:	69fb      	ldr	r3, [r7, #28]
 8007942:	089b      	lsrs	r3, r3, #2
 8007944:	f003 0301 	and.w	r3, r3, #1
 8007948:	2b00      	cmp	r3, #0
 800794a:	f000 809a 	beq.w	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	0a5b      	lsrs	r3, r3, #9
 8007952:	f003 0301 	and.w	r3, r3, #1
 8007956:	2b00      	cmp	r3, #0
 8007958:	f000 8093 	beq.w	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fbe9 	bl	8008134 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007962:	e08e      	b.n	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007964:	e08d      	b.n	8007a82 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800796a:	2b00      	cmp	r3, #0
 800796c:	d004      	beq.n	8007978 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	695b      	ldr	r3, [r3, #20]
 8007974:	61fb      	str	r3, [r7, #28]
 8007976:	e007      	b.n	8007988 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	699b      	ldr	r3, [r3, #24]
 800797e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	695b      	ldr	r3, [r3, #20]
 8007986:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	085b      	lsrs	r3, r3, #1
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b00      	cmp	r3, #0
 8007992:	d012      	beq.n	80079ba <HAL_I2C_EV_IRQHandler+0x206>
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	0a5b      	lsrs	r3, r3, #9
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	2b00      	cmp	r3, #0
 800799e:	d00c      	beq.n	80079ba <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d003      	beq.n	80079b0 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	699b      	ldr	r3, [r3, #24]
 80079ae:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80079b0:	69b9      	ldr	r1, [r7, #24]
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 ffa7 	bl	8008906 <I2C_Slave_ADDR>
 80079b8:	e066      	b.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	091b      	lsrs	r3, r3, #4
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d009      	beq.n	80079da <HAL_I2C_EV_IRQHandler+0x226>
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	0a5b      	lsrs	r3, r3, #9
 80079ca:	f003 0301 	and.w	r3, r3, #1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d003      	beq.n	80079da <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 ffdc 	bl	8008990 <I2C_Slave_STOPF>
 80079d8:	e056      	b.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80079da:	7bbb      	ldrb	r3, [r7, #14]
 80079dc:	2b21      	cmp	r3, #33	; 0x21
 80079de:	d002      	beq.n	80079e6 <HAL_I2C_EV_IRQHandler+0x232>
 80079e0:	7bbb      	ldrb	r3, [r7, #14]
 80079e2:	2b29      	cmp	r3, #41	; 0x29
 80079e4:	d125      	bne.n	8007a32 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	09db      	lsrs	r3, r3, #7
 80079ea:	f003 0301 	and.w	r3, r3, #1
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00f      	beq.n	8007a12 <HAL_I2C_EV_IRQHandler+0x25e>
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	0a9b      	lsrs	r3, r3, #10
 80079f6:	f003 0301 	and.w	r3, r3, #1
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d009      	beq.n	8007a12 <HAL_I2C_EV_IRQHandler+0x25e>
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	089b      	lsrs	r3, r3, #2
 8007a02:	f003 0301 	and.w	r3, r3, #1
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d103      	bne.n	8007a12 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 febd 	bl	800878a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a10:	e039      	b.n	8007a86 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a12:	69fb      	ldr	r3, [r7, #28]
 8007a14:	089b      	lsrs	r3, r3, #2
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d033      	beq.n	8007a86 <HAL_I2C_EV_IRQHandler+0x2d2>
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	0a5b      	lsrs	r3, r3, #9
 8007a22:	f003 0301 	and.w	r3, r3, #1
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d02d      	beq.n	8007a86 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 feea 	bl	8008804 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a30:	e029      	b.n	8007a86 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	099b      	lsrs	r3, r3, #6
 8007a36:	f003 0301 	and.w	r3, r3, #1
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00f      	beq.n	8007a5e <HAL_I2C_EV_IRQHandler+0x2aa>
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	0a9b      	lsrs	r3, r3, #10
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d009      	beq.n	8007a5e <HAL_I2C_EV_IRQHandler+0x2aa>
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	089b      	lsrs	r3, r3, #2
 8007a4e:	f003 0301 	and.w	r3, r3, #1
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d103      	bne.n	8007a5e <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fef5 	bl	8008846 <I2C_SlaveReceive_RXNE>
 8007a5c:	e014      	b.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	089b      	lsrs	r3, r3, #2
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d00e      	beq.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	0a5b      	lsrs	r3, r3, #9
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d008      	beq.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 ff23 	bl	80088c2 <I2C_SlaveReceive_BTF>
 8007a7c:	e004      	b.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8007a7e:	bf00      	nop
 8007a80:	e002      	b.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a82:	bf00      	nop
 8007a84:	e000      	b.n	8007a88 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a86:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007a88:	3720      	adds	r7, #32
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b08a      	sub	sp, #40	; 0x28
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	695b      	ldr	r3, [r3, #20]
 8007a9c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ab0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007ab2:	6a3b      	ldr	r3, [r7, #32]
 8007ab4:	0a1b      	lsrs	r3, r3, #8
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00e      	beq.n	8007adc <HAL_I2C_ER_IRQHandler+0x4e>
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	0a1b      	lsrs	r3, r3, #8
 8007ac2:	f003 0301 	and.w	r3, r3, #1
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d008      	beq.n	8007adc <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8007aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007acc:	f043 0301 	orr.w	r3, r3, #1
 8007ad0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007ada:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	0a5b      	lsrs	r3, r3, #9
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00e      	beq.n	8007b06 <HAL_I2C_ER_IRQHandler+0x78>
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	0a1b      	lsrs	r3, r3, #8
 8007aec:	f003 0301 	and.w	r3, r3, #1
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d008      	beq.n	8007b06 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af6:	f043 0302 	orr.w	r3, r3, #2
 8007afa:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007b04:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007b06:	6a3b      	ldr	r3, [r7, #32]
 8007b08:	0a9b      	lsrs	r3, r3, #10
 8007b0a:	f003 0301 	and.w	r3, r3, #1
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d03f      	beq.n	8007b92 <HAL_I2C_ER_IRQHandler+0x104>
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	0a1b      	lsrs	r3, r3, #8
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d039      	beq.n	8007b92 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8007b1e:	7efb      	ldrb	r3, [r7, #27]
 8007b20:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b30:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b36:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007b38:	7ebb      	ldrb	r3, [r7, #26]
 8007b3a:	2b20      	cmp	r3, #32
 8007b3c:	d112      	bne.n	8007b64 <HAL_I2C_ER_IRQHandler+0xd6>
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10f      	bne.n	8007b64 <HAL_I2C_ER_IRQHandler+0xd6>
 8007b44:	7cfb      	ldrb	r3, [r7, #19]
 8007b46:	2b21      	cmp	r3, #33	; 0x21
 8007b48:	d008      	beq.n	8007b5c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007b4a:	7cfb      	ldrb	r3, [r7, #19]
 8007b4c:	2b29      	cmp	r3, #41	; 0x29
 8007b4e:	d005      	beq.n	8007b5c <HAL_I2C_ER_IRQHandler+0xce>
 8007b50:	7cfb      	ldrb	r3, [r7, #19]
 8007b52:	2b28      	cmp	r3, #40	; 0x28
 8007b54:	d106      	bne.n	8007b64 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2b21      	cmp	r3, #33	; 0x21
 8007b5a:	d103      	bne.n	8007b64 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f001 f847 	bl	8008bf0 <I2C_Slave_AF>
 8007b62:	e016      	b.n	8007b92 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007b6c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8007b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b70:	f043 0304 	orr.w	r3, r3, #4
 8007b74:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007b76:	7efb      	ldrb	r3, [r7, #27]
 8007b78:	2b10      	cmp	r3, #16
 8007b7a:	d002      	beq.n	8007b82 <HAL_I2C_ER_IRQHandler+0xf4>
 8007b7c:	7efb      	ldrb	r3, [r7, #27]
 8007b7e:	2b40      	cmp	r3, #64	; 0x40
 8007b80:	d107      	bne.n	8007b92 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b90:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007b92:	6a3b      	ldr	r3, [r7, #32]
 8007b94:	0adb      	lsrs	r3, r3, #11
 8007b96:	f003 0301 	and.w	r3, r3, #1
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00e      	beq.n	8007bbc <HAL_I2C_ER_IRQHandler+0x12e>
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	0a1b      	lsrs	r3, r3, #8
 8007ba2:	f003 0301 	and.w	r3, r3, #1
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d008      	beq.n	8007bbc <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8007baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bac:	f043 0308 	orr.w	r3, r3, #8
 8007bb0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8007bba:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d008      	beq.n	8007bd4 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc8:	431a      	orrs	r2, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f001 f87e 	bl	8008cd0 <I2C_ITError>
  }
}
 8007bd4:	bf00      	nop
 8007bd6:	3728      	adds	r7, #40	; 0x28
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	460b      	mov	r3, r1
 8007c36:	70fb      	strb	r3, [r7, #3]
 8007c38:	4613      	mov	r3, r2
 8007c3a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007c64:	bf00      	nop
 8007c66:	370c      	adds	r7, #12
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007c8c:	bf00      	nop
 8007c8e:	370c      	adds	r7, #12
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b084      	sub	sp, #16
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cba:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cc2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d150      	bne.n	8007d74 <I2C_MasterTransmit_TXE+0xc8>
 8007cd2:	7bfb      	ldrb	r3, [r7, #15]
 8007cd4:	2b21      	cmp	r3, #33	; 0x21
 8007cd6:	d14d      	bne.n	8007d74 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	2b08      	cmp	r3, #8
 8007cdc:	d01d      	beq.n	8007d1a <I2C_MasterTransmit_TXE+0x6e>
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	2b20      	cmp	r3, #32
 8007ce2:	d01a      	beq.n	8007d1a <I2C_MasterTransmit_TXE+0x6e>
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007cea:	d016      	beq.n	8007d1a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	685a      	ldr	r2, [r3, #4]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007cfa:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2211      	movs	r2, #17
 8007d00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f7ff ff62 	bl	8007bdc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007d18:	e060      	b.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	685a      	ldr	r2, [r3, #4]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d28:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d38:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2220      	movs	r2, #32
 8007d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	2b40      	cmp	r3, #64	; 0x40
 8007d52:	d107      	bne.n	8007d64 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7ff ff7d 	bl	8007c5c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007d62:	e03b      	b.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f7ff ff35 	bl	8007bdc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007d72:	e033      	b.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007d74:	7bfb      	ldrb	r3, [r7, #15]
 8007d76:	2b21      	cmp	r3, #33	; 0x21
 8007d78:	d005      	beq.n	8007d86 <I2C_MasterTransmit_TXE+0xda>
 8007d7a:	7bbb      	ldrb	r3, [r7, #14]
 8007d7c:	2b40      	cmp	r3, #64	; 0x40
 8007d7e:	d12d      	bne.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007d80:	7bfb      	ldrb	r3, [r7, #15]
 8007d82:	2b22      	cmp	r3, #34	; 0x22
 8007d84:	d12a      	bne.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d108      	bne.n	8007da2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	685a      	ldr	r2, [r3, #4]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d9e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007da0:	e01c      	b.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b40      	cmp	r3, #64	; 0x40
 8007dac:	d103      	bne.n	8007db6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f880 	bl	8007eb4 <I2C_MemoryTransmit_TXE_BTF>
}
 8007db4:	e012      	b.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dba:	781a      	ldrb	r2, [r3, #0]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc6:	1c5a      	adds	r2, r3, #1
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007dda:	e7ff      	b.n	8007ddc <I2C_MasterTransmit_TXE+0x130>
 8007ddc:	bf00      	nop
 8007dde:	3710      	adds	r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	2b21      	cmp	r3, #33	; 0x21
 8007dfc:	d156      	bne.n	8007eac <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d012      	beq.n	8007e2e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0c:	781a      	ldrb	r2, [r3, #0]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e18:	1c5a      	adds	r2, r3, #1
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	3b01      	subs	r3, #1
 8007e26:	b29a      	uxth	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007e2c:	e03e      	b.n	8007eac <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2b08      	cmp	r3, #8
 8007e32:	d01d      	beq.n	8007e70 <I2C_MasterTransmit_BTF+0x8c>
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2b20      	cmp	r3, #32
 8007e38:	d01a      	beq.n	8007e70 <I2C_MasterTransmit_BTF+0x8c>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e40:	d016      	beq.n	8007e70 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	685a      	ldr	r2, [r3, #4]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e50:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2211      	movs	r2, #17
 8007e56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2220      	movs	r2, #32
 8007e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7ff feb7 	bl	8007bdc <HAL_I2C_MasterTxCpltCallback>
}
 8007e6e:	e01d      	b.n	8007eac <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685a      	ldr	r2, [r3, #4]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e7e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e8e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2220      	movs	r2, #32
 8007e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7ff fe98 	bl	8007bdc <HAL_I2C_MasterTxCpltCallback>
}
 8007eac:	bf00      	nop
 8007eae:	3710      	adds	r7, #16
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ec2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d11d      	bne.n	8007f08 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d10b      	bne.n	8007eec <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ed8:	b2da      	uxtb	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ee4:	1c9a      	adds	r2, r3, #2
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007eea:	e06e      	b.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	121b      	asrs	r3, r3, #8
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f00:	1c5a      	adds	r2, r3, #1
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007f06:	e060      	b.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d10b      	bne.n	8007f28 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f14:	b2da      	uxtb	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f20:	1c5a      	adds	r2, r3, #1
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007f26:	e050      	b.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d14c      	bne.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007f30:	7bfb      	ldrb	r3, [r7, #15]
 8007f32:	2b22      	cmp	r3, #34	; 0x22
 8007f34:	d108      	bne.n	8007f48 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f44:	601a      	str	r2, [r3, #0]
}
 8007f46:	e040      	b.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d015      	beq.n	8007f7e <I2C_MemoryTransmit_TXE_BTF+0xca>
 8007f52:	7bfb      	ldrb	r3, [r7, #15]
 8007f54:	2b21      	cmp	r3, #33	; 0x21
 8007f56:	d112      	bne.n	8007f7e <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5c:	781a      	ldrb	r2, [r3, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f68:	1c5a      	adds	r2, r3, #1
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	3b01      	subs	r3, #1
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007f7c:	e025      	b.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d120      	bne.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
 8007f88:	7bfb      	ldrb	r3, [r7, #15]
 8007f8a:	2b21      	cmp	r3, #33	; 0x21
 8007f8c:	d11d      	bne.n	8007fca <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	685a      	ldr	r2, [r3, #4]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007f9c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fac:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f7ff fe49 	bl	8007c5c <HAL_I2C_MemTxCpltCallback>
}
 8007fca:	bf00      	nop
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b084      	sub	sp, #16
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b22      	cmp	r3, #34	; 0x22
 8007fe4:	f040 80a2 	bne.w	800812c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d921      	bls.n	800803a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	691a      	ldr	r2, [r3, #16]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008000:	b2d2      	uxtb	r2, r2
 8008002:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008008:	1c5a      	adds	r2, r3, #1
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008012:	b29b      	uxth	r3, r3
 8008014:	3b01      	subs	r3, #1
 8008016:	b29a      	uxth	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008020:	b29b      	uxth	r3, r3
 8008022:	2b03      	cmp	r3, #3
 8008024:	f040 8082 	bne.w	800812c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	685a      	ldr	r2, [r3, #4]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008036:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8008038:	e078      	b.n	800812c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800803e:	2b02      	cmp	r3, #2
 8008040:	d074      	beq.n	800812c <I2C_MasterReceive_RXNE+0x15a>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2b01      	cmp	r3, #1
 8008046:	d002      	beq.n	800804e <I2C_MasterReceive_RXNE+0x7c>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d16e      	bne.n	800812c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f001 fa06 	bl	8009460 <I2C_WaitOnSTOPRequestThroughIT>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d142      	bne.n	80080e0 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008068:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	685a      	ldr	r2, [r3, #4]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008078:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	691a      	ldr	r2, [r3, #16]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008084:	b2d2      	uxtb	r2, r2
 8008086:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808c:	1c5a      	adds	r2, r3, #1
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008096:	b29b      	uxth	r3, r3
 8008098:	3b01      	subs	r3, #1
 800809a:	b29a      	uxth	r2, r3
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2220      	movs	r2, #32
 80080a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	2b40      	cmp	r3, #64	; 0x40
 80080b2:	d10a      	bne.n	80080ca <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2200      	movs	r2, #0
 80080c0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7ff fdd4 	bl	8007c70 <HAL_I2C_MemRxCpltCallback>
}
 80080c8:	e030      	b.n	800812c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2212      	movs	r2, #18
 80080d6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7ff fd89 	bl	8007bf0 <HAL_I2C_MasterRxCpltCallback>
}
 80080de:	e025      	b.n	800812c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	685a      	ldr	r2, [r3, #4]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80080ee:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	691a      	ldr	r2, [r3, #16]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fa:	b2d2      	uxtb	r2, r2
 80080fc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008102:	1c5a      	adds	r2, r3, #1
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800810c:	b29b      	uxth	r3, r3
 800810e:	3b01      	subs	r3, #1
 8008110:	b29a      	uxth	r2, r3
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2220      	movs	r2, #32
 800811a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7ff fdac 	bl	8007c84 <HAL_I2C_ErrorCallback>
}
 800812c:	bf00      	nop
 800812e:	3710      	adds	r7, #16
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008140:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008146:	b29b      	uxth	r3, r3
 8008148:	2b04      	cmp	r3, #4
 800814a:	d11b      	bne.n	8008184 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685a      	ldr	r2, [r3, #4]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800815a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	691a      	ldr	r2, [r3, #16]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008166:	b2d2      	uxtb	r2, r2
 8008168:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816e:	1c5a      	adds	r2, r3, #1
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008178:	b29b      	uxth	r3, r3
 800817a:	3b01      	subs	r3, #1
 800817c:	b29a      	uxth	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008182:	e0bd      	b.n	8008300 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008188:	b29b      	uxth	r3, r3
 800818a:	2b03      	cmp	r3, #3
 800818c:	d129      	bne.n	80081e2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685a      	ldr	r2, [r3, #4]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800819c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2b04      	cmp	r3, #4
 80081a2:	d00a      	beq.n	80081ba <I2C_MasterReceive_BTF+0x86>
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	d007      	beq.n	80081ba <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081b8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	691a      	ldr	r2, [r3, #16]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c4:	b2d2      	uxtb	r2, r2
 80081c6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081cc:	1c5a      	adds	r2, r3, #1
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	3b01      	subs	r3, #1
 80081da:	b29a      	uxth	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80081e0:	e08e      	b.n	8008300 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d176      	bne.n	80082da <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d002      	beq.n	80081f8 <I2C_MasterReceive_BTF+0xc4>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2b10      	cmp	r3, #16
 80081f6:	d108      	bne.n	800820a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008206:	601a      	str	r2, [r3, #0]
 8008208:	e019      	b.n	800823e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2b04      	cmp	r3, #4
 800820e:	d002      	beq.n	8008216 <I2C_MasterReceive_BTF+0xe2>
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2b02      	cmp	r3, #2
 8008214:	d108      	bne.n	8008228 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008224:	601a      	str	r2, [r3, #0]
 8008226:	e00a      	b.n	800823e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2b10      	cmp	r3, #16
 800822c:	d007      	beq.n	800823e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800823c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	691a      	ldr	r2, [r3, #16]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008248:	b2d2      	uxtb	r2, r2
 800824a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008250:	1c5a      	adds	r2, r3, #1
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800825a:	b29b      	uxth	r3, r3
 800825c:	3b01      	subs	r3, #1
 800825e:	b29a      	uxth	r2, r3
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	691a      	ldr	r2, [r3, #16]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800826e:	b2d2      	uxtb	r2, r2
 8008270:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008276:	1c5a      	adds	r2, r3, #1
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008280:	b29b      	uxth	r3, r3
 8008282:	3b01      	subs	r3, #1
 8008284:	b29a      	uxth	r2, r3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	685a      	ldr	r2, [r3, #4]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008298:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2220      	movs	r2, #32
 800829e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082a8:	b2db      	uxtb	r3, r3
 80082aa:	2b40      	cmp	r3, #64	; 0x40
 80082ac:	d10a      	bne.n	80082c4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f7ff fcd7 	bl	8007c70 <HAL_I2C_MemRxCpltCallback>
}
 80082c2:	e01d      	b.n	8008300 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2212      	movs	r2, #18
 80082d0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f7ff fc8c 	bl	8007bf0 <HAL_I2C_MasterRxCpltCallback>
}
 80082d8:	e012      	b.n	8008300 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	691a      	ldr	r2, [r3, #16]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e4:	b2d2      	uxtb	r2, r2
 80082e6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ec:	1c5a      	adds	r2, r3, #1
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	3b01      	subs	r3, #1
 80082fa:	b29a      	uxth	r2, r3
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8008300:	bf00      	nop
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8008308:	b480      	push	{r7}
 800830a:	b083      	sub	sp, #12
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008316:	b2db      	uxtb	r3, r3
 8008318:	2b40      	cmp	r3, #64	; 0x40
 800831a:	d117      	bne.n	800834c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008320:	2b00      	cmp	r3, #0
 8008322:	d109      	bne.n	8008338 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008328:	b2db      	uxtb	r3, r3
 800832a:	461a      	mov	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008334:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008336:	e067      	b.n	8008408 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800833c:	b2db      	uxtb	r3, r3
 800833e:	f043 0301 	orr.w	r3, r3, #1
 8008342:	b2da      	uxtb	r2, r3
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	611a      	str	r2, [r3, #16]
}
 800834a:	e05d      	b.n	8008408 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	691b      	ldr	r3, [r3, #16]
 8008350:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008354:	d133      	bne.n	80083be <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800835c:	b2db      	uxtb	r3, r3
 800835e:	2b21      	cmp	r3, #33	; 0x21
 8008360:	d109      	bne.n	8008376 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008366:	b2db      	uxtb	r3, r3
 8008368:	461a      	mov	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008372:	611a      	str	r2, [r3, #16]
 8008374:	e008      	b.n	8008388 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800837a:	b2db      	uxtb	r3, r3
 800837c:	f043 0301 	orr.w	r3, r3, #1
 8008380:	b2da      	uxtb	r2, r3
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800838c:	2b00      	cmp	r3, #0
 800838e:	d004      	beq.n	800839a <I2C_Master_SB+0x92>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008396:	2b00      	cmp	r3, #0
 8008398:	d108      	bne.n	80083ac <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d032      	beq.n	8008408 <I2C_Master_SB+0x100>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d02d      	beq.n	8008408 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083ba:	605a      	str	r2, [r3, #4]
}
 80083bc:	e024      	b.n	8008408 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d10e      	bne.n	80083e4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	11db      	asrs	r3, r3, #7
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	f003 0306 	and.w	r3, r3, #6
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	f063 030f 	orn	r3, r3, #15
 80083da:	b2da      	uxtb	r2, r3
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	611a      	str	r2, [r3, #16]
}
 80083e2:	e011      	b.n	8008408 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d10d      	bne.n	8008408 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	11db      	asrs	r3, r3, #7
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	f003 0306 	and.w	r3, r3, #6
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	f063 030e 	orn	r3, r3, #14
 8008400:	b2da      	uxtb	r2, r3
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	611a      	str	r2, [r3, #16]
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008420:	b2da      	uxtb	r2, r3
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800842c:	2b00      	cmp	r3, #0
 800842e:	d103      	bne.n	8008438 <I2C_Master_ADD10+0x24>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008434:	2b00      	cmp	r3, #0
 8008436:	d011      	beq.n	800845c <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800843c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d104      	bne.n	800844c <I2C_Master_ADD10+0x38>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008448:	2b00      	cmp	r3, #0
 800844a:	d007      	beq.n	800845c <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	685a      	ldr	r2, [r3, #4]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800845a:	605a      	str	r2, [r3, #4]
    }
  }
}
 800845c:	bf00      	nop
 800845e:	370c      	adds	r7, #12
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008468:	b480      	push	{r7}
 800846a:	b091      	sub	sp, #68	; 0x44
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008476:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800847e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008484:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b22      	cmp	r3, #34	; 0x22
 8008490:	f040 8169 	bne.w	8008766 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10f      	bne.n	80084bc <I2C_Master_ADDR+0x54>
 800849c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80084a0:	2b40      	cmp	r3, #64	; 0x40
 80084a2:	d10b      	bne.n	80084bc <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084a4:	2300      	movs	r3, #0
 80084a6:	633b      	str	r3, [r7, #48]	; 0x30
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	695b      	ldr	r3, [r3, #20]
 80084ae:	633b      	str	r3, [r7, #48]	; 0x30
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	699b      	ldr	r3, [r3, #24]
 80084b6:	633b      	str	r3, [r7, #48]	; 0x30
 80084b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ba:	e160      	b.n	800877e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d11d      	bne.n	8008500 <I2C_Master_ADDR+0x98>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	691b      	ldr	r3, [r3, #16]
 80084c8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80084cc:	d118      	bne.n	8008500 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084ce:	2300      	movs	r3, #0
 80084d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	695b      	ldr	r3, [r3, #20]
 80084d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	699b      	ldr	r3, [r3, #24]
 80084e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80084f2:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	651a      	str	r2, [r3, #80]	; 0x50
 80084fe:	e13e      	b.n	800877e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008504:	b29b      	uxth	r3, r3
 8008506:	2b00      	cmp	r3, #0
 8008508:	d113      	bne.n	8008532 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800850a:	2300      	movs	r3, #0
 800850c:	62bb      	str	r3, [r7, #40]	; 0x28
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	62bb      	str	r3, [r7, #40]	; 0x28
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	62bb      	str	r3, [r7, #40]	; 0x28
 800851e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800852e:	601a      	str	r2, [r3, #0]
 8008530:	e115      	b.n	800875e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008536:	b29b      	uxth	r3, r3
 8008538:	2b01      	cmp	r3, #1
 800853a:	f040 808a 	bne.w	8008652 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800853e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008540:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008544:	d137      	bne.n	80085b6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008554:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008560:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008564:	d113      	bne.n	800858e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008574:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008576:	2300      	movs	r3, #0
 8008578:	627b      	str	r3, [r7, #36]	; 0x24
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	695b      	ldr	r3, [r3, #20]
 8008580:	627b      	str	r3, [r7, #36]	; 0x24
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	699b      	ldr	r3, [r3, #24]
 8008588:	627b      	str	r3, [r7, #36]	; 0x24
 800858a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858c:	e0e7      	b.n	800875e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800858e:	2300      	movs	r3, #0
 8008590:	623b      	str	r3, [r7, #32]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	695b      	ldr	r3, [r3, #20]
 8008598:	623b      	str	r3, [r7, #32]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	699b      	ldr	r3, [r3, #24]
 80085a0:	623b      	str	r3, [r7, #32]
 80085a2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085b2:	601a      	str	r2, [r3, #0]
 80085b4:	e0d3      	b.n	800875e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80085b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b8:	2b08      	cmp	r3, #8
 80085ba:	d02e      	beq.n	800861a <I2C_Master_ADDR+0x1b2>
 80085bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085be:	2b20      	cmp	r3, #32
 80085c0:	d02b      	beq.n	800861a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80085c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c4:	2b12      	cmp	r3, #18
 80085c6:	d102      	bne.n	80085ce <I2C_Master_ADDR+0x166>
 80085c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d125      	bne.n	800861a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80085ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d0:	2b04      	cmp	r3, #4
 80085d2:	d00e      	beq.n	80085f2 <I2C_Master_ADDR+0x18a>
 80085d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d00b      	beq.n	80085f2 <I2C_Master_ADDR+0x18a>
 80085da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085dc:	2b10      	cmp	r3, #16
 80085de:	d008      	beq.n	80085f2 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085ee:	601a      	str	r2, [r3, #0]
 80085f0:	e007      	b.n	8008602 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008600:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008602:	2300      	movs	r3, #0
 8008604:	61fb      	str	r3, [r7, #28]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	695b      	ldr	r3, [r3, #20]
 800860c:	61fb      	str	r3, [r7, #28]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	699b      	ldr	r3, [r3, #24]
 8008614:	61fb      	str	r3, [r7, #28]
 8008616:	69fb      	ldr	r3, [r7, #28]
 8008618:	e0a1      	b.n	800875e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008628:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800862a:	2300      	movs	r3, #0
 800862c:	61bb      	str	r3, [r7, #24]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	695b      	ldr	r3, [r3, #20]
 8008634:	61bb      	str	r3, [r7, #24]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	699b      	ldr	r3, [r3, #24]
 800863c:	61bb      	str	r3, [r7, #24]
 800863e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800864e:	601a      	str	r2, [r3, #0]
 8008650:	e085      	b.n	800875e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008656:	b29b      	uxth	r3, r3
 8008658:	2b02      	cmp	r3, #2
 800865a:	d14d      	bne.n	80086f8 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800865c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800865e:	2b04      	cmp	r3, #4
 8008660:	d016      	beq.n	8008690 <I2C_Master_ADDR+0x228>
 8008662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008664:	2b02      	cmp	r3, #2
 8008666:	d013      	beq.n	8008690 <I2C_Master_ADDR+0x228>
 8008668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866a:	2b10      	cmp	r3, #16
 800866c:	d010      	beq.n	8008690 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800867c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800868c:	601a      	str	r2, [r3, #0]
 800868e:	e007      	b.n	80086a0 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800869e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086ae:	d117      	bne.n	80086e0 <I2C_Master_ADDR+0x278>
 80086b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80086b6:	d00b      	beq.n	80086d0 <I2C_Master_ADDR+0x268>
 80086b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d008      	beq.n	80086d0 <I2C_Master_ADDR+0x268>
 80086be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c0:	2b08      	cmp	r3, #8
 80086c2:	d005      	beq.n	80086d0 <I2C_Master_ADDR+0x268>
 80086c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c6:	2b10      	cmp	r3, #16
 80086c8:	d002      	beq.n	80086d0 <I2C_Master_ADDR+0x268>
 80086ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086cc:	2b20      	cmp	r3, #32
 80086ce:	d107      	bne.n	80086e0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	685a      	ldr	r2, [r3, #4]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80086de:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086e0:	2300      	movs	r3, #0
 80086e2:	617b      	str	r3, [r7, #20]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	617b      	str	r3, [r7, #20]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	699b      	ldr	r3, [r3, #24]
 80086f2:	617b      	str	r3, [r7, #20]
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	e032      	b.n	800875e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008706:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008712:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008716:	d117      	bne.n	8008748 <I2C_Master_ADDR+0x2e0>
 8008718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800871a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800871e:	d00b      	beq.n	8008738 <I2C_Master_ADDR+0x2d0>
 8008720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008722:	2b01      	cmp	r3, #1
 8008724:	d008      	beq.n	8008738 <I2C_Master_ADDR+0x2d0>
 8008726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008728:	2b08      	cmp	r3, #8
 800872a:	d005      	beq.n	8008738 <I2C_Master_ADDR+0x2d0>
 800872c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800872e:	2b10      	cmp	r3, #16
 8008730:	d002      	beq.n	8008738 <I2C_Master_ADDR+0x2d0>
 8008732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008734:	2b20      	cmp	r3, #32
 8008736:	d107      	bne.n	8008748 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	685a      	ldr	r2, [r3, #4]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008746:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008748:	2300      	movs	r3, #0
 800874a:	613b      	str	r3, [r7, #16]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	613b      	str	r3, [r7, #16]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	613b      	str	r3, [r7, #16]
 800875c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008764:	e00b      	b.n	800877e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008766:	2300      	movs	r3, #0
 8008768:	60fb      	str	r3, [r7, #12]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	695b      	ldr	r3, [r3, #20]
 8008770:	60fb      	str	r3, [r7, #12]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	60fb      	str	r3, [r7, #12]
 800877a:	68fb      	ldr	r3, [r7, #12]
}
 800877c:	e7ff      	b.n	800877e <I2C_Master_ADDR+0x316>
 800877e:	bf00      	nop
 8008780:	3744      	adds	r7, #68	; 0x44
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr

0800878a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800878a:	b580      	push	{r7, lr}
 800878c:	b084      	sub	sp, #16
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008798:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800879e:	b29b      	uxth	r3, r3
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d02b      	beq.n	80087fc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a8:	781a      	ldrb	r2, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b4:	1c5a      	adds	r2, r3, #1
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087be:	b29b      	uxth	r3, r3
 80087c0:	3b01      	subs	r3, #1
 80087c2:	b29a      	uxth	r2, r3
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087cc:	b29b      	uxth	r3, r3
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d114      	bne.n	80087fc <I2C_SlaveTransmit_TXE+0x72>
 80087d2:	7bfb      	ldrb	r3, [r7, #15]
 80087d4:	2b29      	cmp	r3, #41	; 0x29
 80087d6:	d111      	bne.n	80087fc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	685a      	ldr	r2, [r3, #4]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087e6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2221      	movs	r2, #33	; 0x21
 80087ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2228      	movs	r2, #40	; 0x28
 80087f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f7ff fa04 	bl	8007c04 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80087fc:	bf00      	nop
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008804:	b480      	push	{r7}
 8008806:	b083      	sub	sp, #12
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008810:	b29b      	uxth	r3, r3
 8008812:	2b00      	cmp	r3, #0
 8008814:	d011      	beq.n	800883a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881a:	781a      	ldrb	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008826:	1c5a      	adds	r2, r3, #1
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008830:	b29b      	uxth	r3, r3
 8008832:	3b01      	subs	r3, #1
 8008834:	b29a      	uxth	r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800883a:	bf00      	nop
 800883c:	370c      	adds	r7, #12
 800883e:	46bd      	mov	sp, r7
 8008840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008844:	4770      	bx	lr

08008846 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b084      	sub	sp, #16
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008854:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800885a:	b29b      	uxth	r3, r3
 800885c:	2b00      	cmp	r3, #0
 800885e:	d02c      	beq.n	80088ba <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	691a      	ldr	r2, [r3, #16]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886a:	b2d2      	uxtb	r2, r2
 800886c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008872:	1c5a      	adds	r2, r3, #1
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800887c:	b29b      	uxth	r3, r3
 800887e:	3b01      	subs	r3, #1
 8008880:	b29a      	uxth	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800888a:	b29b      	uxth	r3, r3
 800888c:	2b00      	cmp	r3, #0
 800888e:	d114      	bne.n	80088ba <I2C_SlaveReceive_RXNE+0x74>
 8008890:	7bfb      	ldrb	r3, [r7, #15]
 8008892:	2b2a      	cmp	r3, #42	; 0x2a
 8008894:	d111      	bne.n	80088ba <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	685a      	ldr	r2, [r3, #4]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088a4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2222      	movs	r2, #34	; 0x22
 80088aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2228      	movs	r2, #40	; 0x28
 80088b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f7ff f9af 	bl	8007c18 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80088ba:	bf00      	nop
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}

080088c2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80088c2:	b480      	push	{r7}
 80088c4:	b083      	sub	sp, #12
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088ce:	b29b      	uxth	r3, r3
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d012      	beq.n	80088fa <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	691a      	ldr	r2, [r3, #16]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088de:	b2d2      	uxtb	r2, r2
 80088e0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e6:	1c5a      	adds	r2, r3, #1
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	3b01      	subs	r3, #1
 80088f4:	b29a      	uxth	r2, r3
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80088fa:	bf00      	nop
 80088fc:	370c      	adds	r7, #12
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr

08008906 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b084      	sub	sp, #16
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
 800890e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008910:	2300      	movs	r3, #0
 8008912:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800891a:	b2db      	uxtb	r3, r3
 800891c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008920:	2b28      	cmp	r3, #40	; 0x28
 8008922:	d127      	bne.n	8008974 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	685a      	ldr	r2, [r3, #4]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008932:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	089b      	lsrs	r3, r3, #2
 8008938:	f003 0301 	and.w	r3, r3, #1
 800893c:	2b00      	cmp	r3, #0
 800893e:	d101      	bne.n	8008944 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008940:	2301      	movs	r3, #1
 8008942:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	09db      	lsrs	r3, r3, #7
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d103      	bne.n	8008958 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	81bb      	strh	r3, [r7, #12]
 8008956:	e002      	b.n	800895e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008966:	89ba      	ldrh	r2, [r7, #12]
 8008968:	7bfb      	ldrb	r3, [r7, #15]
 800896a:	4619      	mov	r1, r3
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f7ff f95d 	bl	8007c2c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008972:	e008      	b.n	8008986 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f06f 0202 	mvn.w	r2, #2
 800897c:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008986:	bf00      	nop
 8008988:	3710      	adds	r7, #16
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
	...

08008990 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800899e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685a      	ldr	r2, [r3, #4]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80089ae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80089b0:	2300      	movs	r3, #0
 80089b2:	60bb      	str	r3, [r7, #8]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	695b      	ldr	r3, [r3, #20]
 80089ba:	60bb      	str	r3, [r7, #8]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f042 0201 	orr.w	r2, r2, #1
 80089ca:	601a      	str	r2, [r3, #0]
 80089cc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089dc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089ec:	d172      	bne.n	8008ad4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80089ee:	7bfb      	ldrb	r3, [r7, #15]
 80089f0:	2b22      	cmp	r3, #34	; 0x22
 80089f2:	d002      	beq.n	80089fa <I2C_Slave_STOPF+0x6a>
 80089f4:	7bfb      	ldrb	r3, [r7, #15]
 80089f6:	2b2a      	cmp	r3, #42	; 0x2a
 80089f8:	d135      	bne.n	8008a66 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	b29a      	uxth	r2, r3
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d005      	beq.n	8008a1e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a16:	f043 0204 	orr.w	r2, r3, #4
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a32:	4618      	mov	r0, r3
 8008a34:	f7fe fa99 	bl	8006f6a <HAL_DMA_GetState>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d049      	beq.n	8008ad2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a42:	4a69      	ldr	r2, [pc, #420]	; (8008be8 <I2C_Slave_STOPF+0x258>)
 8008a44:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7fe fa6b 	bl	8006f26 <HAL_DMA_Abort_IT>
 8008a50:	4603      	mov	r3, r0
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d03d      	beq.n	8008ad2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a60:	4610      	mov	r0, r2
 8008a62:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008a64:	e035      	b.n	8008ad2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d005      	beq.n	8008a8a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a82:	f043 0204 	orr.w	r2, r3, #4
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	685a      	ldr	r2, [r3, #4]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a98:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fe fa63 	bl	8006f6a <HAL_DMA_GetState>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	d014      	beq.n	8008ad4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aae:	4a4e      	ldr	r2, [pc, #312]	; (8008be8 <I2C_Slave_STOPF+0x258>)
 8008ab0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7fe fa35 	bl	8006f26 <HAL_DMA_Abort_IT>
 8008abc:	4603      	mov	r3, r0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d008      	beq.n	8008ad4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008acc:	4610      	mov	r0, r2
 8008ace:	4798      	blx	r3
 8008ad0:	e000      	b.n	8008ad4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008ad2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d03e      	beq.n	8008b5c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	695b      	ldr	r3, [r3, #20]
 8008ae4:	f003 0304 	and.w	r3, r3, #4
 8008ae8:	2b04      	cmp	r3, #4
 8008aea:	d112      	bne.n	8008b12 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	691a      	ldr	r2, [r3, #16]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af6:	b2d2      	uxtb	r2, r2
 8008af8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afe:	1c5a      	adds	r2, r3, #1
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	b29a      	uxth	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	695b      	ldr	r3, [r3, #20]
 8008b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1c:	2b40      	cmp	r3, #64	; 0x40
 8008b1e:	d112      	bne.n	8008b46 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	691a      	ldr	r2, [r3, #16]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2a:	b2d2      	uxtb	r2, r2
 8008b2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b32:	1c5a      	adds	r2, r3, #1
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	b29a      	uxth	r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d005      	beq.n	8008b5c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b54:	f043 0204 	orr.w	r2, r3, #4
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d003      	beq.n	8008b6c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f8b3 	bl	8008cd0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8008b6a:	e039      	b.n	8008be0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008b6c:	7bfb      	ldrb	r3, [r7, #15]
 8008b6e:	2b2a      	cmp	r3, #42	; 0x2a
 8008b70:	d109      	bne.n	8008b86 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2228      	movs	r2, #40	; 0x28
 8008b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f7ff f849 	bl	8007c18 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	2b28      	cmp	r3, #40	; 0x28
 8008b90:	d111      	bne.n	8008bb6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	4a15      	ldr	r2, [pc, #84]	; (8008bec <I2C_Slave_STOPF+0x25c>)
 8008b96:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f7ff f84a 	bl	8007c48 <HAL_I2C_ListenCpltCallback>
}
 8008bb4:	e014      	b.n	8008be0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bba:	2b22      	cmp	r3, #34	; 0x22
 8008bbc:	d002      	beq.n	8008bc4 <I2C_Slave_STOPF+0x234>
 8008bbe:	7bfb      	ldrb	r3, [r7, #15]
 8008bc0:	2b22      	cmp	r3, #34	; 0x22
 8008bc2:	d10d      	bne.n	8008be0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f7ff f81c 	bl	8007c18 <HAL_I2C_SlaveRxCpltCallback>
}
 8008be0:	bf00      	nop
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}
 8008be8:	08009061 	.word	0x08009061
 8008bec:	ffff0000 	.word	0xffff0000

08008bf0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bfe:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c04:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	2b08      	cmp	r3, #8
 8008c0a:	d002      	beq.n	8008c12 <I2C_Slave_AF+0x22>
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	2b20      	cmp	r3, #32
 8008c10:	d129      	bne.n	8008c66 <I2C_Slave_AF+0x76>
 8008c12:	7bfb      	ldrb	r3, [r7, #15]
 8008c14:	2b28      	cmp	r3, #40	; 0x28
 8008c16:	d126      	bne.n	8008c66 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4a2c      	ldr	r2, [pc, #176]	; (8008ccc <I2C_Slave_AF+0xdc>)
 8008c1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	685a      	ldr	r2, [r3, #4]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008c2c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c36:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c46:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2220      	movs	r2, #32
 8008c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f7fe fff2 	bl	8007c48 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008c64:	e02e      	b.n	8008cc4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008c66:	7bfb      	ldrb	r3, [r7, #15]
 8008c68:	2b21      	cmp	r3, #33	; 0x21
 8008c6a:	d126      	bne.n	8008cba <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a17      	ldr	r2, [pc, #92]	; (8008ccc <I2C_Slave_AF+0xdc>)
 8008c70:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2221      	movs	r2, #33	; 0x21
 8008c76:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	685a      	ldr	r2, [r3, #4]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008c96:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008ca0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cb0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f7fe ffa6 	bl	8007c04 <HAL_I2C_SlaveTxCpltCallback>
}
 8008cb8:	e004      	b.n	8008cc4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008cc2:	615a      	str	r2, [r3, #20]
}
 8008cc4:	bf00      	nop
 8008cc6:	3710      	adds	r7, #16
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	ffff0000 	.word	0xffff0000

08008cd0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cde:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ce6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008ce8:	7bbb      	ldrb	r3, [r7, #14]
 8008cea:	2b10      	cmp	r3, #16
 8008cec:	d002      	beq.n	8008cf4 <I2C_ITError+0x24>
 8008cee:	7bbb      	ldrb	r3, [r7, #14]
 8008cf0:	2b40      	cmp	r3, #64	; 0x40
 8008cf2:	d10a      	bne.n	8008d0a <I2C_ITError+0x3a>
 8008cf4:	7bfb      	ldrb	r3, [r7, #15]
 8008cf6:	2b22      	cmp	r3, #34	; 0x22
 8008cf8:	d107      	bne.n	8008d0a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d08:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008d0a:	7bfb      	ldrb	r3, [r7, #15]
 8008d0c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008d10:	2b28      	cmp	r3, #40	; 0x28
 8008d12:	d107      	bne.n	8008d24 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2200      	movs	r2, #0
 8008d18:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2228      	movs	r2, #40	; 0x28
 8008d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008d22:	e015      	b.n	8008d50 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d32:	d00a      	beq.n	8008d4a <I2C_ITError+0x7a>
 8008d34:	7bfb      	ldrb	r3, [r7, #15]
 8008d36:	2b60      	cmp	r3, #96	; 0x60
 8008d38:	d007      	beq.n	8008d4a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2220      	movs	r2, #32
 8008d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d5e:	d162      	bne.n	8008e26 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d6e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	d020      	beq.n	8008dc0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d82:	4a6a      	ldr	r2, [pc, #424]	; (8008f2c <I2C_ITError+0x25c>)
 8008d84:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7fe f8cb 	bl	8006f26 <HAL_DMA_Abort_IT>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	f000 8089 	beq.w	8008eaa <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f022 0201 	bic.w	r2, r2, #1
 8008da6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2220      	movs	r2, #32
 8008dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008dba:	4610      	mov	r0, r2
 8008dbc:	4798      	blx	r3
 8008dbe:	e074      	b.n	8008eaa <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dc4:	4a59      	ldr	r2, [pc, #356]	; (8008f2c <I2C_ITError+0x25c>)
 8008dc6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7fe f8aa 	bl	8006f26 <HAL_DMA_Abort_IT>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d068      	beq.n	8008eaa <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	695b      	ldr	r3, [r3, #20]
 8008dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de2:	2b40      	cmp	r3, #64	; 0x40
 8008de4:	d10b      	bne.n	8008dfe <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	691a      	ldr	r2, [r3, #16]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df0:	b2d2      	uxtb	r2, r2
 8008df2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df8:	1c5a      	adds	r2, r3, #1
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f022 0201 	bic.w	r2, r2, #1
 8008e0c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2220      	movs	r2, #32
 8008e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008e20:	4610      	mov	r0, r2
 8008e22:	4798      	blx	r3
 8008e24:	e041      	b.n	8008eaa <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	2b60      	cmp	r3, #96	; 0x60
 8008e30:	d125      	bne.n	8008e7e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2220      	movs	r2, #32
 8008e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	695b      	ldr	r3, [r3, #20]
 8008e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e4a:	2b40      	cmp	r3, #64	; 0x40
 8008e4c:	d10b      	bne.n	8008e66 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	691a      	ldr	r2, [r3, #16]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e58:	b2d2      	uxtb	r2, r2
 8008e5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e60:	1c5a      	adds	r2, r3, #1
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f022 0201 	bic.w	r2, r2, #1
 8008e74:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f7fe ff0e 	bl	8007c98 <HAL_I2C_AbortCpltCallback>
 8008e7c:	e015      	b.n	8008eaa <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	695b      	ldr	r3, [r3, #20]
 8008e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e88:	2b40      	cmp	r3, #64	; 0x40
 8008e8a:	d10b      	bne.n	8008ea4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	691a      	ldr	r2, [r3, #16]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e96:	b2d2      	uxtb	r2, r2
 8008e98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f7fe feed 	bl	8007c84 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eae:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d10e      	bne.n	8008ed8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d109      	bne.n	8008ed8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d104      	bne.n	8008ed8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d007      	beq.n	8008ee8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	685a      	ldr	r2, [r3, #4]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008ee6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008eee:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef4:	f003 0304 	and.w	r3, r3, #4
 8008ef8:	2b04      	cmp	r3, #4
 8008efa:	d113      	bne.n	8008f24 <I2C_ITError+0x254>
 8008efc:	7bfb      	ldrb	r3, [r7, #15]
 8008efe:	2b28      	cmp	r3, #40	; 0x28
 8008f00:	d110      	bne.n	8008f24 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a0a      	ldr	r2, [pc, #40]	; (8008f30 <I2C_ITError+0x260>)
 8008f06:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2220      	movs	r2, #32
 8008f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f7fe fe92 	bl	8007c48 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008f24:	bf00      	nop
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	08009061 	.word	0x08009061
 8008f30:	ffff0000 	.word	0xffff0000

08008f34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b088      	sub	sp, #32
 8008f38:	af02      	add	r7, sp, #8
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	4608      	mov	r0, r1
 8008f3e:	4611      	mov	r1, r2
 8008f40:	461a      	mov	r2, r3
 8008f42:	4603      	mov	r3, r0
 8008f44:	817b      	strh	r3, [r7, #10]
 8008f46:	460b      	mov	r3, r1
 8008f48:	813b      	strh	r3, [r7, #8]
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f60:	9300      	str	r3, [sp, #0]
 8008f62:	6a3b      	ldr	r3, [r7, #32]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f6a:	68f8      	ldr	r0, [r7, #12]
 8008f6c:	f000 f920 	bl	80091b0 <I2C_WaitOnFlagUntilTimeout>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d00d      	beq.n	8008f92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f84:	d103      	bne.n	8008f8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008f8e:	2303      	movs	r3, #3
 8008f90:	e05f      	b.n	8009052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008f92:	897b      	ldrh	r3, [r7, #10]
 8008f94:	b2db      	uxtb	r3, r3
 8008f96:	461a      	mov	r2, r3
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008fa0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa4:	6a3a      	ldr	r2, [r7, #32]
 8008fa6:	492d      	ldr	r1, [pc, #180]	; (800905c <I2C_RequestMemoryWrite+0x128>)
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 f958 	bl	800925e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d001      	beq.n	8008fb8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e04c      	b.n	8009052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fb8:	2300      	movs	r3, #0
 8008fba:	617b      	str	r3, [r7, #20]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	695b      	ldr	r3, [r3, #20]
 8008fc2:	617b      	str	r3, [r7, #20]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	699b      	ldr	r3, [r3, #24]
 8008fca:	617b      	str	r3, [r7, #20]
 8008fcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fd0:	6a39      	ldr	r1, [r7, #32]
 8008fd2:	68f8      	ldr	r0, [r7, #12]
 8008fd4:	f000 f9c2 	bl	800935c <I2C_WaitOnTXEFlagUntilTimeout>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d00d      	beq.n	8008ffa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe2:	2b04      	cmp	r3, #4
 8008fe4:	d107      	bne.n	8008ff6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ff4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e02b      	b.n	8009052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008ffa:	88fb      	ldrh	r3, [r7, #6]
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d105      	bne.n	800900c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009000:	893b      	ldrh	r3, [r7, #8]
 8009002:	b2da      	uxtb	r2, r3
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	611a      	str	r2, [r3, #16]
 800900a:	e021      	b.n	8009050 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800900c:	893b      	ldrh	r3, [r7, #8]
 800900e:	0a1b      	lsrs	r3, r3, #8
 8009010:	b29b      	uxth	r3, r3
 8009012:	b2da      	uxtb	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800901a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800901c:	6a39      	ldr	r1, [r7, #32]
 800901e:	68f8      	ldr	r0, [r7, #12]
 8009020:	f000 f99c 	bl	800935c <I2C_WaitOnTXEFlagUntilTimeout>
 8009024:	4603      	mov	r3, r0
 8009026:	2b00      	cmp	r3, #0
 8009028:	d00d      	beq.n	8009046 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800902e:	2b04      	cmp	r3, #4
 8009030:	d107      	bne.n	8009042 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009040:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e005      	b.n	8009052 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009046:	893b      	ldrh	r3, [r7, #8]
 8009048:	b2da      	uxtb	r2, r3
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	3718      	adds	r7, #24
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	00010002 	.word	0x00010002

08009060 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b086      	sub	sp, #24
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009068:	2300      	movs	r3, #0
 800906a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009070:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009078:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800907a:	4b4b      	ldr	r3, [pc, #300]	; (80091a8 <I2C_DMAAbort+0x148>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	08db      	lsrs	r3, r3, #3
 8009080:	4a4a      	ldr	r2, [pc, #296]	; (80091ac <I2C_DMAAbort+0x14c>)
 8009082:	fba2 2303 	umull	r2, r3, r2, r3
 8009086:	0a1a      	lsrs	r2, r3, #8
 8009088:	4613      	mov	r3, r2
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	4413      	add	r3, r2
 800908e:	00da      	lsls	r2, r3, #3
 8009090:	1ad3      	subs	r3, r2, r3
 8009092:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d106      	bne.n	80090a8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909e:	f043 0220 	orr.w	r2, r3, #32
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80090a6:	e00a      	b.n	80090be <I2C_DMAAbort+0x5e>
    }
    count--;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	3b01      	subs	r3, #1
 80090ac:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80090b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090bc:	d0ea      	beq.n	8009094 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d003      	beq.n	80090ce <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ca:	2200      	movs	r2, #0
 80090cc:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d003      	beq.n	80090de <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090da:	2200      	movs	r2, #0
 80090dc:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090ec:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	2200      	movs	r2, #0
 80090f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d003      	beq.n	8009104 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009100:	2200      	movs	r2, #0
 8009102:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009108:	2b00      	cmp	r3, #0
 800910a:	d003      	beq.n	8009114 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009110:	2200      	movs	r2, #0
 8009112:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f022 0201 	bic.w	r2, r2, #1
 8009122:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800912a:	b2db      	uxtb	r3, r3
 800912c:	2b60      	cmp	r3, #96	; 0x60
 800912e:	d10e      	bne.n	800914e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	2220      	movs	r2, #32
 8009134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	2200      	movs	r2, #0
 8009144:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009146:	6978      	ldr	r0, [r7, #20]
 8009148:	f7fe fda6 	bl	8007c98 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800914c:	e027      	b.n	800919e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800914e:	7cfb      	ldrb	r3, [r7, #19]
 8009150:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009154:	2b28      	cmp	r3, #40	; 0x28
 8009156:	d117      	bne.n	8009188 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	681a      	ldr	r2, [r3, #0]
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f042 0201 	orr.w	r2, r2, #1
 8009166:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009176:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	2200      	movs	r2, #0
 800917c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	2228      	movs	r2, #40	; 0x28
 8009182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8009186:	e007      	b.n	8009198 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	2220      	movs	r2, #32
 800918c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	2200      	movs	r2, #0
 8009194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009198:	6978      	ldr	r0, [r7, #20]
 800919a:	f7fe fd73 	bl	8007c84 <HAL_I2C_ErrorCallback>
}
 800919e:	bf00      	nop
 80091a0:	3718      	adds	r7, #24
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	200000d8 	.word	0x200000d8
 80091ac:	14f8b589 	.word	0x14f8b589

080091b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	60f8      	str	r0, [r7, #12]
 80091b8:	60b9      	str	r1, [r7, #8]
 80091ba:	603b      	str	r3, [r7, #0]
 80091bc:	4613      	mov	r3, r2
 80091be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80091c0:	e025      	b.n	800920e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091c8:	d021      	beq.n	800920e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091ca:	f7fc f887 	bl	80052dc <HAL_GetTick>
 80091ce:	4602      	mov	r2, r0
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	1ad3      	subs	r3, r2, r3
 80091d4:	683a      	ldr	r2, [r7, #0]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d302      	bcc.n	80091e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d116      	bne.n	800920e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2200      	movs	r2, #0
 80091e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2220      	movs	r2, #32
 80091ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2200      	movs	r2, #0
 80091f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091fa:	f043 0220 	orr.w	r2, r3, #32
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2200      	movs	r2, #0
 8009206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800920a:	2301      	movs	r3, #1
 800920c:	e023      	b.n	8009256 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	0c1b      	lsrs	r3, r3, #16
 8009212:	b2db      	uxtb	r3, r3
 8009214:	2b01      	cmp	r3, #1
 8009216:	d10d      	bne.n	8009234 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	695b      	ldr	r3, [r3, #20]
 800921e:	43da      	mvns	r2, r3
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	4013      	ands	r3, r2
 8009224:	b29b      	uxth	r3, r3
 8009226:	2b00      	cmp	r3, #0
 8009228:	bf0c      	ite	eq
 800922a:	2301      	moveq	r3, #1
 800922c:	2300      	movne	r3, #0
 800922e:	b2db      	uxtb	r3, r3
 8009230:	461a      	mov	r2, r3
 8009232:	e00c      	b.n	800924e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	699b      	ldr	r3, [r3, #24]
 800923a:	43da      	mvns	r2, r3
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	4013      	ands	r3, r2
 8009240:	b29b      	uxth	r3, r3
 8009242:	2b00      	cmp	r3, #0
 8009244:	bf0c      	ite	eq
 8009246:	2301      	moveq	r3, #1
 8009248:	2300      	movne	r3, #0
 800924a:	b2db      	uxtb	r3, r3
 800924c:	461a      	mov	r2, r3
 800924e:	79fb      	ldrb	r3, [r7, #7]
 8009250:	429a      	cmp	r2, r3
 8009252:	d0b6      	beq.n	80091c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009254:	2300      	movs	r3, #0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b084      	sub	sp, #16
 8009262:	af00      	add	r7, sp, #0
 8009264:	60f8      	str	r0, [r7, #12]
 8009266:	60b9      	str	r1, [r7, #8]
 8009268:	607a      	str	r2, [r7, #4]
 800926a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800926c:	e051      	b.n	8009312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800927c:	d123      	bne.n	80092c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800928c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009296:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	2200      	movs	r2, #0
 800929c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2220      	movs	r2, #32
 80092a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092b2:	f043 0204 	orr.w	r2, r3, #4
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2200      	movs	r2, #0
 80092be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	e046      	b.n	8009354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092cc:	d021      	beq.n	8009312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092ce:	f7fc f805 	bl	80052dc <HAL_GetTick>
 80092d2:	4602      	mov	r2, r0
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	1ad3      	subs	r3, r2, r3
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d302      	bcc.n	80092e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d116      	bne.n	8009312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2200      	movs	r2, #0
 80092e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2220      	movs	r2, #32
 80092ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2200      	movs	r2, #0
 80092f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092fe:	f043 0220 	orr.w	r2, r3, #32
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2200      	movs	r2, #0
 800930a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e020      	b.n	8009354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	0c1b      	lsrs	r3, r3, #16
 8009316:	b2db      	uxtb	r3, r3
 8009318:	2b01      	cmp	r3, #1
 800931a:	d10c      	bne.n	8009336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	695b      	ldr	r3, [r3, #20]
 8009322:	43da      	mvns	r2, r3
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	4013      	ands	r3, r2
 8009328:	b29b      	uxth	r3, r3
 800932a:	2b00      	cmp	r3, #0
 800932c:	bf14      	ite	ne
 800932e:	2301      	movne	r3, #1
 8009330:	2300      	moveq	r3, #0
 8009332:	b2db      	uxtb	r3, r3
 8009334:	e00b      	b.n	800934e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	43da      	mvns	r2, r3
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	4013      	ands	r3, r2
 8009342:	b29b      	uxth	r3, r3
 8009344:	2b00      	cmp	r3, #0
 8009346:	bf14      	ite	ne
 8009348:	2301      	movne	r3, #1
 800934a:	2300      	moveq	r3, #0
 800934c:	b2db      	uxtb	r3, r3
 800934e:	2b00      	cmp	r3, #0
 8009350:	d18d      	bne.n	800926e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009352:	2300      	movs	r3, #0
}
 8009354:	4618      	mov	r0, r3
 8009356:	3710      	adds	r7, #16
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009368:	e02d      	b.n	80093c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800936a:	68f8      	ldr	r0, [r7, #12]
 800936c:	f000 f8aa 	bl	80094c4 <I2C_IsAcknowledgeFailed>
 8009370:	4603      	mov	r3, r0
 8009372:	2b00      	cmp	r3, #0
 8009374:	d001      	beq.n	800937a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	e02d      	b.n	80093d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009380:	d021      	beq.n	80093c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009382:	f7fb ffab 	bl	80052dc <HAL_GetTick>
 8009386:	4602      	mov	r2, r0
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	1ad3      	subs	r3, r2, r3
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	429a      	cmp	r2, r3
 8009390:	d302      	bcc.n	8009398 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d116      	bne.n	80093c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2200      	movs	r2, #0
 800939c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2220      	movs	r2, #32
 80093a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093b2:	f043 0220 	orr.w	r2, r3, #32
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80093c2:	2301      	movs	r3, #1
 80093c4:	e007      	b.n	80093d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	695b      	ldr	r3, [r3, #20]
 80093cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093d0:	2b80      	cmp	r3, #128	; 0x80
 80093d2:	d1ca      	bne.n	800936a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80093d4:	2300      	movs	r3, #0
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3710      	adds	r7, #16
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}

080093de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80093de:	b580      	push	{r7, lr}
 80093e0:	b084      	sub	sp, #16
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	60f8      	str	r0, [r7, #12]
 80093e6:	60b9      	str	r1, [r7, #8]
 80093e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80093ea:	e02d      	b.n	8009448 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f000 f869 	bl	80094c4 <I2C_IsAcknowledgeFailed>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d001      	beq.n	80093fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80093f8:	2301      	movs	r3, #1
 80093fa:	e02d      	b.n	8009458 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009402:	d021      	beq.n	8009448 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009404:	f7fb ff6a 	bl	80052dc <HAL_GetTick>
 8009408:	4602      	mov	r2, r0
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	1ad3      	subs	r3, r2, r3
 800940e:	68ba      	ldr	r2, [r7, #8]
 8009410:	429a      	cmp	r2, r3
 8009412:	d302      	bcc.n	800941a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d116      	bne.n	8009448 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2200      	movs	r2, #0
 800941e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2220      	movs	r2, #32
 8009424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009434:	f043 0220 	orr.w	r2, r3, #32
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2200      	movs	r2, #0
 8009440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009444:	2301      	movs	r3, #1
 8009446:	e007      	b.n	8009458 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	695b      	ldr	r3, [r3, #20]
 800944e:	f003 0304 	and.w	r3, r3, #4
 8009452:	2b04      	cmp	r3, #4
 8009454:	d1ca      	bne.n	80093ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009456:	2300      	movs	r3, #0
}
 8009458:	4618      	mov	r0, r3
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009460:	b480      	push	{r7}
 8009462:	b085      	sub	sp, #20
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009468:	2300      	movs	r3, #0
 800946a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800946c:	4b13      	ldr	r3, [pc, #76]	; (80094bc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	08db      	lsrs	r3, r3, #3
 8009472:	4a13      	ldr	r2, [pc, #76]	; (80094c0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009474:	fba2 2303 	umull	r2, r3, r2, r3
 8009478:	0a1a      	lsrs	r2, r3, #8
 800947a:	4613      	mov	r3, r2
 800947c:	009b      	lsls	r3, r3, #2
 800947e:	4413      	add	r3, r2
 8009480:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	3b01      	subs	r3, #1
 8009486:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d107      	bne.n	800949e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009492:	f043 0220 	orr.w	r2, r3, #32
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e008      	b.n	80094b0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80094a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094ac:	d0e9      	beq.n	8009482 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80094ae:	2300      	movs	r3, #0
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3714      	adds	r7, #20
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr
 80094bc:	200000d8 	.word	0x200000d8
 80094c0:	14f8b589 	.word	0x14f8b589

080094c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	695b      	ldr	r3, [r3, #20]
 80094d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094da:	d11b      	bne.n	8009514 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80094e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2220      	movs	r2, #32
 80094f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009500:	f043 0204 	orr.w	r2, r3, #4
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	e000      	b.n	8009516 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	370c      	adds	r7, #12
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr

08009522 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009522:	b480      	push	{r7}
 8009524:	b083      	sub	sp, #12
 8009526:	af00      	add	r7, sp, #0
 8009528:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8009532:	d103      	bne.n	800953c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2201      	movs	r2, #1
 8009538:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800953a:	e007      	b.n	800954c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009540:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8009544:	d102      	bne.n	800954c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2208      	movs	r2, #8
 800954a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800954c:	bf00      	nop
 800954e:	370c      	adds	r7, #12
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800955a:	b08f      	sub	sp, #60	; 0x3c
 800955c:	af0a      	add	r7, sp, #40	; 0x28
 800955e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d101      	bne.n	800956a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	e10f      	b.n	800978a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8009576:	b2db      	uxtb	r3, r3
 8009578:	2b00      	cmp	r3, #0
 800957a:	d106      	bne.n	800958a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f008 fa63 	bl	8011a50 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2203      	movs	r2, #3
 800958e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800959a:	2b00      	cmp	r3, #0
 800959c:	d102      	bne.n	80095a4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2200      	movs	r2, #0
 80095a2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4618      	mov	r0, r3
 80095aa:	f005 f99e 	bl	800e8ea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	603b      	str	r3, [r7, #0]
 80095b4:	687e      	ldr	r6, [r7, #4]
 80095b6:	466d      	mov	r5, sp
 80095b8:	f106 0410 	add.w	r4, r6, #16
 80095bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80095be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80095c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80095c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80095c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80095c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80095cc:	1d33      	adds	r3, r6, #4
 80095ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80095d0:	6838      	ldr	r0, [r7, #0]
 80095d2:	f005 f875 	bl	800e6c0 <USB_CoreInit>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d005      	beq.n	80095e8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2202      	movs	r2, #2
 80095e0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e0d0      	b.n	800978a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2100      	movs	r1, #0
 80095ee:	4618      	mov	r0, r3
 80095f0:	f005 f98c 	bl	800e90c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095f4:	2300      	movs	r3, #0
 80095f6:	73fb      	strb	r3, [r7, #15]
 80095f8:	e04a      	b.n	8009690 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80095fa:	7bfa      	ldrb	r2, [r7, #15]
 80095fc:	6879      	ldr	r1, [r7, #4]
 80095fe:	4613      	mov	r3, r2
 8009600:	00db      	lsls	r3, r3, #3
 8009602:	1a9b      	subs	r3, r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	440b      	add	r3, r1
 8009608:	333d      	adds	r3, #61	; 0x3d
 800960a:	2201      	movs	r2, #1
 800960c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800960e:	7bfa      	ldrb	r2, [r7, #15]
 8009610:	6879      	ldr	r1, [r7, #4]
 8009612:	4613      	mov	r3, r2
 8009614:	00db      	lsls	r3, r3, #3
 8009616:	1a9b      	subs	r3, r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	440b      	add	r3, r1
 800961c:	333c      	adds	r3, #60	; 0x3c
 800961e:	7bfa      	ldrb	r2, [r7, #15]
 8009620:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009622:	7bfa      	ldrb	r2, [r7, #15]
 8009624:	7bfb      	ldrb	r3, [r7, #15]
 8009626:	b298      	uxth	r0, r3
 8009628:	6879      	ldr	r1, [r7, #4]
 800962a:	4613      	mov	r3, r2
 800962c:	00db      	lsls	r3, r3, #3
 800962e:	1a9b      	subs	r3, r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	440b      	add	r3, r1
 8009634:	3342      	adds	r3, #66	; 0x42
 8009636:	4602      	mov	r2, r0
 8009638:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800963a:	7bfa      	ldrb	r2, [r7, #15]
 800963c:	6879      	ldr	r1, [r7, #4]
 800963e:	4613      	mov	r3, r2
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	1a9b      	subs	r3, r3, r2
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	440b      	add	r3, r1
 8009648:	333f      	adds	r3, #63	; 0x3f
 800964a:	2200      	movs	r2, #0
 800964c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800964e:	7bfa      	ldrb	r2, [r7, #15]
 8009650:	6879      	ldr	r1, [r7, #4]
 8009652:	4613      	mov	r3, r2
 8009654:	00db      	lsls	r3, r3, #3
 8009656:	1a9b      	subs	r3, r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	440b      	add	r3, r1
 800965c:	3344      	adds	r3, #68	; 0x44
 800965e:	2200      	movs	r2, #0
 8009660:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009662:	7bfa      	ldrb	r2, [r7, #15]
 8009664:	6879      	ldr	r1, [r7, #4]
 8009666:	4613      	mov	r3, r2
 8009668:	00db      	lsls	r3, r3, #3
 800966a:	1a9b      	subs	r3, r3, r2
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	440b      	add	r3, r1
 8009670:	3348      	adds	r3, #72	; 0x48
 8009672:	2200      	movs	r2, #0
 8009674:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009676:	7bfa      	ldrb	r2, [r7, #15]
 8009678:	6879      	ldr	r1, [r7, #4]
 800967a:	4613      	mov	r3, r2
 800967c:	00db      	lsls	r3, r3, #3
 800967e:	1a9b      	subs	r3, r3, r2
 8009680:	009b      	lsls	r3, r3, #2
 8009682:	440b      	add	r3, r1
 8009684:	3350      	adds	r3, #80	; 0x50
 8009686:	2200      	movs	r2, #0
 8009688:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800968a:	7bfb      	ldrb	r3, [r7, #15]
 800968c:	3301      	adds	r3, #1
 800968e:	73fb      	strb	r3, [r7, #15]
 8009690:	7bfa      	ldrb	r2, [r7, #15]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	429a      	cmp	r2, r3
 8009698:	d3af      	bcc.n	80095fa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800969a:	2300      	movs	r3, #0
 800969c:	73fb      	strb	r3, [r7, #15]
 800969e:	e044      	b.n	800972a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80096a0:	7bfa      	ldrb	r2, [r7, #15]
 80096a2:	6879      	ldr	r1, [r7, #4]
 80096a4:	4613      	mov	r3, r2
 80096a6:	00db      	lsls	r3, r3, #3
 80096a8:	1a9b      	subs	r3, r3, r2
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	440b      	add	r3, r1
 80096ae:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80096b2:	2200      	movs	r2, #0
 80096b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80096b6:	7bfa      	ldrb	r2, [r7, #15]
 80096b8:	6879      	ldr	r1, [r7, #4]
 80096ba:	4613      	mov	r3, r2
 80096bc:	00db      	lsls	r3, r3, #3
 80096be:	1a9b      	subs	r3, r3, r2
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	440b      	add	r3, r1
 80096c4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80096c8:	7bfa      	ldrb	r2, [r7, #15]
 80096ca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80096cc:	7bfa      	ldrb	r2, [r7, #15]
 80096ce:	6879      	ldr	r1, [r7, #4]
 80096d0:	4613      	mov	r3, r2
 80096d2:	00db      	lsls	r3, r3, #3
 80096d4:	1a9b      	subs	r3, r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	440b      	add	r3, r1
 80096da:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80096de:	2200      	movs	r2, #0
 80096e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80096e2:	7bfa      	ldrb	r2, [r7, #15]
 80096e4:	6879      	ldr	r1, [r7, #4]
 80096e6:	4613      	mov	r3, r2
 80096e8:	00db      	lsls	r3, r3, #3
 80096ea:	1a9b      	subs	r3, r3, r2
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	440b      	add	r3, r1
 80096f0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80096f4:	2200      	movs	r2, #0
 80096f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80096f8:	7bfa      	ldrb	r2, [r7, #15]
 80096fa:	6879      	ldr	r1, [r7, #4]
 80096fc:	4613      	mov	r3, r2
 80096fe:	00db      	lsls	r3, r3, #3
 8009700:	1a9b      	subs	r3, r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	440b      	add	r3, r1
 8009706:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800970a:	2200      	movs	r2, #0
 800970c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800970e:	7bfa      	ldrb	r2, [r7, #15]
 8009710:	6879      	ldr	r1, [r7, #4]
 8009712:	4613      	mov	r3, r2
 8009714:	00db      	lsls	r3, r3, #3
 8009716:	1a9b      	subs	r3, r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	440b      	add	r3, r1
 800971c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009720:	2200      	movs	r2, #0
 8009722:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009724:	7bfb      	ldrb	r3, [r7, #15]
 8009726:	3301      	adds	r3, #1
 8009728:	73fb      	strb	r3, [r7, #15]
 800972a:	7bfa      	ldrb	r2, [r7, #15]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	429a      	cmp	r2, r3
 8009732:	d3b5      	bcc.n	80096a0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	603b      	str	r3, [r7, #0]
 800973a:	687e      	ldr	r6, [r7, #4]
 800973c:	466d      	mov	r5, sp
 800973e:	f106 0410 	add.w	r4, r6, #16
 8009742:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009744:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009746:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009748:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800974a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800974e:	e885 0003 	stmia.w	r5, {r0, r1}
 8009752:	1d33      	adds	r3, r6, #4
 8009754:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009756:	6838      	ldr	r0, [r7, #0]
 8009758:	f005 f902 	bl	800e960 <USB_DevInit>
 800975c:	4603      	mov	r3, r0
 800975e:	2b00      	cmp	r3, #0
 8009760:	d005      	beq.n	800976e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2202      	movs	r2, #2
 8009766:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	e00d      	b.n	800978a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2201      	movs	r2, #1
 800977a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4618      	mov	r0, r3
 8009784:	f006 f94a 	bl	800fa1c <USB_DevDisconnect>

  return HAL_OK;
 8009788:	2300      	movs	r3, #0
}
 800978a:	4618      	mov	r0, r3
 800978c:	3714      	adds	r7, #20
 800978e:	46bd      	mov	sp, r7
 8009790:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009792 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009792:	b580      	push	{r7, lr}
 8009794:	b084      	sub	sp, #16
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d101      	bne.n	80097ae <HAL_PCD_Start+0x1c>
 80097aa:	2302      	movs	r3, #2
 80097ac:	e020      	b.n	80097f0 <HAL_PCD_Start+0x5e>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d109      	bne.n	80097d2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d005      	beq.n	80097d2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4618      	mov	r0, r3
 80097d8:	f005 f876 	bl	800e8c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4618      	mov	r0, r3
 80097e2:	f006 f8fa 	bl	800f9da <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2200      	movs	r2, #0
 80097ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80097ee:	2300      	movs	r3, #0
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3710      	adds	r7, #16
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80097f8:	b590      	push	{r4, r7, lr}
 80097fa:	b08d      	sub	sp, #52	; 0x34
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009806:	6a3b      	ldr	r3, [r7, #32]
 8009808:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4618      	mov	r0, r3
 8009810:	f006 f9b8 	bl	800fb84 <USB_GetMode>
 8009814:	4603      	mov	r3, r0
 8009816:	2b00      	cmp	r3, #0
 8009818:	f040 839d 	bne.w	8009f56 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4618      	mov	r0, r3
 8009822:	f006 f91c 	bl	800fa5e <USB_ReadInterrupts>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	f000 8393 	beq.w	8009f54 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4618      	mov	r0, r3
 8009834:	f006 f913 	bl	800fa5e <USB_ReadInterrupts>
 8009838:	4603      	mov	r3, r0
 800983a:	f003 0302 	and.w	r3, r3, #2
 800983e:	2b02      	cmp	r3, #2
 8009840:	d107      	bne.n	8009852 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	695a      	ldr	r2, [r3, #20]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f002 0202 	and.w	r2, r2, #2
 8009850:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4618      	mov	r0, r3
 8009858:	f006 f901 	bl	800fa5e <USB_ReadInterrupts>
 800985c:	4603      	mov	r3, r0
 800985e:	f003 0310 	and.w	r3, r3, #16
 8009862:	2b10      	cmp	r3, #16
 8009864:	d161      	bne.n	800992a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	699a      	ldr	r2, [r3, #24]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f022 0210 	bic.w	r2, r2, #16
 8009874:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8009876:	6a3b      	ldr	r3, [r7, #32]
 8009878:	6a1b      	ldr	r3, [r3, #32]
 800987a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	f003 020f 	and.w	r2, r3, #15
 8009882:	4613      	mov	r3, r2
 8009884:	00db      	lsls	r3, r3, #3
 8009886:	1a9b      	subs	r3, r3, r2
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	4413      	add	r3, r2
 8009892:	3304      	adds	r3, #4
 8009894:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009896:	69bb      	ldr	r3, [r7, #24]
 8009898:	0c5b      	lsrs	r3, r3, #17
 800989a:	f003 030f 	and.w	r3, r3, #15
 800989e:	2b02      	cmp	r3, #2
 80098a0:	d124      	bne.n	80098ec <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80098a2:	69ba      	ldr	r2, [r7, #24]
 80098a4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80098a8:	4013      	ands	r3, r2
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d035      	beq.n	800991a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	091b      	lsrs	r3, r3, #4
 80098b6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80098b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098bc:	b29b      	uxth	r3, r3
 80098be:	461a      	mov	r2, r3
 80098c0:	6a38      	ldr	r0, [r7, #32]
 80098c2:	f005 ff67 	bl	800f794 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	68da      	ldr	r2, [r3, #12]
 80098ca:	69bb      	ldr	r3, [r7, #24]
 80098cc:	091b      	lsrs	r3, r3, #4
 80098ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098d2:	441a      	add	r2, r3
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	699a      	ldr	r2, [r3, #24]
 80098dc:	69bb      	ldr	r3, [r7, #24]
 80098de:	091b      	lsrs	r3, r3, #4
 80098e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80098e4:	441a      	add	r2, r3
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	619a      	str	r2, [r3, #24]
 80098ea:	e016      	b.n	800991a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	0c5b      	lsrs	r3, r3, #17
 80098f0:	f003 030f 	and.w	r3, r3, #15
 80098f4:	2b06      	cmp	r3, #6
 80098f6:	d110      	bne.n	800991a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80098fe:	2208      	movs	r2, #8
 8009900:	4619      	mov	r1, r3
 8009902:	6a38      	ldr	r0, [r7, #32]
 8009904:	f005 ff46 	bl	800f794 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	699a      	ldr	r2, [r3, #24]
 800990c:	69bb      	ldr	r3, [r7, #24]
 800990e:	091b      	lsrs	r3, r3, #4
 8009910:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009914:	441a      	add	r2, r3
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	699a      	ldr	r2, [r3, #24]
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f042 0210 	orr.w	r2, r2, #16
 8009928:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4618      	mov	r0, r3
 8009930:	f006 f895 	bl	800fa5e <USB_ReadInterrupts>
 8009934:	4603      	mov	r3, r0
 8009936:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800993a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800993e:	d16e      	bne.n	8009a1e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8009940:	2300      	movs	r3, #0
 8009942:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4618      	mov	r0, r3
 800994a:	f006 f89b 	bl	800fa84 <USB_ReadDevAllOutEpInterrupt>
 800994e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009950:	e062      	b.n	8009a18 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009954:	f003 0301 	and.w	r3, r3, #1
 8009958:	2b00      	cmp	r3, #0
 800995a:	d057      	beq.n	8009a0c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009962:	b2d2      	uxtb	r2, r2
 8009964:	4611      	mov	r1, r2
 8009966:	4618      	mov	r0, r3
 8009968:	f006 f8c0 	bl	800faec <USB_ReadDevOutEPInterrupt>
 800996c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	f003 0301 	and.w	r3, r3, #1
 8009974:	2b00      	cmp	r3, #0
 8009976:	d00c      	beq.n	8009992 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997a:	015a      	lsls	r2, r3, #5
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	4413      	add	r3, r2
 8009980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009984:	461a      	mov	r2, r3
 8009986:	2301      	movs	r3, #1
 8009988:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800998a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 fdb1 	bl	800a4f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	f003 0308 	and.w	r3, r3, #8
 8009998:	2b00      	cmp	r3, #0
 800999a:	d00c      	beq.n	80099b6 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800999c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800999e:	015a      	lsls	r2, r3, #5
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	4413      	add	r3, r2
 80099a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099a8:	461a      	mov	r2, r3
 80099aa:	2308      	movs	r3, #8
 80099ac:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80099ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 feab 	bl	800a70c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	f003 0310 	and.w	r3, r3, #16
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d008      	beq.n	80099d2 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80099c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c2:	015a      	lsls	r2, r3, #5
 80099c4:	69fb      	ldr	r3, [r7, #28]
 80099c6:	4413      	add	r3, r2
 80099c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099cc:	461a      	mov	r2, r3
 80099ce:	2310      	movs	r3, #16
 80099d0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	f003 0320 	and.w	r3, r3, #32
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d008      	beq.n	80099ee <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80099dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099de:	015a      	lsls	r2, r3, #5
 80099e0:	69fb      	ldr	r3, [r7, #28]
 80099e2:	4413      	add	r3, r2
 80099e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099e8:	461a      	mov	r2, r3
 80099ea:	2320      	movs	r3, #32
 80099ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d009      	beq.n	8009a0c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80099f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fa:	015a      	lsls	r2, r3, #5
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	4413      	add	r3, r2
 8009a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a04:	461a      	mov	r2, r3
 8009a06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a0a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a0e:	3301      	adds	r3, #1
 8009a10:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a14:	085b      	lsrs	r3, r3, #1
 8009a16:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d199      	bne.n	8009952 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4618      	mov	r0, r3
 8009a24:	f006 f81b 	bl	800fa5e <USB_ReadInterrupts>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009a32:	f040 80c0 	bne.w	8009bb6 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f006 f83c 	bl	800fab8 <USB_ReadDevAllInEpInterrupt>
 8009a40:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009a42:	2300      	movs	r3, #0
 8009a44:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009a46:	e0b2      	b.n	8009bae <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a4a:	f003 0301 	and.w	r3, r3, #1
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	f000 80a7 	beq.w	8009ba2 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a5a:	b2d2      	uxtb	r2, r2
 8009a5c:	4611      	mov	r1, r2
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f006 f862 	bl	800fb28 <USB_ReadDevInEPInterrupt>
 8009a64:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	f003 0301 	and.w	r3, r3, #1
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d057      	beq.n	8009b20 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a72:	f003 030f 	and.w	r3, r3, #15
 8009a76:	2201      	movs	r2, #1
 8009a78:	fa02 f303 	lsl.w	r3, r2, r3
 8009a7c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	43db      	mvns	r3, r3
 8009a8a:	69f9      	ldr	r1, [r7, #28]
 8009a8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a90:	4013      	ands	r3, r2
 8009a92:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a96:	015a      	lsls	r2, r3, #5
 8009a98:	69fb      	ldr	r3, [r7, #28]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009aa0:	461a      	mov	r2, r3
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	2b01      	cmp	r3, #1
 8009aac:	d132      	bne.n	8009b14 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009aae:	6879      	ldr	r1, [r7, #4]
 8009ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	00db      	lsls	r3, r3, #3
 8009ab6:	1a9b      	subs	r3, r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	440b      	add	r3, r1
 8009abc:	3348      	adds	r3, #72	; 0x48
 8009abe:	6819      	ldr	r1, [r3, #0]
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ac4:	4613      	mov	r3, r2
 8009ac6:	00db      	lsls	r3, r3, #3
 8009ac8:	1a9b      	subs	r3, r3, r2
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	4403      	add	r3, r0
 8009ace:	3344      	adds	r3, #68	; 0x44
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4419      	add	r1, r3
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ad8:	4613      	mov	r3, r2
 8009ada:	00db      	lsls	r3, r3, #3
 8009adc:	1a9b      	subs	r3, r3, r2
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	4403      	add	r3, r0
 8009ae2:	3348      	adds	r3, #72	; 0x48
 8009ae4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d113      	bne.n	8009b14 <HAL_PCD_IRQHandler+0x31c>
 8009aec:	6879      	ldr	r1, [r7, #4]
 8009aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009af0:	4613      	mov	r3, r2
 8009af2:	00db      	lsls	r3, r3, #3
 8009af4:	1a9b      	subs	r3, r3, r2
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	440b      	add	r3, r1
 8009afa:	3350      	adds	r3, #80	; 0x50
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d108      	bne.n	8009b14 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6818      	ldr	r0, [r3, #0]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	2101      	movs	r1, #1
 8009b10:	f006 f86a 	bl	800fbe8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b16:	b2db      	uxtb	r3, r3
 8009b18:	4619      	mov	r1, r3
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f008 f827 	bl	8011b6e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	f003 0308 	and.w	r3, r3, #8
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d008      	beq.n	8009b3c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2c:	015a      	lsls	r2, r3, #5
 8009b2e:	69fb      	ldr	r3, [r7, #28]
 8009b30:	4413      	add	r3, r2
 8009b32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b36:	461a      	mov	r2, r3
 8009b38:	2308      	movs	r3, #8
 8009b3a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	f003 0310 	and.w	r3, r3, #16
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d008      	beq.n	8009b58 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b48:	015a      	lsls	r2, r3, #5
 8009b4a:	69fb      	ldr	r3, [r7, #28]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b52:	461a      	mov	r2, r3
 8009b54:	2310      	movs	r3, #16
 8009b56:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d008      	beq.n	8009b74 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b64:	015a      	lsls	r2, r3, #5
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	4413      	add	r3, r2
 8009b6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b6e:	461a      	mov	r2, r3
 8009b70:	2340      	movs	r3, #64	; 0x40
 8009b72:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	f003 0302 	and.w	r3, r3, #2
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d008      	beq.n	8009b90 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b80:	015a      	lsls	r2, r3, #5
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	4413      	add	r3, r2
 8009b86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	2302      	movs	r3, #2
 8009b8e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d003      	beq.n	8009ba2 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009b9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 fc1b 	bl	800a3d8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009baa:	085b      	lsrs	r3, r3, #1
 8009bac:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f47f af49 	bne.w	8009a48 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f005 ff4f 	bl	800fa5e <USB_ReadInterrupts>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009bc6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009bca:	d122      	bne.n	8009c12 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	69fa      	ldr	r2, [r7, #28]
 8009bd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009bda:	f023 0301 	bic.w	r3, r3, #1
 8009bde:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d108      	bne.n	8009bfc <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009bf2:	2100      	movs	r1, #0
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 fe27 	bl	800a848 <HAL_PCDEx_LPM_Callback>
 8009bfa:	e002      	b.n	8009c02 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f008 f82d 	bl	8011c5c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	695a      	ldr	r2, [r3, #20]
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009c10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4618      	mov	r0, r3
 8009c18:	f005 ff21 	bl	800fa5e <USB_ReadInterrupts>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009c22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c26:	d112      	bne.n	8009c4e <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009c28:	69fb      	ldr	r3, [r7, #28]
 8009c2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	f003 0301 	and.w	r3, r3, #1
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d102      	bne.n	8009c3e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f007 ffe9 	bl	8011c10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	695a      	ldr	r2, [r3, #20]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009c4c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	4618      	mov	r0, r3
 8009c54:	f005 ff03 	bl	800fa5e <USB_ReadInterrupts>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c62:	f040 80c7 	bne.w	8009df4 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	69fa      	ldr	r2, [r7, #28]
 8009c70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c74:	f023 0301 	bic.w	r3, r3, #1
 8009c78:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2110      	movs	r1, #16
 8009c80:	4618      	mov	r0, r3
 8009c82:	f004 ffd1 	bl	800ec28 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009c86:	2300      	movs	r3, #0
 8009c88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c8a:	e056      	b.n	8009d3a <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c8e:	015a      	lsls	r2, r3, #5
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	4413      	add	r3, r2
 8009c94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c98:	461a      	mov	r2, r3
 8009c9a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009c9e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ca2:	015a      	lsls	r2, r3, #5
 8009ca4:	69fb      	ldr	r3, [r7, #28]
 8009ca6:	4413      	add	r3, r2
 8009ca8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009cb0:	0151      	lsls	r1, r2, #5
 8009cb2:	69fa      	ldr	r2, [r7, #28]
 8009cb4:	440a      	add	r2, r1
 8009cb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009cbe:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cc2:	015a      	lsls	r2, r3, #5
 8009cc4:	69fb      	ldr	r3, [r7, #28]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009cd0:	0151      	lsls	r1, r2, #5
 8009cd2:	69fa      	ldr	r2, [r7, #28]
 8009cd4:	440a      	add	r2, r1
 8009cd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cda:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009cde:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ce2:	015a      	lsls	r2, r3, #5
 8009ce4:	69fb      	ldr	r3, [r7, #28]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cec:	461a      	mov	r2, r3
 8009cee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009cf2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cf6:	015a      	lsls	r2, r3, #5
 8009cf8:	69fb      	ldr	r3, [r7, #28]
 8009cfa:	4413      	add	r3, r2
 8009cfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d04:	0151      	lsls	r1, r2, #5
 8009d06:	69fa      	ldr	r2, [r7, #28]
 8009d08:	440a      	add	r2, r1
 8009d0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d0e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009d12:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d16:	015a      	lsls	r2, r3, #5
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	4413      	add	r3, r2
 8009d1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d24:	0151      	lsls	r1, r2, #5
 8009d26:	69fa      	ldr	r2, [r7, #28]
 8009d28:	440a      	add	r2, r1
 8009d2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d2e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009d32:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d36:	3301      	adds	r3, #1
 8009d38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d3a3      	bcc.n	8009c8c <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009d44:	69fb      	ldr	r3, [r7, #28]
 8009d46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d4a:	69db      	ldr	r3, [r3, #28]
 8009d4c:	69fa      	ldr	r2, [r7, #28]
 8009d4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d52:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009d56:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d016      	beq.n	8009d8e <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009d60:	69fb      	ldr	r3, [r7, #28]
 8009d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d6a:	69fa      	ldr	r2, [r7, #28]
 8009d6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d70:	f043 030b 	orr.w	r3, r3, #11
 8009d74:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d80:	69fa      	ldr	r2, [r7, #28]
 8009d82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d86:	f043 030b 	orr.w	r3, r3, #11
 8009d8a:	6453      	str	r3, [r2, #68]	; 0x44
 8009d8c:	e015      	b.n	8009dba <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d94:	695b      	ldr	r3, [r3, #20]
 8009d96:	69fa      	ldr	r2, [r7, #28]
 8009d98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009da0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009da4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	69fa      	ldr	r2, [r7, #28]
 8009db0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009db4:	f043 030b 	orr.w	r3, r3, #11
 8009db8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009dba:	69fb      	ldr	r3, [r7, #28]
 8009dbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	69fa      	ldr	r2, [r7, #28]
 8009dc4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009dc8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009dcc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6818      	ldr	r0, [r3, #0]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	691b      	ldr	r3, [r3, #16]
 8009dd6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009dde:	461a      	mov	r2, r3
 8009de0:	f005 ff02 	bl	800fbe8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	695a      	ldr	r2, [r3, #20]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009df2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f005 fe30 	bl	800fa5e <USB_ReadInterrupts>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e08:	d124      	bne.n	8009e54 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f005 fec6 	bl	800fba0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f004 ff66 	bl	800ecea <USB_GetDevSpeed>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	461a      	mov	r2, r3
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681c      	ldr	r4, [r3, #0]
 8009e2a:	f001 f96b 	bl	800b104 <HAL_RCC_GetHCLKFreq>
 8009e2e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009e34:	b2db      	uxtb	r3, r3
 8009e36:	461a      	mov	r2, r3
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f004 fca3 	bl	800e784 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f007 febd 	bl	8011bbe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	695a      	ldr	r2, [r3, #20]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009e52:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f005 fe00 	bl	800fa5e <USB_ReadInterrupts>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	f003 0308 	and.w	r3, r3, #8
 8009e64:	2b08      	cmp	r3, #8
 8009e66:	d10a      	bne.n	8009e7e <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f007 fe9a 	bl	8011ba2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	695a      	ldr	r2, [r3, #20]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f002 0208 	and.w	r2, r2, #8
 8009e7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	4618      	mov	r0, r3
 8009e84:	f005 fdeb 	bl	800fa5e <USB_ReadInterrupts>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e92:	d10f      	bne.n	8009eb4 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009e94:	2300      	movs	r3, #0
 8009e96:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e9a:	b2db      	uxtb	r3, r3
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f007 fefc 	bl	8011c9c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	695a      	ldr	r2, [r3, #20]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009eb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f005 fdd0 	bl	800fa5e <USB_ReadInterrupts>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009ec4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009ec8:	d10f      	bne.n	8009eea <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f007 fecf 	bl	8011c78 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	695a      	ldr	r2, [r3, #20]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009ee8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f005 fdb5 	bl	800fa5e <USB_ReadInterrupts>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009efe:	d10a      	bne.n	8009f16 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f007 fedd 	bl	8011cc0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	695a      	ldr	r2, [r3, #20]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009f14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f005 fd9f 	bl	800fa5e <USB_ReadInterrupts>
 8009f20:	4603      	mov	r3, r0
 8009f22:	f003 0304 	and.w	r3, r3, #4
 8009f26:	2b04      	cmp	r3, #4
 8009f28:	d115      	bne.n	8009f56 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	f003 0304 	and.w	r3, r3, #4
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d002      	beq.n	8009f42 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f007 fecd 	bl	8011cdc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	6859      	ldr	r1, [r3, #4]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	69ba      	ldr	r2, [r7, #24]
 8009f4e:	430a      	orrs	r2, r1
 8009f50:	605a      	str	r2, [r3, #4]
 8009f52:	e000      	b.n	8009f56 <HAL_PCD_IRQHandler+0x75e>
      return;
 8009f54:	bf00      	nop
    }
  }
}
 8009f56:	3734      	adds	r7, #52	; 0x34
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd90      	pop	{r4, r7, pc}

08009f5c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	460b      	mov	r3, r1
 8009f66:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d101      	bne.n	8009f76 <HAL_PCD_SetAddress+0x1a>
 8009f72:	2302      	movs	r3, #2
 8009f74:	e013      	b.n	8009f9e <HAL_PCD_SetAddress+0x42>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2201      	movs	r2, #1
 8009f7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	78fa      	ldrb	r2, [r7, #3]
 8009f82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	78fa      	ldrb	r2, [r7, #3]
 8009f8c:	4611      	mov	r1, r2
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f005 fcfd 	bl	800f98e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2200      	movs	r2, #0
 8009f98:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009f9c:	2300      	movs	r3, #0
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3708      	adds	r7, #8
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
 8009fae:	4608      	mov	r0, r1
 8009fb0:	4611      	mov	r1, r2
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	70fb      	strb	r3, [r7, #3]
 8009fb8:	460b      	mov	r3, r1
 8009fba:	803b      	strh	r3, [r7, #0]
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009fc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	da0f      	bge.n	8009fec <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009fcc:	78fb      	ldrb	r3, [r7, #3]
 8009fce:	f003 020f 	and.w	r2, r3, #15
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	00db      	lsls	r3, r3, #3
 8009fd6:	1a9b      	subs	r3, r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	3338      	adds	r3, #56	; 0x38
 8009fdc:	687a      	ldr	r2, [r7, #4]
 8009fde:	4413      	add	r3, r2
 8009fe0:	3304      	adds	r3, #4
 8009fe2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	705a      	strb	r2, [r3, #1]
 8009fea:	e00f      	b.n	800a00c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009fec:	78fb      	ldrb	r3, [r7, #3]
 8009fee:	f003 020f 	and.w	r2, r3, #15
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	00db      	lsls	r3, r3, #3
 8009ff6:	1a9b      	subs	r3, r3, r2
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	4413      	add	r3, r2
 800a002:	3304      	adds	r3, #4
 800a004:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a00c:	78fb      	ldrb	r3, [r7, #3]
 800a00e:	f003 030f 	and.w	r3, r3, #15
 800a012:	b2da      	uxtb	r2, r3
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a018:	883a      	ldrh	r2, [r7, #0]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	78ba      	ldrb	r2, [r7, #2]
 800a022:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	785b      	ldrb	r3, [r3, #1]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d004      	beq.n	800a036 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	b29a      	uxth	r2, r3
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a036:	78bb      	ldrb	r3, [r7, #2]
 800a038:	2b02      	cmp	r3, #2
 800a03a:	d102      	bne.n	800a042 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a048:	2b01      	cmp	r3, #1
 800a04a:	d101      	bne.n	800a050 <HAL_PCD_EP_Open+0xaa>
 800a04c:	2302      	movs	r3, #2
 800a04e:	e00e      	b.n	800a06e <HAL_PCD_EP_Open+0xc8>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2201      	movs	r2, #1
 800a054:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	68f9      	ldr	r1, [r7, #12]
 800a05e:	4618      	mov	r0, r3
 800a060:	f004 fe68 	bl	800ed34 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2200      	movs	r2, #0
 800a068:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800a06c:	7afb      	ldrb	r3, [r7, #11]
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}

0800a076 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a076:	b580      	push	{r7, lr}
 800a078:	b084      	sub	sp, #16
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
 800a07e:	460b      	mov	r3, r1
 800a080:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a082:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a086:	2b00      	cmp	r3, #0
 800a088:	da0f      	bge.n	800a0aa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a08a:	78fb      	ldrb	r3, [r7, #3]
 800a08c:	f003 020f 	and.w	r2, r3, #15
 800a090:	4613      	mov	r3, r2
 800a092:	00db      	lsls	r3, r3, #3
 800a094:	1a9b      	subs	r3, r3, r2
 800a096:	009b      	lsls	r3, r3, #2
 800a098:	3338      	adds	r3, #56	; 0x38
 800a09a:	687a      	ldr	r2, [r7, #4]
 800a09c:	4413      	add	r3, r2
 800a09e:	3304      	adds	r3, #4
 800a0a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	705a      	strb	r2, [r3, #1]
 800a0a8:	e00f      	b.n	800a0ca <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a0aa:	78fb      	ldrb	r3, [r7, #3]
 800a0ac:	f003 020f 	and.w	r2, r3, #15
 800a0b0:	4613      	mov	r3, r2
 800a0b2:	00db      	lsls	r3, r3, #3
 800a0b4:	1a9b      	subs	r3, r3, r2
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a0bc:	687a      	ldr	r2, [r7, #4]
 800a0be:	4413      	add	r3, r2
 800a0c0:	3304      	adds	r3, #4
 800a0c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800a0ca:	78fb      	ldrb	r3, [r7, #3]
 800a0cc:	f003 030f 	and.w	r3, r3, #15
 800a0d0:	b2da      	uxtb	r2, r3
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d101      	bne.n	800a0e4 <HAL_PCD_EP_Close+0x6e>
 800a0e0:	2302      	movs	r3, #2
 800a0e2:	e00e      	b.n	800a102 <HAL_PCD_EP_Close+0x8c>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68f9      	ldr	r1, [r7, #12]
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f004 fea6 	bl	800ee44 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b086      	sub	sp, #24
 800a10e:	af00      	add	r7, sp, #0
 800a110:	60f8      	str	r0, [r7, #12]
 800a112:	607a      	str	r2, [r7, #4]
 800a114:	603b      	str	r3, [r7, #0]
 800a116:	460b      	mov	r3, r1
 800a118:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a11a:	7afb      	ldrb	r3, [r7, #11]
 800a11c:	f003 020f 	and.w	r2, r3, #15
 800a120:	4613      	mov	r3, r2
 800a122:	00db      	lsls	r3, r3, #3
 800a124:	1a9b      	subs	r3, r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a12c:	68fa      	ldr	r2, [r7, #12]
 800a12e:	4413      	add	r3, r2
 800a130:	3304      	adds	r3, #4
 800a132:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	683a      	ldr	r2, [r7, #0]
 800a13e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	2200      	movs	r2, #0
 800a144:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	2200      	movs	r2, #0
 800a14a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a14c:	7afb      	ldrb	r3, [r7, #11]
 800a14e:	f003 030f 	and.w	r3, r3, #15
 800a152:	b2da      	uxtb	r2, r3
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d102      	bne.n	800a166 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a160:	687a      	ldr	r2, [r7, #4]
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a166:	7afb      	ldrb	r3, [r7, #11]
 800a168:	f003 030f 	and.w	r3, r3, #15
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d109      	bne.n	800a184 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6818      	ldr	r0, [r3, #0]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	691b      	ldr	r3, [r3, #16]
 800a178:	b2db      	uxtb	r3, r3
 800a17a:	461a      	mov	r2, r3
 800a17c:	6979      	ldr	r1, [r7, #20]
 800a17e:	f005 f981 	bl	800f484 <USB_EP0StartXfer>
 800a182:	e008      	b.n	800a196 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	6818      	ldr	r0, [r3, #0]
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	b2db      	uxtb	r3, r3
 800a18e:	461a      	mov	r2, r3
 800a190:	6979      	ldr	r1, [r7, #20]
 800a192:	f004 ff33 	bl	800effc <USB_EPStartXfer>
  }

  return HAL_OK;
 800a196:	2300      	movs	r3, #0
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3718      	adds	r7, #24
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b083      	sub	sp, #12
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a1ac:	78fb      	ldrb	r3, [r7, #3]
 800a1ae:	f003 020f 	and.w	r2, r3, #15
 800a1b2:	6879      	ldr	r1, [r7, #4]
 800a1b4:	4613      	mov	r3, r2
 800a1b6:	00db      	lsls	r3, r3, #3
 800a1b8:	1a9b      	subs	r3, r3, r2
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	440b      	add	r3, r1
 800a1be:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800a1c2:	681b      	ldr	r3, [r3, #0]
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	370c      	adds	r7, #12
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr

0800a1d0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b086      	sub	sp, #24
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	607a      	str	r2, [r7, #4]
 800a1da:	603b      	str	r3, [r7, #0]
 800a1dc:	460b      	mov	r3, r1
 800a1de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1e0:	7afb      	ldrb	r3, [r7, #11]
 800a1e2:	f003 020f 	and.w	r2, r3, #15
 800a1e6:	4613      	mov	r3, r2
 800a1e8:	00db      	lsls	r3, r3, #3
 800a1ea:	1a9b      	subs	r3, r3, r2
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	3338      	adds	r3, #56	; 0x38
 800a1f0:	68fa      	ldr	r2, [r7, #12]
 800a1f2:	4413      	add	r3, r2
 800a1f4:	3304      	adds	r3, #4
 800a1f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	683a      	ldr	r2, [r7, #0]
 800a202:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	2200      	movs	r2, #0
 800a208:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	2201      	movs	r2, #1
 800a20e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a210:	7afb      	ldrb	r3, [r7, #11]
 800a212:	f003 030f 	and.w	r3, r3, #15
 800a216:	b2da      	uxtb	r2, r3
 800a218:	697b      	ldr	r3, [r7, #20]
 800a21a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	691b      	ldr	r3, [r3, #16]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d102      	bne.n	800a22a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a22a:	7afb      	ldrb	r3, [r7, #11]
 800a22c:	f003 030f 	and.w	r3, r3, #15
 800a230:	2b00      	cmp	r3, #0
 800a232:	d109      	bne.n	800a248 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	6818      	ldr	r0, [r3, #0]
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	691b      	ldr	r3, [r3, #16]
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	461a      	mov	r2, r3
 800a240:	6979      	ldr	r1, [r7, #20]
 800a242:	f005 f91f 	bl	800f484 <USB_EP0StartXfer>
 800a246:	e008      	b.n	800a25a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	6818      	ldr	r0, [r3, #0]
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	691b      	ldr	r3, [r3, #16]
 800a250:	b2db      	uxtb	r3, r3
 800a252:	461a      	mov	r2, r3
 800a254:	6979      	ldr	r1, [r7, #20]
 800a256:	f004 fed1 	bl	800effc <USB_EPStartXfer>
  }

  return HAL_OK;
 800a25a:	2300      	movs	r3, #0
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3718      	adds	r7, #24
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	460b      	mov	r3, r1
 800a26e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a270:	78fb      	ldrb	r3, [r7, #3]
 800a272:	f003 020f 	and.w	r2, r3, #15
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d901      	bls.n	800a282 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a27e:	2301      	movs	r3, #1
 800a280:	e050      	b.n	800a324 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a282:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a286:	2b00      	cmp	r3, #0
 800a288:	da0f      	bge.n	800a2aa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a28a:	78fb      	ldrb	r3, [r7, #3]
 800a28c:	f003 020f 	and.w	r2, r3, #15
 800a290:	4613      	mov	r3, r2
 800a292:	00db      	lsls	r3, r3, #3
 800a294:	1a9b      	subs	r3, r3, r2
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	3338      	adds	r3, #56	; 0x38
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	4413      	add	r3, r2
 800a29e:	3304      	adds	r3, #4
 800a2a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	705a      	strb	r2, [r3, #1]
 800a2a8:	e00d      	b.n	800a2c6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a2aa:	78fa      	ldrb	r2, [r7, #3]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	00db      	lsls	r3, r3, #3
 800a2b0:	1a9b      	subs	r3, r3, r2
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	4413      	add	r3, r2
 800a2bc:	3304      	adds	r3, #4
 800a2be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a2cc:	78fb      	ldrb	r3, [r7, #3]
 800a2ce:	f003 030f 	and.w	r3, r3, #15
 800a2d2:	b2da      	uxtb	r2, r3
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d101      	bne.n	800a2e6 <HAL_PCD_EP_SetStall+0x82>
 800a2e2:	2302      	movs	r3, #2
 800a2e4:	e01e      	b.n	800a324 <HAL_PCD_EP_SetStall+0xc0>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2201      	movs	r2, #1
 800a2ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	68f9      	ldr	r1, [r7, #12]
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	f005 fa76 	bl	800f7e6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a2fa:	78fb      	ldrb	r3, [r7, #3]
 800a2fc:	f003 030f 	and.w	r3, r3, #15
 800a300:	2b00      	cmp	r3, #0
 800a302:	d10a      	bne.n	800a31a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6818      	ldr	r0, [r3, #0]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	691b      	ldr	r3, [r3, #16]
 800a30c:	b2d9      	uxtb	r1, r3
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a314:	461a      	mov	r2, r3
 800a316:	f005 fc67 	bl	800fbe8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a322:	2300      	movs	r3, #0
}
 800a324:	4618      	mov	r0, r3
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	460b      	mov	r3, r1
 800a336:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a338:	78fb      	ldrb	r3, [r7, #3]
 800a33a:	f003 020f 	and.w	r2, r3, #15
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	429a      	cmp	r2, r3
 800a344:	d901      	bls.n	800a34a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a346:	2301      	movs	r3, #1
 800a348:	e042      	b.n	800a3d0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a34a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	da0f      	bge.n	800a372 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a352:	78fb      	ldrb	r3, [r7, #3]
 800a354:	f003 020f 	and.w	r2, r3, #15
 800a358:	4613      	mov	r3, r2
 800a35a:	00db      	lsls	r3, r3, #3
 800a35c:	1a9b      	subs	r3, r3, r2
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	3338      	adds	r3, #56	; 0x38
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	4413      	add	r3, r2
 800a366:	3304      	adds	r3, #4
 800a368:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2201      	movs	r2, #1
 800a36e:	705a      	strb	r2, [r3, #1]
 800a370:	e00f      	b.n	800a392 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a372:	78fb      	ldrb	r3, [r7, #3]
 800a374:	f003 020f 	and.w	r2, r3, #15
 800a378:	4613      	mov	r3, r2
 800a37a:	00db      	lsls	r3, r3, #3
 800a37c:	1a9b      	subs	r3, r3, r2
 800a37e:	009b      	lsls	r3, r3, #2
 800a380:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	4413      	add	r3, r2
 800a388:	3304      	adds	r3, #4
 800a38a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2200      	movs	r2, #0
 800a390:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2200      	movs	r2, #0
 800a396:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a398:	78fb      	ldrb	r3, [r7, #3]
 800a39a:	f003 030f 	and.w	r3, r3, #15
 800a39e:	b2da      	uxtb	r2, r3
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d101      	bne.n	800a3b2 <HAL_PCD_EP_ClrStall+0x86>
 800a3ae:	2302      	movs	r3, #2
 800a3b0:	e00e      	b.n	800a3d0 <HAL_PCD_EP_ClrStall+0xa4>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	68f9      	ldr	r1, [r7, #12]
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f005 fa7e 	bl	800f8c2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a3ce:	2300      	movs	r3, #0
}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	3710      	adds	r7, #16
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b08a      	sub	sp, #40	; 0x28
 800a3dc:	af02      	add	r7, sp, #8
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a3ec:	683a      	ldr	r2, [r7, #0]
 800a3ee:	4613      	mov	r3, r2
 800a3f0:	00db      	lsls	r3, r3, #3
 800a3f2:	1a9b      	subs	r3, r3, r2
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	3338      	adds	r3, #56	; 0x38
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	3304      	adds	r3, #4
 800a3fe:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	699a      	ldr	r2, [r3, #24]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	695b      	ldr	r3, [r3, #20]
 800a408:	429a      	cmp	r2, r3
 800a40a:	d901      	bls.n	800a410 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a40c:	2301      	movs	r3, #1
 800a40e:	e06c      	b.n	800a4ea <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	695a      	ldr	r2, [r3, #20]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	699b      	ldr	r3, [r3, #24]
 800a418:	1ad3      	subs	r3, r2, r3
 800a41a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	69fa      	ldr	r2, [r7, #28]
 800a422:	429a      	cmp	r2, r3
 800a424:	d902      	bls.n	800a42c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a42c:	69fb      	ldr	r3, [r7, #28]
 800a42e:	3303      	adds	r3, #3
 800a430:	089b      	lsrs	r3, r3, #2
 800a432:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a434:	e02b      	b.n	800a48e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	695a      	ldr	r2, [r3, #20]
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	699b      	ldr	r3, [r3, #24]
 800a43e:	1ad3      	subs	r3, r2, r3
 800a440:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	69fa      	ldr	r2, [r7, #28]
 800a448:	429a      	cmp	r2, r3
 800a44a:	d902      	bls.n	800a452 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	3303      	adds	r3, #3
 800a456:	089b      	lsrs	r3, r3, #2
 800a458:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	68d9      	ldr	r1, [r3, #12]
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	b2da      	uxtb	r2, r3
 800a462:	69fb      	ldr	r3, [r7, #28]
 800a464:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a46a:	b2db      	uxtb	r3, r3
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	4603      	mov	r3, r0
 800a470:	6978      	ldr	r0, [r7, #20]
 800a472:	f005 f95a 	bl	800f72a <USB_WritePacket>

    ep->xfer_buff  += len;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	68da      	ldr	r2, [r3, #12]
 800a47a:	69fb      	ldr	r3, [r7, #28]
 800a47c:	441a      	add	r2, r3
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	699a      	ldr	r2, [r3, #24]
 800a486:	69fb      	ldr	r3, [r7, #28]
 800a488:	441a      	add	r2, r3
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	015a      	lsls	r2, r3, #5
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	4413      	add	r3, r2
 800a496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a49a:	699b      	ldr	r3, [r3, #24]
 800a49c:	b29b      	uxth	r3, r3
 800a49e:	69ba      	ldr	r2, [r7, #24]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d809      	bhi.n	800a4b8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	699a      	ldr	r2, [r3, #24]
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	d203      	bcs.n	800a4b8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	695b      	ldr	r3, [r3, #20]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d1be      	bne.n	800a436 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	695a      	ldr	r2, [r3, #20]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	699b      	ldr	r3, [r3, #24]
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d811      	bhi.n	800a4e8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	f003 030f 	and.w	r3, r3, #15
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	43db      	mvns	r3, r3
 800a4de:	6939      	ldr	r1, [r7, #16]
 800a4e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a4e4:	4013      	ands	r3, r2
 800a4e6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a4e8:	2300      	movs	r3, #0
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3720      	adds	r7, #32
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
	...

0800a4f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b086      	sub	sp, #24
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	333c      	adds	r3, #60	; 0x3c
 800a50c:	3304      	adds	r3, #4
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	015a      	lsls	r2, r3, #5
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	4413      	add	r3, r2
 800a51a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	2b01      	cmp	r3, #1
 800a528:	f040 80a0 	bne.w	800a66c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	f003 0308 	and.w	r3, r3, #8
 800a532:	2b00      	cmp	r3, #0
 800a534:	d015      	beq.n	800a562 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	4a72      	ldr	r2, [pc, #456]	; (800a704 <PCD_EP_OutXfrComplete_int+0x210>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	f240 80dd 	bls.w	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a546:	2b00      	cmp	r3, #0
 800a548:	f000 80d7 	beq.w	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	015a      	lsls	r2, r3, #5
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	4413      	add	r3, r2
 800a554:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a558:	461a      	mov	r2, r3
 800a55a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a55e:	6093      	str	r3, [r2, #8]
 800a560:	e0cb      	b.n	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	f003 0320 	and.w	r3, r3, #32
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d009      	beq.n	800a580 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	015a      	lsls	r2, r3, #5
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	4413      	add	r3, r2
 800a574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a578:	461a      	mov	r2, r3
 800a57a:	2320      	movs	r3, #32
 800a57c:	6093      	str	r3, [r2, #8]
 800a57e:	e0bc      	b.n	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a586:	2b00      	cmp	r3, #0
 800a588:	f040 80b7 	bne.w	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4a5d      	ldr	r2, [pc, #372]	; (800a704 <PCD_EP_OutXfrComplete_int+0x210>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d90f      	bls.n	800a5b4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d00a      	beq.n	800a5b4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	015a      	lsls	r2, r3, #5
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	4413      	add	r3, r2
 800a5a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a5b0:	6093      	str	r3, [r2, #8]
 800a5b2:	e0a2      	b.n	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800a5b4:	6879      	ldr	r1, [r7, #4]
 800a5b6:	683a      	ldr	r2, [r7, #0]
 800a5b8:	4613      	mov	r3, r2
 800a5ba:	00db      	lsls	r3, r3, #3
 800a5bc:	1a9b      	subs	r3, r3, r2
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	440b      	add	r3, r1
 800a5c2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a5c6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	0159      	lsls	r1, r3, #5
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	440b      	add	r3, r1
 800a5d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5d4:	691b      	ldr	r3, [r3, #16]
 800a5d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800a5da:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	683a      	ldr	r2, [r7, #0]
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	00db      	lsls	r3, r3, #3
 800a5e4:	1a9b      	subs	r3, r3, r2
 800a5e6:	009b      	lsls	r3, r3, #2
 800a5e8:	4403      	add	r3, r0
 800a5ea:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800a5ee:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800a5f0:	6879      	ldr	r1, [r7, #4]
 800a5f2:	683a      	ldr	r2, [r7, #0]
 800a5f4:	4613      	mov	r3, r2
 800a5f6:	00db      	lsls	r3, r3, #3
 800a5f8:	1a9b      	subs	r3, r3, r2
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	440b      	add	r3, r1
 800a5fe:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a602:	6819      	ldr	r1, [r3, #0]
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	683a      	ldr	r2, [r7, #0]
 800a608:	4613      	mov	r3, r2
 800a60a:	00db      	lsls	r3, r3, #3
 800a60c:	1a9b      	subs	r3, r3, r2
 800a60e:	009b      	lsls	r3, r3, #2
 800a610:	4403      	add	r3, r0
 800a612:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4419      	add	r1, r3
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	683a      	ldr	r2, [r7, #0]
 800a61e:	4613      	mov	r3, r2
 800a620:	00db      	lsls	r3, r3, #3
 800a622:	1a9b      	subs	r3, r3, r2
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	4403      	add	r3, r0
 800a628:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a62c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d114      	bne.n	800a65e <PCD_EP_OutXfrComplete_int+0x16a>
 800a634:	6879      	ldr	r1, [r7, #4]
 800a636:	683a      	ldr	r2, [r7, #0]
 800a638:	4613      	mov	r3, r2
 800a63a:	00db      	lsls	r3, r3, #3
 800a63c:	1a9b      	subs	r3, r3, r2
 800a63e:	009b      	lsls	r3, r3, #2
 800a640:	440b      	add	r3, r1
 800a642:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d108      	bne.n	800a65e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6818      	ldr	r0, [r3, #0]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a656:	461a      	mov	r2, r3
 800a658:	2101      	movs	r1, #1
 800a65a:	f005 fac5 	bl	800fbe8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	b2db      	uxtb	r3, r3
 800a662:	4619      	mov	r1, r3
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f007 fa67 	bl	8011b38 <HAL_PCD_DataOutStageCallback>
 800a66a:	e046      	b.n	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	4a26      	ldr	r2, [pc, #152]	; (800a708 <PCD_EP_OutXfrComplete_int+0x214>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d124      	bne.n	800a6be <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d00a      	beq.n	800a694 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	015a      	lsls	r2, r3, #5
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	4413      	add	r3, r2
 800a686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a68a:	461a      	mov	r2, r3
 800a68c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a690:	6093      	str	r3, [r2, #8]
 800a692:	e032      	b.n	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	f003 0320 	and.w	r3, r3, #32
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d008      	beq.n	800a6b0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	015a      	lsls	r2, r3, #5
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	4413      	add	r3, r2
 800a6a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	2320      	movs	r3, #32
 800a6ae:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f007 fa3e 	bl	8011b38 <HAL_PCD_DataOutStageCallback>
 800a6bc:	e01d      	b.n	800a6fa <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d114      	bne.n	800a6ee <PCD_EP_OutXfrComplete_int+0x1fa>
 800a6c4:	6879      	ldr	r1, [r7, #4]
 800a6c6:	683a      	ldr	r2, [r7, #0]
 800a6c8:	4613      	mov	r3, r2
 800a6ca:	00db      	lsls	r3, r3, #3
 800a6cc:	1a9b      	subs	r3, r3, r2
 800a6ce:	009b      	lsls	r3, r3, #2
 800a6d0:	440b      	add	r3, r1
 800a6d2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d108      	bne.n	800a6ee <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6818      	ldr	r0, [r3, #0]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	2100      	movs	r1, #0
 800a6ea:	f005 fa7d 	bl	800fbe8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f007 fa1f 	bl	8011b38 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a6fa:	2300      	movs	r3, #0
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	3718      	adds	r7, #24
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}
 800a704:	4f54300a 	.word	0x4f54300a
 800a708:	4f54310a 	.word	0x4f54310a

0800a70c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b086      	sub	sp, #24
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	333c      	adds	r3, #60	; 0x3c
 800a724:	3304      	adds	r3, #4
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	015a      	lsls	r2, r3, #5
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	4413      	add	r3, r2
 800a732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	4a15      	ldr	r2, [pc, #84]	; (800a794 <PCD_EP_OutSetupPacket_int+0x88>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d90e      	bls.n	800a760 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d009      	beq.n	800a760 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	4413      	add	r3, r2
 800a754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a758:	461a      	mov	r2, r3
 800a75a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a75e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f007 f9d7 	bl	8011b14 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	4a0a      	ldr	r2, [pc, #40]	; (800a794 <PCD_EP_OutSetupPacket_int+0x88>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d90c      	bls.n	800a788 <PCD_EP_OutSetupPacket_int+0x7c>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	691b      	ldr	r3, [r3, #16]
 800a772:	2b01      	cmp	r3, #1
 800a774:	d108      	bne.n	800a788 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6818      	ldr	r0, [r3, #0]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a780:	461a      	mov	r2, r3
 800a782:	2101      	movs	r1, #1
 800a784:	f005 fa30 	bl	800fbe8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a788:	2300      	movs	r3, #0
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3718      	adds	r7, #24
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}
 800a792:	bf00      	nop
 800a794:	4f54300a 	.word	0x4f54300a

0800a798 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a798:	b480      	push	{r7}
 800a79a:	b085      	sub	sp, #20
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	70fb      	strb	r3, [r7, #3]
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a7b0:	78fb      	ldrb	r3, [r7, #3]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d107      	bne.n	800a7c6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a7b6:	883b      	ldrh	r3, [r7, #0]
 800a7b8:	0419      	lsls	r1, r3, #16
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	68ba      	ldr	r2, [r7, #8]
 800a7c0:	430a      	orrs	r2, r1
 800a7c2:	629a      	str	r2, [r3, #40]	; 0x28
 800a7c4:	e028      	b.n	800a818 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7cc:	0c1b      	lsrs	r3, r3, #16
 800a7ce:	68ba      	ldr	r2, [r7, #8]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	73fb      	strb	r3, [r7, #15]
 800a7d8:	e00d      	b.n	800a7f6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	7bfb      	ldrb	r3, [r7, #15]
 800a7e0:	3340      	adds	r3, #64	; 0x40
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	4413      	add	r3, r2
 800a7e6:	685b      	ldr	r3, [r3, #4]
 800a7e8:	0c1b      	lsrs	r3, r3, #16
 800a7ea:	68ba      	ldr	r2, [r7, #8]
 800a7ec:	4413      	add	r3, r2
 800a7ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a7f0:	7bfb      	ldrb	r3, [r7, #15]
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	73fb      	strb	r3, [r7, #15]
 800a7f6:	7bfa      	ldrb	r2, [r7, #15]
 800a7f8:	78fb      	ldrb	r3, [r7, #3]
 800a7fa:	3b01      	subs	r3, #1
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	d3ec      	bcc.n	800a7da <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a800:	883b      	ldrh	r3, [r7, #0]
 800a802:	0418      	lsls	r0, r3, #16
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6819      	ldr	r1, [r3, #0]
 800a808:	78fb      	ldrb	r3, [r7, #3]
 800a80a:	3b01      	subs	r3, #1
 800a80c:	68ba      	ldr	r2, [r7, #8]
 800a80e:	4302      	orrs	r2, r0
 800a810:	3340      	adds	r3, #64	; 0x40
 800a812:	009b      	lsls	r3, r3, #2
 800a814:	440b      	add	r3, r1
 800a816:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3714      	adds	r7, #20
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr

0800a826 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a826:	b480      	push	{r7}
 800a828:	b083      	sub	sp, #12
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
 800a82e:	460b      	mov	r3, r1
 800a830:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	887a      	ldrh	r2, [r7, #2]
 800a838:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	370c      	adds	r7, #12
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	460b      	mov	r3, r1
 800a852:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a854:	bf00      	nop
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800a860:	b480      	push	{r7}
 800a862:	b083      	sub	sp, #12
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800a868:	4b05      	ldr	r3, [pc, #20]	; (800a880 <HAL_PWR_EnableWakeUpPin+0x20>)
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	4904      	ldr	r1, [pc, #16]	; (800a880 <HAL_PWR_EnableWakeUpPin+0x20>)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	4313      	orrs	r3, r2
 800a872:	604b      	str	r3, [r1, #4]
}
 800a874:	bf00      	nop
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr
 800a880:	40007000 	.word	0x40007000

0800a884 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800a884:	b480      	push	{r7}
 800a886:	b083      	sub	sp, #12
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800a88c:	4b06      	ldr	r3, [pc, #24]	; (800a8a8 <HAL_PWR_DisableWakeUpPin+0x24>)
 800a88e:	685a      	ldr	r2, [r3, #4]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	43db      	mvns	r3, r3
 800a894:	4904      	ldr	r1, [pc, #16]	; (800a8a8 <HAL_PWR_DisableWakeUpPin+0x24>)
 800a896:	4013      	ands	r3, r2
 800a898:	604b      	str	r3, [r1, #4]
}
 800a89a:	bf00      	nop
 800a89c:	370c      	adds	r7, #12
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr
 800a8a6:	bf00      	nop
 800a8a8:	40007000 	.word	0x40007000

0800a8ac <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800a8b0:	4b08      	ldr	r3, [pc, #32]	; (800a8d4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4a07      	ldr	r2, [pc, #28]	; (800a8d4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800a8b6:	f043 0302 	orr.w	r3, r3, #2
 800a8ba:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a8bc:	4b06      	ldr	r3, [pc, #24]	; (800a8d8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800a8be:	691b      	ldr	r3, [r3, #16]
 800a8c0:	4a05      	ldr	r2, [pc, #20]	; (800a8d8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800a8c2:	f043 0304 	orr.w	r3, r3, #4
 800a8c6:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800a8c8:	bf30      	wfi
}
 800a8ca:	bf00      	nop
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr
 800a8d4:	40007000 	.word	0x40007000
 800a8d8:	e000ed00 	.word	0xe000ed00

0800a8dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b086      	sub	sp, #24
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d101      	bne.n	800a8ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	e25b      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f003 0301 	and.w	r3, r3, #1
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d075      	beq.n	800a9e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a8fa:	4ba3      	ldr	r3, [pc, #652]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	f003 030c 	and.w	r3, r3, #12
 800a902:	2b04      	cmp	r3, #4
 800a904:	d00c      	beq.n	800a920 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a906:	4ba0      	ldr	r3, [pc, #640]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a90e:	2b08      	cmp	r3, #8
 800a910:	d112      	bne.n	800a938 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a912:	4b9d      	ldr	r3, [pc, #628]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a91a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a91e:	d10b      	bne.n	800a938 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a920:	4b99      	ldr	r3, [pc, #612]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d05b      	beq.n	800a9e4 <HAL_RCC_OscConfig+0x108>
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d157      	bne.n	800a9e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a934:	2301      	movs	r3, #1
 800a936:	e236      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a940:	d106      	bne.n	800a950 <HAL_RCC_OscConfig+0x74>
 800a942:	4b91      	ldr	r3, [pc, #580]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4a90      	ldr	r2, [pc, #576]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a94c:	6013      	str	r3, [r2, #0]
 800a94e:	e01d      	b.n	800a98c <HAL_RCC_OscConfig+0xb0>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a958:	d10c      	bne.n	800a974 <HAL_RCC_OscConfig+0x98>
 800a95a:	4b8b      	ldr	r3, [pc, #556]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	4a8a      	ldr	r2, [pc, #552]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a960:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a964:	6013      	str	r3, [r2, #0]
 800a966:	4b88      	ldr	r3, [pc, #544]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a87      	ldr	r2, [pc, #540]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a96c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a970:	6013      	str	r3, [r2, #0]
 800a972:	e00b      	b.n	800a98c <HAL_RCC_OscConfig+0xb0>
 800a974:	4b84      	ldr	r3, [pc, #528]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	4a83      	ldr	r2, [pc, #524]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a97a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a97e:	6013      	str	r3, [r2, #0]
 800a980:	4b81      	ldr	r3, [pc, #516]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4a80      	ldr	r2, [pc, #512]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a986:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a98a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	685b      	ldr	r3, [r3, #4]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d013      	beq.n	800a9bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a994:	f7fa fca2 	bl	80052dc <HAL_GetTick>
 800a998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a99a:	e008      	b.n	800a9ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a99c:	f7fa fc9e 	bl	80052dc <HAL_GetTick>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	1ad3      	subs	r3, r2, r3
 800a9a6:	2b64      	cmp	r3, #100	; 0x64
 800a9a8:	d901      	bls.n	800a9ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a9aa:	2303      	movs	r3, #3
 800a9ac:	e1fb      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a9ae:	4b76      	ldr	r3, [pc, #472]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d0f0      	beq.n	800a99c <HAL_RCC_OscConfig+0xc0>
 800a9ba:	e014      	b.n	800a9e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a9bc:	f7fa fc8e 	bl	80052dc <HAL_GetTick>
 800a9c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a9c2:	e008      	b.n	800a9d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a9c4:	f7fa fc8a 	bl	80052dc <HAL_GetTick>
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	1ad3      	subs	r3, r2, r3
 800a9ce:	2b64      	cmp	r3, #100	; 0x64
 800a9d0:	d901      	bls.n	800a9d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a9d2:	2303      	movs	r3, #3
 800a9d4:	e1e7      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a9d6:	4b6c      	ldr	r3, [pc, #432]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1f0      	bne.n	800a9c4 <HAL_RCC_OscConfig+0xe8>
 800a9e2:	e000      	b.n	800a9e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a9e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f003 0302 	and.w	r3, r3, #2
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d063      	beq.n	800aaba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a9f2:	4b65      	ldr	r3, [pc, #404]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	f003 030c 	and.w	r3, r3, #12
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00b      	beq.n	800aa16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a9fe:	4b62      	ldr	r3, [pc, #392]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800aa06:	2b08      	cmp	r3, #8
 800aa08:	d11c      	bne.n	800aa44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800aa0a:	4b5f      	ldr	r3, [pc, #380]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d116      	bne.n	800aa44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aa16:	4b5c      	ldr	r3, [pc, #368]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f003 0302 	and.w	r3, r3, #2
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d005      	beq.n	800aa2e <HAL_RCC_OscConfig+0x152>
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d001      	beq.n	800aa2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	e1bb      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa2e:	4b56      	ldr	r3, [pc, #344]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	691b      	ldr	r3, [r3, #16]
 800aa3a:	00db      	lsls	r3, r3, #3
 800aa3c:	4952      	ldr	r1, [pc, #328]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aa42:	e03a      	b.n	800aaba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d020      	beq.n	800aa8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aa4c:	4b4f      	ldr	r3, [pc, #316]	; (800ab8c <HAL_RCC_OscConfig+0x2b0>)
 800aa4e:	2201      	movs	r2, #1
 800aa50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa52:	f7fa fc43 	bl	80052dc <HAL_GetTick>
 800aa56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa58:	e008      	b.n	800aa6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa5a:	f7fa fc3f 	bl	80052dc <HAL_GetTick>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	1ad3      	subs	r3, r2, r3
 800aa64:	2b02      	cmp	r3, #2
 800aa66:	d901      	bls.n	800aa6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800aa68:	2303      	movs	r3, #3
 800aa6a:	e19c      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa6c:	4b46      	ldr	r3, [pc, #280]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f003 0302 	and.w	r3, r3, #2
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d0f0      	beq.n	800aa5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa78:	4b43      	ldr	r3, [pc, #268]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	691b      	ldr	r3, [r3, #16]
 800aa84:	00db      	lsls	r3, r3, #3
 800aa86:	4940      	ldr	r1, [pc, #256]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	600b      	str	r3, [r1, #0]
 800aa8c:	e015      	b.n	800aaba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa8e:	4b3f      	ldr	r3, [pc, #252]	; (800ab8c <HAL_RCC_OscConfig+0x2b0>)
 800aa90:	2200      	movs	r2, #0
 800aa92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa94:	f7fa fc22 	bl	80052dc <HAL_GetTick>
 800aa98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa9a:	e008      	b.n	800aaae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa9c:	f7fa fc1e 	bl	80052dc <HAL_GetTick>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	1ad3      	subs	r3, r2, r3
 800aaa6:	2b02      	cmp	r3, #2
 800aaa8:	d901      	bls.n	800aaae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800aaaa:	2303      	movs	r3, #3
 800aaac:	e17b      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aaae:	4b36      	ldr	r3, [pc, #216]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f003 0302 	and.w	r3, r3, #2
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d1f0      	bne.n	800aa9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f003 0308 	and.w	r3, r3, #8
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d030      	beq.n	800ab28 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	695b      	ldr	r3, [r3, #20]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d016      	beq.n	800aafc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aace:	4b30      	ldr	r3, [pc, #192]	; (800ab90 <HAL_RCC_OscConfig+0x2b4>)
 800aad0:	2201      	movs	r2, #1
 800aad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aad4:	f7fa fc02 	bl	80052dc <HAL_GetTick>
 800aad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aada:	e008      	b.n	800aaee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aadc:	f7fa fbfe 	bl	80052dc <HAL_GetTick>
 800aae0:	4602      	mov	r2, r0
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	1ad3      	subs	r3, r2, r3
 800aae6:	2b02      	cmp	r3, #2
 800aae8:	d901      	bls.n	800aaee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800aaea:	2303      	movs	r3, #3
 800aaec:	e15b      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aaee:	4b26      	ldr	r3, [pc, #152]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800aaf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aaf2:	f003 0302 	and.w	r3, r3, #2
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d0f0      	beq.n	800aadc <HAL_RCC_OscConfig+0x200>
 800aafa:	e015      	b.n	800ab28 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aafc:	4b24      	ldr	r3, [pc, #144]	; (800ab90 <HAL_RCC_OscConfig+0x2b4>)
 800aafe:	2200      	movs	r2, #0
 800ab00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ab02:	f7fa fbeb 	bl	80052dc <HAL_GetTick>
 800ab06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ab08:	e008      	b.n	800ab1c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ab0a:	f7fa fbe7 	bl	80052dc <HAL_GetTick>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	1ad3      	subs	r3, r2, r3
 800ab14:	2b02      	cmp	r3, #2
 800ab16:	d901      	bls.n	800ab1c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ab18:	2303      	movs	r3, #3
 800ab1a:	e144      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ab1c:	4b1a      	ldr	r3, [pc, #104]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800ab1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab20:	f003 0302 	and.w	r3, r3, #2
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d1f0      	bne.n	800ab0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f003 0304 	and.w	r3, r3, #4
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	f000 80a0 	beq.w	800ac76 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ab36:	2300      	movs	r3, #0
 800ab38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ab3a:	4b13      	ldr	r3, [pc, #76]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800ab3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d10f      	bne.n	800ab66 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ab46:	2300      	movs	r3, #0
 800ab48:	60bb      	str	r3, [r7, #8]
 800ab4a:	4b0f      	ldr	r3, [pc, #60]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800ab4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab4e:	4a0e      	ldr	r2, [pc, #56]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800ab50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab54:	6413      	str	r3, [r2, #64]	; 0x40
 800ab56:	4b0c      	ldr	r3, [pc, #48]	; (800ab88 <HAL_RCC_OscConfig+0x2ac>)
 800ab58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab5e:	60bb      	str	r3, [r7, #8]
 800ab60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ab62:	2301      	movs	r3, #1
 800ab64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab66:	4b0b      	ldr	r3, [pc, #44]	; (800ab94 <HAL_RCC_OscConfig+0x2b8>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d121      	bne.n	800abb6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ab72:	4b08      	ldr	r3, [pc, #32]	; (800ab94 <HAL_RCC_OscConfig+0x2b8>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a07      	ldr	r2, [pc, #28]	; (800ab94 <HAL_RCC_OscConfig+0x2b8>)
 800ab78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ab7e:	f7fa fbad 	bl	80052dc <HAL_GetTick>
 800ab82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab84:	e011      	b.n	800abaa <HAL_RCC_OscConfig+0x2ce>
 800ab86:	bf00      	nop
 800ab88:	40023800 	.word	0x40023800
 800ab8c:	42470000 	.word	0x42470000
 800ab90:	42470e80 	.word	0x42470e80
 800ab94:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab98:	f7fa fba0 	bl	80052dc <HAL_GetTick>
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	1ad3      	subs	r3, r2, r3
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	d901      	bls.n	800abaa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e0fd      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800abaa:	4b81      	ldr	r3, [pc, #516]	; (800adb0 <HAL_RCC_OscConfig+0x4d4>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d0f0      	beq.n	800ab98 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d106      	bne.n	800abcc <HAL_RCC_OscConfig+0x2f0>
 800abbe:	4b7d      	ldr	r3, [pc, #500]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abc2:	4a7c      	ldr	r2, [pc, #496]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abc4:	f043 0301 	orr.w	r3, r3, #1
 800abc8:	6713      	str	r3, [r2, #112]	; 0x70
 800abca:	e01c      	b.n	800ac06 <HAL_RCC_OscConfig+0x32a>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	689b      	ldr	r3, [r3, #8]
 800abd0:	2b05      	cmp	r3, #5
 800abd2:	d10c      	bne.n	800abee <HAL_RCC_OscConfig+0x312>
 800abd4:	4b77      	ldr	r3, [pc, #476]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abd8:	4a76      	ldr	r2, [pc, #472]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abda:	f043 0304 	orr.w	r3, r3, #4
 800abde:	6713      	str	r3, [r2, #112]	; 0x70
 800abe0:	4b74      	ldr	r3, [pc, #464]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abe4:	4a73      	ldr	r2, [pc, #460]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abe6:	f043 0301 	orr.w	r3, r3, #1
 800abea:	6713      	str	r3, [r2, #112]	; 0x70
 800abec:	e00b      	b.n	800ac06 <HAL_RCC_OscConfig+0x32a>
 800abee:	4b71      	ldr	r3, [pc, #452]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abf2:	4a70      	ldr	r2, [pc, #448]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abf4:	f023 0301 	bic.w	r3, r3, #1
 800abf8:	6713      	str	r3, [r2, #112]	; 0x70
 800abfa:	4b6e      	ldr	r3, [pc, #440]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800abfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abfe:	4a6d      	ldr	r2, [pc, #436]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ac00:	f023 0304 	bic.w	r3, r3, #4
 800ac04:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	689b      	ldr	r3, [r3, #8]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d015      	beq.n	800ac3a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac0e:	f7fa fb65 	bl	80052dc <HAL_GetTick>
 800ac12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ac14:	e00a      	b.n	800ac2c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ac16:	f7fa fb61 	bl	80052dc <HAL_GetTick>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	1ad3      	subs	r3, r2, r3
 800ac20:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d901      	bls.n	800ac2c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	e0bc      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ac2c:	4b61      	ldr	r3, [pc, #388]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ac2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac30:	f003 0302 	and.w	r3, r3, #2
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d0ee      	beq.n	800ac16 <HAL_RCC_OscConfig+0x33a>
 800ac38:	e014      	b.n	800ac64 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ac3a:	f7fa fb4f 	bl	80052dc <HAL_GetTick>
 800ac3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ac40:	e00a      	b.n	800ac58 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ac42:	f7fa fb4b 	bl	80052dc <HAL_GetTick>
 800ac46:	4602      	mov	r2, r0
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	1ad3      	subs	r3, r2, r3
 800ac4c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac50:	4293      	cmp	r3, r2
 800ac52:	d901      	bls.n	800ac58 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800ac54:	2303      	movs	r3, #3
 800ac56:	e0a6      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ac58:	4b56      	ldr	r3, [pc, #344]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ac5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac5c:	f003 0302 	and.w	r3, r3, #2
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d1ee      	bne.n	800ac42 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ac64:	7dfb      	ldrb	r3, [r7, #23]
 800ac66:	2b01      	cmp	r3, #1
 800ac68:	d105      	bne.n	800ac76 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ac6a:	4b52      	ldr	r3, [pc, #328]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ac6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac6e:	4a51      	ldr	r2, [pc, #324]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ac70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ac74:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	699b      	ldr	r3, [r3, #24]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	f000 8092 	beq.w	800ada4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ac80:	4b4c      	ldr	r3, [pc, #304]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	f003 030c 	and.w	r3, r3, #12
 800ac88:	2b08      	cmp	r3, #8
 800ac8a:	d05c      	beq.n	800ad46 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	699b      	ldr	r3, [r3, #24]
 800ac90:	2b02      	cmp	r3, #2
 800ac92:	d141      	bne.n	800ad18 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac94:	4b48      	ldr	r3, [pc, #288]	; (800adb8 <HAL_RCC_OscConfig+0x4dc>)
 800ac96:	2200      	movs	r2, #0
 800ac98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac9a:	f7fa fb1f 	bl	80052dc <HAL_GetTick>
 800ac9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aca0:	e008      	b.n	800acb4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aca2:	f7fa fb1b 	bl	80052dc <HAL_GetTick>
 800aca6:	4602      	mov	r2, r0
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	1ad3      	subs	r3, r2, r3
 800acac:	2b02      	cmp	r3, #2
 800acae:	d901      	bls.n	800acb4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800acb0:	2303      	movs	r3, #3
 800acb2:	e078      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acb4:	4b3f      	ldr	r3, [pc, #252]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d1f0      	bne.n	800aca2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	69da      	ldr	r2, [r3, #28]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6a1b      	ldr	r3, [r3, #32]
 800acc8:	431a      	orrs	r2, r3
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acce:	019b      	lsls	r3, r3, #6
 800acd0:	431a      	orrs	r2, r3
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acd6:	085b      	lsrs	r3, r3, #1
 800acd8:	3b01      	subs	r3, #1
 800acda:	041b      	lsls	r3, r3, #16
 800acdc:	431a      	orrs	r2, r3
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ace2:	061b      	lsls	r3, r3, #24
 800ace4:	4933      	ldr	r1, [pc, #204]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ace6:	4313      	orrs	r3, r2
 800ace8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800acea:	4b33      	ldr	r3, [pc, #204]	; (800adb8 <HAL_RCC_OscConfig+0x4dc>)
 800acec:	2201      	movs	r2, #1
 800acee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800acf0:	f7fa faf4 	bl	80052dc <HAL_GetTick>
 800acf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800acf6:	e008      	b.n	800ad0a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800acf8:	f7fa faf0 	bl	80052dc <HAL_GetTick>
 800acfc:	4602      	mov	r2, r0
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	1ad3      	subs	r3, r2, r3
 800ad02:	2b02      	cmp	r3, #2
 800ad04:	d901      	bls.n	800ad0a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800ad06:	2303      	movs	r3, #3
 800ad08:	e04d      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ad0a:	4b2a      	ldr	r3, [pc, #168]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d0f0      	beq.n	800acf8 <HAL_RCC_OscConfig+0x41c>
 800ad16:	e045      	b.n	800ada4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad18:	4b27      	ldr	r3, [pc, #156]	; (800adb8 <HAL_RCC_OscConfig+0x4dc>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ad1e:	f7fa fadd 	bl	80052dc <HAL_GetTick>
 800ad22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ad24:	e008      	b.n	800ad38 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ad26:	f7fa fad9 	bl	80052dc <HAL_GetTick>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	1ad3      	subs	r3, r2, r3
 800ad30:	2b02      	cmp	r3, #2
 800ad32:	d901      	bls.n	800ad38 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800ad34:	2303      	movs	r3, #3
 800ad36:	e036      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ad38:	4b1e      	ldr	r3, [pc, #120]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d1f0      	bne.n	800ad26 <HAL_RCC_OscConfig+0x44a>
 800ad44:	e02e      	b.n	800ada4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	699b      	ldr	r3, [r3, #24]
 800ad4a:	2b01      	cmp	r3, #1
 800ad4c:	d101      	bne.n	800ad52 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800ad4e:	2301      	movs	r3, #1
 800ad50:	e029      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ad52:	4b18      	ldr	r3, [pc, #96]	; (800adb4 <HAL_RCC_OscConfig+0x4d8>)
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	69db      	ldr	r3, [r3, #28]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d11c      	bne.n	800ada0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d115      	bne.n	800ada0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800ad74:	68fa      	ldr	r2, [r7, #12]
 800ad76:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800ad7a:	4013      	ands	r3, r2
 800ad7c:	687a      	ldr	r2, [r7, #4]
 800ad7e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d10d      	bne.n	800ada0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	d106      	bne.n	800ada0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d001      	beq.n	800ada4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800ada0:	2301      	movs	r3, #1
 800ada2:	e000      	b.n	800ada6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800ada4:	2300      	movs	r3, #0
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3718      	adds	r7, #24
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	40007000 	.word	0x40007000
 800adb4:	40023800 	.word	0x40023800
 800adb8:	42470060 	.word	0x42470060

0800adbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d101      	bne.n	800add0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	e0cc      	b.n	800af6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800add0:	4b68      	ldr	r3, [pc, #416]	; (800af74 <HAL_RCC_ClockConfig+0x1b8>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f003 030f 	and.w	r3, r3, #15
 800add8:	683a      	ldr	r2, [r7, #0]
 800adda:	429a      	cmp	r2, r3
 800addc:	d90c      	bls.n	800adf8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adde:	4b65      	ldr	r3, [pc, #404]	; (800af74 <HAL_RCC_ClockConfig+0x1b8>)
 800ade0:	683a      	ldr	r2, [r7, #0]
 800ade2:	b2d2      	uxtb	r2, r2
 800ade4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ade6:	4b63      	ldr	r3, [pc, #396]	; (800af74 <HAL_RCC_ClockConfig+0x1b8>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f003 030f 	and.w	r3, r3, #15
 800adee:	683a      	ldr	r2, [r7, #0]
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d001      	beq.n	800adf8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800adf4:	2301      	movs	r3, #1
 800adf6:	e0b8      	b.n	800af6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f003 0302 	and.w	r3, r3, #2
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d020      	beq.n	800ae46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f003 0304 	and.w	r3, r3, #4
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d005      	beq.n	800ae1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ae10:	4b59      	ldr	r3, [pc, #356]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae12:	689b      	ldr	r3, [r3, #8]
 800ae14:	4a58      	ldr	r2, [pc, #352]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800ae1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f003 0308 	and.w	r3, r3, #8
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d005      	beq.n	800ae34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ae28:	4b53      	ldr	r3, [pc, #332]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae2a:	689b      	ldr	r3, [r3, #8]
 800ae2c:	4a52      	ldr	r2, [pc, #328]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800ae32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ae34:	4b50      	ldr	r3, [pc, #320]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae36:	689b      	ldr	r3, [r3, #8]
 800ae38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	494d      	ldr	r1, [pc, #308]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae42:	4313      	orrs	r3, r2
 800ae44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f003 0301 	and.w	r3, r3, #1
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d044      	beq.n	800aedc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	d107      	bne.n	800ae6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae5a:	4b47      	ldr	r3, [pc, #284]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d119      	bne.n	800ae9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	e07f      	b.n	800af6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	2b02      	cmp	r3, #2
 800ae70:	d003      	beq.n	800ae7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae76:	2b03      	cmp	r3, #3
 800ae78:	d107      	bne.n	800ae8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae7a:	4b3f      	ldr	r3, [pc, #252]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d109      	bne.n	800ae9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	e06f      	b.n	800af6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae8a:	4b3b      	ldr	r3, [pc, #236]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f003 0302 	and.w	r3, r3, #2
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d101      	bne.n	800ae9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae96:	2301      	movs	r3, #1
 800ae98:	e067      	b.n	800af6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ae9a:	4b37      	ldr	r3, [pc, #220]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	f023 0203 	bic.w	r2, r3, #3
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	4934      	ldr	r1, [pc, #208]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800aeac:	f7fa fa16 	bl	80052dc <HAL_GetTick>
 800aeb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aeb2:	e00a      	b.n	800aeca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aeb4:	f7fa fa12 	bl	80052dc <HAL_GetTick>
 800aeb8:	4602      	mov	r2, r0
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	f241 3288 	movw	r2, #5000	; 0x1388
 800aec2:	4293      	cmp	r3, r2
 800aec4:	d901      	bls.n	800aeca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800aec6:	2303      	movs	r3, #3
 800aec8:	e04f      	b.n	800af6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aeca:	4b2b      	ldr	r3, [pc, #172]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	f003 020c 	and.w	r2, r3, #12
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	009b      	lsls	r3, r3, #2
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d1eb      	bne.n	800aeb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aedc:	4b25      	ldr	r3, [pc, #148]	; (800af74 <HAL_RCC_ClockConfig+0x1b8>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f003 030f 	and.w	r3, r3, #15
 800aee4:	683a      	ldr	r2, [r7, #0]
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d20c      	bcs.n	800af04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aeea:	4b22      	ldr	r3, [pc, #136]	; (800af74 <HAL_RCC_ClockConfig+0x1b8>)
 800aeec:	683a      	ldr	r2, [r7, #0]
 800aeee:	b2d2      	uxtb	r2, r2
 800aef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aef2:	4b20      	ldr	r3, [pc, #128]	; (800af74 <HAL_RCC_ClockConfig+0x1b8>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f003 030f 	and.w	r3, r3, #15
 800aefa:	683a      	ldr	r2, [r7, #0]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d001      	beq.n	800af04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800af00:	2301      	movs	r3, #1
 800af02:	e032      	b.n	800af6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f003 0304 	and.w	r3, r3, #4
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d008      	beq.n	800af22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800af10:	4b19      	ldr	r3, [pc, #100]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800af12:	689b      	ldr	r3, [r3, #8]
 800af14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	4916      	ldr	r1, [pc, #88]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800af1e:	4313      	orrs	r3, r2
 800af20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f003 0308 	and.w	r3, r3, #8
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d009      	beq.n	800af42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800af2e:	4b12      	ldr	r3, [pc, #72]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800af30:	689b      	ldr	r3, [r3, #8]
 800af32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	691b      	ldr	r3, [r3, #16]
 800af3a:	00db      	lsls	r3, r3, #3
 800af3c:	490e      	ldr	r1, [pc, #56]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800af3e:	4313      	orrs	r3, r2
 800af40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800af42:	f000 f82d 	bl	800afa0 <HAL_RCC_GetSysClockFreq>
 800af46:	4601      	mov	r1, r0
 800af48:	4b0b      	ldr	r3, [pc, #44]	; (800af78 <HAL_RCC_ClockConfig+0x1bc>)
 800af4a:	689b      	ldr	r3, [r3, #8]
 800af4c:	091b      	lsrs	r3, r3, #4
 800af4e:	f003 030f 	and.w	r3, r3, #15
 800af52:	4a0a      	ldr	r2, [pc, #40]	; (800af7c <HAL_RCC_ClockConfig+0x1c0>)
 800af54:	5cd3      	ldrb	r3, [r2, r3]
 800af56:	fa21 f303 	lsr.w	r3, r1, r3
 800af5a:	4a09      	ldr	r2, [pc, #36]	; (800af80 <HAL_RCC_ClockConfig+0x1c4>)
 800af5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800af5e:	4b09      	ldr	r3, [pc, #36]	; (800af84 <HAL_RCC_ClockConfig+0x1c8>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4618      	mov	r0, r3
 800af64:	f7fa f976 	bl	8005254 <HAL_InitTick>

  return HAL_OK;
 800af68:	2300      	movs	r3, #0
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3710      	adds	r7, #16
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
 800af72:	bf00      	nop
 800af74:	40023c00 	.word	0x40023c00
 800af78:	40023800 	.word	0x40023800
 800af7c:	08013c28 	.word	0x08013c28
 800af80:	200000d8 	.word	0x200000d8
 800af84:	200000dc 	.word	0x200000dc

0800af88 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800af88:	b480      	push	{r7}
 800af8a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800af8c:	4b03      	ldr	r3, [pc, #12]	; (800af9c <HAL_RCC_EnableCSS+0x14>)
 800af8e:	2201      	movs	r2, #1
 800af90:	601a      	str	r2, [r3, #0]
}
 800af92:	bf00      	nop
 800af94:	46bd      	mov	sp, r7
 800af96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9a:	4770      	bx	lr
 800af9c:	4247004c 	.word	0x4247004c

0800afa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800afa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afa2:	b085      	sub	sp, #20
 800afa4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800afa6:	2300      	movs	r3, #0
 800afa8:	607b      	str	r3, [r7, #4]
 800afaa:	2300      	movs	r3, #0
 800afac:	60fb      	str	r3, [r7, #12]
 800afae:	2300      	movs	r3, #0
 800afb0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800afb2:	2300      	movs	r3, #0
 800afb4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800afb6:	4b50      	ldr	r3, [pc, #320]	; (800b0f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	f003 030c 	and.w	r3, r3, #12
 800afbe:	2b04      	cmp	r3, #4
 800afc0:	d007      	beq.n	800afd2 <HAL_RCC_GetSysClockFreq+0x32>
 800afc2:	2b08      	cmp	r3, #8
 800afc4:	d008      	beq.n	800afd8 <HAL_RCC_GetSysClockFreq+0x38>
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f040 808d 	bne.w	800b0e6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800afcc:	4b4b      	ldr	r3, [pc, #300]	; (800b0fc <HAL_RCC_GetSysClockFreq+0x15c>)
 800afce:	60bb      	str	r3, [r7, #8]
       break;
 800afd0:	e08c      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800afd2:	4b4b      	ldr	r3, [pc, #300]	; (800b100 <HAL_RCC_GetSysClockFreq+0x160>)
 800afd4:	60bb      	str	r3, [r7, #8]
      break;
 800afd6:	e089      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800afd8:	4b47      	ldr	r3, [pc, #284]	; (800b0f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800afe0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800afe2:	4b45      	ldr	r3, [pc, #276]	; (800b0f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800afe4:	685b      	ldr	r3, [r3, #4]
 800afe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800afea:	2b00      	cmp	r3, #0
 800afec:	d023      	beq.n	800b036 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800afee:	4b42      	ldr	r3, [pc, #264]	; (800b0f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	099b      	lsrs	r3, r3, #6
 800aff4:	f04f 0400 	mov.w	r4, #0
 800aff8:	f240 11ff 	movw	r1, #511	; 0x1ff
 800affc:	f04f 0200 	mov.w	r2, #0
 800b000:	ea03 0501 	and.w	r5, r3, r1
 800b004:	ea04 0602 	and.w	r6, r4, r2
 800b008:	4a3d      	ldr	r2, [pc, #244]	; (800b100 <HAL_RCC_GetSysClockFreq+0x160>)
 800b00a:	fb02 f106 	mul.w	r1, r2, r6
 800b00e:	2200      	movs	r2, #0
 800b010:	fb02 f205 	mul.w	r2, r2, r5
 800b014:	440a      	add	r2, r1
 800b016:	493a      	ldr	r1, [pc, #232]	; (800b100 <HAL_RCC_GetSysClockFreq+0x160>)
 800b018:	fba5 0101 	umull	r0, r1, r5, r1
 800b01c:	1853      	adds	r3, r2, r1
 800b01e:	4619      	mov	r1, r3
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f04f 0400 	mov.w	r4, #0
 800b026:	461a      	mov	r2, r3
 800b028:	4623      	mov	r3, r4
 800b02a:	f7f5 fd17 	bl	8000a5c <__aeabi_uldivmod>
 800b02e:	4603      	mov	r3, r0
 800b030:	460c      	mov	r4, r1
 800b032:	60fb      	str	r3, [r7, #12]
 800b034:	e049      	b.n	800b0ca <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b036:	4b30      	ldr	r3, [pc, #192]	; (800b0f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	099b      	lsrs	r3, r3, #6
 800b03c:	f04f 0400 	mov.w	r4, #0
 800b040:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b044:	f04f 0200 	mov.w	r2, #0
 800b048:	ea03 0501 	and.w	r5, r3, r1
 800b04c:	ea04 0602 	and.w	r6, r4, r2
 800b050:	4629      	mov	r1, r5
 800b052:	4632      	mov	r2, r6
 800b054:	f04f 0300 	mov.w	r3, #0
 800b058:	f04f 0400 	mov.w	r4, #0
 800b05c:	0154      	lsls	r4, r2, #5
 800b05e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b062:	014b      	lsls	r3, r1, #5
 800b064:	4619      	mov	r1, r3
 800b066:	4622      	mov	r2, r4
 800b068:	1b49      	subs	r1, r1, r5
 800b06a:	eb62 0206 	sbc.w	r2, r2, r6
 800b06e:	f04f 0300 	mov.w	r3, #0
 800b072:	f04f 0400 	mov.w	r4, #0
 800b076:	0194      	lsls	r4, r2, #6
 800b078:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b07c:	018b      	lsls	r3, r1, #6
 800b07e:	1a5b      	subs	r3, r3, r1
 800b080:	eb64 0402 	sbc.w	r4, r4, r2
 800b084:	f04f 0100 	mov.w	r1, #0
 800b088:	f04f 0200 	mov.w	r2, #0
 800b08c:	00e2      	lsls	r2, r4, #3
 800b08e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b092:	00d9      	lsls	r1, r3, #3
 800b094:	460b      	mov	r3, r1
 800b096:	4614      	mov	r4, r2
 800b098:	195b      	adds	r3, r3, r5
 800b09a:	eb44 0406 	adc.w	r4, r4, r6
 800b09e:	f04f 0100 	mov.w	r1, #0
 800b0a2:	f04f 0200 	mov.w	r2, #0
 800b0a6:	02a2      	lsls	r2, r4, #10
 800b0a8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b0ac:	0299      	lsls	r1, r3, #10
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	4614      	mov	r4, r2
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	f04f 0400 	mov.w	r4, #0
 800b0bc:	461a      	mov	r2, r3
 800b0be:	4623      	mov	r3, r4
 800b0c0:	f7f5 fccc 	bl	8000a5c <__aeabi_uldivmod>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b0ca:	4b0b      	ldr	r3, [pc, #44]	; (800b0f8 <HAL_RCC_GetSysClockFreq+0x158>)
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	0c1b      	lsrs	r3, r3, #16
 800b0d0:	f003 0303 	and.w	r3, r3, #3
 800b0d4:	3301      	adds	r3, #1
 800b0d6:	005b      	lsls	r3, r3, #1
 800b0d8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b0da:	68fa      	ldr	r2, [r7, #12]
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0e2:	60bb      	str	r3, [r7, #8]
      break;
 800b0e4:	e002      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b0e6:	4b05      	ldr	r3, [pc, #20]	; (800b0fc <HAL_RCC_GetSysClockFreq+0x15c>)
 800b0e8:	60bb      	str	r3, [r7, #8]
      break;
 800b0ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b0ec:	68bb      	ldr	r3, [r7, #8]
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3714      	adds	r7, #20
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	40023800 	.word	0x40023800
 800b0fc:	00f42400 	.word	0x00f42400
 800b100:	017d7840 	.word	0x017d7840

0800b104 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b104:	b480      	push	{r7}
 800b106:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b108:	4b03      	ldr	r3, [pc, #12]	; (800b118 <HAL_RCC_GetHCLKFreq+0x14>)
 800b10a:	681b      	ldr	r3, [r3, #0]
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	46bd      	mov	sp, r7
 800b110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b114:	4770      	bx	lr
 800b116:	bf00      	nop
 800b118:	200000d8 	.word	0x200000d8

0800b11c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b120:	f7ff fff0 	bl	800b104 <HAL_RCC_GetHCLKFreq>
 800b124:	4601      	mov	r1, r0
 800b126:	4b05      	ldr	r3, [pc, #20]	; (800b13c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b128:	689b      	ldr	r3, [r3, #8]
 800b12a:	0a9b      	lsrs	r3, r3, #10
 800b12c:	f003 0307 	and.w	r3, r3, #7
 800b130:	4a03      	ldr	r2, [pc, #12]	; (800b140 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b132:	5cd3      	ldrb	r3, [r2, r3]
 800b134:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b138:	4618      	mov	r0, r3
 800b13a:	bd80      	pop	{r7, pc}
 800b13c:	40023800 	.word	0x40023800
 800b140:	08013c38 	.word	0x08013c38

0800b144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b148:	f7ff ffdc 	bl	800b104 <HAL_RCC_GetHCLKFreq>
 800b14c:	4601      	mov	r1, r0
 800b14e:	4b05      	ldr	r3, [pc, #20]	; (800b164 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b150:	689b      	ldr	r3, [r3, #8]
 800b152:	0b5b      	lsrs	r3, r3, #13
 800b154:	f003 0307 	and.w	r3, r3, #7
 800b158:	4a03      	ldr	r2, [pc, #12]	; (800b168 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b15a:	5cd3      	ldrb	r3, [r2, r3]
 800b15c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b160:	4618      	mov	r0, r3
 800b162:	bd80      	pop	{r7, pc}
 800b164:	40023800 	.word	0x40023800
 800b168:	08013c38 	.word	0x08013c38

0800b16c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800b170:	4b06      	ldr	r3, [pc, #24]	; (800b18c <HAL_RCC_NMI_IRQHandler+0x20>)
 800b172:	68db      	ldr	r3, [r3, #12]
 800b174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b178:	2b80      	cmp	r3, #128	; 0x80
 800b17a:	d104      	bne.n	800b186 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800b17c:	f000 f80a 	bl	800b194 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800b180:	4b03      	ldr	r3, [pc, #12]	; (800b190 <HAL_RCC_NMI_IRQHandler+0x24>)
 800b182:	2280      	movs	r2, #128	; 0x80
 800b184:	701a      	strb	r2, [r3, #0]
  }
}
 800b186:	bf00      	nop
 800b188:	bd80      	pop	{r7, pc}
 800b18a:	bf00      	nop
 800b18c:	40023800 	.word	0x40023800
 800b190:	4002380e 	.word	0x4002380e

0800b194 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800b194:	b480      	push	{r7}
 800b196:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800b198:	bf00      	nop
 800b19a:	46bd      	mov	sp, r7
 800b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a0:	4770      	bx	lr
	...

0800b1a4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b086      	sub	sp, #24
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f003 0301 	and.w	r3, r3, #1
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d105      	bne.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d035      	beq.n	800b238 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b1cc:	4b62      	ldr	r3, [pc, #392]	; (800b358 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b1d2:	f7fa f883 	bl	80052dc <HAL_GetTick>
 800b1d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b1d8:	e008      	b.n	800b1ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b1da:	f7fa f87f 	bl	80052dc <HAL_GetTick>
 800b1de:	4602      	mov	r2, r0
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	1ad3      	subs	r3, r2, r3
 800b1e4:	2b02      	cmp	r3, #2
 800b1e6:	d901      	bls.n	800b1ec <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b1e8:	2303      	movs	r3, #3
 800b1ea:	e0b0      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b1ec:	4b5b      	ldr	r3, [pc, #364]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d1f0      	bne.n	800b1da <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	685b      	ldr	r3, [r3, #4]
 800b1fc:	019a      	lsls	r2, r3, #6
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	071b      	lsls	r3, r3, #28
 800b204:	4955      	ldr	r1, [pc, #340]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b206:	4313      	orrs	r3, r2
 800b208:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b20c:	4b52      	ldr	r3, [pc, #328]	; (800b358 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b20e:	2201      	movs	r2, #1
 800b210:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b212:	f7fa f863 	bl	80052dc <HAL_GetTick>
 800b216:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b218:	e008      	b.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b21a:	f7fa f85f 	bl	80052dc <HAL_GetTick>
 800b21e:	4602      	mov	r2, r0
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	1ad3      	subs	r3, r2, r3
 800b224:	2b02      	cmp	r3, #2
 800b226:	d901      	bls.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b228:	2303      	movs	r3, #3
 800b22a:	e090      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b22c:	4b4b      	ldr	r3, [pc, #300]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b234:	2b00      	cmp	r3, #0
 800b236:	d0f0      	beq.n	800b21a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f003 0302 	and.w	r3, r3, #2
 800b240:	2b00      	cmp	r3, #0
 800b242:	f000 8083 	beq.w	800b34c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b246:	2300      	movs	r3, #0
 800b248:	60fb      	str	r3, [r7, #12]
 800b24a:	4b44      	ldr	r3, [pc, #272]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b24c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b24e:	4a43      	ldr	r2, [pc, #268]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b254:	6413      	str	r3, [r2, #64]	; 0x40
 800b256:	4b41      	ldr	r3, [pc, #260]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b25a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b25e:	60fb      	str	r3, [r7, #12]
 800b260:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b262:	4b3f      	ldr	r3, [pc, #252]	; (800b360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	4a3e      	ldr	r2, [pc, #248]	; (800b360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b268:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b26c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b26e:	f7fa f835 	bl	80052dc <HAL_GetTick>
 800b272:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b274:	e008      	b.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b276:	f7fa f831 	bl	80052dc <HAL_GetTick>
 800b27a:	4602      	mov	r2, r0
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	1ad3      	subs	r3, r2, r3
 800b280:	2b02      	cmp	r3, #2
 800b282:	d901      	bls.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b284:	2303      	movs	r3, #3
 800b286:	e062      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b288:	4b35      	ldr	r3, [pc, #212]	; (800b360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b290:	2b00      	cmp	r3, #0
 800b292:	d0f0      	beq.n	800b276 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b294:	4b31      	ldr	r3, [pc, #196]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b298:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b29c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d02f      	beq.n	800b304 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	68db      	ldr	r3, [r3, #12]
 800b2a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b2ac:	693a      	ldr	r2, [r7, #16]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	d028      	beq.n	800b304 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b2b2:	4b2a      	ldr	r3, [pc, #168]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b2ba:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b2bc:	4b29      	ldr	r3, [pc, #164]	; (800b364 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b2be:	2201      	movs	r2, #1
 800b2c0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b2c2:	4b28      	ldr	r3, [pc, #160]	; (800b364 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b2c8:	4a24      	ldr	r2, [pc, #144]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b2ce:	4b23      	ldr	r3, [pc, #140]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2d2:	f003 0301 	and.w	r3, r3, #1
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d114      	bne.n	800b304 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b2da:	f7f9 ffff 	bl	80052dc <HAL_GetTick>
 800b2de:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2e0:	e00a      	b.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b2e2:	f7f9 fffb 	bl	80052dc <HAL_GetTick>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	1ad3      	subs	r3, r2, r3
 800b2ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d901      	bls.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b2f4:	2303      	movs	r3, #3
 800b2f6:	e02a      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2f8:	4b18      	ldr	r3, [pc, #96]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b2fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2fc:	f003 0302 	and.w	r3, r3, #2
 800b300:	2b00      	cmp	r3, #0
 800b302:	d0ee      	beq.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b30c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b310:	d10d      	bne.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b312:	4b12      	ldr	r3, [pc, #72]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b314:	689b      	ldr	r3, [r3, #8]
 800b316:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	68db      	ldr	r3, [r3, #12]
 800b31e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b322:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b326:	490d      	ldr	r1, [pc, #52]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b328:	4313      	orrs	r3, r2
 800b32a:	608b      	str	r3, [r1, #8]
 800b32c:	e005      	b.n	800b33a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b32e:	4b0b      	ldr	r3, [pc, #44]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b330:	689b      	ldr	r3, [r3, #8]
 800b332:	4a0a      	ldr	r2, [pc, #40]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b334:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b338:	6093      	str	r3, [r2, #8]
 800b33a:	4b08      	ldr	r3, [pc, #32]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b33c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	68db      	ldr	r3, [r3, #12]
 800b342:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b346:	4905      	ldr	r1, [pc, #20]	; (800b35c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b348:	4313      	orrs	r3, r2
 800b34a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b34c:	2300      	movs	r3, #0
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3718      	adds	r7, #24
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	42470068 	.word	0x42470068
 800b35c:	40023800 	.word	0x40023800
 800b360:	40007000 	.word	0x40007000
 800b364:	42470e40 	.word	0x42470e40

0800b368 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b082      	sub	sp, #8
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d101      	bne.n	800b37a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800b376:	2301      	movs	r3, #1
 800b378:	e083      	b.n	800b482 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	7f5b      	ldrb	r3, [r3, #29]
 800b37e:	b2db      	uxtb	r3, r3
 800b380:	2b00      	cmp	r3, #0
 800b382:	d105      	bne.n	800b390 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2200      	movs	r2, #0
 800b388:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f7f9 fb06 	bl	800499c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2202      	movs	r2, #2
 800b394:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	22ca      	movs	r2, #202	; 0xca
 800b39c:	625a      	str	r2, [r3, #36]	; 0x24
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	2253      	movs	r2, #83	; 0x53
 800b3a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f000 f9fb 	bl	800b7a2 <RTC_EnterInitMode>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d008      	beq.n	800b3c4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	22ff      	movs	r2, #255	; 0xff
 800b3b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2204      	movs	r2, #4
 800b3be:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e05e      	b.n	800b482 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	6812      	ldr	r2, [r2, #0]
 800b3ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b3d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3d6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	6899      	ldr	r1, [r3, #8]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	685a      	ldr	r2, [r3, #4]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	691b      	ldr	r3, [r3, #16]
 800b3e6:	431a      	orrs	r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	695b      	ldr	r3, [r3, #20]
 800b3ec:	431a      	orrs	r2, r3
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	430a      	orrs	r2, r1
 800b3f4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	68d2      	ldr	r2, [r2, #12]
 800b3fe:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	6919      	ldr	r1, [r3, #16]
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	041a      	lsls	r2, r3, #16
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	430a      	orrs	r2, r1
 800b412:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	68da      	ldr	r2, [r3, #12]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b422:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	689b      	ldr	r3, [r3, #8]
 800b42a:	f003 0320 	and.w	r3, r3, #32
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d10e      	bne.n	800b450 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 f98d 	bl	800b752 <HAL_RTC_WaitForSynchro>
 800b438:	4603      	mov	r3, r0
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d008      	beq.n	800b450 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	22ff      	movs	r2, #255	; 0xff
 800b444:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2204      	movs	r2, #4
 800b44a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800b44c:	2301      	movs	r3, #1
 800b44e:	e018      	b.n	800b482 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b45e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	699a      	ldr	r2, [r3, #24]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	430a      	orrs	r2, r1
 800b470:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	22ff      	movs	r2, #255	; 0xff
 800b478:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2201      	movs	r2, #1
 800b47e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800b480:	2300      	movs	r3, #0
  }
}
 800b482:	4618      	mov	r0, r3
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b48a:	b590      	push	{r4, r7, lr}
 800b48c:	b087      	sub	sp, #28
 800b48e:	af00      	add	r7, sp, #0
 800b490:	60f8      	str	r0, [r7, #12]
 800b492:	60b9      	str	r1, [r7, #8]
 800b494:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b496:	2300      	movs	r3, #0
 800b498:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	7f1b      	ldrb	r3, [r3, #28]
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d101      	bne.n	800b4a6 <HAL_RTC_SetTime+0x1c>
 800b4a2:	2302      	movs	r3, #2
 800b4a4:	e0aa      	b.n	800b5fc <HAL_RTC_SetTime+0x172>
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2201      	movs	r2, #1
 800b4aa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	2202      	movs	r2, #2
 800b4b0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d126      	bne.n	800b506 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d102      	bne.n	800b4cc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	f000 f992 	bl	800b7fa <RTC_ByteToBcd2>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	785b      	ldrb	r3, [r3, #1]
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f000 f98b 	bl	800b7fa <RTC_ByteToBcd2>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b4e8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	789b      	ldrb	r3, [r3, #2]
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f000 f983 	bl	800b7fa <RTC_ByteToBcd2>
 800b4f4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b4f6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	78db      	ldrb	r3, [r3, #3]
 800b4fe:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b500:	4313      	orrs	r3, r2
 800b502:	617b      	str	r3, [r7, #20]
 800b504:	e018      	b.n	800b538 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	689b      	ldr	r3, [r3, #8]
 800b50c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b510:	2b00      	cmp	r3, #0
 800b512:	d102      	bne.n	800b51a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	2200      	movs	r2, #0
 800b518:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800b520:	68bb      	ldr	r3, [r7, #8]
 800b522:	785b      	ldrb	r3, [r3, #1]
 800b524:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b526:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800b528:	68ba      	ldr	r2, [r7, #8]
 800b52a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800b52c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	78db      	ldrb	r3, [r3, #3]
 800b532:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b534:	4313      	orrs	r3, r2
 800b536:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	22ca      	movs	r2, #202	; 0xca
 800b53e:	625a      	str	r2, [r3, #36]	; 0x24
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	2253      	movs	r2, #83	; 0x53
 800b546:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	f000 f92a 	bl	800b7a2 <RTC_EnterInitMode>
 800b54e:	4603      	mov	r3, r0
 800b550:	2b00      	cmp	r3, #0
 800b552:	d00b      	beq.n	800b56c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	22ff      	movs	r2, #255	; 0xff
 800b55a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	2204      	movs	r2, #4
 800b560:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2200      	movs	r2, #0
 800b566:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800b568:	2301      	movs	r3, #1
 800b56a:	e047      	b.n	800b5fc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681a      	ldr	r2, [r3, #0]
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b576:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b57a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	689a      	ldr	r2, [r3, #8]
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b58a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	6899      	ldr	r1, [r3, #8]
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	68da      	ldr	r2, [r3, #12]
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	691b      	ldr	r3, [r3, #16]
 800b59a:	431a      	orrs	r2, r3
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	430a      	orrs	r2, r1
 800b5a2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	68da      	ldr	r2, [r3, #12]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b5b2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	689b      	ldr	r3, [r3, #8]
 800b5ba:	f003 0320 	and.w	r3, r3, #32
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d111      	bne.n	800b5e6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b5c2:	68f8      	ldr	r0, [r7, #12]
 800b5c4:	f000 f8c5 	bl	800b752 <HAL_RTC_WaitForSynchro>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d00b      	beq.n	800b5e6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	22ff      	movs	r2, #255	; 0xff
 800b5d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2204      	movs	r2, #4
 800b5da:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	e00a      	b.n	800b5fc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	22ff      	movs	r2, #255	; 0xff
 800b5ec:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2201      	movs	r2, #1
 800b5f2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800b5fa:	2300      	movs	r3, #0
  }
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	371c      	adds	r7, #28
 800b600:	46bd      	mov	sp, r7
 800b602:	bd90      	pop	{r4, r7, pc}

0800b604 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b604:	b590      	push	{r4, r7, lr}
 800b606:	b087      	sub	sp, #28
 800b608:	af00      	add	r7, sp, #0
 800b60a:	60f8      	str	r0, [r7, #12]
 800b60c:	60b9      	str	r1, [r7, #8]
 800b60e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b610:	2300      	movs	r3, #0
 800b612:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	7f1b      	ldrb	r3, [r3, #28]
 800b618:	2b01      	cmp	r3, #1
 800b61a:	d101      	bne.n	800b620 <HAL_RTC_SetDate+0x1c>
 800b61c:	2302      	movs	r3, #2
 800b61e:	e094      	b.n	800b74a <HAL_RTC_SetDate+0x146>
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	2201      	movs	r2, #1
 800b624:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	2202      	movs	r2, #2
 800b62a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d10e      	bne.n	800b650 <HAL_RTC_SetDate+0x4c>
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	785b      	ldrb	r3, [r3, #1]
 800b636:	f003 0310 	and.w	r3, r3, #16
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d008      	beq.n	800b650 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	785b      	ldrb	r3, [r3, #1]
 800b642:	f023 0310 	bic.w	r3, r3, #16
 800b646:	b2db      	uxtb	r3, r3
 800b648:	330a      	adds	r3, #10
 800b64a:	b2da      	uxtb	r2, r3
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d11c      	bne.n	800b690 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	78db      	ldrb	r3, [r3, #3]
 800b65a:	4618      	mov	r0, r3
 800b65c:	f000 f8cd 	bl	800b7fa <RTC_ByteToBcd2>
 800b660:	4603      	mov	r3, r0
 800b662:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	785b      	ldrb	r3, [r3, #1]
 800b668:	4618      	mov	r0, r3
 800b66a:	f000 f8c6 	bl	800b7fa <RTC_ByteToBcd2>
 800b66e:	4603      	mov	r3, r0
 800b670:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b672:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	789b      	ldrb	r3, [r3, #2]
 800b678:	4618      	mov	r0, r3
 800b67a:	f000 f8be 	bl	800b7fa <RTC_ByteToBcd2>
 800b67e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b680:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b68a:	4313      	orrs	r3, r2
 800b68c:	617b      	str	r3, [r7, #20]
 800b68e:	e00e      	b.n	800b6ae <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	78db      	ldrb	r3, [r3, #3]
 800b694:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	785b      	ldrb	r3, [r3, #1]
 800b69a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b69c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800b69e:	68ba      	ldr	r2, [r7, #8]
 800b6a0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800b6a2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	781b      	ldrb	r3, [r3, #0]
 800b6a8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b6aa:	4313      	orrs	r3, r2
 800b6ac:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	22ca      	movs	r2, #202	; 0xca
 800b6b4:	625a      	str	r2, [r3, #36]	; 0x24
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	2253      	movs	r2, #83	; 0x53
 800b6bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b6be:	68f8      	ldr	r0, [r7, #12]
 800b6c0:	f000 f86f 	bl	800b7a2 <RTC_EnterInitMode>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00b      	beq.n	800b6e2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	22ff      	movs	r2, #255	; 0xff
 800b6d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2204      	movs	r2, #4
 800b6d6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800b6de:	2301      	movs	r3, #1
 800b6e0:	e033      	b.n	800b74a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681a      	ldr	r2, [r3, #0]
 800b6e6:	697b      	ldr	r3, [r7, #20]
 800b6e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b6ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b6f0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	68da      	ldr	r2, [r3, #12]
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b700:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	689b      	ldr	r3, [r3, #8]
 800b708:	f003 0320 	and.w	r3, r3, #32
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d111      	bne.n	800b734 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b710:	68f8      	ldr	r0, [r7, #12]
 800b712:	f000 f81e 	bl	800b752 <HAL_RTC_WaitForSynchro>
 800b716:	4603      	mov	r3, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d00b      	beq.n	800b734 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	22ff      	movs	r2, #255	; 0xff
 800b722:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	2204      	movs	r2, #4
 800b728:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	2200      	movs	r2, #0
 800b72e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800b730:	2301      	movs	r3, #1
 800b732:	e00a      	b.n	800b74a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	22ff      	movs	r2, #255	; 0xff
 800b73a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	2201      	movs	r2, #1
 800b740:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2200      	movs	r2, #0
 800b746:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800b748:	2300      	movs	r3, #0
  }
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	371c      	adds	r7, #28
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd90      	pop	{r4, r7, pc}

0800b752 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b084      	sub	sp, #16
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b75a:	2300      	movs	r3, #0
 800b75c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	68da      	ldr	r2, [r3, #12]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b76c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b76e:	f7f9 fdb5 	bl	80052dc <HAL_GetTick>
 800b772:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b774:	e009      	b.n	800b78a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b776:	f7f9 fdb1 	bl	80052dc <HAL_GetTick>
 800b77a:	4602      	mov	r2, r0
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	1ad3      	subs	r3, r2, r3
 800b780:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b784:	d901      	bls.n	800b78a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800b786:	2303      	movs	r3, #3
 800b788:	e007      	b.n	800b79a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	f003 0320 	and.w	r3, r3, #32
 800b794:	2b00      	cmp	r3, #0
 800b796:	d0ee      	beq.n	800b776 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800b798:	2300      	movs	r3, #0
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3710      	adds	r7, #16
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b084      	sub	sp, #16
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	68db      	ldr	r3, [r3, #12]
 800b7b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d119      	bne.n	800b7f0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7c4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b7c6:	f7f9 fd89 	bl	80052dc <HAL_GetTick>
 800b7ca:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b7cc:	e009      	b.n	800b7e2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b7ce:	f7f9 fd85 	bl	80052dc <HAL_GetTick>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	1ad3      	subs	r3, r2, r3
 800b7d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b7dc:	d901      	bls.n	800b7e2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800b7de:	2303      	movs	r3, #3
 800b7e0:	e007      	b.n	800b7f2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	68db      	ldr	r3, [r3, #12]
 800b7e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d0ee      	beq.n	800b7ce <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800b7f0:	2300      	movs	r3, #0
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3710      	adds	r7, #16
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}

0800b7fa <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b7fa:	b480      	push	{r7}
 800b7fc:	b085      	sub	sp, #20
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	4603      	mov	r3, r0
 800b802:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b804:	2300      	movs	r3, #0
 800b806:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800b808:	e005      	b.n	800b816 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	3301      	adds	r3, #1
 800b80e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800b810:	79fb      	ldrb	r3, [r7, #7]
 800b812:	3b0a      	subs	r3, #10
 800b814:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800b816:	79fb      	ldrb	r3, [r7, #7]
 800b818:	2b09      	cmp	r3, #9
 800b81a:	d8f6      	bhi.n	800b80a <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	011b      	lsls	r3, r3, #4
 800b822:	b2da      	uxtb	r2, r3
 800b824:	79fb      	ldrb	r3, [r7, #7]
 800b826:	4313      	orrs	r3, r2
 800b828:	b2db      	uxtb	r3, r3
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3714      	adds	r7, #20
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b836:	b580      	push	{r7, lr}
 800b838:	b082      	sub	sp, #8
 800b83a:	af00      	add	r7, sp, #0
 800b83c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d101      	bne.n	800b848 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b844:	2301      	movs	r3, #1
 800b846:	e056      	b.n	800b8f6 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2200      	movs	r2, #0
 800b84c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b854:	b2db      	uxtb	r3, r3
 800b856:	2b00      	cmp	r3, #0
 800b858:	d106      	bne.n	800b868 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2200      	movs	r2, #0
 800b85e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f7f9 f8b0 	bl	80049c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2202      	movs	r2, #2
 800b86c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	681a      	ldr	r2, [r3, #0]
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b87e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	685a      	ldr	r2, [r3, #4]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	689b      	ldr	r3, [r3, #8]
 800b888:	431a      	orrs	r2, r3
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	68db      	ldr	r3, [r3, #12]
 800b88e:	431a      	orrs	r2, r3
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	691b      	ldr	r3, [r3, #16]
 800b894:	431a      	orrs	r2, r3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	695b      	ldr	r3, [r3, #20]
 800b89a:	431a      	orrs	r2, r3
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	699b      	ldr	r3, [r3, #24]
 800b8a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b8a4:	431a      	orrs	r2, r3
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	69db      	ldr	r3, [r3, #28]
 800b8aa:	431a      	orrs	r2, r3
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6a1b      	ldr	r3, [r3, #32]
 800b8b0:	ea42 0103 	orr.w	r1, r2, r3
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	430a      	orrs	r2, r1
 800b8be:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	699b      	ldr	r3, [r3, #24]
 800b8c4:	0c1b      	lsrs	r3, r3, #16
 800b8c6:	f003 0104 	and.w	r1, r3, #4
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	430a      	orrs	r2, r1
 800b8d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	69da      	ldr	r2, [r3, #28]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b8e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b8f4:	2300      	movs	r3, #0
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3708      	adds	r7, #8
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}

0800b8fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b088      	sub	sp, #32
 800b902:	af00      	add	r7, sp, #0
 800b904:	60f8      	str	r0, [r7, #12]
 800b906:	60b9      	str	r1, [r7, #8]
 800b908:	603b      	str	r3, [r7, #0]
 800b90a:	4613      	mov	r3, r2
 800b90c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b90e:	2300      	movs	r3, #0
 800b910:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d101      	bne.n	800b920 <HAL_SPI_Transmit+0x22>
 800b91c:	2302      	movs	r3, #2
 800b91e:	e11e      	b.n	800bb5e <HAL_SPI_Transmit+0x260>
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	2201      	movs	r2, #1
 800b924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b928:	f7f9 fcd8 	bl	80052dc <HAL_GetTick>
 800b92c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b92e:	88fb      	ldrh	r3, [r7, #6]
 800b930:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b938:	b2db      	uxtb	r3, r3
 800b93a:	2b01      	cmp	r3, #1
 800b93c:	d002      	beq.n	800b944 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b93e:	2302      	movs	r3, #2
 800b940:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b942:	e103      	b.n	800bb4c <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d002      	beq.n	800b950 <HAL_SPI_Transmit+0x52>
 800b94a:	88fb      	ldrh	r3, [r7, #6]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d102      	bne.n	800b956 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b950:	2301      	movs	r3, #1
 800b952:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b954:	e0fa      	b.n	800bb4c <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2203      	movs	r2, #3
 800b95a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	2200      	movs	r2, #0
 800b962:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	68ba      	ldr	r2, [r7, #8]
 800b968:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	88fa      	ldrh	r2, [r7, #6]
 800b96e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	88fa      	ldrh	r2, [r7, #6]
 800b974:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2200      	movs	r2, #0
 800b97a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	2200      	movs	r2, #0
 800b980:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	2200      	movs	r2, #0
 800b986:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	2200      	movs	r2, #0
 800b98c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	2200      	movs	r2, #0
 800b992:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	689b      	ldr	r3, [r3, #8]
 800b998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b99c:	d107      	bne.n	800b9ae <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	681a      	ldr	r2, [r3, #0]
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b9ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9b8:	2b40      	cmp	r3, #64	; 0x40
 800b9ba:	d007      	beq.n	800b9cc <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	681a      	ldr	r2, [r3, #0]
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	68db      	ldr	r3, [r3, #12]
 800b9d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9d4:	d14b      	bne.n	800ba6e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	685b      	ldr	r3, [r3, #4]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d002      	beq.n	800b9e4 <HAL_SPI_Transmit+0xe6>
 800b9de:	8afb      	ldrh	r3, [r7, #22]
 800b9e0:	2b01      	cmp	r3, #1
 800b9e2:	d13e      	bne.n	800ba62 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9e8:	881a      	ldrh	r2, [r3, #0]
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9f4:	1c9a      	adds	r2, r3, #2
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b9fe:	b29b      	uxth	r3, r3
 800ba00:	3b01      	subs	r3, #1
 800ba02:	b29a      	uxth	r2, r3
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ba08:	e02b      	b.n	800ba62 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	689b      	ldr	r3, [r3, #8]
 800ba10:	f003 0302 	and.w	r3, r3, #2
 800ba14:	2b02      	cmp	r3, #2
 800ba16:	d112      	bne.n	800ba3e <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba1c:	881a      	ldrh	r2, [r3, #0]
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba28:	1c9a      	adds	r2, r3, #2
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	3b01      	subs	r3, #1
 800ba36:	b29a      	uxth	r2, r3
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	86da      	strh	r2, [r3, #54]	; 0x36
 800ba3c:	e011      	b.n	800ba62 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba3e:	f7f9 fc4d 	bl	80052dc <HAL_GetTick>
 800ba42:	4602      	mov	r2, r0
 800ba44:	69bb      	ldr	r3, [r7, #24]
 800ba46:	1ad3      	subs	r3, r2, r3
 800ba48:	683a      	ldr	r2, [r7, #0]
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d803      	bhi.n	800ba56 <HAL_SPI_Transmit+0x158>
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba54:	d102      	bne.n	800ba5c <HAL_SPI_Transmit+0x15e>
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d102      	bne.n	800ba62 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800ba5c:	2303      	movs	r3, #3
 800ba5e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ba60:	e074      	b.n	800bb4c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba66:	b29b      	uxth	r3, r3
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d1ce      	bne.n	800ba0a <HAL_SPI_Transmit+0x10c>
 800ba6c:	e04c      	b.n	800bb08 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	685b      	ldr	r3, [r3, #4]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d002      	beq.n	800ba7c <HAL_SPI_Transmit+0x17e>
 800ba76:	8afb      	ldrh	r3, [r7, #22]
 800ba78:	2b01      	cmp	r3, #1
 800ba7a:	d140      	bne.n	800bafe <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	330c      	adds	r3, #12
 800ba86:	7812      	ldrb	r2, [r2, #0]
 800ba88:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba8e:	1c5a      	adds	r2, r3, #1
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	3b01      	subs	r3, #1
 800ba9c:	b29a      	uxth	r2, r3
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800baa2:	e02c      	b.n	800bafe <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	689b      	ldr	r3, [r3, #8]
 800baaa:	f003 0302 	and.w	r3, r3, #2
 800baae:	2b02      	cmp	r3, #2
 800bab0:	d113      	bne.n	800bada <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	330c      	adds	r3, #12
 800babc:	7812      	ldrb	r2, [r2, #0]
 800babe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bac4:	1c5a      	adds	r2, r3, #1
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bace:	b29b      	uxth	r3, r3
 800bad0:	3b01      	subs	r3, #1
 800bad2:	b29a      	uxth	r2, r3
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	86da      	strh	r2, [r3, #54]	; 0x36
 800bad8:	e011      	b.n	800bafe <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bada:	f7f9 fbff 	bl	80052dc <HAL_GetTick>
 800bade:	4602      	mov	r2, r0
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	1ad3      	subs	r3, r2, r3
 800bae4:	683a      	ldr	r2, [r7, #0]
 800bae6:	429a      	cmp	r2, r3
 800bae8:	d803      	bhi.n	800baf2 <HAL_SPI_Transmit+0x1f4>
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baf0:	d102      	bne.n	800baf8 <HAL_SPI_Transmit+0x1fa>
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d102      	bne.n	800bafe <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800baf8:	2303      	movs	r3, #3
 800bafa:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bafc:	e026      	b.n	800bb4c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d1cd      	bne.n	800baa4 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bb08:	69ba      	ldr	r2, [r7, #24]
 800bb0a:	6839      	ldr	r1, [r7, #0]
 800bb0c:	68f8      	ldr	r0, [r7, #12]
 800bb0e:	f000 ffdb 	bl	800cac8 <SPI_EndRxTxTransaction>
 800bb12:	4603      	mov	r3, r0
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d002      	beq.n	800bb1e <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	2220      	movs	r2, #32
 800bb1c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	689b      	ldr	r3, [r3, #8]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d10a      	bne.n	800bb3c <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb26:	2300      	movs	r3, #0
 800bb28:	613b      	str	r3, [r7, #16]
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	68db      	ldr	r3, [r3, #12]
 800bb30:	613b      	str	r3, [r7, #16]
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	689b      	ldr	r3, [r3, #8]
 800bb38:	613b      	str	r3, [r7, #16]
 800bb3a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d002      	beq.n	800bb4a <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800bb44:	2301      	movs	r3, #1
 800bb46:	77fb      	strb	r3, [r7, #31]
 800bb48:	e000      	b.n	800bb4c <HAL_SPI_Transmit+0x24e>
  }

error:
 800bb4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2201      	movs	r2, #1
 800bb50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2200      	movs	r2, #0
 800bb58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bb5c:	7ffb      	ldrb	r3, [r7, #31]
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3720      	adds	r7, #32
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}

0800bb66 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb66:	b580      	push	{r7, lr}
 800bb68:	b088      	sub	sp, #32
 800bb6a:	af02      	add	r7, sp, #8
 800bb6c:	60f8      	str	r0, [r7, #12]
 800bb6e:	60b9      	str	r1, [r7, #8]
 800bb70:	603b      	str	r3, [r7, #0]
 800bb72:	4613      	mov	r3, r2
 800bb74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bb76:	2300      	movs	r3, #0
 800bb78:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bb82:	d112      	bne.n	800bbaa <HAL_SPI_Receive+0x44>
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	689b      	ldr	r3, [r3, #8]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d10e      	bne.n	800bbaa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2204      	movs	r2, #4
 800bb90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bb94:	88fa      	ldrh	r2, [r7, #6]
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	9300      	str	r3, [sp, #0]
 800bb9a:	4613      	mov	r3, r2
 800bb9c:	68ba      	ldr	r2, [r7, #8]
 800bb9e:	68b9      	ldr	r1, [r7, #8]
 800bba0:	68f8      	ldr	r0, [r7, #12]
 800bba2:	f000 f8e9 	bl	800bd78 <HAL_SPI_TransmitReceive>
 800bba6:	4603      	mov	r3, r0
 800bba8:	e0e2      	b.n	800bd70 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	d101      	bne.n	800bbb8 <HAL_SPI_Receive+0x52>
 800bbb4:	2302      	movs	r3, #2
 800bbb6:	e0db      	b.n	800bd70 <HAL_SPI_Receive+0x20a>
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	2201      	movs	r2, #1
 800bbbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bbc0:	f7f9 fb8c 	bl	80052dc <HAL_GetTick>
 800bbc4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	2b01      	cmp	r3, #1
 800bbd0:	d002      	beq.n	800bbd8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800bbd2:	2302      	movs	r3, #2
 800bbd4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bbd6:	e0c2      	b.n	800bd5e <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d002      	beq.n	800bbe4 <HAL_SPI_Receive+0x7e>
 800bbde:	88fb      	ldrh	r3, [r7, #6]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d102      	bne.n	800bbea <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bbe8:	e0b9      	b.n	800bd5e <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	2204      	movs	r2, #4
 800bbee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	68ba      	ldr	r2, [r7, #8]
 800bbfc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	88fa      	ldrh	r2, [r7, #6]
 800bc02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	88fa      	ldrh	r2, [r7, #6]
 800bc08:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	2200      	movs	r2, #0
 800bc14:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	2200      	movs	r2, #0
 800bc1a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	2200      	movs	r2, #0
 800bc20:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	2200      	movs	r2, #0
 800bc26:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	689b      	ldr	r3, [r3, #8]
 800bc2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc30:	d107      	bne.n	800bc42 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bc40:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc4c:	2b40      	cmp	r3, #64	; 0x40
 800bc4e:	d007      	beq.n	800bc60 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	681a      	ldr	r2, [r3, #0]
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bc5e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	68db      	ldr	r3, [r3, #12]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d162      	bne.n	800bd2e <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bc68:	e02e      	b.n	800bcc8 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	f003 0301 	and.w	r3, r3, #1
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	d115      	bne.n	800bca4 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f103 020c 	add.w	r2, r3, #12
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc84:	7812      	ldrb	r2, [r2, #0]
 800bc86:	b2d2      	uxtb	r2, r2
 800bc88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc8e:	1c5a      	adds	r2, r3, #1
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	b29a      	uxth	r2, r3
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bca2:	e011      	b.n	800bcc8 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bca4:	f7f9 fb1a 	bl	80052dc <HAL_GetTick>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	1ad3      	subs	r3, r2, r3
 800bcae:	683a      	ldr	r2, [r7, #0]
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d803      	bhi.n	800bcbc <HAL_SPI_Receive+0x156>
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcba:	d102      	bne.n	800bcc2 <HAL_SPI_Receive+0x15c>
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d102      	bne.n	800bcc8 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800bcc2:	2303      	movs	r3, #3
 800bcc4:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bcc6:	e04a      	b.n	800bd5e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d1cb      	bne.n	800bc6a <HAL_SPI_Receive+0x104>
 800bcd2:	e031      	b.n	800bd38 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	689b      	ldr	r3, [r3, #8]
 800bcda:	f003 0301 	and.w	r3, r3, #1
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d113      	bne.n	800bd0a <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	68da      	ldr	r2, [r3, #12]
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcec:	b292      	uxth	r2, r2
 800bcee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcf4:	1c9a      	adds	r2, r3, #2
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcfe:	b29b      	uxth	r3, r3
 800bd00:	3b01      	subs	r3, #1
 800bd02:	b29a      	uxth	r2, r3
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bd08:	e011      	b.n	800bd2e <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd0a:	f7f9 fae7 	bl	80052dc <HAL_GetTick>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	693b      	ldr	r3, [r7, #16]
 800bd12:	1ad3      	subs	r3, r2, r3
 800bd14:	683a      	ldr	r2, [r7, #0]
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d803      	bhi.n	800bd22 <HAL_SPI_Receive+0x1bc>
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd20:	d102      	bne.n	800bd28 <HAL_SPI_Receive+0x1c2>
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d102      	bne.n	800bd2e <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800bd28:	2303      	movs	r3, #3
 800bd2a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bd2c:	e017      	b.n	800bd5e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d1cd      	bne.n	800bcd4 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bd38:	693a      	ldr	r2, [r7, #16]
 800bd3a:	6839      	ldr	r1, [r7, #0]
 800bd3c:	68f8      	ldr	r0, [r7, #12]
 800bd3e:	f000 fe5d 	bl	800c9fc <SPI_EndRxTransaction>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d002      	beq.n	800bd4e <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2220      	movs	r2, #32
 800bd4c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d002      	beq.n	800bd5c <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800bd56:	2301      	movs	r3, #1
 800bd58:	75fb      	strb	r3, [r7, #23]
 800bd5a:	e000      	b.n	800bd5e <HAL_SPI_Receive+0x1f8>
  }

error :
 800bd5c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	2201      	movs	r2, #1
 800bd62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bd6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	3718      	adds	r7, #24
 800bd74:	46bd      	mov	sp, r7
 800bd76:	bd80      	pop	{r7, pc}

0800bd78 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b08c      	sub	sp, #48	; 0x30
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	60f8      	str	r0, [r7, #12]
 800bd80:	60b9      	str	r1, [r7, #8]
 800bd82:	607a      	str	r2, [r7, #4]
 800bd84:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bd86:	2301      	movs	r3, #1
 800bd88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bd96:	2b01      	cmp	r3, #1
 800bd98:	d101      	bne.n	800bd9e <HAL_SPI_TransmitReceive+0x26>
 800bd9a:	2302      	movs	r3, #2
 800bd9c:	e18a      	b.n	800c0b4 <HAL_SPI_TransmitReceive+0x33c>
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	2201      	movs	r2, #1
 800bda2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bda6:	f7f9 fa99 	bl	80052dc <HAL_GetTick>
 800bdaa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bdb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	685b      	ldr	r3, [r3, #4]
 800bdba:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bdbc:	887b      	ldrh	r3, [r7, #2]
 800bdbe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bdc0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bdc4:	2b01      	cmp	r3, #1
 800bdc6:	d00f      	beq.n	800bde8 <HAL_SPI_TransmitReceive+0x70>
 800bdc8:	69fb      	ldr	r3, [r7, #28]
 800bdca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdce:	d107      	bne.n	800bde0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d103      	bne.n	800bde0 <HAL_SPI_TransmitReceive+0x68>
 800bdd8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bddc:	2b04      	cmp	r3, #4
 800bdde:	d003      	beq.n	800bde8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bde0:	2302      	movs	r3, #2
 800bde2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bde6:	e15b      	b.n	800c0a0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d005      	beq.n	800bdfa <HAL_SPI_TransmitReceive+0x82>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d002      	beq.n	800bdfa <HAL_SPI_TransmitReceive+0x82>
 800bdf4:	887b      	ldrh	r3, [r7, #2]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d103      	bne.n	800be02 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800be00:	e14e      	b.n	800c0a0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be08:	b2db      	uxtb	r3, r3
 800be0a:	2b04      	cmp	r3, #4
 800be0c:	d003      	beq.n	800be16 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	2205      	movs	r2, #5
 800be12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	2200      	movs	r2, #0
 800be1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	687a      	ldr	r2, [r7, #4]
 800be20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	887a      	ldrh	r2, [r7, #2]
 800be26:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	887a      	ldrh	r2, [r7, #2]
 800be2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	68ba      	ldr	r2, [r7, #8]
 800be32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	887a      	ldrh	r2, [r7, #2]
 800be38:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	887a      	ldrh	r2, [r7, #2]
 800be3e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	2200      	movs	r2, #0
 800be44:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2200      	movs	r2, #0
 800be4a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be56:	2b40      	cmp	r3, #64	; 0x40
 800be58:	d007      	beq.n	800be6a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	681a      	ldr	r2, [r3, #0]
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be68:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	68db      	ldr	r3, [r3, #12]
 800be6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be72:	d178      	bne.n	800bf66 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d002      	beq.n	800be82 <HAL_SPI_TransmitReceive+0x10a>
 800be7c:	8b7b      	ldrh	r3, [r7, #26]
 800be7e:	2b01      	cmp	r3, #1
 800be80:	d166      	bne.n	800bf50 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be86:	881a      	ldrh	r2, [r3, #0]
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be92:	1c9a      	adds	r2, r3, #2
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be9c:	b29b      	uxth	r3, r3
 800be9e:	3b01      	subs	r3, #1
 800bea0:	b29a      	uxth	r2, r3
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bea6:	e053      	b.n	800bf50 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	f003 0302 	and.w	r3, r3, #2
 800beb2:	2b02      	cmp	r3, #2
 800beb4:	d11b      	bne.n	800beee <HAL_SPI_TransmitReceive+0x176>
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800beba:	b29b      	uxth	r3, r3
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d016      	beq.n	800beee <HAL_SPI_TransmitReceive+0x176>
 800bec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d113      	bne.n	800beee <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beca:	881a      	ldrh	r2, [r3, #0]
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bed6:	1c9a      	adds	r2, r3, #2
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bee0:	b29b      	uxth	r3, r3
 800bee2:	3b01      	subs	r3, #1
 800bee4:	b29a      	uxth	r2, r3
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800beea:	2300      	movs	r3, #0
 800beec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	689b      	ldr	r3, [r3, #8]
 800bef4:	f003 0301 	and.w	r3, r3, #1
 800bef8:	2b01      	cmp	r3, #1
 800befa:	d119      	bne.n	800bf30 <HAL_SPI_TransmitReceive+0x1b8>
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf00:	b29b      	uxth	r3, r3
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d014      	beq.n	800bf30 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	68da      	ldr	r2, [r3, #12]
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf10:	b292      	uxth	r2, r2
 800bf12:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf18:	1c9a      	adds	r2, r3, #2
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf22:	b29b      	uxth	r3, r3
 800bf24:	3b01      	subs	r3, #1
 800bf26:	b29a      	uxth	r2, r3
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bf30:	f7f9 f9d4 	bl	80052dc <HAL_GetTick>
 800bf34:	4602      	mov	r2, r0
 800bf36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf38:	1ad3      	subs	r3, r2, r3
 800bf3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf3c:	429a      	cmp	r2, r3
 800bf3e:	d807      	bhi.n	800bf50 <HAL_SPI_TransmitReceive+0x1d8>
 800bf40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf46:	d003      	beq.n	800bf50 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800bf48:	2303      	movs	r3, #3
 800bf4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bf4e:	e0a7      	b.n	800c0a0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d1a6      	bne.n	800bea8 <HAL_SPI_TransmitReceive+0x130>
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf5e:	b29b      	uxth	r3, r3
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d1a1      	bne.n	800bea8 <HAL_SPI_TransmitReceive+0x130>
 800bf64:	e07c      	b.n	800c060 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	685b      	ldr	r3, [r3, #4]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d002      	beq.n	800bf74 <HAL_SPI_TransmitReceive+0x1fc>
 800bf6e:	8b7b      	ldrh	r3, [r7, #26]
 800bf70:	2b01      	cmp	r3, #1
 800bf72:	d16b      	bne.n	800c04c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	330c      	adds	r3, #12
 800bf7e:	7812      	ldrb	r2, [r2, #0]
 800bf80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf86:	1c5a      	adds	r2, r3, #1
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf90:	b29b      	uxth	r3, r3
 800bf92:	3b01      	subs	r3, #1
 800bf94:	b29a      	uxth	r2, r3
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bf9a:	e057      	b.n	800c04c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	689b      	ldr	r3, [r3, #8]
 800bfa2:	f003 0302 	and.w	r3, r3, #2
 800bfa6:	2b02      	cmp	r3, #2
 800bfa8:	d11c      	bne.n	800bfe4 <HAL_SPI_TransmitReceive+0x26c>
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfae:	b29b      	uxth	r3, r3
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d017      	beq.n	800bfe4 <HAL_SPI_TransmitReceive+0x26c>
 800bfb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfb6:	2b01      	cmp	r3, #1
 800bfb8:	d114      	bne.n	800bfe4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	330c      	adds	r3, #12
 800bfc4:	7812      	ldrb	r2, [r2, #0]
 800bfc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfcc:	1c5a      	adds	r2, r3, #1
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	3b01      	subs	r3, #1
 800bfda:	b29a      	uxth	r2, r3
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	f003 0301 	and.w	r3, r3, #1
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d119      	bne.n	800c026 <HAL_SPI_TransmitReceive+0x2ae>
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bff6:	b29b      	uxth	r3, r3
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d014      	beq.n	800c026 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	68da      	ldr	r2, [r3, #12]
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c006:	b2d2      	uxtb	r2, r2
 800c008:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c00e:	1c5a      	adds	r2, r3, #1
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c018:	b29b      	uxth	r3, r3
 800c01a:	3b01      	subs	r3, #1
 800c01c:	b29a      	uxth	r2, r3
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c022:	2301      	movs	r3, #1
 800c024:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c026:	f7f9 f959 	bl	80052dc <HAL_GetTick>
 800c02a:	4602      	mov	r2, r0
 800c02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c02e:	1ad3      	subs	r3, r2, r3
 800c030:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c032:	429a      	cmp	r2, r3
 800c034:	d803      	bhi.n	800c03e <HAL_SPI_TransmitReceive+0x2c6>
 800c036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c03c:	d102      	bne.n	800c044 <HAL_SPI_TransmitReceive+0x2cc>
 800c03e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c040:	2b00      	cmp	r3, #0
 800c042:	d103      	bne.n	800c04c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c044:	2303      	movs	r3, #3
 800c046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c04a:	e029      	b.n	800c0a0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c050:	b29b      	uxth	r3, r3
 800c052:	2b00      	cmp	r3, #0
 800c054:	d1a2      	bne.n	800bf9c <HAL_SPI_TransmitReceive+0x224>
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c05a:	b29b      	uxth	r3, r3
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d19d      	bne.n	800bf9c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c062:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f000 fd2f 	bl	800cac8 <SPI_EndRxTxTransaction>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d006      	beq.n	800c07e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2220      	movs	r2, #32
 800c07a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c07c:	e010      	b.n	800c0a0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	689b      	ldr	r3, [r3, #8]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d10b      	bne.n	800c09e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c086:	2300      	movs	r3, #0
 800c088:	617b      	str	r3, [r7, #20]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	68db      	ldr	r3, [r3, #12]
 800c090:	617b      	str	r3, [r7, #20]
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	689b      	ldr	r3, [r3, #8]
 800c098:	617b      	str	r3, [r7, #20]
 800c09a:	697b      	ldr	r3, [r7, #20]
 800c09c:	e000      	b.n	800c0a0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c09e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c0b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3730      	adds	r7, #48	; 0x30
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd80      	pop	{r7, pc}

0800c0bc <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b087      	sub	sp, #28
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	60f8      	str	r0, [r7, #12]
 800c0c4:	60b9      	str	r1, [r7, #8]
 800c0c6:	4613      	mov	r3, r2
 800c0c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d101      	bne.n	800c0dc <HAL_SPI_Transmit_IT+0x20>
 800c0d8:	2302      	movs	r3, #2
 800c0da:	e067      	b.n	800c1ac <HAL_SPI_Transmit_IT+0xf0>
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2201      	movs	r2, #1
 800c0e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d002      	beq.n	800c0f0 <HAL_SPI_Transmit_IT+0x34>
 800c0ea:	88fb      	ldrh	r3, [r7, #6]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d102      	bne.n	800c0f6 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c0f4:	e055      	b.n	800c1a2 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	2b01      	cmp	r3, #1
 800c100:	d002      	beq.n	800c108 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800c102:	2302      	movs	r3, #2
 800c104:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c106:	e04c      	b.n	800c1a2 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2203      	movs	r2, #3
 800c10c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	2200      	movs	r2, #0
 800c114:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	68ba      	ldr	r2, [r7, #8]
 800c11a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	88fa      	ldrh	r2, [r7, #6]
 800c120:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	88fa      	ldrh	r2, [r7, #6]
 800c126:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	2200      	movs	r2, #0
 800c12c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2200      	movs	r2, #0
 800c132:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	2200      	movs	r2, #0
 800c138:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2200      	movs	r2, #0
 800c13e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	68db      	ldr	r3, [r3, #12]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d003      	beq.n	800c150 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	4a1b      	ldr	r2, [pc, #108]	; (800c1b8 <HAL_SPI_Transmit_IT+0xfc>)
 800c14c:	645a      	str	r2, [r3, #68]	; 0x44
 800c14e:	e002      	b.n	800c156 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	4a1a      	ldr	r2, [pc, #104]	; (800c1bc <HAL_SPI_Transmit_IT+0x100>)
 800c154:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	689b      	ldr	r3, [r3, #8]
 800c15a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c15e:	d107      	bne.n	800c170 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	681a      	ldr	r2, [r3, #0]
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c16e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	685a      	ldr	r2, [r3, #4]
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800c17e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c18a:	2b40      	cmp	r3, #64	; 0x40
 800c18c:	d008      	beq.n	800c1a0 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c19c:	601a      	str	r2, [r3, #0]
 800c19e:	e000      	b.n	800c1a2 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800c1a0:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c1aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	371c      	adds	r7, #28
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b6:	4770      	bx	lr
 800c1b8:	0800c8e5 	.word	0x0800c8e5
 800c1bc:	0800c89f 	.word	0x0800c89f

0800c1c0 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b086      	sub	sp, #24
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	4613      	mov	r3, r2
 800c1cc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d110      	bne.n	800c1fc <HAL_SPI_Receive_IT+0x3c>
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1e2:	d10b      	bne.n	800c1fc <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2204      	movs	r2, #4
 800c1e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800c1ec:	88fb      	ldrh	r3, [r7, #6]
 800c1ee:	68ba      	ldr	r2, [r7, #8]
 800c1f0:	68b9      	ldr	r1, [r7, #8]
 800c1f2:	68f8      	ldr	r0, [r7, #12]
 800c1f4:	f000 f87a 	bl	800c2ec <HAL_SPI_TransmitReceive_IT>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	e06e      	b.n	800c2da <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c202:	2b01      	cmp	r3, #1
 800c204:	d101      	bne.n	800c20a <HAL_SPI_Receive_IT+0x4a>
 800c206:	2302      	movs	r3, #2
 800c208:	e067      	b.n	800c2da <HAL_SPI_Receive_IT+0x11a>
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	2201      	movs	r2, #1
 800c20e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c218:	b2db      	uxtb	r3, r3
 800c21a:	2b01      	cmp	r3, #1
 800c21c:	d002      	beq.n	800c224 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800c21e:	2302      	movs	r3, #2
 800c220:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c222:	e055      	b.n	800c2d0 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800c224:	68bb      	ldr	r3, [r7, #8]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d002      	beq.n	800c230 <HAL_SPI_Receive_IT+0x70>
 800c22a:	88fb      	ldrh	r3, [r7, #6]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d102      	bne.n	800c236 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800c230:	2301      	movs	r3, #1
 800c232:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c234:	e04c      	b.n	800c2d0 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2204      	movs	r2, #4
 800c23a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	2200      	movs	r2, #0
 800c242:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	68ba      	ldr	r2, [r7, #8]
 800c248:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	88fa      	ldrh	r2, [r7, #6]
 800c24e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	88fa      	ldrh	r2, [r7, #6]
 800c254:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	2200      	movs	r2, #0
 800c25a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	2200      	movs	r2, #0
 800c260:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2200      	movs	r2, #0
 800c266:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	2200      	movs	r2, #0
 800c26c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	68db      	ldr	r3, [r3, #12]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d003      	beq.n	800c27e <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	4a1a      	ldr	r2, [pc, #104]	; (800c2e4 <HAL_SPI_Receive_IT+0x124>)
 800c27a:	641a      	str	r2, [r3, #64]	; 0x40
 800c27c:	e002      	b.n	800c284 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	4a19      	ldr	r2, [pc, #100]	; (800c2e8 <HAL_SPI_Receive_IT+0x128>)
 800c282:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	689b      	ldr	r3, [r3, #8]
 800c288:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c28c:	d107      	bne.n	800c29e <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	681a      	ldr	r2, [r3, #0]
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c29c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	685a      	ldr	r2, [r3, #4]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800c2ac:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2b8:	2b40      	cmp	r3, #64	; 0x40
 800c2ba:	d008      	beq.n	800c2ce <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	681a      	ldr	r2, [r3, #0]
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2ca:	601a      	str	r2, [r3, #0]
 800c2cc:	e000      	b.n	800c2d0 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800c2ce:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c2d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3718      	adds	r7, #24
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	0800c859 	.word	0x0800c859
 800c2e8:	0800c80f 	.word	0x0800c80f

0800c2ec <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b087      	sub	sp, #28
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	60f8      	str	r0, [r7, #12]
 800c2f4:	60b9      	str	r1, [r7, #8]
 800c2f6:	607a      	str	r2, [r7, #4]
 800c2f8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c304:	2b01      	cmp	r3, #1
 800c306:	d101      	bne.n	800c30c <HAL_SPI_TransmitReceive_IT+0x20>
 800c308:	2302      	movs	r3, #2
 800c30a:	e075      	b.n	800c3f8 <HAL_SPI_TransmitReceive_IT+0x10c>
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	2201      	movs	r2, #1
 800c310:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c31a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	685b      	ldr	r3, [r3, #4]
 800c320:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c322:	7dbb      	ldrb	r3, [r7, #22]
 800c324:	2b01      	cmp	r3, #1
 800c326:	d00d      	beq.n	800c344 <HAL_SPI_TransmitReceive_IT+0x58>
 800c328:	693b      	ldr	r3, [r7, #16]
 800c32a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c32e:	d106      	bne.n	800c33e <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	689b      	ldr	r3, [r3, #8]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d102      	bne.n	800c33e <HAL_SPI_TransmitReceive_IT+0x52>
 800c338:	7dbb      	ldrb	r3, [r7, #22]
 800c33a:	2b04      	cmp	r3, #4
 800c33c:	d002      	beq.n	800c344 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800c33e:	2302      	movs	r3, #2
 800c340:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c342:	e054      	b.n	800c3ee <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	2b00      	cmp	r3, #0
 800c348:	d005      	beq.n	800c356 <HAL_SPI_TransmitReceive_IT+0x6a>
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d002      	beq.n	800c356 <HAL_SPI_TransmitReceive_IT+0x6a>
 800c350:	887b      	ldrh	r3, [r7, #2]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d102      	bne.n	800c35c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800c356:	2301      	movs	r3, #1
 800c358:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c35a:	e048      	b.n	800c3ee <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c362:	b2db      	uxtb	r3, r3
 800c364:	2b04      	cmp	r3, #4
 800c366:	d003      	beq.n	800c370 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	2205      	movs	r2, #5
 800c36c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	2200      	movs	r2, #0
 800c374:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	68ba      	ldr	r2, [r7, #8]
 800c37a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	887a      	ldrh	r2, [r7, #2]
 800c380:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	887a      	ldrh	r2, [r7, #2]
 800c386:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	687a      	ldr	r2, [r7, #4]
 800c38c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	887a      	ldrh	r2, [r7, #2]
 800c392:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	887a      	ldrh	r2, [r7, #2]
 800c398:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	68db      	ldr	r3, [r3, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d006      	beq.n	800c3b0 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	4a17      	ldr	r2, [pc, #92]	; (800c404 <HAL_SPI_TransmitReceive_IT+0x118>)
 800c3a6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	4a17      	ldr	r2, [pc, #92]	; (800c408 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800c3ac:	645a      	str	r2, [r3, #68]	; 0x44
 800c3ae:	e005      	b.n	800c3bc <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	4a16      	ldr	r2, [pc, #88]	; (800c40c <HAL_SPI_TransmitReceive_IT+0x120>)
 800c3b4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	4a15      	ldr	r2, [pc, #84]	; (800c410 <HAL_SPI_TransmitReceive_IT+0x124>)
 800c3ba:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	685a      	ldr	r2, [r3, #4]
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800c3ca:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3d6:	2b40      	cmp	r3, #64	; 0x40
 800c3d8:	d008      	beq.n	800c3ec <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	681a      	ldr	r2, [r3, #0]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c3e8:	601a      	str	r2, [r3, #0]
 800c3ea:	e000      	b.n	800c3ee <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800c3ec:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c3f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	371c      	adds	r7, #28
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c402:	4770      	bx	lr
 800c404:	0800c751 	.word	0x0800c751
 800c408:	0800c7b1 	.word	0x0800c7b1
 800c40c:	0800c68d 	.word	0x0800c68d
 800c410:	0800c6f1 	.word	0x0800c6f1

0800c414 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b088      	sub	sp, #32
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	685b      	ldr	r3, [r3, #4]
 800c422:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	099b      	lsrs	r3, r3, #6
 800c430:	f003 0301 	and.w	r3, r3, #1
 800c434:	2b00      	cmp	r3, #0
 800c436:	d10f      	bne.n	800c458 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c438:	69bb      	ldr	r3, [r7, #24]
 800c43a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d00a      	beq.n	800c458 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c442:	69fb      	ldr	r3, [r7, #28]
 800c444:	099b      	lsrs	r3, r3, #6
 800c446:	f003 0301 	and.w	r3, r3, #1
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d004      	beq.n	800c458 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c452:	6878      	ldr	r0, [r7, #4]
 800c454:	4798      	blx	r3
    return;
 800c456:	e0d8      	b.n	800c60a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c458:	69bb      	ldr	r3, [r7, #24]
 800c45a:	085b      	lsrs	r3, r3, #1
 800c45c:	f003 0301 	and.w	r3, r3, #1
 800c460:	2b00      	cmp	r3, #0
 800c462:	d00a      	beq.n	800c47a <HAL_SPI_IRQHandler+0x66>
 800c464:	69fb      	ldr	r3, [r7, #28]
 800c466:	09db      	lsrs	r3, r3, #7
 800c468:	f003 0301 	and.w	r3, r3, #1
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d004      	beq.n	800c47a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	4798      	blx	r3
    return;
 800c478:	e0c7      	b.n	800c60a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c47a:	69bb      	ldr	r3, [r7, #24]
 800c47c:	095b      	lsrs	r3, r3, #5
 800c47e:	f003 0301 	and.w	r3, r3, #1
 800c482:	2b00      	cmp	r3, #0
 800c484:	d10c      	bne.n	800c4a0 <HAL_SPI_IRQHandler+0x8c>
 800c486:	69bb      	ldr	r3, [r7, #24]
 800c488:	099b      	lsrs	r3, r3, #6
 800c48a:	f003 0301 	and.w	r3, r3, #1
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d106      	bne.n	800c4a0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c492:	69bb      	ldr	r3, [r7, #24]
 800c494:	0a1b      	lsrs	r3, r3, #8
 800c496:	f003 0301 	and.w	r3, r3, #1
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	f000 80b5 	beq.w	800c60a <HAL_SPI_IRQHandler+0x1f6>
 800c4a0:	69fb      	ldr	r3, [r7, #28]
 800c4a2:	095b      	lsrs	r3, r3, #5
 800c4a4:	f003 0301 	and.w	r3, r3, #1
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	f000 80ae 	beq.w	800c60a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c4ae:	69bb      	ldr	r3, [r7, #24]
 800c4b0:	099b      	lsrs	r3, r3, #6
 800c4b2:	f003 0301 	and.w	r3, r3, #1
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d023      	beq.n	800c502 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	2b03      	cmp	r3, #3
 800c4c4:	d011      	beq.n	800c4ea <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4ca:	f043 0204 	orr.w	r2, r3, #4
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	617b      	str	r3, [r7, #20]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	68db      	ldr	r3, [r3, #12]
 800c4dc:	617b      	str	r3, [r7, #20]
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	689b      	ldr	r3, [r3, #8]
 800c4e4:	617b      	str	r3, [r7, #20]
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	e00b      	b.n	800c502 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	613b      	str	r3, [r7, #16]
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	68db      	ldr	r3, [r3, #12]
 800c4f4:	613b      	str	r3, [r7, #16]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	613b      	str	r3, [r7, #16]
 800c4fe:	693b      	ldr	r3, [r7, #16]
        return;
 800c500:	e083      	b.n	800c60a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c502:	69bb      	ldr	r3, [r7, #24]
 800c504:	095b      	lsrs	r3, r3, #5
 800c506:	f003 0301 	and.w	r3, r3, #1
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d014      	beq.n	800c538 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c512:	f043 0201 	orr.w	r2, r3, #1
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c51a:	2300      	movs	r3, #0
 800c51c:	60fb      	str	r3, [r7, #12]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	689b      	ldr	r3, [r3, #8]
 800c524:	60fb      	str	r3, [r7, #12]
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	681a      	ldr	r2, [r3, #0]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c534:	601a      	str	r2, [r3, #0]
 800c536:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c538:	69bb      	ldr	r3, [r7, #24]
 800c53a:	0a1b      	lsrs	r3, r3, #8
 800c53c:	f003 0301 	and.w	r3, r3, #1
 800c540:	2b00      	cmp	r3, #0
 800c542:	d00c      	beq.n	800c55e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c548:	f043 0208 	orr.w	r2, r3, #8
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c550:	2300      	movs	r3, #0
 800c552:	60bb      	str	r3, [r7, #8]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	689b      	ldr	r3, [r3, #8]
 800c55a:	60bb      	str	r3, [r7, #8]
 800c55c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c562:	2b00      	cmp	r3, #0
 800c564:	d050      	beq.n	800c608 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	685a      	ldr	r2, [r3, #4]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c574:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2201      	movs	r2, #1
 800c57a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c57e:	69fb      	ldr	r3, [r7, #28]
 800c580:	f003 0302 	and.w	r3, r3, #2
 800c584:	2b00      	cmp	r3, #0
 800c586:	d104      	bne.n	800c592 <HAL_SPI_IRQHandler+0x17e>
 800c588:	69fb      	ldr	r3, [r7, #28]
 800c58a:	f003 0301 	and.w	r3, r3, #1
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d034      	beq.n	800c5fc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	685a      	ldr	r2, [r3, #4]
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f022 0203 	bic.w	r2, r2, #3
 800c5a0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d011      	beq.n	800c5ce <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5ae:	4a18      	ldr	r2, [pc, #96]	; (800c610 <HAL_SPI_IRQHandler+0x1fc>)
 800c5b0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f7fa fcb5 	bl	8006f26 <HAL_DMA_Abort_IT>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d005      	beq.n	800c5ce <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c5c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d016      	beq.n	800c604 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5da:	4a0d      	ldr	r2, [pc, #52]	; (800c610 <HAL_SPI_IRQHandler+0x1fc>)
 800c5dc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f7fa fc9f 	bl	8006f26 <HAL_DMA_Abort_IT>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d00a      	beq.n	800c604 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c5f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800c5fa:	e003      	b.n	800c604 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c5fc:	6878      	ldr	r0, [r7, #4]
 800c5fe:	f000 f827 	bl	800c650 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c602:	e000      	b.n	800c606 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c604:	bf00      	nop
    return;
 800c606:	bf00      	nop
 800c608:	bf00      	nop
  }
}
 800c60a:	3720      	adds	r7, #32
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	0800c665 	.word	0x0800c665

0800c614 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c61c:	bf00      	nop
 800c61e:	370c      	adds	r7, #12
 800c620:	46bd      	mov	sp, r7
 800c622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c626:	4770      	bx	lr

0800c628 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c628:	b480      	push	{r7}
 800c62a:	b083      	sub	sp, #12
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c630:	bf00      	nop
 800c632:	370c      	adds	r7, #12
 800c634:	46bd      	mov	sp, r7
 800c636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63a:	4770      	bx	lr

0800c63c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c63c:	b480      	push	{r7}
 800c63e:	b083      	sub	sp, #12
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c644:	bf00      	nop
 800c646:	370c      	adds	r7, #12
 800c648:	46bd      	mov	sp, r7
 800c64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64e:	4770      	bx	lr

0800c650 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c650:	b480      	push	{r7}
 800c652:	b083      	sub	sp, #12
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c658:	bf00      	nop
 800c65a:	370c      	adds	r7, #12
 800c65c:	46bd      	mov	sp, r7
 800c65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c662:	4770      	bx	lr

0800c664 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b084      	sub	sp, #16
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c670:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2200      	movs	r2, #0
 800c676:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	2200      	movs	r2, #0
 800c67c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c67e:	68f8      	ldr	r0, [r7, #12]
 800c680:	f7ff ffe6 	bl	800c650 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c684:	bf00      	nop
 800c686:	3710      	adds	r7, #16
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b082      	sub	sp, #8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f103 020c 	add.w	r2, r3, #12
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6a0:	7812      	ldrb	r2, [r2, #0]
 800c6a2:	b2d2      	uxtb	r2, r2
 800c6a4:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6aa:	1c5a      	adds	r2, r3, #1
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6b4:	b29b      	uxth	r3, r3
 800c6b6:	3b01      	subs	r3, #1
 800c6b8:	b29a      	uxth	r2, r3
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6c2:	b29b      	uxth	r3, r3
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d10f      	bne.n	800c6e8 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c6d6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d102      	bne.n	800c6e8 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f000 fa32 	bl	800cb4c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c6e8:	bf00      	nop
 800c6ea:	3708      	adds	r7, #8
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}

0800c6f0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b082      	sub	sp, #8
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	330c      	adds	r3, #12
 800c702:	7812      	ldrb	r2, [r2, #0]
 800c704:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c70a:	1c5a      	adds	r2, r3, #1
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c714:	b29b      	uxth	r3, r3
 800c716:	3b01      	subs	r3, #1
 800c718:	b29a      	uxth	r2, r3
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c722:	b29b      	uxth	r3, r3
 800c724:	2b00      	cmp	r3, #0
 800c726:	d10f      	bne.n	800c748 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	685a      	ldr	r2, [r3, #4]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c736:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c73c:	b29b      	uxth	r3, r3
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d102      	bne.n	800c748 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f000 fa02 	bl	800cb4c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c748:	bf00      	nop
 800c74a:	3708      	adds	r7, #8
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b082      	sub	sp, #8
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	68da      	ldr	r2, [r3, #12]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c762:	b292      	uxth	r2, r2
 800c764:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c76a:	1c9a      	adds	r2, r3, #2
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c774:	b29b      	uxth	r3, r3
 800c776:	3b01      	subs	r3, #1
 800c778:	b29a      	uxth	r2, r3
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c782:	b29b      	uxth	r3, r3
 800c784:	2b00      	cmp	r3, #0
 800c786:	d10f      	bne.n	800c7a8 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	685a      	ldr	r2, [r3, #4]
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c796:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c79c:	b29b      	uxth	r3, r3
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d102      	bne.n	800c7a8 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f000 f9d2 	bl	800cb4c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c7a8:	bf00      	nop
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}

0800c7b0 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7bc:	881a      	ldrh	r2, [r3, #0]
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7c8:	1c9a      	adds	r2, r3, #2
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7d2:	b29b      	uxth	r3, r3
 800c7d4:	3b01      	subs	r3, #1
 800c7d6:	b29a      	uxth	r2, r3
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7e0:	b29b      	uxth	r3, r3
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d10f      	bne.n	800c806 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	685a      	ldr	r2, [r3, #4]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c7f4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7fa:	b29b      	uxth	r3, r3
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d102      	bne.n	800c806 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c800:	6878      	ldr	r0, [r7, #4]
 800c802:	f000 f9a3 	bl	800cb4c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c806:	bf00      	nop
 800c808:	3708      	adds	r7, #8
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}

0800c80e <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c80e:	b580      	push	{r7, lr}
 800c810:	b082      	sub	sp, #8
 800c812:	af00      	add	r7, sp, #0
 800c814:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f103 020c 	add.w	r2, r3, #12
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c822:	7812      	ldrb	r2, [r2, #0]
 800c824:	b2d2      	uxtb	r2, r2
 800c826:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c82c:	1c5a      	adds	r2, r3, #1
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c836:	b29b      	uxth	r3, r3
 800c838:	3b01      	subs	r3, #1
 800c83a:	b29a      	uxth	r2, r3
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c844:	b29b      	uxth	r3, r3
 800c846:	2b00      	cmp	r3, #0
 800c848:	d102      	bne.n	800c850 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800c84a:	6878      	ldr	r0, [r7, #4]
 800c84c:	f000 f9f2 	bl	800cc34 <SPI_CloseRx_ISR>
  }
}
 800c850:	bf00      	nop
 800c852:	3708      	adds	r7, #8
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}

0800c858 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b082      	sub	sp, #8
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	68da      	ldr	r2, [r3, #12]
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c86a:	b292      	uxth	r2, r2
 800c86c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c872:	1c9a      	adds	r2, r3, #2
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c87c:	b29b      	uxth	r3, r3
 800c87e:	3b01      	subs	r3, #1
 800c880:	b29a      	uxth	r2, r3
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c88a:	b29b      	uxth	r3, r3
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d102      	bne.n	800c896 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f000 f9cf 	bl	800cc34 <SPI_CloseRx_ISR>
  }
}
 800c896:	bf00      	nop
 800c898:	3708      	adds	r7, #8
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}

0800c89e <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c89e:	b580      	push	{r7, lr}
 800c8a0:	b082      	sub	sp, #8
 800c8a2:	af00      	add	r7, sp, #0
 800c8a4:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	330c      	adds	r3, #12
 800c8b0:	7812      	ldrb	r2, [r2, #0]
 800c8b2:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8b8:	1c5a      	adds	r2, r3, #1
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8c2:	b29b      	uxth	r3, r3
 800c8c4:	3b01      	subs	r3, #1
 800c8c6:	b29a      	uxth	r2, r3
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8d0:	b29b      	uxth	r3, r3
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d102      	bne.n	800c8dc <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f000 f9ec 	bl	800ccb4 <SPI_CloseTx_ISR>
  }
}
 800c8dc:	bf00      	nop
 800c8de:	3708      	adds	r7, #8
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	bd80      	pop	{r7, pc}

0800c8e4 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b082      	sub	sp, #8
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8f0:	881a      	ldrh	r2, [r3, #0]
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8fc:	1c9a      	adds	r2, r3, #2
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c906:	b29b      	uxth	r3, r3
 800c908:	3b01      	subs	r3, #1
 800c90a:	b29a      	uxth	r2, r3
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c914:	b29b      	uxth	r3, r3
 800c916:	2b00      	cmp	r3, #0
 800c918:	d102      	bne.n	800c920 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f000 f9ca 	bl	800ccb4 <SPI_CloseTx_ISR>
  }
}
 800c920:	bf00      	nop
 800c922:	3708      	adds	r7, #8
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}

0800c928 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b084      	sub	sp, #16
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	60f8      	str	r0, [r7, #12]
 800c930:	60b9      	str	r1, [r7, #8]
 800c932:	603b      	str	r3, [r7, #0]
 800c934:	4613      	mov	r3, r2
 800c936:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c938:	e04c      	b.n	800c9d4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c940:	d048      	beq.n	800c9d4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c942:	f7f8 fccb 	bl	80052dc <HAL_GetTick>
 800c946:	4602      	mov	r2, r0
 800c948:	69bb      	ldr	r3, [r7, #24]
 800c94a:	1ad3      	subs	r3, r2, r3
 800c94c:	683a      	ldr	r2, [r7, #0]
 800c94e:	429a      	cmp	r2, r3
 800c950:	d902      	bls.n	800c958 <SPI_WaitFlagStateUntilTimeout+0x30>
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d13d      	bne.n	800c9d4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	685a      	ldr	r2, [r3, #4]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c966:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	685b      	ldr	r3, [r3, #4]
 800c96c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c970:	d111      	bne.n	800c996 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	689b      	ldr	r3, [r3, #8]
 800c976:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c97a:	d004      	beq.n	800c986 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	689b      	ldr	r3, [r3, #8]
 800c980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c984:	d107      	bne.n	800c996 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	681a      	ldr	r2, [r3, #0]
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c994:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c99a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c99e:	d10f      	bne.n	800c9c0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	681a      	ldr	r2, [r3, #0]
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c9ae:	601a      	str	r2, [r3, #0]
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	681a      	ldr	r2, [r3, #0]
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c9be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2201      	movs	r2, #1
 800c9c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c9d0:	2303      	movs	r3, #3
 800c9d2:	e00f      	b.n	800c9f4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	689a      	ldr	r2, [r3, #8]
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	4013      	ands	r3, r2
 800c9de:	68ba      	ldr	r2, [r7, #8]
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	bf0c      	ite	eq
 800c9e4:	2301      	moveq	r3, #1
 800c9e6:	2300      	movne	r3, #0
 800c9e8:	b2db      	uxtb	r3, r3
 800c9ea:	461a      	mov	r2, r3
 800c9ec:	79fb      	ldrb	r3, [r7, #7]
 800c9ee:	429a      	cmp	r2, r3
 800c9f0:	d1a3      	bne.n	800c93a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c9f2:	2300      	movs	r3, #0
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3710      	adds	r7, #16
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}

0800c9fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b086      	sub	sp, #24
 800ca00:	af02      	add	r7, sp, #8
 800ca02:	60f8      	str	r0, [r7, #12]
 800ca04:	60b9      	str	r1, [r7, #8]
 800ca06:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	685b      	ldr	r3, [r3, #4]
 800ca0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca10:	d111      	bne.n	800ca36 <SPI_EndRxTransaction+0x3a>
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	689b      	ldr	r3, [r3, #8]
 800ca16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca1a:	d004      	beq.n	800ca26 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	689b      	ldr	r3, [r3, #8]
 800ca20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca24:	d107      	bne.n	800ca36 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	681a      	ldr	r2, [r3, #0]
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca34:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	685b      	ldr	r3, [r3, #4]
 800ca3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca3e:	d12a      	bne.n	800ca96 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	689b      	ldr	r3, [r3, #8]
 800ca44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca48:	d012      	beq.n	800ca70 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	9300      	str	r3, [sp, #0]
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	2200      	movs	r2, #0
 800ca52:	2180      	movs	r1, #128	; 0x80
 800ca54:	68f8      	ldr	r0, [r7, #12]
 800ca56:	f7ff ff67 	bl	800c928 <SPI_WaitFlagStateUntilTimeout>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d02d      	beq.n	800cabc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca64:	f043 0220 	orr.w	r2, r3, #32
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	e026      	b.n	800cabe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	9300      	str	r3, [sp, #0]
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	2200      	movs	r2, #0
 800ca78:	2101      	movs	r1, #1
 800ca7a:	68f8      	ldr	r0, [r7, #12]
 800ca7c:	f7ff ff54 	bl	800c928 <SPI_WaitFlagStateUntilTimeout>
 800ca80:	4603      	mov	r3, r0
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d01a      	beq.n	800cabc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca8a:	f043 0220 	orr.w	r2, r3, #32
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca92:	2303      	movs	r3, #3
 800ca94:	e013      	b.n	800cabe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	9300      	str	r3, [sp, #0]
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	2101      	movs	r1, #1
 800caa0:	68f8      	ldr	r0, [r7, #12]
 800caa2:	f7ff ff41 	bl	800c928 <SPI_WaitFlagStateUntilTimeout>
 800caa6:	4603      	mov	r3, r0
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d007      	beq.n	800cabc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cab0:	f043 0220 	orr.w	r2, r3, #32
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cab8:	2303      	movs	r3, #3
 800caba:	e000      	b.n	800cabe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800cabc:	2300      	movs	r3, #0
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	3710      	adds	r7, #16
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}
	...

0800cac8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b088      	sub	sp, #32
 800cacc:	af02      	add	r7, sp, #8
 800cace:	60f8      	str	r0, [r7, #12]
 800cad0:	60b9      	str	r1, [r7, #8]
 800cad2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cad4:	4b1b      	ldr	r3, [pc, #108]	; (800cb44 <SPI_EndRxTxTransaction+0x7c>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a1b      	ldr	r2, [pc, #108]	; (800cb48 <SPI_EndRxTxTransaction+0x80>)
 800cada:	fba2 2303 	umull	r2, r3, r2, r3
 800cade:	0d5b      	lsrs	r3, r3, #21
 800cae0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cae4:	fb02 f303 	mul.w	r3, r2, r3
 800cae8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800caf2:	d112      	bne.n	800cb1a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	9300      	str	r3, [sp, #0]
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	2200      	movs	r2, #0
 800cafc:	2180      	movs	r1, #128	; 0x80
 800cafe:	68f8      	ldr	r0, [r7, #12]
 800cb00:	f7ff ff12 	bl	800c928 <SPI_WaitFlagStateUntilTimeout>
 800cb04:	4603      	mov	r3, r0
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d016      	beq.n	800cb38 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb0e:	f043 0220 	orr.w	r2, r3, #32
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cb16:	2303      	movs	r3, #3
 800cb18:	e00f      	b.n	800cb3a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d00a      	beq.n	800cb36 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	3b01      	subs	r3, #1
 800cb24:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	689b      	ldr	r3, [r3, #8]
 800cb2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb30:	2b80      	cmp	r3, #128	; 0x80
 800cb32:	d0f2      	beq.n	800cb1a <SPI_EndRxTxTransaction+0x52>
 800cb34:	e000      	b.n	800cb38 <SPI_EndRxTxTransaction+0x70>
        break;
 800cb36:	bf00      	nop
  }

  return HAL_OK;
 800cb38:	2300      	movs	r3, #0
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3718      	adds	r7, #24
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}
 800cb42:	bf00      	nop
 800cb44:	200000d8 	.word	0x200000d8
 800cb48:	165e9f81 	.word	0x165e9f81

0800cb4c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b086      	sub	sp, #24
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800cb54:	4b35      	ldr	r3, [pc, #212]	; (800cc2c <SPI_CloseRxTx_ISR+0xe0>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4a35      	ldr	r2, [pc, #212]	; (800cc30 <SPI_CloseRxTx_ISR+0xe4>)
 800cb5a:	fba2 2303 	umull	r2, r3, r2, r3
 800cb5e:	0a5b      	lsrs	r3, r3, #9
 800cb60:	2264      	movs	r2, #100	; 0x64
 800cb62:	fb02 f303 	mul.w	r3, r2, r3
 800cb66:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800cb68:	f7f8 fbb8 	bl	80052dc <HAL_GetTick>
 800cb6c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	685a      	ldr	r2, [r3, #4]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	f022 0220 	bic.w	r2, r2, #32
 800cb7c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d106      	bne.n	800cb92 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb88:	f043 0220 	orr.w	r2, r3, #32
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cb90:	e009      	b.n	800cba6 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800cb92:	693b      	ldr	r3, [r7, #16]
 800cb94:	3b01      	subs	r3, #1
 800cb96:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	689b      	ldr	r3, [r3, #8]
 800cb9e:	f003 0302 	and.w	r3, r3, #2
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d0eb      	beq.n	800cb7e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cba6:	697a      	ldr	r2, [r7, #20]
 800cba8:	2164      	movs	r1, #100	; 0x64
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f7ff ff8c 	bl	800cac8 <SPI_EndRxTxTransaction>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d005      	beq.n	800cbc2 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbba:	f043 0220 	orr.w	r2, r3, #32
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	689b      	ldr	r3, [r3, #8]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d10a      	bne.n	800cbe0 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cbca:	2300      	movs	r3, #0
 800cbcc:	60fb      	str	r3, [r7, #12]
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68db      	ldr	r3, [r3, #12]
 800cbd4:	60fb      	str	r3, [r7, #12]
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	689b      	ldr	r3, [r3, #8]
 800cbdc:	60fb      	str	r3, [r7, #12]
 800cbde:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d115      	bne.n	800cc14 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cbee:	b2db      	uxtb	r3, r3
 800cbf0:	2b04      	cmp	r3, #4
 800cbf2:	d107      	bne.n	800cc04 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800cbfc:	6878      	ldr	r0, [r7, #4]
 800cbfe:	f7ff fd13 	bl	800c628 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800cc02:	e00e      	b.n	800cc22 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2201      	movs	r2, #1
 800cc08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f7ff fd15 	bl	800c63c <HAL_SPI_TxRxCpltCallback>
}
 800cc12:	e006      	b.n	800cc22 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f7ff fd17 	bl	800c650 <HAL_SPI_ErrorCallback>
}
 800cc22:	bf00      	nop
 800cc24:	3718      	adds	r7, #24
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	200000d8 	.word	0x200000d8
 800cc30:	057619f1 	.word	0x057619f1

0800cc34 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b084      	sub	sp, #16
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	685a      	ldr	r2, [r3, #4]
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800cc4a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800cc4c:	f7f8 fb46 	bl	80052dc <HAL_GetTick>
 800cc50:	4603      	mov	r3, r0
 800cc52:	461a      	mov	r2, r3
 800cc54:	2164      	movs	r1, #100	; 0x64
 800cc56:	6878      	ldr	r0, [r7, #4]
 800cc58:	f7ff fed0 	bl	800c9fc <SPI_EndRxTransaction>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d005      	beq.n	800cc6e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc66:	f043 0220 	orr.w	r2, r3, #32
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	689b      	ldr	r3, [r3, #8]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d10a      	bne.n	800cc8c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cc76:	2300      	movs	r3, #0
 800cc78:	60fb      	str	r3, [r7, #12]
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	68db      	ldr	r3, [r3, #12]
 800cc80:	60fb      	str	r3, [r7, #12]
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	689b      	ldr	r3, [r3, #8]
 800cc88:	60fb      	str	r3, [r7, #12]
 800cc8a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2201      	movs	r2, #1
 800cc90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d103      	bne.n	800cca4 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f7ff fcc3 	bl	800c628 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800cca2:	e002      	b.n	800ccaa <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	f7ff fcd3 	bl	800c650 <HAL_SPI_ErrorCallback>
}
 800ccaa:	bf00      	nop
 800ccac:	3710      	adds	r7, #16
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
	...

0800ccb4 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b086      	sub	sp, #24
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800ccbc:	4b2c      	ldr	r3, [pc, #176]	; (800cd70 <SPI_CloseTx_ISR+0xbc>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	4a2c      	ldr	r2, [pc, #176]	; (800cd74 <SPI_CloseTx_ISR+0xc0>)
 800ccc2:	fba2 2303 	umull	r2, r3, r2, r3
 800ccc6:	0a5b      	lsrs	r3, r3, #9
 800ccc8:	2264      	movs	r2, #100	; 0x64
 800ccca:	fb02 f303 	mul.w	r3, r2, r3
 800ccce:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ccd0:	f7f8 fb04 	bl	80052dc <HAL_GetTick>
 800ccd4:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d106      	bne.n	800ccea <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cce0:	f043 0220 	orr.w	r2, r3, #32
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cce8:	e009      	b.n	800ccfe <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	3b01      	subs	r3, #1
 800ccee:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	689b      	ldr	r3, [r3, #8]
 800ccf6:	f003 0302 	and.w	r3, r3, #2
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d0eb      	beq.n	800ccd6 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	685a      	ldr	r2, [r3, #4]
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800cd0c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cd0e:	697a      	ldr	r2, [r7, #20]
 800cd10:	2164      	movs	r1, #100	; 0x64
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f7ff fed8 	bl	800cac8 <SPI_EndRxTxTransaction>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d005      	beq.n	800cd2a <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd22:	f043 0220 	orr.w	r2, r3, #32
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	689b      	ldr	r3, [r3, #8]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d10a      	bne.n	800cd48 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cd32:	2300      	movs	r3, #0
 800cd34:	60fb      	str	r3, [r7, #12]
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	68db      	ldr	r3, [r3, #12]
 800cd3c:	60fb      	str	r3, [r7, #12]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	689b      	ldr	r3, [r3, #8]
 800cd44:	60fb      	str	r3, [r7, #12]
 800cd46:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2201      	movs	r2, #1
 800cd4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d003      	beq.n	800cd60 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800cd58:	6878      	ldr	r0, [r7, #4]
 800cd5a:	f7ff fc79 	bl	800c650 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800cd5e:	e002      	b.n	800cd66 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800cd60:	6878      	ldr	r0, [r7, #4]
 800cd62:	f7ff fc57 	bl	800c614 <HAL_SPI_TxCpltCallback>
}
 800cd66:	bf00      	nop
 800cd68:	3718      	adds	r7, #24
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	bd80      	pop	{r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	200000d8 	.word	0x200000d8
 800cd74:	057619f1 	.word	0x057619f1

0800cd78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d101      	bne.n	800cd8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cd86:	2301      	movs	r3, #1
 800cd88:	e01d      	b.n	800cdc6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d106      	bne.n	800cda4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f7f7 feb8 	bl	8004b14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2202      	movs	r2, #2
 800cda8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681a      	ldr	r2, [r3, #0]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	3304      	adds	r3, #4
 800cdb4:	4619      	mov	r1, r3
 800cdb6:	4610      	mov	r0, r2
 800cdb8:	f000 fcc6 	bl	800d748 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cdc4:	2300      	movs	r3, #0
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3708      	adds	r7, #8
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}

0800cdce <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cdce:	b480      	push	{r7}
 800cdd0:	b085      	sub	sp, #20
 800cdd2:	af00      	add	r7, sp, #0
 800cdd4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	2202      	movs	r2, #2
 800cdda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	689b      	ldr	r3, [r3, #8]
 800cde4:	f003 0307 	and.w	r3, r3, #7
 800cde8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2b06      	cmp	r3, #6
 800cdee:	d007      	beq.n	800ce00 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	681a      	ldr	r2, [r3, #0]
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f042 0201 	orr.w	r2, r2, #1
 800cdfe:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ce08:	2300      	movs	r3, #0
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3714      	adds	r7, #20
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce14:	4770      	bx	lr

0800ce16 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ce16:	b480      	push	{r7}
 800ce18:	b085      	sub	sp, #20
 800ce1a:	af00      	add	r7, sp, #0
 800ce1c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	68da      	ldr	r2, [r3, #12]
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f042 0201 	orr.w	r2, r2, #1
 800ce2c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	689b      	ldr	r3, [r3, #8]
 800ce34:	f003 0307 	and.w	r3, r3, #7
 800ce38:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	2b06      	cmp	r3, #6
 800ce3e:	d007      	beq.n	800ce50 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	681a      	ldr	r2, [r3, #0]
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f042 0201 	orr.w	r2, r2, #1
 800ce4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ce50:	2300      	movs	r3, #0
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3714      	adds	r7, #20
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr

0800ce5e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ce5e:	b480      	push	{r7}
 800ce60:	b083      	sub	sp, #12
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	68da      	ldr	r2, [r3, #12]
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f022 0201 	bic.w	r2, r2, #1
 800ce74:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	6a1a      	ldr	r2, [r3, #32]
 800ce7c:	f241 1311 	movw	r3, #4369	; 0x1111
 800ce80:	4013      	ands	r3, r2
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d10f      	bne.n	800cea6 <HAL_TIM_Base_Stop_IT+0x48>
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	6a1a      	ldr	r2, [r3, #32]
 800ce8c:	f240 4344 	movw	r3, #1092	; 0x444
 800ce90:	4013      	ands	r3, r2
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d107      	bne.n	800cea6 <HAL_TIM_Base_Stop_IT+0x48>
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	681a      	ldr	r2, [r3, #0]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f022 0201 	bic.w	r2, r2, #1
 800cea4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800cea6:	2300      	movs	r3, #0
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	370c      	adds	r7, #12
 800ceac:	46bd      	mov	sp, r7
 800ceae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb2:	4770      	bx	lr

0800ceb4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b082      	sub	sp, #8
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d101      	bne.n	800cec6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800cec2:	2301      	movs	r3, #1
 800cec4:	e01d      	b.n	800cf02 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cecc:	b2db      	uxtb	r3, r3
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d106      	bne.n	800cee0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2200      	movs	r2, #0
 800ced6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f000 f815 	bl	800cf0a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2202      	movs	r2, #2
 800cee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681a      	ldr	r2, [r3, #0]
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	3304      	adds	r3, #4
 800cef0:	4619      	mov	r1, r3
 800cef2:	4610      	mov	r0, r2
 800cef4:	f000 fc28 	bl	800d748 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2201      	movs	r2, #1
 800cefc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cf00:	2300      	movs	r3, #0
}
 800cf02:	4618      	mov	r0, r3
 800cf04:	3708      	adds	r7, #8
 800cf06:	46bd      	mov	sp, r7
 800cf08:	bd80      	pop	{r7, pc}

0800cf0a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800cf0a:	b480      	push	{r7}
 800cf0c:	b083      	sub	sp, #12
 800cf0e:	af00      	add	r7, sp, #0
 800cf10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800cf12:	bf00      	nop
 800cf14:	370c      	adds	r7, #12
 800cf16:	46bd      	mov	sp, r7
 800cf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1c:	4770      	bx	lr
	...

0800cf20 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b084      	sub	sp, #16
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
 800cf28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	2201      	movs	r2, #1
 800cf30:	6839      	ldr	r1, [r7, #0]
 800cf32:	4618      	mov	r0, r3
 800cf34:	f000 fef2 	bl	800dd1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a15      	ldr	r2, [pc, #84]	; (800cf94 <HAL_TIM_OC_Start+0x74>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d004      	beq.n	800cf4c <HAL_TIM_OC_Start+0x2c>
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	4a14      	ldr	r2, [pc, #80]	; (800cf98 <HAL_TIM_OC_Start+0x78>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d101      	bne.n	800cf50 <HAL_TIM_OC_Start+0x30>
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	e000      	b.n	800cf52 <HAL_TIM_OC_Start+0x32>
 800cf50:	2300      	movs	r3, #0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d007      	beq.n	800cf66 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cf64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	689b      	ldr	r3, [r3, #8]
 800cf6c:	f003 0307 	and.w	r3, r3, #7
 800cf70:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	2b06      	cmp	r3, #6
 800cf76:	d007      	beq.n	800cf88 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	681a      	ldr	r2, [r3, #0]
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f042 0201 	orr.w	r2, r2, #1
 800cf86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf88:	2300      	movs	r3, #0
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3710      	adds	r7, #16
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	40010000 	.word	0x40010000
 800cf98:	40010400 	.word	0x40010400

0800cf9c <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b082      	sub	sp, #8
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	2200      	movs	r2, #0
 800cfac:	6839      	ldr	r1, [r7, #0]
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f000 feb4 	bl	800dd1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	4a20      	ldr	r2, [pc, #128]	; (800d03c <HAL_TIM_OC_Stop+0xa0>)
 800cfba:	4293      	cmp	r3, r2
 800cfbc:	d004      	beq.n	800cfc8 <HAL_TIM_OC_Stop+0x2c>
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	4a1f      	ldr	r2, [pc, #124]	; (800d040 <HAL_TIM_OC_Stop+0xa4>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d101      	bne.n	800cfcc <HAL_TIM_OC_Stop+0x30>
 800cfc8:	2301      	movs	r3, #1
 800cfca:	e000      	b.n	800cfce <HAL_TIM_OC_Stop+0x32>
 800cfcc:	2300      	movs	r3, #0
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d017      	beq.n	800d002 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	6a1a      	ldr	r2, [r3, #32]
 800cfd8:	f241 1311 	movw	r3, #4369	; 0x1111
 800cfdc:	4013      	ands	r3, r2
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d10f      	bne.n	800d002 <HAL_TIM_OC_Stop+0x66>
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	6a1a      	ldr	r2, [r3, #32]
 800cfe8:	f240 4344 	movw	r3, #1092	; 0x444
 800cfec:	4013      	ands	r3, r2
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d107      	bne.n	800d002 <HAL_TIM_OC_Stop+0x66>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d000:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	6a1a      	ldr	r2, [r3, #32]
 800d008:	f241 1311 	movw	r3, #4369	; 0x1111
 800d00c:	4013      	ands	r3, r2
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d10f      	bne.n	800d032 <HAL_TIM_OC_Stop+0x96>
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	6a1a      	ldr	r2, [r3, #32]
 800d018:	f240 4344 	movw	r3, #1092	; 0x444
 800d01c:	4013      	ands	r3, r2
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d107      	bne.n	800d032 <HAL_TIM_OC_Stop+0x96>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	681a      	ldr	r2, [r3, #0]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f022 0201 	bic.w	r2, r2, #1
 800d030:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d032:	2300      	movs	r3, #0
}
 800d034:	4618      	mov	r0, r3
 800d036:	3708      	adds	r7, #8
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}
 800d03c:	40010000 	.word	0x40010000
 800d040:	40010400 	.word	0x40010400

0800d044 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b082      	sub	sp, #8
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d101      	bne.n	800d056 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d052:	2301      	movs	r3, #1
 800d054:	e01d      	b.n	800d092 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d05c:	b2db      	uxtb	r3, r3
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d106      	bne.n	800d070 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2200      	movs	r2, #0
 800d066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f000 f815 	bl	800d09a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2202      	movs	r2, #2
 800d074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681a      	ldr	r2, [r3, #0]
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	3304      	adds	r3, #4
 800d080:	4619      	mov	r1, r3
 800d082:	4610      	mov	r0, r2
 800d084:	f000 fb60 	bl	800d748 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2201      	movs	r2, #1
 800d08c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d090:	2300      	movs	r3, #0
}
 800d092:	4618      	mov	r0, r3
 800d094:	3708      	adds	r7, #8
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}

0800d09a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d09a:	b480      	push	{r7}
 800d09c:	b083      	sub	sp, #12
 800d09e:	af00      	add	r7, sp, #0
 800d0a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d0a2:	bf00      	nop
 800d0a4:	370c      	adds	r7, #12
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ac:	4770      	bx	lr
	...

0800d0b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b084      	sub	sp, #16
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	2201      	movs	r2, #1
 800d0c0:	6839      	ldr	r1, [r7, #0]
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f000 fe2a 	bl	800dd1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	4a15      	ldr	r2, [pc, #84]	; (800d124 <HAL_TIM_PWM_Start+0x74>)
 800d0ce:	4293      	cmp	r3, r2
 800d0d0:	d004      	beq.n	800d0dc <HAL_TIM_PWM_Start+0x2c>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	4a14      	ldr	r2, [pc, #80]	; (800d128 <HAL_TIM_PWM_Start+0x78>)
 800d0d8:	4293      	cmp	r3, r2
 800d0da:	d101      	bne.n	800d0e0 <HAL_TIM_PWM_Start+0x30>
 800d0dc:	2301      	movs	r3, #1
 800d0de:	e000      	b.n	800d0e2 <HAL_TIM_PWM_Start+0x32>
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d007      	beq.n	800d0f6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d0f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	689b      	ldr	r3, [r3, #8]
 800d0fc:	f003 0307 	and.w	r3, r3, #7
 800d100:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	2b06      	cmp	r3, #6
 800d106:	d007      	beq.n	800d118 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	681a      	ldr	r2, [r3, #0]
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	f042 0201 	orr.w	r2, r2, #1
 800d116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d118:	2300      	movs	r3, #0
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	3710      	adds	r7, #16
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	40010000 	.word	0x40010000
 800d128:	40010400 	.word	0x40010400

0800d12c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b082      	sub	sp, #8
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	691b      	ldr	r3, [r3, #16]
 800d13a:	f003 0302 	and.w	r3, r3, #2
 800d13e:	2b02      	cmp	r3, #2
 800d140:	d122      	bne.n	800d188 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	68db      	ldr	r3, [r3, #12]
 800d148:	f003 0302 	and.w	r3, r3, #2
 800d14c:	2b02      	cmp	r3, #2
 800d14e:	d11b      	bne.n	800d188 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f06f 0202 	mvn.w	r2, #2
 800d158:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2201      	movs	r2, #1
 800d15e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	699b      	ldr	r3, [r3, #24]
 800d166:	f003 0303 	and.w	r3, r3, #3
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d003      	beq.n	800d176 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f000 facb 	bl	800d70a <HAL_TIM_IC_CaptureCallback>
 800d174:	e005      	b.n	800d182 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f000 fabd 	bl	800d6f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f000 face 	bl	800d71e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	2200      	movs	r2, #0
 800d186:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	691b      	ldr	r3, [r3, #16]
 800d18e:	f003 0304 	and.w	r3, r3, #4
 800d192:	2b04      	cmp	r3, #4
 800d194:	d122      	bne.n	800d1dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	68db      	ldr	r3, [r3, #12]
 800d19c:	f003 0304 	and.w	r3, r3, #4
 800d1a0:	2b04      	cmp	r3, #4
 800d1a2:	d11b      	bne.n	800d1dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	f06f 0204 	mvn.w	r2, #4
 800d1ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2202      	movs	r2, #2
 800d1b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	699b      	ldr	r3, [r3, #24]
 800d1ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d003      	beq.n	800d1ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f000 faa1 	bl	800d70a <HAL_TIM_IC_CaptureCallback>
 800d1c8:	e005      	b.n	800d1d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f000 fa93 	bl	800d6f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1d0:	6878      	ldr	r0, [r7, #4]
 800d1d2:	f000 faa4 	bl	800d71e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	2200      	movs	r2, #0
 800d1da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	691b      	ldr	r3, [r3, #16]
 800d1e2:	f003 0308 	and.w	r3, r3, #8
 800d1e6:	2b08      	cmp	r3, #8
 800d1e8:	d122      	bne.n	800d230 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	68db      	ldr	r3, [r3, #12]
 800d1f0:	f003 0308 	and.w	r3, r3, #8
 800d1f4:	2b08      	cmp	r3, #8
 800d1f6:	d11b      	bne.n	800d230 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f06f 0208 	mvn.w	r2, #8
 800d200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2204      	movs	r2, #4
 800d206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	69db      	ldr	r3, [r3, #28]
 800d20e:	f003 0303 	and.w	r3, r3, #3
 800d212:	2b00      	cmp	r3, #0
 800d214:	d003      	beq.n	800d21e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f000 fa77 	bl	800d70a <HAL_TIM_IC_CaptureCallback>
 800d21c:	e005      	b.n	800d22a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f000 fa69 	bl	800d6f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f000 fa7a 	bl	800d71e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	2200      	movs	r2, #0
 800d22e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	691b      	ldr	r3, [r3, #16]
 800d236:	f003 0310 	and.w	r3, r3, #16
 800d23a:	2b10      	cmp	r3, #16
 800d23c:	d122      	bne.n	800d284 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	68db      	ldr	r3, [r3, #12]
 800d244:	f003 0310 	and.w	r3, r3, #16
 800d248:	2b10      	cmp	r3, #16
 800d24a:	d11b      	bne.n	800d284 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	f06f 0210 	mvn.w	r2, #16
 800d254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2208      	movs	r2, #8
 800d25a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	69db      	ldr	r3, [r3, #28]
 800d262:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d266:	2b00      	cmp	r3, #0
 800d268:	d003      	beq.n	800d272 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f000 fa4d 	bl	800d70a <HAL_TIM_IC_CaptureCallback>
 800d270:	e005      	b.n	800d27e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f000 fa3f 	bl	800d6f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f000 fa50 	bl	800d71e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2200      	movs	r2, #0
 800d282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	691b      	ldr	r3, [r3, #16]
 800d28a:	f003 0301 	and.w	r3, r3, #1
 800d28e:	2b01      	cmp	r3, #1
 800d290:	d10e      	bne.n	800d2b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	68db      	ldr	r3, [r3, #12]
 800d298:	f003 0301 	and.w	r3, r3, #1
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	d107      	bne.n	800d2b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	f06f 0201 	mvn.w	r2, #1
 800d2a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f7f5 fef4 	bl	8003098 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	691b      	ldr	r3, [r3, #16]
 800d2b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2ba:	2b80      	cmp	r3, #128	; 0x80
 800d2bc:	d10e      	bne.n	800d2dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	68db      	ldr	r3, [r3, #12]
 800d2c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2c8:	2b80      	cmp	r3, #128	; 0x80
 800d2ca:	d107      	bne.n	800d2dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d2d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f000 fe1e 	bl	800df18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	691b      	ldr	r3, [r3, #16]
 800d2e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2e6:	2b40      	cmp	r3, #64	; 0x40
 800d2e8:	d10e      	bne.n	800d308 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	68db      	ldr	r3, [r3, #12]
 800d2f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2f4:	2b40      	cmp	r3, #64	; 0x40
 800d2f6:	d107      	bne.n	800d308 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f000 fa15 	bl	800d732 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	691b      	ldr	r3, [r3, #16]
 800d30e:	f003 0320 	and.w	r3, r3, #32
 800d312:	2b20      	cmp	r3, #32
 800d314:	d10e      	bne.n	800d334 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	68db      	ldr	r3, [r3, #12]
 800d31c:	f003 0320 	and.w	r3, r3, #32
 800d320:	2b20      	cmp	r3, #32
 800d322:	d107      	bne.n	800d334 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	f06f 0220 	mvn.w	r2, #32
 800d32c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f000 fde8 	bl	800df04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d334:	bf00      	nop
 800d336:	3708      	adds	r7, #8
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}

0800d33c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b084      	sub	sp, #16
 800d340:	af00      	add	r7, sp, #0
 800d342:	60f8      	str	r0, [r7, #12]
 800d344:	60b9      	str	r1, [r7, #8]
 800d346:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d34e:	2b01      	cmp	r3, #1
 800d350:	d101      	bne.n	800d356 <HAL_TIM_OC_ConfigChannel+0x1a>
 800d352:	2302      	movs	r3, #2
 800d354:	e04e      	b.n	800d3f4 <HAL_TIM_OC_ConfigChannel+0xb8>
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	2201      	movs	r2, #1
 800d35a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	2202      	movs	r2, #2
 800d362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	2b0c      	cmp	r3, #12
 800d36a:	d839      	bhi.n	800d3e0 <HAL_TIM_OC_ConfigChannel+0xa4>
 800d36c:	a201      	add	r2, pc, #4	; (adr r2, 800d374 <HAL_TIM_OC_ConfigChannel+0x38>)
 800d36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d372:	bf00      	nop
 800d374:	0800d3a9 	.word	0x0800d3a9
 800d378:	0800d3e1 	.word	0x0800d3e1
 800d37c:	0800d3e1 	.word	0x0800d3e1
 800d380:	0800d3e1 	.word	0x0800d3e1
 800d384:	0800d3b7 	.word	0x0800d3b7
 800d388:	0800d3e1 	.word	0x0800d3e1
 800d38c:	0800d3e1 	.word	0x0800d3e1
 800d390:	0800d3e1 	.word	0x0800d3e1
 800d394:	0800d3c5 	.word	0x0800d3c5
 800d398:	0800d3e1 	.word	0x0800d3e1
 800d39c:	0800d3e1 	.word	0x0800d3e1
 800d3a0:	0800d3e1 	.word	0x0800d3e1
 800d3a4:	0800d3d3 	.word	0x0800d3d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	68b9      	ldr	r1, [r7, #8]
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f000 fa6a 	bl	800d888 <TIM_OC1_SetConfig>
      break;
 800d3b4:	e015      	b.n	800d3e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	68b9      	ldr	r1, [r7, #8]
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f000 fad3 	bl	800d968 <TIM_OC2_SetConfig>
      break;
 800d3c2:	e00e      	b.n	800d3e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	68b9      	ldr	r1, [r7, #8]
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	f000 fb42 	bl	800da54 <TIM_OC3_SetConfig>
      break;
 800d3d0:	e007      	b.n	800d3e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	68b9      	ldr	r1, [r7, #8]
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f000 fbaf 	bl	800db3c <TIM_OC4_SetConfig>
      break;
 800d3de:	e000      	b.n	800d3e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800d3e0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d3f2:	2300      	movs	r3, #0
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	3710      	adds	r7, #16
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}

0800d3fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b084      	sub	sp, #16
 800d400:	af00      	add	r7, sp, #0
 800d402:	60f8      	str	r0, [r7, #12]
 800d404:	60b9      	str	r1, [r7, #8]
 800d406:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d40e:	2b01      	cmp	r3, #1
 800d410:	d101      	bne.n	800d416 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d412:	2302      	movs	r3, #2
 800d414:	e0b4      	b.n	800d580 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	2201      	movs	r2, #1
 800d41a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	2202      	movs	r2, #2
 800d422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	2b0c      	cmp	r3, #12
 800d42a:	f200 809f 	bhi.w	800d56c <HAL_TIM_PWM_ConfigChannel+0x170>
 800d42e:	a201      	add	r2, pc, #4	; (adr r2, 800d434 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d434:	0800d469 	.word	0x0800d469
 800d438:	0800d56d 	.word	0x0800d56d
 800d43c:	0800d56d 	.word	0x0800d56d
 800d440:	0800d56d 	.word	0x0800d56d
 800d444:	0800d4a9 	.word	0x0800d4a9
 800d448:	0800d56d 	.word	0x0800d56d
 800d44c:	0800d56d 	.word	0x0800d56d
 800d450:	0800d56d 	.word	0x0800d56d
 800d454:	0800d4eb 	.word	0x0800d4eb
 800d458:	0800d56d 	.word	0x0800d56d
 800d45c:	0800d56d 	.word	0x0800d56d
 800d460:	0800d56d 	.word	0x0800d56d
 800d464:	0800d52b 	.word	0x0800d52b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	68b9      	ldr	r1, [r7, #8]
 800d46e:	4618      	mov	r0, r3
 800d470:	f000 fa0a 	bl	800d888 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	699a      	ldr	r2, [r3, #24]
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f042 0208 	orr.w	r2, r2, #8
 800d482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	699a      	ldr	r2, [r3, #24]
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	f022 0204 	bic.w	r2, r2, #4
 800d492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	6999      	ldr	r1, [r3, #24]
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	691a      	ldr	r2, [r3, #16]
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	430a      	orrs	r2, r1
 800d4a4:	619a      	str	r2, [r3, #24]
      break;
 800d4a6:	e062      	b.n	800d56e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	68b9      	ldr	r1, [r7, #8]
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	f000 fa5a 	bl	800d968 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	699a      	ldr	r2, [r3, #24]
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d4c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	699a      	ldr	r2, [r3, #24]
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d4d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	6999      	ldr	r1, [r3, #24]
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	691b      	ldr	r3, [r3, #16]
 800d4de:	021a      	lsls	r2, r3, #8
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	430a      	orrs	r2, r1
 800d4e6:	619a      	str	r2, [r3, #24]
      break;
 800d4e8:	e041      	b.n	800d56e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	68b9      	ldr	r1, [r7, #8]
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	f000 faaf 	bl	800da54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	69da      	ldr	r2, [r3, #28]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f042 0208 	orr.w	r2, r2, #8
 800d504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	69da      	ldr	r2, [r3, #28]
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f022 0204 	bic.w	r2, r2, #4
 800d514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	69d9      	ldr	r1, [r3, #28]
 800d51c:	68bb      	ldr	r3, [r7, #8]
 800d51e:	691a      	ldr	r2, [r3, #16]
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	430a      	orrs	r2, r1
 800d526:	61da      	str	r2, [r3, #28]
      break;
 800d528:	e021      	b.n	800d56e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	68b9      	ldr	r1, [r7, #8]
 800d530:	4618      	mov	r0, r3
 800d532:	f000 fb03 	bl	800db3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	69da      	ldr	r2, [r3, #28]
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d544:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	69da      	ldr	r2, [r3, #28]
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d554:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	69d9      	ldr	r1, [r3, #28]
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	691b      	ldr	r3, [r3, #16]
 800d560:	021a      	lsls	r2, r3, #8
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	430a      	orrs	r2, r1
 800d568:	61da      	str	r2, [r3, #28]
      break;
 800d56a:	e000      	b.n	800d56e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d56c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	2201      	movs	r2, #1
 800d572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	2200      	movs	r2, #0
 800d57a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d57e:	2300      	movs	r3, #0
}
 800d580:	4618      	mov	r0, r3
 800d582:	3710      	adds	r7, #16
 800d584:	46bd      	mov	sp, r7
 800d586:	bd80      	pop	{r7, pc}

0800d588 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b084      	sub	sp, #16
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
 800d590:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d598:	2b01      	cmp	r3, #1
 800d59a:	d101      	bne.n	800d5a0 <HAL_TIM_ConfigClockSource+0x18>
 800d59c:	2302      	movs	r3, #2
 800d59e:	e0a6      	b.n	800d6ee <HAL_TIM_ConfigClockSource+0x166>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	2202      	movs	r2, #2
 800d5ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	689b      	ldr	r3, [r3, #8]
 800d5b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d5be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d5c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	68fa      	ldr	r2, [r7, #12]
 800d5ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	2b40      	cmp	r3, #64	; 0x40
 800d5d6:	d067      	beq.n	800d6a8 <HAL_TIM_ConfigClockSource+0x120>
 800d5d8:	2b40      	cmp	r3, #64	; 0x40
 800d5da:	d80b      	bhi.n	800d5f4 <HAL_TIM_ConfigClockSource+0x6c>
 800d5dc:	2b10      	cmp	r3, #16
 800d5de:	d073      	beq.n	800d6c8 <HAL_TIM_ConfigClockSource+0x140>
 800d5e0:	2b10      	cmp	r3, #16
 800d5e2:	d802      	bhi.n	800d5ea <HAL_TIM_ConfigClockSource+0x62>
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d06f      	beq.n	800d6c8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800d5e8:	e078      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d5ea:	2b20      	cmp	r3, #32
 800d5ec:	d06c      	beq.n	800d6c8 <HAL_TIM_ConfigClockSource+0x140>
 800d5ee:	2b30      	cmp	r3, #48	; 0x30
 800d5f0:	d06a      	beq.n	800d6c8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800d5f2:	e073      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d5f4:	2b70      	cmp	r3, #112	; 0x70
 800d5f6:	d00d      	beq.n	800d614 <HAL_TIM_ConfigClockSource+0x8c>
 800d5f8:	2b70      	cmp	r3, #112	; 0x70
 800d5fa:	d804      	bhi.n	800d606 <HAL_TIM_ConfigClockSource+0x7e>
 800d5fc:	2b50      	cmp	r3, #80	; 0x50
 800d5fe:	d033      	beq.n	800d668 <HAL_TIM_ConfigClockSource+0xe0>
 800d600:	2b60      	cmp	r3, #96	; 0x60
 800d602:	d041      	beq.n	800d688 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800d604:	e06a      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d606:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d60a:	d066      	beq.n	800d6da <HAL_TIM_ConfigClockSource+0x152>
 800d60c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d610:	d017      	beq.n	800d642 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800d612:	e063      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	6818      	ldr	r0, [r3, #0]
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	6899      	ldr	r1, [r3, #8]
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	685a      	ldr	r2, [r3, #4]
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	68db      	ldr	r3, [r3, #12]
 800d624:	f000 fb5a 	bl	800dcdc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	689b      	ldr	r3, [r3, #8]
 800d62e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d636:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	68fa      	ldr	r2, [r7, #12]
 800d63e:	609a      	str	r2, [r3, #8]
      break;
 800d640:	e04c      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	6818      	ldr	r0, [r3, #0]
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	6899      	ldr	r1, [r3, #8]
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	685a      	ldr	r2, [r3, #4]
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	68db      	ldr	r3, [r3, #12]
 800d652:	f000 fb43 	bl	800dcdc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	689a      	ldr	r2, [r3, #8]
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d664:	609a      	str	r2, [r3, #8]
      break;
 800d666:	e039      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6818      	ldr	r0, [r3, #0]
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	6859      	ldr	r1, [r3, #4]
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	68db      	ldr	r3, [r3, #12]
 800d674:	461a      	mov	r2, r3
 800d676:	f000 fab7 	bl	800dbe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	2150      	movs	r1, #80	; 0x50
 800d680:	4618      	mov	r0, r3
 800d682:	f000 fb10 	bl	800dca6 <TIM_ITRx_SetConfig>
      break;
 800d686:	e029      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6818      	ldr	r0, [r3, #0]
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	6859      	ldr	r1, [r3, #4]
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	68db      	ldr	r3, [r3, #12]
 800d694:	461a      	mov	r2, r3
 800d696:	f000 fad6 	bl	800dc46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	2160      	movs	r1, #96	; 0x60
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	f000 fb00 	bl	800dca6 <TIM_ITRx_SetConfig>
      break;
 800d6a6:	e019      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	6818      	ldr	r0, [r3, #0]
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	6859      	ldr	r1, [r3, #4]
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	68db      	ldr	r3, [r3, #12]
 800d6b4:	461a      	mov	r2, r3
 800d6b6:	f000 fa97 	bl	800dbe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	2140      	movs	r1, #64	; 0x40
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f000 faf0 	bl	800dca6 <TIM_ITRx_SetConfig>
      break;
 800d6c6:	e009      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681a      	ldr	r2, [r3, #0]
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4619      	mov	r1, r3
 800d6d2:	4610      	mov	r0, r2
 800d6d4:	f000 fae7 	bl	800dca6 <TIM_ITRx_SetConfig>
      break;
 800d6d8:	e000      	b.n	800d6dc <HAL_TIM_ConfigClockSource+0x154>
      break;
 800d6da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2201      	movs	r2, #1
 800d6e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d6ec:	2300      	movs	r3, #0
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3710      	adds	r7, #16
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}

0800d6f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d6f6:	b480      	push	{r7}
 800d6f8:	b083      	sub	sp, #12
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d6fe:	bf00      	nop
 800d700:	370c      	adds	r7, #12
 800d702:	46bd      	mov	sp, r7
 800d704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d708:	4770      	bx	lr

0800d70a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d70a:	b480      	push	{r7}
 800d70c:	b083      	sub	sp, #12
 800d70e:	af00      	add	r7, sp, #0
 800d710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d712:	bf00      	nop
 800d714:	370c      	adds	r7, #12
 800d716:	46bd      	mov	sp, r7
 800d718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71c:	4770      	bx	lr

0800d71e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d71e:	b480      	push	{r7}
 800d720:	b083      	sub	sp, #12
 800d722:	af00      	add	r7, sp, #0
 800d724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d726:	bf00      	nop
 800d728:	370c      	adds	r7, #12
 800d72a:	46bd      	mov	sp, r7
 800d72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d730:	4770      	bx	lr

0800d732 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d732:	b480      	push	{r7}
 800d734:	b083      	sub	sp, #12
 800d736:	af00      	add	r7, sp, #0
 800d738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d73a:	bf00      	nop
 800d73c:	370c      	adds	r7, #12
 800d73e:	46bd      	mov	sp, r7
 800d740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d744:	4770      	bx	lr
	...

0800d748 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d748:	b480      	push	{r7}
 800d74a:	b085      	sub	sp, #20
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	6078      	str	r0, [r7, #4]
 800d750:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	4a40      	ldr	r2, [pc, #256]	; (800d85c <TIM_Base_SetConfig+0x114>)
 800d75c:	4293      	cmp	r3, r2
 800d75e:	d013      	beq.n	800d788 <TIM_Base_SetConfig+0x40>
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d766:	d00f      	beq.n	800d788 <TIM_Base_SetConfig+0x40>
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	4a3d      	ldr	r2, [pc, #244]	; (800d860 <TIM_Base_SetConfig+0x118>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d00b      	beq.n	800d788 <TIM_Base_SetConfig+0x40>
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	4a3c      	ldr	r2, [pc, #240]	; (800d864 <TIM_Base_SetConfig+0x11c>)
 800d774:	4293      	cmp	r3, r2
 800d776:	d007      	beq.n	800d788 <TIM_Base_SetConfig+0x40>
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	4a3b      	ldr	r2, [pc, #236]	; (800d868 <TIM_Base_SetConfig+0x120>)
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d003      	beq.n	800d788 <TIM_Base_SetConfig+0x40>
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	4a3a      	ldr	r2, [pc, #232]	; (800d86c <TIM_Base_SetConfig+0x124>)
 800d784:	4293      	cmp	r3, r2
 800d786:	d108      	bne.n	800d79a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d78e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	68fa      	ldr	r2, [r7, #12]
 800d796:	4313      	orrs	r3, r2
 800d798:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	4a2f      	ldr	r2, [pc, #188]	; (800d85c <TIM_Base_SetConfig+0x114>)
 800d79e:	4293      	cmp	r3, r2
 800d7a0:	d02b      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d7a8:	d027      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	4a2c      	ldr	r2, [pc, #176]	; (800d860 <TIM_Base_SetConfig+0x118>)
 800d7ae:	4293      	cmp	r3, r2
 800d7b0:	d023      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	4a2b      	ldr	r2, [pc, #172]	; (800d864 <TIM_Base_SetConfig+0x11c>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d01f      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4a2a      	ldr	r2, [pc, #168]	; (800d868 <TIM_Base_SetConfig+0x120>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d01b      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	4a29      	ldr	r2, [pc, #164]	; (800d86c <TIM_Base_SetConfig+0x124>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d017      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	4a28      	ldr	r2, [pc, #160]	; (800d870 <TIM_Base_SetConfig+0x128>)
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d013      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	4a27      	ldr	r2, [pc, #156]	; (800d874 <TIM_Base_SetConfig+0x12c>)
 800d7d6:	4293      	cmp	r3, r2
 800d7d8:	d00f      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	4a26      	ldr	r2, [pc, #152]	; (800d878 <TIM_Base_SetConfig+0x130>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	d00b      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	4a25      	ldr	r2, [pc, #148]	; (800d87c <TIM_Base_SetConfig+0x134>)
 800d7e6:	4293      	cmp	r3, r2
 800d7e8:	d007      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	4a24      	ldr	r2, [pc, #144]	; (800d880 <TIM_Base_SetConfig+0x138>)
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	d003      	beq.n	800d7fa <TIM_Base_SetConfig+0xb2>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	4a23      	ldr	r2, [pc, #140]	; (800d884 <TIM_Base_SetConfig+0x13c>)
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	d108      	bne.n	800d80c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	68db      	ldr	r3, [r3, #12]
 800d806:	68fa      	ldr	r2, [r7, #12]
 800d808:	4313      	orrs	r3, r2
 800d80a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	695b      	ldr	r3, [r3, #20]
 800d816:	4313      	orrs	r3, r2
 800d818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	68fa      	ldr	r2, [r7, #12]
 800d81e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	689a      	ldr	r2, [r3, #8]
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	681a      	ldr	r2, [r3, #0]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	4a0a      	ldr	r2, [pc, #40]	; (800d85c <TIM_Base_SetConfig+0x114>)
 800d834:	4293      	cmp	r3, r2
 800d836:	d003      	beq.n	800d840 <TIM_Base_SetConfig+0xf8>
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	4a0c      	ldr	r2, [pc, #48]	; (800d86c <TIM_Base_SetConfig+0x124>)
 800d83c:	4293      	cmp	r3, r2
 800d83e:	d103      	bne.n	800d848 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	691a      	ldr	r2, [r3, #16]
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2201      	movs	r2, #1
 800d84c:	615a      	str	r2, [r3, #20]
}
 800d84e:	bf00      	nop
 800d850:	3714      	adds	r7, #20
 800d852:	46bd      	mov	sp, r7
 800d854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d858:	4770      	bx	lr
 800d85a:	bf00      	nop
 800d85c:	40010000 	.word	0x40010000
 800d860:	40000400 	.word	0x40000400
 800d864:	40000800 	.word	0x40000800
 800d868:	40000c00 	.word	0x40000c00
 800d86c:	40010400 	.word	0x40010400
 800d870:	40014000 	.word	0x40014000
 800d874:	40014400 	.word	0x40014400
 800d878:	40014800 	.word	0x40014800
 800d87c:	40001800 	.word	0x40001800
 800d880:	40001c00 	.word	0x40001c00
 800d884:	40002000 	.word	0x40002000

0800d888 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d888:	b480      	push	{r7}
 800d88a:	b087      	sub	sp, #28
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
 800d890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	6a1b      	ldr	r3, [r3, #32]
 800d896:	f023 0201 	bic.w	r2, r3, #1
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	6a1b      	ldr	r3, [r3, #32]
 800d8a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	685b      	ldr	r3, [r3, #4]
 800d8a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	699b      	ldr	r3, [r3, #24]
 800d8ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d8b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	f023 0303 	bic.w	r3, r3, #3
 800d8be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	68fa      	ldr	r2, [r7, #12]
 800d8c6:	4313      	orrs	r3, r2
 800d8c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d8ca:	697b      	ldr	r3, [r7, #20]
 800d8cc:	f023 0302 	bic.w	r3, r3, #2
 800d8d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	689b      	ldr	r3, [r3, #8]
 800d8d6:	697a      	ldr	r2, [r7, #20]
 800d8d8:	4313      	orrs	r3, r2
 800d8da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	4a20      	ldr	r2, [pc, #128]	; (800d960 <TIM_OC1_SetConfig+0xd8>)
 800d8e0:	4293      	cmp	r3, r2
 800d8e2:	d003      	beq.n	800d8ec <TIM_OC1_SetConfig+0x64>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	4a1f      	ldr	r2, [pc, #124]	; (800d964 <TIM_OC1_SetConfig+0xdc>)
 800d8e8:	4293      	cmp	r3, r2
 800d8ea:	d10c      	bne.n	800d906 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d8ec:	697b      	ldr	r3, [r7, #20]
 800d8ee:	f023 0308 	bic.w	r3, r3, #8
 800d8f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	68db      	ldr	r3, [r3, #12]
 800d8f8:	697a      	ldr	r2, [r7, #20]
 800d8fa:	4313      	orrs	r3, r2
 800d8fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d8fe:	697b      	ldr	r3, [r7, #20]
 800d900:	f023 0304 	bic.w	r3, r3, #4
 800d904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	4a15      	ldr	r2, [pc, #84]	; (800d960 <TIM_OC1_SetConfig+0xd8>)
 800d90a:	4293      	cmp	r3, r2
 800d90c:	d003      	beq.n	800d916 <TIM_OC1_SetConfig+0x8e>
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	4a14      	ldr	r2, [pc, #80]	; (800d964 <TIM_OC1_SetConfig+0xdc>)
 800d912:	4293      	cmp	r3, r2
 800d914:	d111      	bne.n	800d93a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d91c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d91e:	693b      	ldr	r3, [r7, #16]
 800d920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	695b      	ldr	r3, [r3, #20]
 800d92a:	693a      	ldr	r2, [r7, #16]
 800d92c:	4313      	orrs	r3, r2
 800d92e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	699b      	ldr	r3, [r3, #24]
 800d934:	693a      	ldr	r2, [r7, #16]
 800d936:	4313      	orrs	r3, r2
 800d938:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	693a      	ldr	r2, [r7, #16]
 800d93e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	68fa      	ldr	r2, [r7, #12]
 800d944:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	685a      	ldr	r2, [r3, #4]
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	697a      	ldr	r2, [r7, #20]
 800d952:	621a      	str	r2, [r3, #32]
}
 800d954:	bf00      	nop
 800d956:	371c      	adds	r7, #28
 800d958:	46bd      	mov	sp, r7
 800d95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95e:	4770      	bx	lr
 800d960:	40010000 	.word	0x40010000
 800d964:	40010400 	.word	0x40010400

0800d968 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d968:	b480      	push	{r7}
 800d96a:	b087      	sub	sp, #28
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
 800d970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	6a1b      	ldr	r3, [r3, #32]
 800d976:	f023 0210 	bic.w	r2, r3, #16
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	6a1b      	ldr	r3, [r3, #32]
 800d982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	685b      	ldr	r3, [r3, #4]
 800d988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	699b      	ldr	r3, [r3, #24]
 800d98e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d99e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	021b      	lsls	r3, r3, #8
 800d9a6:	68fa      	ldr	r2, [r7, #12]
 800d9a8:	4313      	orrs	r3, r2
 800d9aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d9ac:	697b      	ldr	r3, [r7, #20]
 800d9ae:	f023 0320 	bic.w	r3, r3, #32
 800d9b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	689b      	ldr	r3, [r3, #8]
 800d9b8:	011b      	lsls	r3, r3, #4
 800d9ba:	697a      	ldr	r2, [r7, #20]
 800d9bc:	4313      	orrs	r3, r2
 800d9be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	4a22      	ldr	r2, [pc, #136]	; (800da4c <TIM_OC2_SetConfig+0xe4>)
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d003      	beq.n	800d9d0 <TIM_OC2_SetConfig+0x68>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	4a21      	ldr	r2, [pc, #132]	; (800da50 <TIM_OC2_SetConfig+0xe8>)
 800d9cc:	4293      	cmp	r3, r2
 800d9ce:	d10d      	bne.n	800d9ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d9d0:	697b      	ldr	r3, [r7, #20]
 800d9d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	68db      	ldr	r3, [r3, #12]
 800d9dc:	011b      	lsls	r3, r3, #4
 800d9de:	697a      	ldr	r2, [r7, #20]
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	4a17      	ldr	r2, [pc, #92]	; (800da4c <TIM_OC2_SetConfig+0xe4>)
 800d9f0:	4293      	cmp	r3, r2
 800d9f2:	d003      	beq.n	800d9fc <TIM_OC2_SetConfig+0x94>
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	4a16      	ldr	r2, [pc, #88]	; (800da50 <TIM_OC2_SetConfig+0xe8>)
 800d9f8:	4293      	cmp	r3, r2
 800d9fa:	d113      	bne.n	800da24 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800da02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800da0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	695b      	ldr	r3, [r3, #20]
 800da10:	009b      	lsls	r3, r3, #2
 800da12:	693a      	ldr	r2, [r7, #16]
 800da14:	4313      	orrs	r3, r2
 800da16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	699b      	ldr	r3, [r3, #24]
 800da1c:	009b      	lsls	r3, r3, #2
 800da1e:	693a      	ldr	r2, [r7, #16]
 800da20:	4313      	orrs	r3, r2
 800da22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	693a      	ldr	r2, [r7, #16]
 800da28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	68fa      	ldr	r2, [r7, #12]
 800da2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	685a      	ldr	r2, [r3, #4]
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	697a      	ldr	r2, [r7, #20]
 800da3c:	621a      	str	r2, [r3, #32]
}
 800da3e:	bf00      	nop
 800da40:	371c      	adds	r7, #28
 800da42:	46bd      	mov	sp, r7
 800da44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da48:	4770      	bx	lr
 800da4a:	bf00      	nop
 800da4c:	40010000 	.word	0x40010000
 800da50:	40010400 	.word	0x40010400

0800da54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800da54:	b480      	push	{r7}
 800da56:	b087      	sub	sp, #28
 800da58:	af00      	add	r7, sp, #0
 800da5a:	6078      	str	r0, [r7, #4]
 800da5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6a1b      	ldr	r3, [r3, #32]
 800da62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	6a1b      	ldr	r3, [r3, #32]
 800da6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	685b      	ldr	r3, [r3, #4]
 800da74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	69db      	ldr	r3, [r3, #28]
 800da7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f023 0303 	bic.w	r3, r3, #3
 800da8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	68fa      	ldr	r2, [r7, #12]
 800da92:	4313      	orrs	r3, r2
 800da94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800da96:	697b      	ldr	r3, [r7, #20]
 800da98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800da9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	689b      	ldr	r3, [r3, #8]
 800daa2:	021b      	lsls	r3, r3, #8
 800daa4:	697a      	ldr	r2, [r7, #20]
 800daa6:	4313      	orrs	r3, r2
 800daa8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	4a21      	ldr	r2, [pc, #132]	; (800db34 <TIM_OC3_SetConfig+0xe0>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	d003      	beq.n	800daba <TIM_OC3_SetConfig+0x66>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	4a20      	ldr	r2, [pc, #128]	; (800db38 <TIM_OC3_SetConfig+0xe4>)
 800dab6:	4293      	cmp	r3, r2
 800dab8:	d10d      	bne.n	800dad6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dac0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	68db      	ldr	r3, [r3, #12]
 800dac6:	021b      	lsls	r3, r3, #8
 800dac8:	697a      	ldr	r2, [r7, #20]
 800daca:	4313      	orrs	r3, r2
 800dacc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dace:	697b      	ldr	r3, [r7, #20]
 800dad0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	4a16      	ldr	r2, [pc, #88]	; (800db34 <TIM_OC3_SetConfig+0xe0>)
 800dada:	4293      	cmp	r3, r2
 800dadc:	d003      	beq.n	800dae6 <TIM_OC3_SetConfig+0x92>
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	4a15      	ldr	r2, [pc, #84]	; (800db38 <TIM_OC3_SetConfig+0xe4>)
 800dae2:	4293      	cmp	r3, r2
 800dae4:	d113      	bne.n	800db0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800daec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800daf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	695b      	ldr	r3, [r3, #20]
 800dafa:	011b      	lsls	r3, r3, #4
 800dafc:	693a      	ldr	r2, [r7, #16]
 800dafe:	4313      	orrs	r3, r2
 800db00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800db02:	683b      	ldr	r3, [r7, #0]
 800db04:	699b      	ldr	r3, [r3, #24]
 800db06:	011b      	lsls	r3, r3, #4
 800db08:	693a      	ldr	r2, [r7, #16]
 800db0a:	4313      	orrs	r3, r2
 800db0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	693a      	ldr	r2, [r7, #16]
 800db12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800db1a:	683b      	ldr	r3, [r7, #0]
 800db1c:	685a      	ldr	r2, [r3, #4]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	697a      	ldr	r2, [r7, #20]
 800db26:	621a      	str	r2, [r3, #32]
}
 800db28:	bf00      	nop
 800db2a:	371c      	adds	r7, #28
 800db2c:	46bd      	mov	sp, r7
 800db2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db32:	4770      	bx	lr
 800db34:	40010000 	.word	0x40010000
 800db38:	40010400 	.word	0x40010400

0800db3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db3c:	b480      	push	{r7}
 800db3e:	b087      	sub	sp, #28
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
 800db44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6a1b      	ldr	r3, [r3, #32]
 800db4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6a1b      	ldr	r3, [r3, #32]
 800db56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	685b      	ldr	r3, [r3, #4]
 800db5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	69db      	ldr	r3, [r3, #28]
 800db62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800db6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	021b      	lsls	r3, r3, #8
 800db7a:	68fa      	ldr	r2, [r7, #12]
 800db7c:	4313      	orrs	r3, r2
 800db7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800db86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	689b      	ldr	r3, [r3, #8]
 800db8c:	031b      	lsls	r3, r3, #12
 800db8e:	693a      	ldr	r2, [r7, #16]
 800db90:	4313      	orrs	r3, r2
 800db92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	4a12      	ldr	r2, [pc, #72]	; (800dbe0 <TIM_OC4_SetConfig+0xa4>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d003      	beq.n	800dba4 <TIM_OC4_SetConfig+0x68>
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	4a11      	ldr	r2, [pc, #68]	; (800dbe4 <TIM_OC4_SetConfig+0xa8>)
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d109      	bne.n	800dbb8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dbaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	695b      	ldr	r3, [r3, #20]
 800dbb0:	019b      	lsls	r3, r3, #6
 800dbb2:	697a      	ldr	r2, [r7, #20]
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	697a      	ldr	r2, [r7, #20]
 800dbbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	68fa      	ldr	r2, [r7, #12]
 800dbc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dbc4:	683b      	ldr	r3, [r7, #0]
 800dbc6:	685a      	ldr	r2, [r3, #4]
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	693a      	ldr	r2, [r7, #16]
 800dbd0:	621a      	str	r2, [r3, #32]
}
 800dbd2:	bf00      	nop
 800dbd4:	371c      	adds	r7, #28
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbdc:	4770      	bx	lr
 800dbde:	bf00      	nop
 800dbe0:	40010000 	.word	0x40010000
 800dbe4:	40010400 	.word	0x40010400

0800dbe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dbe8:	b480      	push	{r7}
 800dbea:	b087      	sub	sp, #28
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	60f8      	str	r0, [r7, #12]
 800dbf0:	60b9      	str	r1, [r7, #8]
 800dbf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	6a1b      	ldr	r3, [r3, #32]
 800dbf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	6a1b      	ldr	r3, [r3, #32]
 800dbfe:	f023 0201 	bic.w	r2, r3, #1
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	699b      	ldr	r3, [r3, #24]
 800dc0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dc0c:	693b      	ldr	r3, [r7, #16]
 800dc0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dc12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	011b      	lsls	r3, r3, #4
 800dc18:	693a      	ldr	r2, [r7, #16]
 800dc1a:	4313      	orrs	r3, r2
 800dc1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dc1e:	697b      	ldr	r3, [r7, #20]
 800dc20:	f023 030a 	bic.w	r3, r3, #10
 800dc24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dc26:	697a      	ldr	r2, [r7, #20]
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	4313      	orrs	r3, r2
 800dc2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	693a      	ldr	r2, [r7, #16]
 800dc32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	697a      	ldr	r2, [r7, #20]
 800dc38:	621a      	str	r2, [r3, #32]
}
 800dc3a:	bf00      	nop
 800dc3c:	371c      	adds	r7, #28
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc44:	4770      	bx	lr

0800dc46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dc46:	b480      	push	{r7}
 800dc48:	b087      	sub	sp, #28
 800dc4a:	af00      	add	r7, sp, #0
 800dc4c:	60f8      	str	r0, [r7, #12]
 800dc4e:	60b9      	str	r1, [r7, #8]
 800dc50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	6a1b      	ldr	r3, [r3, #32]
 800dc56:	f023 0210 	bic.w	r2, r3, #16
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	699b      	ldr	r3, [r3, #24]
 800dc62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	6a1b      	ldr	r3, [r3, #32]
 800dc68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dc70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	031b      	lsls	r3, r3, #12
 800dc76:	697a      	ldr	r2, [r7, #20]
 800dc78:	4313      	orrs	r3, r2
 800dc7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dc7c:	693b      	ldr	r3, [r7, #16]
 800dc7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dc82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	011b      	lsls	r3, r3, #4
 800dc88:	693a      	ldr	r2, [r7, #16]
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	697a      	ldr	r2, [r7, #20]
 800dc92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	693a      	ldr	r2, [r7, #16]
 800dc98:	621a      	str	r2, [r3, #32]
}
 800dc9a:	bf00      	nop
 800dc9c:	371c      	adds	r7, #28
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca4:	4770      	bx	lr

0800dca6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dca6:	b480      	push	{r7}
 800dca8:	b085      	sub	sp, #20
 800dcaa:	af00      	add	r7, sp, #0
 800dcac:	6078      	str	r0, [r7, #4]
 800dcae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	689b      	ldr	r3, [r3, #8]
 800dcb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dcbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dcbe:	683a      	ldr	r2, [r7, #0]
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	4313      	orrs	r3, r2
 800dcc4:	f043 0307 	orr.w	r3, r3, #7
 800dcc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	68fa      	ldr	r2, [r7, #12]
 800dcce:	609a      	str	r2, [r3, #8]
}
 800dcd0:	bf00      	nop
 800dcd2:	3714      	adds	r7, #20
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr

0800dcdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b087      	sub	sp, #28
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	60f8      	str	r0, [r7, #12]
 800dce4:	60b9      	str	r1, [r7, #8]
 800dce6:	607a      	str	r2, [r7, #4]
 800dce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dcf0:	697b      	ldr	r3, [r7, #20]
 800dcf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dcf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	021a      	lsls	r2, r3, #8
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	431a      	orrs	r2, r3
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	4313      	orrs	r3, r2
 800dd04:	697a      	ldr	r2, [r7, #20]
 800dd06:	4313      	orrs	r3, r2
 800dd08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	697a      	ldr	r2, [r7, #20]
 800dd0e:	609a      	str	r2, [r3, #8]
}
 800dd10:	bf00      	nop
 800dd12:	371c      	adds	r7, #28
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr

0800dd1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b087      	sub	sp, #28
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	60b9      	str	r1, [r7, #8]
 800dd26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	f003 031f 	and.w	r3, r3, #31
 800dd2e:	2201      	movs	r2, #1
 800dd30:	fa02 f303 	lsl.w	r3, r2, r3
 800dd34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	6a1a      	ldr	r2, [r3, #32]
 800dd3a:	697b      	ldr	r3, [r7, #20]
 800dd3c:	43db      	mvns	r3, r3
 800dd3e:	401a      	ands	r2, r3
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	6a1a      	ldr	r2, [r3, #32]
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	f003 031f 	and.w	r3, r3, #31
 800dd4e:	6879      	ldr	r1, [r7, #4]
 800dd50:	fa01 f303 	lsl.w	r3, r1, r3
 800dd54:	431a      	orrs	r2, r3
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	621a      	str	r2, [r3, #32]
}
 800dd5a:	bf00      	nop
 800dd5c:	371c      	adds	r7, #28
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd64:	4770      	bx	lr
	...

0800dd68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dd68:	b480      	push	{r7}
 800dd6a:	b085      	sub	sp, #20
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
 800dd70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd78:	2b01      	cmp	r3, #1
 800dd7a:	d101      	bne.n	800dd80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dd7c:	2302      	movs	r3, #2
 800dd7e:	e05a      	b.n	800de36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	2201      	movs	r2, #1
 800dd84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2202      	movs	r2, #2
 800dd8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	685b      	ldr	r3, [r3, #4]
 800dd96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	689b      	ldr	r3, [r3, #8]
 800dd9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dda6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	68fa      	ldr	r2, [r7, #12]
 800ddae:	4313      	orrs	r3, r2
 800ddb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	68fa      	ldr	r2, [r7, #12]
 800ddb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	4a21      	ldr	r2, [pc, #132]	; (800de44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ddc0:	4293      	cmp	r3, r2
 800ddc2:	d022      	beq.n	800de0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ddcc:	d01d      	beq.n	800de0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	4a1d      	ldr	r2, [pc, #116]	; (800de48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ddd4:	4293      	cmp	r3, r2
 800ddd6:	d018      	beq.n	800de0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	4a1b      	ldr	r2, [pc, #108]	; (800de4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ddde:	4293      	cmp	r3, r2
 800dde0:	d013      	beq.n	800de0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	4a1a      	ldr	r2, [pc, #104]	; (800de50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800dde8:	4293      	cmp	r3, r2
 800ddea:	d00e      	beq.n	800de0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	4a18      	ldr	r2, [pc, #96]	; (800de54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ddf2:	4293      	cmp	r3, r2
 800ddf4:	d009      	beq.n	800de0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	4a17      	ldr	r2, [pc, #92]	; (800de58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ddfc:	4293      	cmp	r3, r2
 800ddfe:	d004      	beq.n	800de0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	4a15      	ldr	r2, [pc, #84]	; (800de5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800de06:	4293      	cmp	r3, r2
 800de08:	d10c      	bne.n	800de24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800de0a:	68bb      	ldr	r3, [r7, #8]
 800de0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800de10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	685b      	ldr	r3, [r3, #4]
 800de16:	68ba      	ldr	r2, [r7, #8]
 800de18:	4313      	orrs	r3, r2
 800de1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	68ba      	ldr	r2, [r7, #8]
 800de22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2201      	movs	r2, #1
 800de28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2200      	movs	r2, #0
 800de30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800de34:	2300      	movs	r3, #0
}
 800de36:	4618      	mov	r0, r3
 800de38:	3714      	adds	r7, #20
 800de3a:	46bd      	mov	sp, r7
 800de3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de40:	4770      	bx	lr
 800de42:	bf00      	nop
 800de44:	40010000 	.word	0x40010000
 800de48:	40000400 	.word	0x40000400
 800de4c:	40000800 	.word	0x40000800
 800de50:	40000c00 	.word	0x40000c00
 800de54:	40010400 	.word	0x40010400
 800de58:	40014000 	.word	0x40014000
 800de5c:	40001800 	.word	0x40001800

0800de60 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800de60:	b480      	push	{r7}
 800de62:	b085      	sub	sp, #20
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
 800de68:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800de6a:	2300      	movs	r3, #0
 800de6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800de74:	2b01      	cmp	r3, #1
 800de76:	d101      	bne.n	800de7c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800de78:	2302      	movs	r3, #2
 800de7a:	e03d      	b.n	800def8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	2201      	movs	r2, #1
 800de80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	68db      	ldr	r3, [r3, #12]
 800de8e:	4313      	orrs	r3, r2
 800de90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800de98:	683b      	ldr	r3, [r7, #0]
 800de9a:	689b      	ldr	r3, [r3, #8]
 800de9c:	4313      	orrs	r3, r2
 800de9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	685b      	ldr	r3, [r3, #4]
 800deaa:	4313      	orrs	r3, r2
 800deac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	4313      	orrs	r3, r2
 800deba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	691b      	ldr	r3, [r3, #16]
 800dec6:	4313      	orrs	r3, r2
 800dec8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	695b      	ldr	r3, [r3, #20]
 800ded4:	4313      	orrs	r3, r2
 800ded6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	69db      	ldr	r3, [r3, #28]
 800dee2:	4313      	orrs	r3, r2
 800dee4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	68fa      	ldr	r2, [r7, #12]
 800deec:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2200      	movs	r2, #0
 800def2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800def6:	2300      	movs	r3, #0
}
 800def8:	4618      	mov	r0, r3
 800defa:	3714      	adds	r7, #20
 800defc:	46bd      	mov	sp, r7
 800defe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df02:	4770      	bx	lr

0800df04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800df04:	b480      	push	{r7}
 800df06:	b083      	sub	sp, #12
 800df08:	af00      	add	r7, sp, #0
 800df0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800df0c:	bf00      	nop
 800df0e:	370c      	adds	r7, #12
 800df10:	46bd      	mov	sp, r7
 800df12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df16:	4770      	bx	lr

0800df18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800df18:	b480      	push	{r7}
 800df1a:	b083      	sub	sp, #12
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800df20:	bf00      	nop
 800df22:	370c      	adds	r7, #12
 800df24:	46bd      	mov	sp, r7
 800df26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2a:	4770      	bx	lr

0800df2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b082      	sub	sp, #8
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d101      	bne.n	800df3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800df3a:	2301      	movs	r3, #1
 800df3c:	e03f      	b.n	800dfbe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800df44:	b2db      	uxtb	r3, r3
 800df46:	2b00      	cmp	r3, #0
 800df48:	d106      	bne.n	800df58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	2200      	movs	r2, #0
 800df4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f7f6 ff1c 	bl	8004d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2224      	movs	r2, #36	; 0x24
 800df5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	68da      	ldr	r2, [r3, #12]
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800df6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	f000 f829 	bl	800dfc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	691a      	ldr	r2, [r3, #16]
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800df84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	695a      	ldr	r2, [r3, #20]
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800df94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	68da      	ldr	r2, [r3, #12]
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800dfa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2220      	movs	r2, #32
 800dfb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	2220      	movs	r2, #32
 800dfb8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800dfbc:	2300      	movs	r3, #0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3708      	adds	r7, #8
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
	...

0800dfc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfcc:	b085      	sub	sp, #20
 800dfce:	af00      	add	r7, sp, #0
 800dfd0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	691b      	ldr	r3, [r3, #16]
 800dfd8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	68da      	ldr	r2, [r3, #12]
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	430a      	orrs	r2, r1
 800dfe6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	689a      	ldr	r2, [r3, #8]
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	691b      	ldr	r3, [r3, #16]
 800dff0:	431a      	orrs	r2, r3
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	695b      	ldr	r3, [r3, #20]
 800dff6:	431a      	orrs	r2, r3
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	69db      	ldr	r3, [r3, #28]
 800dffc:	4313      	orrs	r3, r2
 800dffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	68db      	ldr	r3, [r3, #12]
 800e006:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800e00a:	f023 030c 	bic.w	r3, r3, #12
 800e00e:	687a      	ldr	r2, [r7, #4]
 800e010:	6812      	ldr	r2, [r2, #0]
 800e012:	68f9      	ldr	r1, [r7, #12]
 800e014:	430b      	orrs	r3, r1
 800e016:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	695b      	ldr	r3, [r3, #20]
 800e01e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	699a      	ldr	r2, [r3, #24]
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	430a      	orrs	r2, r1
 800e02c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	69db      	ldr	r3, [r3, #28]
 800e032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e036:	f040 818b 	bne.w	800e350 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	4ac1      	ldr	r2, [pc, #772]	; (800e344 <UART_SetConfig+0x37c>)
 800e040:	4293      	cmp	r3, r2
 800e042:	d005      	beq.n	800e050 <UART_SetConfig+0x88>
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	4abf      	ldr	r2, [pc, #764]	; (800e348 <UART_SetConfig+0x380>)
 800e04a:	4293      	cmp	r3, r2
 800e04c:	f040 80bd 	bne.w	800e1ca <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e050:	f7fd f878 	bl	800b144 <HAL_RCC_GetPCLK2Freq>
 800e054:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e056:	68bb      	ldr	r3, [r7, #8]
 800e058:	461d      	mov	r5, r3
 800e05a:	f04f 0600 	mov.w	r6, #0
 800e05e:	46a8      	mov	r8, r5
 800e060:	46b1      	mov	r9, r6
 800e062:	eb18 0308 	adds.w	r3, r8, r8
 800e066:	eb49 0409 	adc.w	r4, r9, r9
 800e06a:	4698      	mov	r8, r3
 800e06c:	46a1      	mov	r9, r4
 800e06e:	eb18 0805 	adds.w	r8, r8, r5
 800e072:	eb49 0906 	adc.w	r9, r9, r6
 800e076:	f04f 0100 	mov.w	r1, #0
 800e07a:	f04f 0200 	mov.w	r2, #0
 800e07e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e082:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e086:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e08a:	4688      	mov	r8, r1
 800e08c:	4691      	mov	r9, r2
 800e08e:	eb18 0005 	adds.w	r0, r8, r5
 800e092:	eb49 0106 	adc.w	r1, r9, r6
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	685b      	ldr	r3, [r3, #4]
 800e09a:	461d      	mov	r5, r3
 800e09c:	f04f 0600 	mov.w	r6, #0
 800e0a0:	196b      	adds	r3, r5, r5
 800e0a2:	eb46 0406 	adc.w	r4, r6, r6
 800e0a6:	461a      	mov	r2, r3
 800e0a8:	4623      	mov	r3, r4
 800e0aa:	f7f2 fcd7 	bl	8000a5c <__aeabi_uldivmod>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	460c      	mov	r4, r1
 800e0b2:	461a      	mov	r2, r3
 800e0b4:	4ba5      	ldr	r3, [pc, #660]	; (800e34c <UART_SetConfig+0x384>)
 800e0b6:	fba3 2302 	umull	r2, r3, r3, r2
 800e0ba:	095b      	lsrs	r3, r3, #5
 800e0bc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	461d      	mov	r5, r3
 800e0c4:	f04f 0600 	mov.w	r6, #0
 800e0c8:	46a9      	mov	r9, r5
 800e0ca:	46b2      	mov	sl, r6
 800e0cc:	eb19 0309 	adds.w	r3, r9, r9
 800e0d0:	eb4a 040a 	adc.w	r4, sl, sl
 800e0d4:	4699      	mov	r9, r3
 800e0d6:	46a2      	mov	sl, r4
 800e0d8:	eb19 0905 	adds.w	r9, r9, r5
 800e0dc:	eb4a 0a06 	adc.w	sl, sl, r6
 800e0e0:	f04f 0100 	mov.w	r1, #0
 800e0e4:	f04f 0200 	mov.w	r2, #0
 800e0e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e0ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e0f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e0f4:	4689      	mov	r9, r1
 800e0f6:	4692      	mov	sl, r2
 800e0f8:	eb19 0005 	adds.w	r0, r9, r5
 800e0fc:	eb4a 0106 	adc.w	r1, sl, r6
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	685b      	ldr	r3, [r3, #4]
 800e104:	461d      	mov	r5, r3
 800e106:	f04f 0600 	mov.w	r6, #0
 800e10a:	196b      	adds	r3, r5, r5
 800e10c:	eb46 0406 	adc.w	r4, r6, r6
 800e110:	461a      	mov	r2, r3
 800e112:	4623      	mov	r3, r4
 800e114:	f7f2 fca2 	bl	8000a5c <__aeabi_uldivmod>
 800e118:	4603      	mov	r3, r0
 800e11a:	460c      	mov	r4, r1
 800e11c:	461a      	mov	r2, r3
 800e11e:	4b8b      	ldr	r3, [pc, #556]	; (800e34c <UART_SetConfig+0x384>)
 800e120:	fba3 1302 	umull	r1, r3, r3, r2
 800e124:	095b      	lsrs	r3, r3, #5
 800e126:	2164      	movs	r1, #100	; 0x64
 800e128:	fb01 f303 	mul.w	r3, r1, r3
 800e12c:	1ad3      	subs	r3, r2, r3
 800e12e:	00db      	lsls	r3, r3, #3
 800e130:	3332      	adds	r3, #50	; 0x32
 800e132:	4a86      	ldr	r2, [pc, #536]	; (800e34c <UART_SetConfig+0x384>)
 800e134:	fba2 2303 	umull	r2, r3, r2, r3
 800e138:	095b      	lsrs	r3, r3, #5
 800e13a:	005b      	lsls	r3, r3, #1
 800e13c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e140:	4498      	add	r8, r3
 800e142:	68bb      	ldr	r3, [r7, #8]
 800e144:	461d      	mov	r5, r3
 800e146:	f04f 0600 	mov.w	r6, #0
 800e14a:	46a9      	mov	r9, r5
 800e14c:	46b2      	mov	sl, r6
 800e14e:	eb19 0309 	adds.w	r3, r9, r9
 800e152:	eb4a 040a 	adc.w	r4, sl, sl
 800e156:	4699      	mov	r9, r3
 800e158:	46a2      	mov	sl, r4
 800e15a:	eb19 0905 	adds.w	r9, r9, r5
 800e15e:	eb4a 0a06 	adc.w	sl, sl, r6
 800e162:	f04f 0100 	mov.w	r1, #0
 800e166:	f04f 0200 	mov.w	r2, #0
 800e16a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e16e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e172:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e176:	4689      	mov	r9, r1
 800e178:	4692      	mov	sl, r2
 800e17a:	eb19 0005 	adds.w	r0, r9, r5
 800e17e:	eb4a 0106 	adc.w	r1, sl, r6
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	685b      	ldr	r3, [r3, #4]
 800e186:	461d      	mov	r5, r3
 800e188:	f04f 0600 	mov.w	r6, #0
 800e18c:	196b      	adds	r3, r5, r5
 800e18e:	eb46 0406 	adc.w	r4, r6, r6
 800e192:	461a      	mov	r2, r3
 800e194:	4623      	mov	r3, r4
 800e196:	f7f2 fc61 	bl	8000a5c <__aeabi_uldivmod>
 800e19a:	4603      	mov	r3, r0
 800e19c:	460c      	mov	r4, r1
 800e19e:	461a      	mov	r2, r3
 800e1a0:	4b6a      	ldr	r3, [pc, #424]	; (800e34c <UART_SetConfig+0x384>)
 800e1a2:	fba3 1302 	umull	r1, r3, r3, r2
 800e1a6:	095b      	lsrs	r3, r3, #5
 800e1a8:	2164      	movs	r1, #100	; 0x64
 800e1aa:	fb01 f303 	mul.w	r3, r1, r3
 800e1ae:	1ad3      	subs	r3, r2, r3
 800e1b0:	00db      	lsls	r3, r3, #3
 800e1b2:	3332      	adds	r3, #50	; 0x32
 800e1b4:	4a65      	ldr	r2, [pc, #404]	; (800e34c <UART_SetConfig+0x384>)
 800e1b6:	fba2 2303 	umull	r2, r3, r2, r3
 800e1ba:	095b      	lsrs	r3, r3, #5
 800e1bc:	f003 0207 	and.w	r2, r3, #7
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	4442      	add	r2, r8
 800e1c6:	609a      	str	r2, [r3, #8]
 800e1c8:	e26f      	b.n	800e6aa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e1ca:	f7fc ffa7 	bl	800b11c <HAL_RCC_GetPCLK1Freq>
 800e1ce:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	461d      	mov	r5, r3
 800e1d4:	f04f 0600 	mov.w	r6, #0
 800e1d8:	46a8      	mov	r8, r5
 800e1da:	46b1      	mov	r9, r6
 800e1dc:	eb18 0308 	adds.w	r3, r8, r8
 800e1e0:	eb49 0409 	adc.w	r4, r9, r9
 800e1e4:	4698      	mov	r8, r3
 800e1e6:	46a1      	mov	r9, r4
 800e1e8:	eb18 0805 	adds.w	r8, r8, r5
 800e1ec:	eb49 0906 	adc.w	r9, r9, r6
 800e1f0:	f04f 0100 	mov.w	r1, #0
 800e1f4:	f04f 0200 	mov.w	r2, #0
 800e1f8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e1fc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e200:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e204:	4688      	mov	r8, r1
 800e206:	4691      	mov	r9, r2
 800e208:	eb18 0005 	adds.w	r0, r8, r5
 800e20c:	eb49 0106 	adc.w	r1, r9, r6
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	685b      	ldr	r3, [r3, #4]
 800e214:	461d      	mov	r5, r3
 800e216:	f04f 0600 	mov.w	r6, #0
 800e21a:	196b      	adds	r3, r5, r5
 800e21c:	eb46 0406 	adc.w	r4, r6, r6
 800e220:	461a      	mov	r2, r3
 800e222:	4623      	mov	r3, r4
 800e224:	f7f2 fc1a 	bl	8000a5c <__aeabi_uldivmod>
 800e228:	4603      	mov	r3, r0
 800e22a:	460c      	mov	r4, r1
 800e22c:	461a      	mov	r2, r3
 800e22e:	4b47      	ldr	r3, [pc, #284]	; (800e34c <UART_SetConfig+0x384>)
 800e230:	fba3 2302 	umull	r2, r3, r3, r2
 800e234:	095b      	lsrs	r3, r3, #5
 800e236:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e23a:	68bb      	ldr	r3, [r7, #8]
 800e23c:	461d      	mov	r5, r3
 800e23e:	f04f 0600 	mov.w	r6, #0
 800e242:	46a9      	mov	r9, r5
 800e244:	46b2      	mov	sl, r6
 800e246:	eb19 0309 	adds.w	r3, r9, r9
 800e24a:	eb4a 040a 	adc.w	r4, sl, sl
 800e24e:	4699      	mov	r9, r3
 800e250:	46a2      	mov	sl, r4
 800e252:	eb19 0905 	adds.w	r9, r9, r5
 800e256:	eb4a 0a06 	adc.w	sl, sl, r6
 800e25a:	f04f 0100 	mov.w	r1, #0
 800e25e:	f04f 0200 	mov.w	r2, #0
 800e262:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e266:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e26a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e26e:	4689      	mov	r9, r1
 800e270:	4692      	mov	sl, r2
 800e272:	eb19 0005 	adds.w	r0, r9, r5
 800e276:	eb4a 0106 	adc.w	r1, sl, r6
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	685b      	ldr	r3, [r3, #4]
 800e27e:	461d      	mov	r5, r3
 800e280:	f04f 0600 	mov.w	r6, #0
 800e284:	196b      	adds	r3, r5, r5
 800e286:	eb46 0406 	adc.w	r4, r6, r6
 800e28a:	461a      	mov	r2, r3
 800e28c:	4623      	mov	r3, r4
 800e28e:	f7f2 fbe5 	bl	8000a5c <__aeabi_uldivmod>
 800e292:	4603      	mov	r3, r0
 800e294:	460c      	mov	r4, r1
 800e296:	461a      	mov	r2, r3
 800e298:	4b2c      	ldr	r3, [pc, #176]	; (800e34c <UART_SetConfig+0x384>)
 800e29a:	fba3 1302 	umull	r1, r3, r3, r2
 800e29e:	095b      	lsrs	r3, r3, #5
 800e2a0:	2164      	movs	r1, #100	; 0x64
 800e2a2:	fb01 f303 	mul.w	r3, r1, r3
 800e2a6:	1ad3      	subs	r3, r2, r3
 800e2a8:	00db      	lsls	r3, r3, #3
 800e2aa:	3332      	adds	r3, #50	; 0x32
 800e2ac:	4a27      	ldr	r2, [pc, #156]	; (800e34c <UART_SetConfig+0x384>)
 800e2ae:	fba2 2303 	umull	r2, r3, r2, r3
 800e2b2:	095b      	lsrs	r3, r3, #5
 800e2b4:	005b      	lsls	r3, r3, #1
 800e2b6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e2ba:	4498      	add	r8, r3
 800e2bc:	68bb      	ldr	r3, [r7, #8]
 800e2be:	461d      	mov	r5, r3
 800e2c0:	f04f 0600 	mov.w	r6, #0
 800e2c4:	46a9      	mov	r9, r5
 800e2c6:	46b2      	mov	sl, r6
 800e2c8:	eb19 0309 	adds.w	r3, r9, r9
 800e2cc:	eb4a 040a 	adc.w	r4, sl, sl
 800e2d0:	4699      	mov	r9, r3
 800e2d2:	46a2      	mov	sl, r4
 800e2d4:	eb19 0905 	adds.w	r9, r9, r5
 800e2d8:	eb4a 0a06 	adc.w	sl, sl, r6
 800e2dc:	f04f 0100 	mov.w	r1, #0
 800e2e0:	f04f 0200 	mov.w	r2, #0
 800e2e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e2e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e2ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e2f0:	4689      	mov	r9, r1
 800e2f2:	4692      	mov	sl, r2
 800e2f4:	eb19 0005 	adds.w	r0, r9, r5
 800e2f8:	eb4a 0106 	adc.w	r1, sl, r6
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	685b      	ldr	r3, [r3, #4]
 800e300:	461d      	mov	r5, r3
 800e302:	f04f 0600 	mov.w	r6, #0
 800e306:	196b      	adds	r3, r5, r5
 800e308:	eb46 0406 	adc.w	r4, r6, r6
 800e30c:	461a      	mov	r2, r3
 800e30e:	4623      	mov	r3, r4
 800e310:	f7f2 fba4 	bl	8000a5c <__aeabi_uldivmod>
 800e314:	4603      	mov	r3, r0
 800e316:	460c      	mov	r4, r1
 800e318:	461a      	mov	r2, r3
 800e31a:	4b0c      	ldr	r3, [pc, #48]	; (800e34c <UART_SetConfig+0x384>)
 800e31c:	fba3 1302 	umull	r1, r3, r3, r2
 800e320:	095b      	lsrs	r3, r3, #5
 800e322:	2164      	movs	r1, #100	; 0x64
 800e324:	fb01 f303 	mul.w	r3, r1, r3
 800e328:	1ad3      	subs	r3, r2, r3
 800e32a:	00db      	lsls	r3, r3, #3
 800e32c:	3332      	adds	r3, #50	; 0x32
 800e32e:	4a07      	ldr	r2, [pc, #28]	; (800e34c <UART_SetConfig+0x384>)
 800e330:	fba2 2303 	umull	r2, r3, r2, r3
 800e334:	095b      	lsrs	r3, r3, #5
 800e336:	f003 0207 	and.w	r2, r3, #7
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	4442      	add	r2, r8
 800e340:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800e342:	e1b2      	b.n	800e6aa <UART_SetConfig+0x6e2>
 800e344:	40011000 	.word	0x40011000
 800e348:	40011400 	.word	0x40011400
 800e34c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	4ad7      	ldr	r2, [pc, #860]	; (800e6b4 <UART_SetConfig+0x6ec>)
 800e356:	4293      	cmp	r3, r2
 800e358:	d005      	beq.n	800e366 <UART_SetConfig+0x39e>
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	4ad6      	ldr	r2, [pc, #856]	; (800e6b8 <UART_SetConfig+0x6f0>)
 800e360:	4293      	cmp	r3, r2
 800e362:	f040 80d1 	bne.w	800e508 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800e366:	f7fc feed 	bl	800b144 <HAL_RCC_GetPCLK2Freq>
 800e36a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	469a      	mov	sl, r3
 800e370:	f04f 0b00 	mov.w	fp, #0
 800e374:	46d0      	mov	r8, sl
 800e376:	46d9      	mov	r9, fp
 800e378:	eb18 0308 	adds.w	r3, r8, r8
 800e37c:	eb49 0409 	adc.w	r4, r9, r9
 800e380:	4698      	mov	r8, r3
 800e382:	46a1      	mov	r9, r4
 800e384:	eb18 080a 	adds.w	r8, r8, sl
 800e388:	eb49 090b 	adc.w	r9, r9, fp
 800e38c:	f04f 0100 	mov.w	r1, #0
 800e390:	f04f 0200 	mov.w	r2, #0
 800e394:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e398:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e39c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e3a0:	4688      	mov	r8, r1
 800e3a2:	4691      	mov	r9, r2
 800e3a4:	eb1a 0508 	adds.w	r5, sl, r8
 800e3a8:	eb4b 0609 	adc.w	r6, fp, r9
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	685b      	ldr	r3, [r3, #4]
 800e3b0:	4619      	mov	r1, r3
 800e3b2:	f04f 0200 	mov.w	r2, #0
 800e3b6:	f04f 0300 	mov.w	r3, #0
 800e3ba:	f04f 0400 	mov.w	r4, #0
 800e3be:	0094      	lsls	r4, r2, #2
 800e3c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e3c4:	008b      	lsls	r3, r1, #2
 800e3c6:	461a      	mov	r2, r3
 800e3c8:	4623      	mov	r3, r4
 800e3ca:	4628      	mov	r0, r5
 800e3cc:	4631      	mov	r1, r6
 800e3ce:	f7f2 fb45 	bl	8000a5c <__aeabi_uldivmod>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	460c      	mov	r4, r1
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	4bb8      	ldr	r3, [pc, #736]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e3da:	fba3 2302 	umull	r2, r3, r3, r2
 800e3de:	095b      	lsrs	r3, r3, #5
 800e3e0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	469b      	mov	fp, r3
 800e3e8:	f04f 0c00 	mov.w	ip, #0
 800e3ec:	46d9      	mov	r9, fp
 800e3ee:	46e2      	mov	sl, ip
 800e3f0:	eb19 0309 	adds.w	r3, r9, r9
 800e3f4:	eb4a 040a 	adc.w	r4, sl, sl
 800e3f8:	4699      	mov	r9, r3
 800e3fa:	46a2      	mov	sl, r4
 800e3fc:	eb19 090b 	adds.w	r9, r9, fp
 800e400:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e404:	f04f 0100 	mov.w	r1, #0
 800e408:	f04f 0200 	mov.w	r2, #0
 800e40c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e410:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e414:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e418:	4689      	mov	r9, r1
 800e41a:	4692      	mov	sl, r2
 800e41c:	eb1b 0509 	adds.w	r5, fp, r9
 800e420:	eb4c 060a 	adc.w	r6, ip, sl
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	685b      	ldr	r3, [r3, #4]
 800e428:	4619      	mov	r1, r3
 800e42a:	f04f 0200 	mov.w	r2, #0
 800e42e:	f04f 0300 	mov.w	r3, #0
 800e432:	f04f 0400 	mov.w	r4, #0
 800e436:	0094      	lsls	r4, r2, #2
 800e438:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e43c:	008b      	lsls	r3, r1, #2
 800e43e:	461a      	mov	r2, r3
 800e440:	4623      	mov	r3, r4
 800e442:	4628      	mov	r0, r5
 800e444:	4631      	mov	r1, r6
 800e446:	f7f2 fb09 	bl	8000a5c <__aeabi_uldivmod>
 800e44a:	4603      	mov	r3, r0
 800e44c:	460c      	mov	r4, r1
 800e44e:	461a      	mov	r2, r3
 800e450:	4b9a      	ldr	r3, [pc, #616]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e452:	fba3 1302 	umull	r1, r3, r3, r2
 800e456:	095b      	lsrs	r3, r3, #5
 800e458:	2164      	movs	r1, #100	; 0x64
 800e45a:	fb01 f303 	mul.w	r3, r1, r3
 800e45e:	1ad3      	subs	r3, r2, r3
 800e460:	011b      	lsls	r3, r3, #4
 800e462:	3332      	adds	r3, #50	; 0x32
 800e464:	4a95      	ldr	r2, [pc, #596]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e466:	fba2 2303 	umull	r2, r3, r2, r3
 800e46a:	095b      	lsrs	r3, r3, #5
 800e46c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e470:	4498      	add	r8, r3
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	469b      	mov	fp, r3
 800e476:	f04f 0c00 	mov.w	ip, #0
 800e47a:	46d9      	mov	r9, fp
 800e47c:	46e2      	mov	sl, ip
 800e47e:	eb19 0309 	adds.w	r3, r9, r9
 800e482:	eb4a 040a 	adc.w	r4, sl, sl
 800e486:	4699      	mov	r9, r3
 800e488:	46a2      	mov	sl, r4
 800e48a:	eb19 090b 	adds.w	r9, r9, fp
 800e48e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e492:	f04f 0100 	mov.w	r1, #0
 800e496:	f04f 0200 	mov.w	r2, #0
 800e49a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e49e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e4a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e4a6:	4689      	mov	r9, r1
 800e4a8:	4692      	mov	sl, r2
 800e4aa:	eb1b 0509 	adds.w	r5, fp, r9
 800e4ae:	eb4c 060a 	adc.w	r6, ip, sl
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	685b      	ldr	r3, [r3, #4]
 800e4b6:	4619      	mov	r1, r3
 800e4b8:	f04f 0200 	mov.w	r2, #0
 800e4bc:	f04f 0300 	mov.w	r3, #0
 800e4c0:	f04f 0400 	mov.w	r4, #0
 800e4c4:	0094      	lsls	r4, r2, #2
 800e4c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e4ca:	008b      	lsls	r3, r1, #2
 800e4cc:	461a      	mov	r2, r3
 800e4ce:	4623      	mov	r3, r4
 800e4d0:	4628      	mov	r0, r5
 800e4d2:	4631      	mov	r1, r6
 800e4d4:	f7f2 fac2 	bl	8000a5c <__aeabi_uldivmod>
 800e4d8:	4603      	mov	r3, r0
 800e4da:	460c      	mov	r4, r1
 800e4dc:	461a      	mov	r2, r3
 800e4de:	4b77      	ldr	r3, [pc, #476]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e4e0:	fba3 1302 	umull	r1, r3, r3, r2
 800e4e4:	095b      	lsrs	r3, r3, #5
 800e4e6:	2164      	movs	r1, #100	; 0x64
 800e4e8:	fb01 f303 	mul.w	r3, r1, r3
 800e4ec:	1ad3      	subs	r3, r2, r3
 800e4ee:	011b      	lsls	r3, r3, #4
 800e4f0:	3332      	adds	r3, #50	; 0x32
 800e4f2:	4a72      	ldr	r2, [pc, #456]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e4f4:	fba2 2303 	umull	r2, r3, r2, r3
 800e4f8:	095b      	lsrs	r3, r3, #5
 800e4fa:	f003 020f 	and.w	r2, r3, #15
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	4442      	add	r2, r8
 800e504:	609a      	str	r2, [r3, #8]
 800e506:	e0d0      	b.n	800e6aa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800e508:	f7fc fe08 	bl	800b11c <HAL_RCC_GetPCLK1Freq>
 800e50c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e50e:	68bb      	ldr	r3, [r7, #8]
 800e510:	469a      	mov	sl, r3
 800e512:	f04f 0b00 	mov.w	fp, #0
 800e516:	46d0      	mov	r8, sl
 800e518:	46d9      	mov	r9, fp
 800e51a:	eb18 0308 	adds.w	r3, r8, r8
 800e51e:	eb49 0409 	adc.w	r4, r9, r9
 800e522:	4698      	mov	r8, r3
 800e524:	46a1      	mov	r9, r4
 800e526:	eb18 080a 	adds.w	r8, r8, sl
 800e52a:	eb49 090b 	adc.w	r9, r9, fp
 800e52e:	f04f 0100 	mov.w	r1, #0
 800e532:	f04f 0200 	mov.w	r2, #0
 800e536:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e53a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e53e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e542:	4688      	mov	r8, r1
 800e544:	4691      	mov	r9, r2
 800e546:	eb1a 0508 	adds.w	r5, sl, r8
 800e54a:	eb4b 0609 	adc.w	r6, fp, r9
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	4619      	mov	r1, r3
 800e554:	f04f 0200 	mov.w	r2, #0
 800e558:	f04f 0300 	mov.w	r3, #0
 800e55c:	f04f 0400 	mov.w	r4, #0
 800e560:	0094      	lsls	r4, r2, #2
 800e562:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e566:	008b      	lsls	r3, r1, #2
 800e568:	461a      	mov	r2, r3
 800e56a:	4623      	mov	r3, r4
 800e56c:	4628      	mov	r0, r5
 800e56e:	4631      	mov	r1, r6
 800e570:	f7f2 fa74 	bl	8000a5c <__aeabi_uldivmod>
 800e574:	4603      	mov	r3, r0
 800e576:	460c      	mov	r4, r1
 800e578:	461a      	mov	r2, r3
 800e57a:	4b50      	ldr	r3, [pc, #320]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e57c:	fba3 2302 	umull	r2, r3, r3, r2
 800e580:	095b      	lsrs	r3, r3, #5
 800e582:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	469b      	mov	fp, r3
 800e58a:	f04f 0c00 	mov.w	ip, #0
 800e58e:	46d9      	mov	r9, fp
 800e590:	46e2      	mov	sl, ip
 800e592:	eb19 0309 	adds.w	r3, r9, r9
 800e596:	eb4a 040a 	adc.w	r4, sl, sl
 800e59a:	4699      	mov	r9, r3
 800e59c:	46a2      	mov	sl, r4
 800e59e:	eb19 090b 	adds.w	r9, r9, fp
 800e5a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e5a6:	f04f 0100 	mov.w	r1, #0
 800e5aa:	f04f 0200 	mov.w	r2, #0
 800e5ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e5b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e5b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e5ba:	4689      	mov	r9, r1
 800e5bc:	4692      	mov	sl, r2
 800e5be:	eb1b 0509 	adds.w	r5, fp, r9
 800e5c2:	eb4c 060a 	adc.w	r6, ip, sl
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	685b      	ldr	r3, [r3, #4]
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	f04f 0200 	mov.w	r2, #0
 800e5d0:	f04f 0300 	mov.w	r3, #0
 800e5d4:	f04f 0400 	mov.w	r4, #0
 800e5d8:	0094      	lsls	r4, r2, #2
 800e5da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e5de:	008b      	lsls	r3, r1, #2
 800e5e0:	461a      	mov	r2, r3
 800e5e2:	4623      	mov	r3, r4
 800e5e4:	4628      	mov	r0, r5
 800e5e6:	4631      	mov	r1, r6
 800e5e8:	f7f2 fa38 	bl	8000a5c <__aeabi_uldivmod>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	460c      	mov	r4, r1
 800e5f0:	461a      	mov	r2, r3
 800e5f2:	4b32      	ldr	r3, [pc, #200]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e5f4:	fba3 1302 	umull	r1, r3, r3, r2
 800e5f8:	095b      	lsrs	r3, r3, #5
 800e5fa:	2164      	movs	r1, #100	; 0x64
 800e5fc:	fb01 f303 	mul.w	r3, r1, r3
 800e600:	1ad3      	subs	r3, r2, r3
 800e602:	011b      	lsls	r3, r3, #4
 800e604:	3332      	adds	r3, #50	; 0x32
 800e606:	4a2d      	ldr	r2, [pc, #180]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e608:	fba2 2303 	umull	r2, r3, r2, r3
 800e60c:	095b      	lsrs	r3, r3, #5
 800e60e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e612:	4498      	add	r8, r3
 800e614:	68bb      	ldr	r3, [r7, #8]
 800e616:	469b      	mov	fp, r3
 800e618:	f04f 0c00 	mov.w	ip, #0
 800e61c:	46d9      	mov	r9, fp
 800e61e:	46e2      	mov	sl, ip
 800e620:	eb19 0309 	adds.w	r3, r9, r9
 800e624:	eb4a 040a 	adc.w	r4, sl, sl
 800e628:	4699      	mov	r9, r3
 800e62a:	46a2      	mov	sl, r4
 800e62c:	eb19 090b 	adds.w	r9, r9, fp
 800e630:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e634:	f04f 0100 	mov.w	r1, #0
 800e638:	f04f 0200 	mov.w	r2, #0
 800e63c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e640:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e644:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e648:	4689      	mov	r9, r1
 800e64a:	4692      	mov	sl, r2
 800e64c:	eb1b 0509 	adds.w	r5, fp, r9
 800e650:	eb4c 060a 	adc.w	r6, ip, sl
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	685b      	ldr	r3, [r3, #4]
 800e658:	4619      	mov	r1, r3
 800e65a:	f04f 0200 	mov.w	r2, #0
 800e65e:	f04f 0300 	mov.w	r3, #0
 800e662:	f04f 0400 	mov.w	r4, #0
 800e666:	0094      	lsls	r4, r2, #2
 800e668:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e66c:	008b      	lsls	r3, r1, #2
 800e66e:	461a      	mov	r2, r3
 800e670:	4623      	mov	r3, r4
 800e672:	4628      	mov	r0, r5
 800e674:	4631      	mov	r1, r6
 800e676:	f7f2 f9f1 	bl	8000a5c <__aeabi_uldivmod>
 800e67a:	4603      	mov	r3, r0
 800e67c:	460c      	mov	r4, r1
 800e67e:	461a      	mov	r2, r3
 800e680:	4b0e      	ldr	r3, [pc, #56]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e682:	fba3 1302 	umull	r1, r3, r3, r2
 800e686:	095b      	lsrs	r3, r3, #5
 800e688:	2164      	movs	r1, #100	; 0x64
 800e68a:	fb01 f303 	mul.w	r3, r1, r3
 800e68e:	1ad3      	subs	r3, r2, r3
 800e690:	011b      	lsls	r3, r3, #4
 800e692:	3332      	adds	r3, #50	; 0x32
 800e694:	4a09      	ldr	r2, [pc, #36]	; (800e6bc <UART_SetConfig+0x6f4>)
 800e696:	fba2 2303 	umull	r2, r3, r2, r3
 800e69a:	095b      	lsrs	r3, r3, #5
 800e69c:	f003 020f 	and.w	r2, r3, #15
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4442      	add	r2, r8
 800e6a6:	609a      	str	r2, [r3, #8]
}
 800e6a8:	e7ff      	b.n	800e6aa <UART_SetConfig+0x6e2>
 800e6aa:	bf00      	nop
 800e6ac:	3714      	adds	r7, #20
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6b4:	40011000 	.word	0x40011000
 800e6b8:	40011400 	.word	0x40011400
 800e6bc:	51eb851f 	.word	0x51eb851f

0800e6c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e6c0:	b084      	sub	sp, #16
 800e6c2:	b580      	push	{r7, lr}
 800e6c4:	b084      	sub	sp, #16
 800e6c6:	af00      	add	r7, sp, #0
 800e6c8:	6078      	str	r0, [r7, #4]
 800e6ca:	f107 001c 	add.w	r0, r7, #28
 800e6ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e6d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6d4:	2b01      	cmp	r3, #1
 800e6d6:	d122      	bne.n	800e71e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	68db      	ldr	r3, [r3, #12]
 800e6e8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800e6ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e6f0:	687a      	ldr	r2, [r7, #4]
 800e6f2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	68db      	ldr	r3, [r3, #12]
 800e6f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e700:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e702:	2b01      	cmp	r3, #1
 800e704:	d105      	bne.n	800e712 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	68db      	ldr	r3, [r3, #12]
 800e70a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800e712:	6878      	ldr	r0, [r7, #4]
 800e714:	f001 fac6 	bl	800fca4 <USB_CoreReset>
 800e718:	4603      	mov	r3, r0
 800e71a:	73fb      	strb	r3, [r7, #15]
 800e71c:	e01a      	b.n	800e754 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	68db      	ldr	r3, [r3, #12]
 800e722:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e72a:	6878      	ldr	r0, [r7, #4]
 800e72c:	f001 faba 	bl	800fca4 <USB_CoreReset>
 800e730:	4603      	mov	r3, r0
 800e732:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e734:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e736:	2b00      	cmp	r3, #0
 800e738:	d106      	bne.n	800e748 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e73e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	639a      	str	r2, [r3, #56]	; 0x38
 800e746:	e005      	b.n	800e754 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e74c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e756:	2b01      	cmp	r3, #1
 800e758:	d10b      	bne.n	800e772 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	689b      	ldr	r3, [r3, #8]
 800e75e:	f043 0206 	orr.w	r2, r3, #6
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	689b      	ldr	r3, [r3, #8]
 800e76a:	f043 0220 	orr.w	r2, r3, #32
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e772:	7bfb      	ldrb	r3, [r7, #15]
}
 800e774:	4618      	mov	r0, r3
 800e776:	3710      	adds	r7, #16
 800e778:	46bd      	mov	sp, r7
 800e77a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e77e:	b004      	add	sp, #16
 800e780:	4770      	bx	lr
	...

0800e784 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e784:	b480      	push	{r7}
 800e786:	b087      	sub	sp, #28
 800e788:	af00      	add	r7, sp, #0
 800e78a:	60f8      	str	r0, [r7, #12]
 800e78c:	60b9      	str	r1, [r7, #8]
 800e78e:	4613      	mov	r3, r2
 800e790:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e792:	79fb      	ldrb	r3, [r7, #7]
 800e794:	2b02      	cmp	r3, #2
 800e796:	d165      	bne.n	800e864 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	4a41      	ldr	r2, [pc, #260]	; (800e8a0 <USB_SetTurnaroundTime+0x11c>)
 800e79c:	4293      	cmp	r3, r2
 800e79e:	d906      	bls.n	800e7ae <USB_SetTurnaroundTime+0x2a>
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	4a40      	ldr	r2, [pc, #256]	; (800e8a4 <USB_SetTurnaroundTime+0x120>)
 800e7a4:	4293      	cmp	r3, r2
 800e7a6:	d802      	bhi.n	800e7ae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e7a8:	230f      	movs	r3, #15
 800e7aa:	617b      	str	r3, [r7, #20]
 800e7ac:	e062      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	4a3c      	ldr	r2, [pc, #240]	; (800e8a4 <USB_SetTurnaroundTime+0x120>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d906      	bls.n	800e7c4 <USB_SetTurnaroundTime+0x40>
 800e7b6:	68bb      	ldr	r3, [r7, #8]
 800e7b8:	4a3b      	ldr	r2, [pc, #236]	; (800e8a8 <USB_SetTurnaroundTime+0x124>)
 800e7ba:	4293      	cmp	r3, r2
 800e7bc:	d802      	bhi.n	800e7c4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e7be:	230e      	movs	r3, #14
 800e7c0:	617b      	str	r3, [r7, #20]
 800e7c2:	e057      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e7c4:	68bb      	ldr	r3, [r7, #8]
 800e7c6:	4a38      	ldr	r2, [pc, #224]	; (800e8a8 <USB_SetTurnaroundTime+0x124>)
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d906      	bls.n	800e7da <USB_SetTurnaroundTime+0x56>
 800e7cc:	68bb      	ldr	r3, [r7, #8]
 800e7ce:	4a37      	ldr	r2, [pc, #220]	; (800e8ac <USB_SetTurnaroundTime+0x128>)
 800e7d0:	4293      	cmp	r3, r2
 800e7d2:	d802      	bhi.n	800e7da <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e7d4:	230d      	movs	r3, #13
 800e7d6:	617b      	str	r3, [r7, #20]
 800e7d8:	e04c      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e7da:	68bb      	ldr	r3, [r7, #8]
 800e7dc:	4a33      	ldr	r2, [pc, #204]	; (800e8ac <USB_SetTurnaroundTime+0x128>)
 800e7de:	4293      	cmp	r3, r2
 800e7e0:	d906      	bls.n	800e7f0 <USB_SetTurnaroundTime+0x6c>
 800e7e2:	68bb      	ldr	r3, [r7, #8]
 800e7e4:	4a32      	ldr	r2, [pc, #200]	; (800e8b0 <USB_SetTurnaroundTime+0x12c>)
 800e7e6:	4293      	cmp	r3, r2
 800e7e8:	d802      	bhi.n	800e7f0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e7ea:	230c      	movs	r3, #12
 800e7ec:	617b      	str	r3, [r7, #20]
 800e7ee:	e041      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	4a2f      	ldr	r2, [pc, #188]	; (800e8b0 <USB_SetTurnaroundTime+0x12c>)
 800e7f4:	4293      	cmp	r3, r2
 800e7f6:	d906      	bls.n	800e806 <USB_SetTurnaroundTime+0x82>
 800e7f8:	68bb      	ldr	r3, [r7, #8]
 800e7fa:	4a2e      	ldr	r2, [pc, #184]	; (800e8b4 <USB_SetTurnaroundTime+0x130>)
 800e7fc:	4293      	cmp	r3, r2
 800e7fe:	d802      	bhi.n	800e806 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e800:	230b      	movs	r3, #11
 800e802:	617b      	str	r3, [r7, #20]
 800e804:	e036      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	4a2a      	ldr	r2, [pc, #168]	; (800e8b4 <USB_SetTurnaroundTime+0x130>)
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d906      	bls.n	800e81c <USB_SetTurnaroundTime+0x98>
 800e80e:	68bb      	ldr	r3, [r7, #8]
 800e810:	4a29      	ldr	r2, [pc, #164]	; (800e8b8 <USB_SetTurnaroundTime+0x134>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d802      	bhi.n	800e81c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e816:	230a      	movs	r3, #10
 800e818:	617b      	str	r3, [r7, #20]
 800e81a:	e02b      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e81c:	68bb      	ldr	r3, [r7, #8]
 800e81e:	4a26      	ldr	r2, [pc, #152]	; (800e8b8 <USB_SetTurnaroundTime+0x134>)
 800e820:	4293      	cmp	r3, r2
 800e822:	d906      	bls.n	800e832 <USB_SetTurnaroundTime+0xae>
 800e824:	68bb      	ldr	r3, [r7, #8]
 800e826:	4a25      	ldr	r2, [pc, #148]	; (800e8bc <USB_SetTurnaroundTime+0x138>)
 800e828:	4293      	cmp	r3, r2
 800e82a:	d802      	bhi.n	800e832 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e82c:	2309      	movs	r3, #9
 800e82e:	617b      	str	r3, [r7, #20]
 800e830:	e020      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e832:	68bb      	ldr	r3, [r7, #8]
 800e834:	4a21      	ldr	r2, [pc, #132]	; (800e8bc <USB_SetTurnaroundTime+0x138>)
 800e836:	4293      	cmp	r3, r2
 800e838:	d906      	bls.n	800e848 <USB_SetTurnaroundTime+0xc4>
 800e83a:	68bb      	ldr	r3, [r7, #8]
 800e83c:	4a20      	ldr	r2, [pc, #128]	; (800e8c0 <USB_SetTurnaroundTime+0x13c>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	d802      	bhi.n	800e848 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e842:	2308      	movs	r3, #8
 800e844:	617b      	str	r3, [r7, #20]
 800e846:	e015      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e848:	68bb      	ldr	r3, [r7, #8]
 800e84a:	4a1d      	ldr	r2, [pc, #116]	; (800e8c0 <USB_SetTurnaroundTime+0x13c>)
 800e84c:	4293      	cmp	r3, r2
 800e84e:	d906      	bls.n	800e85e <USB_SetTurnaroundTime+0xda>
 800e850:	68bb      	ldr	r3, [r7, #8]
 800e852:	4a1c      	ldr	r2, [pc, #112]	; (800e8c4 <USB_SetTurnaroundTime+0x140>)
 800e854:	4293      	cmp	r3, r2
 800e856:	d802      	bhi.n	800e85e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e858:	2307      	movs	r3, #7
 800e85a:	617b      	str	r3, [r7, #20]
 800e85c:	e00a      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e85e:	2306      	movs	r3, #6
 800e860:	617b      	str	r3, [r7, #20]
 800e862:	e007      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e864:	79fb      	ldrb	r3, [r7, #7]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d102      	bne.n	800e870 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e86a:	2309      	movs	r3, #9
 800e86c:	617b      	str	r3, [r7, #20]
 800e86e:	e001      	b.n	800e874 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e870:	2309      	movs	r3, #9
 800e872:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	68db      	ldr	r3, [r3, #12]
 800e878:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	68da      	ldr	r2, [r3, #12]
 800e884:	697b      	ldr	r3, [r7, #20]
 800e886:	029b      	lsls	r3, r3, #10
 800e888:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800e88c:	431a      	orrs	r2, r3
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e892:	2300      	movs	r3, #0
}
 800e894:	4618      	mov	r0, r3
 800e896:	371c      	adds	r7, #28
 800e898:	46bd      	mov	sp, r7
 800e89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89e:	4770      	bx	lr
 800e8a0:	00d8acbf 	.word	0x00d8acbf
 800e8a4:	00e4e1bf 	.word	0x00e4e1bf
 800e8a8:	00f423ff 	.word	0x00f423ff
 800e8ac:	0106737f 	.word	0x0106737f
 800e8b0:	011a499f 	.word	0x011a499f
 800e8b4:	01312cff 	.word	0x01312cff
 800e8b8:	014ca43f 	.word	0x014ca43f
 800e8bc:	016e35ff 	.word	0x016e35ff
 800e8c0:	01a6ab1f 	.word	0x01a6ab1f
 800e8c4:	01e847ff 	.word	0x01e847ff

0800e8c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b083      	sub	sp, #12
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	689b      	ldr	r3, [r3, #8]
 800e8d4:	f043 0201 	orr.w	r2, r3, #1
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e8dc:	2300      	movs	r3, #0
}
 800e8de:	4618      	mov	r0, r3
 800e8e0:	370c      	adds	r7, #12
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e8:	4770      	bx	lr

0800e8ea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e8ea:	b480      	push	{r7}
 800e8ec:	b083      	sub	sp, #12
 800e8ee:	af00      	add	r7, sp, #0
 800e8f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	689b      	ldr	r3, [r3, #8]
 800e8f6:	f023 0201 	bic.w	r2, r3, #1
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e8fe:	2300      	movs	r3, #0
}
 800e900:	4618      	mov	r0, r3
 800e902:	370c      	adds	r7, #12
 800e904:	46bd      	mov	sp, r7
 800e906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90a:	4770      	bx	lr

0800e90c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b082      	sub	sp, #8
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
 800e914:	460b      	mov	r3, r1
 800e916:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	68db      	ldr	r3, [r3, #12]
 800e91c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e924:	78fb      	ldrb	r3, [r7, #3]
 800e926:	2b01      	cmp	r3, #1
 800e928:	d106      	bne.n	800e938 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	68db      	ldr	r3, [r3, #12]
 800e92e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	60da      	str	r2, [r3, #12]
 800e936:	e00b      	b.n	800e950 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800e938:	78fb      	ldrb	r3, [r7, #3]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d106      	bne.n	800e94c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	68db      	ldr	r3, [r3, #12]
 800e942:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	60da      	str	r2, [r3, #12]
 800e94a:	e001      	b.n	800e950 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800e94c:	2301      	movs	r3, #1
 800e94e:	e003      	b.n	800e958 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800e950:	2032      	movs	r0, #50	; 0x32
 800e952:	f7f6 fccf 	bl	80052f4 <HAL_Delay>

  return HAL_OK;
 800e956:	2300      	movs	r3, #0
}
 800e958:	4618      	mov	r0, r3
 800e95a:	3708      	adds	r7, #8
 800e95c:	46bd      	mov	sp, r7
 800e95e:	bd80      	pop	{r7, pc}

0800e960 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e960:	b084      	sub	sp, #16
 800e962:	b580      	push	{r7, lr}
 800e964:	b086      	sub	sp, #24
 800e966:	af00      	add	r7, sp, #0
 800e968:	6078      	str	r0, [r7, #4]
 800e96a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800e96e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e972:	2300      	movs	r3, #0
 800e974:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e97a:	2300      	movs	r3, #0
 800e97c:	613b      	str	r3, [r7, #16]
 800e97e:	e009      	b.n	800e994 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e980:	687a      	ldr	r2, [r7, #4]
 800e982:	693b      	ldr	r3, [r7, #16]
 800e984:	3340      	adds	r3, #64	; 0x40
 800e986:	009b      	lsls	r3, r3, #2
 800e988:	4413      	add	r3, r2
 800e98a:	2200      	movs	r2, #0
 800e98c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e98e:	693b      	ldr	r3, [r7, #16]
 800e990:	3301      	adds	r3, #1
 800e992:	613b      	str	r3, [r7, #16]
 800e994:	693b      	ldr	r3, [r7, #16]
 800e996:	2b0e      	cmp	r3, #14
 800e998:	d9f2      	bls.n	800e980 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e99a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d11c      	bne.n	800e9da <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e9a6:	685b      	ldr	r3, [r3, #4]
 800e9a8:	68fa      	ldr	r2, [r7, #12]
 800e9aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e9ae:	f043 0302 	orr.w	r3, r3, #2
 800e9b2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9c4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9d0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	639a      	str	r2, [r3, #56]	; 0x38
 800e9d8:	e00b      	b.n	800e9f2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9de:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9ea:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e9f8:	461a      	mov	r2, r3
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea04:	4619      	mov	r1, r3
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea0c:	461a      	mov	r2, r3
 800ea0e:	680b      	ldr	r3, [r1, #0]
 800ea10:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ea12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea14:	2b01      	cmp	r3, #1
 800ea16:	d10c      	bne.n	800ea32 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ea18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d104      	bne.n	800ea28 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ea1e:	2100      	movs	r1, #0
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f000 f949 	bl	800ecb8 <USB_SetDevSpeed>
 800ea26:	e008      	b.n	800ea3a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ea28:	2101      	movs	r1, #1
 800ea2a:	6878      	ldr	r0, [r7, #4]
 800ea2c:	f000 f944 	bl	800ecb8 <USB_SetDevSpeed>
 800ea30:	e003      	b.n	800ea3a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ea32:	2103      	movs	r1, #3
 800ea34:	6878      	ldr	r0, [r7, #4]
 800ea36:	f000 f93f 	bl	800ecb8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ea3a:	2110      	movs	r1, #16
 800ea3c:	6878      	ldr	r0, [r7, #4]
 800ea3e:	f000 f8f3 	bl	800ec28 <USB_FlushTxFifo>
 800ea42:	4603      	mov	r3, r0
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d001      	beq.n	800ea4c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800ea48:	2301      	movs	r3, #1
 800ea4a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ea4c:	6878      	ldr	r0, [r7, #4]
 800ea4e:	f000 f911 	bl	800ec74 <USB_FlushRxFifo>
 800ea52:	4603      	mov	r3, r0
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d001      	beq.n	800ea5c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800ea58:	2301      	movs	r3, #1
 800ea5a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea62:	461a      	mov	r2, r3
 800ea64:	2300      	movs	r3, #0
 800ea66:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea6e:	461a      	mov	r2, r3
 800ea70:	2300      	movs	r3, #0
 800ea72:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea7a:	461a      	mov	r2, r3
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ea80:	2300      	movs	r3, #0
 800ea82:	613b      	str	r3, [r7, #16]
 800ea84:	e043      	b.n	800eb0e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ea86:	693b      	ldr	r3, [r7, #16]
 800ea88:	015a      	lsls	r2, r3, #5
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ea98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ea9c:	d118      	bne.n	800ead0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800ea9e:	693b      	ldr	r3, [r7, #16]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d10a      	bne.n	800eaba <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800eaa4:	693b      	ldr	r3, [r7, #16]
 800eaa6:	015a      	lsls	r2, r3, #5
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	4413      	add	r3, r2
 800eaac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eab0:	461a      	mov	r2, r3
 800eab2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800eab6:	6013      	str	r3, [r2, #0]
 800eab8:	e013      	b.n	800eae2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800eaba:	693b      	ldr	r3, [r7, #16]
 800eabc:	015a      	lsls	r2, r3, #5
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	4413      	add	r3, r2
 800eac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eac6:	461a      	mov	r2, r3
 800eac8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800eacc:	6013      	str	r3, [r2, #0]
 800eace:	e008      	b.n	800eae2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ead0:	693b      	ldr	r3, [r7, #16]
 800ead2:	015a      	lsls	r2, r3, #5
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	4413      	add	r3, r2
 800ead8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eadc:	461a      	mov	r2, r3
 800eade:	2300      	movs	r3, #0
 800eae0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800eae2:	693b      	ldr	r3, [r7, #16]
 800eae4:	015a      	lsls	r2, r3, #5
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	4413      	add	r3, r2
 800eaea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eaee:	461a      	mov	r2, r3
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800eaf4:	693b      	ldr	r3, [r7, #16]
 800eaf6:	015a      	lsls	r2, r3, #5
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	4413      	add	r3, r2
 800eafc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb00:	461a      	mov	r2, r3
 800eb02:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800eb06:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eb08:	693b      	ldr	r3, [r7, #16]
 800eb0a:	3301      	adds	r3, #1
 800eb0c:	613b      	str	r3, [r7, #16]
 800eb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb10:	693a      	ldr	r2, [r7, #16]
 800eb12:	429a      	cmp	r2, r3
 800eb14:	d3b7      	bcc.n	800ea86 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eb16:	2300      	movs	r3, #0
 800eb18:	613b      	str	r3, [r7, #16]
 800eb1a:	e043      	b.n	800eba4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800eb1c:	693b      	ldr	r3, [r7, #16]
 800eb1e:	015a      	lsls	r2, r3, #5
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	4413      	add	r3, r2
 800eb24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800eb2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800eb32:	d118      	bne.n	800eb66 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800eb34:	693b      	ldr	r3, [r7, #16]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d10a      	bne.n	800eb50 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800eb3a:	693b      	ldr	r3, [r7, #16]
 800eb3c:	015a      	lsls	r2, r3, #5
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	4413      	add	r3, r2
 800eb42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb46:	461a      	mov	r2, r3
 800eb48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800eb4c:	6013      	str	r3, [r2, #0]
 800eb4e:	e013      	b.n	800eb78 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800eb50:	693b      	ldr	r3, [r7, #16]
 800eb52:	015a      	lsls	r2, r3, #5
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	4413      	add	r3, r2
 800eb58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb5c:	461a      	mov	r2, r3
 800eb5e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800eb62:	6013      	str	r3, [r2, #0]
 800eb64:	e008      	b.n	800eb78 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800eb66:	693b      	ldr	r3, [r7, #16]
 800eb68:	015a      	lsls	r2, r3, #5
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	4413      	add	r3, r2
 800eb6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb72:	461a      	mov	r2, r3
 800eb74:	2300      	movs	r3, #0
 800eb76:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800eb78:	693b      	ldr	r3, [r7, #16]
 800eb7a:	015a      	lsls	r2, r3, #5
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	4413      	add	r3, r2
 800eb80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb84:	461a      	mov	r2, r3
 800eb86:	2300      	movs	r3, #0
 800eb88:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	015a      	lsls	r2, r3, #5
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	4413      	add	r3, r2
 800eb92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb96:	461a      	mov	r2, r3
 800eb98:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800eb9c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eb9e:	693b      	ldr	r3, [r7, #16]
 800eba0:	3301      	adds	r3, #1
 800eba2:	613b      	str	r3, [r7, #16]
 800eba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eba6:	693a      	ldr	r2, [r7, #16]
 800eba8:	429a      	cmp	r2, r3
 800ebaa:	d3b7      	bcc.n	800eb1c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ebb2:	691b      	ldr	r3, [r3, #16]
 800ebb4:	68fa      	ldr	r2, [r7, #12]
 800ebb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ebba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ebbe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2200      	movs	r2, #0
 800ebc4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ebcc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ebce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d105      	bne.n	800ebe0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	699b      	ldr	r3, [r3, #24]
 800ebd8:	f043 0210 	orr.w	r2, r3, #16
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	699a      	ldr	r2, [r3, #24]
 800ebe4:	4b0f      	ldr	r3, [pc, #60]	; (800ec24 <USB_DevInit+0x2c4>)
 800ebe6:	4313      	orrs	r3, r2
 800ebe8:	687a      	ldr	r2, [r7, #4]
 800ebea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ebec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d005      	beq.n	800ebfe <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	699b      	ldr	r3, [r3, #24]
 800ebf6:	f043 0208 	orr.w	r2, r3, #8
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ebfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	d107      	bne.n	800ec14 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	699b      	ldr	r3, [r3, #24]
 800ec08:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ec0c:	f043 0304 	orr.w	r3, r3, #4
 800ec10:	687a      	ldr	r2, [r7, #4]
 800ec12:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ec14:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec16:	4618      	mov	r0, r3
 800ec18:	3718      	adds	r7, #24
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ec20:	b004      	add	sp, #16
 800ec22:	4770      	bx	lr
 800ec24:	803c3800 	.word	0x803c3800

0800ec28 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ec28:	b480      	push	{r7}
 800ec2a:	b085      	sub	sp, #20
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
 800ec30:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ec32:	2300      	movs	r3, #0
 800ec34:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	019b      	lsls	r3, r3, #6
 800ec3a:	f043 0220 	orr.w	r2, r3, #32
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	3301      	adds	r3, #1
 800ec46:	60fb      	str	r3, [r7, #12]
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	4a09      	ldr	r2, [pc, #36]	; (800ec70 <USB_FlushTxFifo+0x48>)
 800ec4c:	4293      	cmp	r3, r2
 800ec4e:	d901      	bls.n	800ec54 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ec50:	2303      	movs	r3, #3
 800ec52:	e006      	b.n	800ec62 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	691b      	ldr	r3, [r3, #16]
 800ec58:	f003 0320 	and.w	r3, r3, #32
 800ec5c:	2b20      	cmp	r3, #32
 800ec5e:	d0f0      	beq.n	800ec42 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800ec60:	2300      	movs	r3, #0
}
 800ec62:	4618      	mov	r0, r3
 800ec64:	3714      	adds	r7, #20
 800ec66:	46bd      	mov	sp, r7
 800ec68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6c:	4770      	bx	lr
 800ec6e:	bf00      	nop
 800ec70:	00030d40 	.word	0x00030d40

0800ec74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ec74:	b480      	push	{r7}
 800ec76:	b085      	sub	sp, #20
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2210      	movs	r2, #16
 800ec84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	3301      	adds	r3, #1
 800ec8a:	60fb      	str	r3, [r7, #12]
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	4a09      	ldr	r2, [pc, #36]	; (800ecb4 <USB_FlushRxFifo+0x40>)
 800ec90:	4293      	cmp	r3, r2
 800ec92:	d901      	bls.n	800ec98 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800ec94:	2303      	movs	r3, #3
 800ec96:	e006      	b.n	800eca6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	691b      	ldr	r3, [r3, #16]
 800ec9c:	f003 0310 	and.w	r3, r3, #16
 800eca0:	2b10      	cmp	r3, #16
 800eca2:	d0f0      	beq.n	800ec86 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800eca4:	2300      	movs	r3, #0
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3714      	adds	r7, #20
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb0:	4770      	bx	lr
 800ecb2:	bf00      	nop
 800ecb4:	00030d40 	.word	0x00030d40

0800ecb8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ecb8:	b480      	push	{r7}
 800ecba:	b085      	sub	sp, #20
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
 800ecc0:	460b      	mov	r3, r1
 800ecc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ecce:	681a      	ldr	r2, [r3, #0]
 800ecd0:	78fb      	ldrb	r3, [r7, #3]
 800ecd2:	68f9      	ldr	r1, [r7, #12]
 800ecd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ecd8:	4313      	orrs	r3, r2
 800ecda:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ecdc:	2300      	movs	r3, #0
}
 800ecde:	4618      	mov	r0, r3
 800ece0:	3714      	adds	r7, #20
 800ece2:	46bd      	mov	sp, r7
 800ece4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece8:	4770      	bx	lr

0800ecea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ecea:	b480      	push	{r7}
 800ecec:	b087      	sub	sp, #28
 800ecee:	af00      	add	r7, sp, #0
 800ecf0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ecf6:	693b      	ldr	r3, [r7, #16]
 800ecf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ecfc:	689b      	ldr	r3, [r3, #8]
 800ecfe:	f003 0306 	and.w	r3, r3, #6
 800ed02:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d102      	bne.n	800ed10 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	75fb      	strb	r3, [r7, #23]
 800ed0e:	e00a      	b.n	800ed26 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	2b02      	cmp	r3, #2
 800ed14:	d002      	beq.n	800ed1c <USB_GetDevSpeed+0x32>
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	2b06      	cmp	r3, #6
 800ed1a:	d102      	bne.n	800ed22 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ed1c:	2302      	movs	r3, #2
 800ed1e:	75fb      	strb	r3, [r7, #23]
 800ed20:	e001      	b.n	800ed26 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ed22:	230f      	movs	r3, #15
 800ed24:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ed26:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed28:	4618      	mov	r0, r3
 800ed2a:	371c      	adds	r7, #28
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed32:	4770      	bx	lr

0800ed34 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ed34:	b480      	push	{r7}
 800ed36:	b085      	sub	sp, #20
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
 800ed3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	781b      	ldrb	r3, [r3, #0]
 800ed46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	785b      	ldrb	r3, [r3, #1]
 800ed4c:	2b01      	cmp	r3, #1
 800ed4e:	d13a      	bne.n	800edc6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed56:	69da      	ldr	r2, [r3, #28]
 800ed58:	683b      	ldr	r3, [r7, #0]
 800ed5a:	781b      	ldrb	r3, [r3, #0]
 800ed5c:	f003 030f 	and.w	r3, r3, #15
 800ed60:	2101      	movs	r1, #1
 800ed62:	fa01 f303 	lsl.w	r3, r1, r3
 800ed66:	b29b      	uxth	r3, r3
 800ed68:	68f9      	ldr	r1, [r7, #12]
 800ed6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ed6e:	4313      	orrs	r3, r2
 800ed70:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ed72:	68bb      	ldr	r3, [r7, #8]
 800ed74:	015a      	lsls	r2, r3, #5
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	4413      	add	r3, r2
 800ed7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d155      	bne.n	800ee34 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ed88:	68bb      	ldr	r3, [r7, #8]
 800ed8a:	015a      	lsls	r2, r3, #5
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	4413      	add	r3, r2
 800ed90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed94:	681a      	ldr	r2, [r3, #0]
 800ed96:	683b      	ldr	r3, [r7, #0]
 800ed98:	689b      	ldr	r3, [r3, #8]
 800ed9a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	78db      	ldrb	r3, [r3, #3]
 800eda2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800eda4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	059b      	lsls	r3, r3, #22
 800edaa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800edac:	4313      	orrs	r3, r2
 800edae:	68ba      	ldr	r2, [r7, #8]
 800edb0:	0151      	lsls	r1, r2, #5
 800edb2:	68fa      	ldr	r2, [r7, #12]
 800edb4:	440a      	add	r2, r1
 800edb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800edba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800edbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800edc2:	6013      	str	r3, [r2, #0]
 800edc4:	e036      	b.n	800ee34 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800edcc:	69da      	ldr	r2, [r3, #28]
 800edce:	683b      	ldr	r3, [r7, #0]
 800edd0:	781b      	ldrb	r3, [r3, #0]
 800edd2:	f003 030f 	and.w	r3, r3, #15
 800edd6:	2101      	movs	r1, #1
 800edd8:	fa01 f303 	lsl.w	r3, r1, r3
 800eddc:	041b      	lsls	r3, r3, #16
 800edde:	68f9      	ldr	r1, [r7, #12]
 800ede0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ede4:	4313      	orrs	r3, r2
 800ede6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ede8:	68bb      	ldr	r3, [r7, #8]
 800edea:	015a      	lsls	r2, r3, #5
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	4413      	add	r3, r2
 800edf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d11a      	bne.n	800ee34 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800edfe:	68bb      	ldr	r3, [r7, #8]
 800ee00:	015a      	lsls	r2, r3, #5
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	4413      	add	r3, r2
 800ee06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ee0a:	681a      	ldr	r2, [r3, #0]
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	689b      	ldr	r3, [r3, #8]
 800ee10:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	78db      	ldrb	r3, [r3, #3]
 800ee18:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ee1a:	430b      	orrs	r3, r1
 800ee1c:	4313      	orrs	r3, r2
 800ee1e:	68ba      	ldr	r2, [r7, #8]
 800ee20:	0151      	lsls	r1, r2, #5
 800ee22:	68fa      	ldr	r2, [r7, #12]
 800ee24:	440a      	add	r2, r1
 800ee26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ee2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ee2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ee32:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ee34:	2300      	movs	r3, #0
}
 800ee36:	4618      	mov	r0, r3
 800ee38:	3714      	adds	r7, #20
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee40:	4770      	bx	lr
	...

0800ee44 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ee44:	b480      	push	{r7}
 800ee46:	b085      	sub	sp, #20
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
 800ee4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ee52:	683b      	ldr	r3, [r7, #0]
 800ee54:	781b      	ldrb	r3, [r3, #0]
 800ee56:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ee58:	683b      	ldr	r3, [r7, #0]
 800ee5a:	785b      	ldrb	r3, [r3, #1]
 800ee5c:	2b01      	cmp	r3, #1
 800ee5e:	d161      	bne.n	800ef24 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	015a      	lsls	r2, r3, #5
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	4413      	add	r3, r2
 800ee68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ee72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ee76:	d11f      	bne.n	800eeb8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ee78:	68bb      	ldr	r3, [r7, #8]
 800ee7a:	015a      	lsls	r2, r3, #5
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	4413      	add	r3, r2
 800ee80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	68ba      	ldr	r2, [r7, #8]
 800ee88:	0151      	lsls	r1, r2, #5
 800ee8a:	68fa      	ldr	r2, [r7, #12]
 800ee8c:	440a      	add	r2, r1
 800ee8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ee92:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ee96:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ee98:	68bb      	ldr	r3, [r7, #8]
 800ee9a:	015a      	lsls	r2, r3, #5
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	4413      	add	r3, r2
 800eea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	68ba      	ldr	r2, [r7, #8]
 800eea8:	0151      	lsls	r1, r2, #5
 800eeaa:	68fa      	ldr	r2, [r7, #12]
 800eeac:	440a      	add	r2, r1
 800eeae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eeb2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800eeb6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eebe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	781b      	ldrb	r3, [r3, #0]
 800eec4:	f003 030f 	and.w	r3, r3, #15
 800eec8:	2101      	movs	r1, #1
 800eeca:	fa01 f303 	lsl.w	r3, r1, r3
 800eece:	b29b      	uxth	r3, r3
 800eed0:	43db      	mvns	r3, r3
 800eed2:	68f9      	ldr	r1, [r7, #12]
 800eed4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eed8:	4013      	ands	r3, r2
 800eeda:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eee2:	69da      	ldr	r2, [r3, #28]
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	781b      	ldrb	r3, [r3, #0]
 800eee8:	f003 030f 	and.w	r3, r3, #15
 800eeec:	2101      	movs	r1, #1
 800eeee:	fa01 f303 	lsl.w	r3, r1, r3
 800eef2:	b29b      	uxth	r3, r3
 800eef4:	43db      	mvns	r3, r3
 800eef6:	68f9      	ldr	r1, [r7, #12]
 800eef8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eefc:	4013      	ands	r3, r2
 800eefe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	015a      	lsls	r2, r3, #5
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	4413      	add	r3, r2
 800ef08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef0c:	681a      	ldr	r2, [r3, #0]
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	0159      	lsls	r1, r3, #5
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	440b      	add	r3, r1
 800ef16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef1a:	4619      	mov	r1, r3
 800ef1c:	4b35      	ldr	r3, [pc, #212]	; (800eff4 <USB_DeactivateEndpoint+0x1b0>)
 800ef1e:	4013      	ands	r3, r2
 800ef20:	600b      	str	r3, [r1, #0]
 800ef22:	e060      	b.n	800efe6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	015a      	lsls	r2, r3, #5
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	4413      	add	r3, r2
 800ef2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ef36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ef3a:	d11f      	bne.n	800ef7c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	015a      	lsls	r2, r3, #5
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	4413      	add	r3, r2
 800ef44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	68ba      	ldr	r2, [r7, #8]
 800ef4c:	0151      	lsls	r1, r2, #5
 800ef4e:	68fa      	ldr	r2, [r7, #12]
 800ef50:	440a      	add	r2, r1
 800ef52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef56:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ef5a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	015a      	lsls	r2, r3, #5
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	4413      	add	r3, r2
 800ef64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	68ba      	ldr	r2, [r7, #8]
 800ef6c:	0151      	lsls	r1, r2, #5
 800ef6e:	68fa      	ldr	r2, [r7, #12]
 800ef70:	440a      	add	r2, r1
 800ef72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ef7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	781b      	ldrb	r3, [r3, #0]
 800ef88:	f003 030f 	and.w	r3, r3, #15
 800ef8c:	2101      	movs	r1, #1
 800ef8e:	fa01 f303 	lsl.w	r3, r1, r3
 800ef92:	041b      	lsls	r3, r3, #16
 800ef94:	43db      	mvns	r3, r3
 800ef96:	68f9      	ldr	r1, [r7, #12]
 800ef98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ef9c:	4013      	ands	r3, r2
 800ef9e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800efa6:	69da      	ldr	r2, [r3, #28]
 800efa8:	683b      	ldr	r3, [r7, #0]
 800efaa:	781b      	ldrb	r3, [r3, #0]
 800efac:	f003 030f 	and.w	r3, r3, #15
 800efb0:	2101      	movs	r1, #1
 800efb2:	fa01 f303 	lsl.w	r3, r1, r3
 800efb6:	041b      	lsls	r3, r3, #16
 800efb8:	43db      	mvns	r3, r3
 800efba:	68f9      	ldr	r1, [r7, #12]
 800efbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800efc0:	4013      	ands	r3, r2
 800efc2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	015a      	lsls	r2, r3, #5
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	4413      	add	r3, r2
 800efcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efd0:	681a      	ldr	r2, [r3, #0]
 800efd2:	68bb      	ldr	r3, [r7, #8]
 800efd4:	0159      	lsls	r1, r3, #5
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	440b      	add	r3, r1
 800efda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efde:	4619      	mov	r1, r3
 800efe0:	4b05      	ldr	r3, [pc, #20]	; (800eff8 <USB_DeactivateEndpoint+0x1b4>)
 800efe2:	4013      	ands	r3, r2
 800efe4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800efe6:	2300      	movs	r3, #0
}
 800efe8:	4618      	mov	r0, r3
 800efea:	3714      	adds	r7, #20
 800efec:	46bd      	mov	sp, r7
 800efee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff2:	4770      	bx	lr
 800eff4:	ec337800 	.word	0xec337800
 800eff8:	eff37800 	.word	0xeff37800

0800effc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b08a      	sub	sp, #40	; 0x28
 800f000:	af02      	add	r7, sp, #8
 800f002:	60f8      	str	r0, [r7, #12]
 800f004:	60b9      	str	r1, [r7, #8]
 800f006:	4613      	mov	r3, r2
 800f008:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f00e:	68bb      	ldr	r3, [r7, #8]
 800f010:	781b      	ldrb	r3, [r3, #0]
 800f012:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f014:	68bb      	ldr	r3, [r7, #8]
 800f016:	785b      	ldrb	r3, [r3, #1]
 800f018:	2b01      	cmp	r3, #1
 800f01a:	f040 815c 	bne.w	800f2d6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f01e:	68bb      	ldr	r3, [r7, #8]
 800f020:	695b      	ldr	r3, [r3, #20]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d132      	bne.n	800f08c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f026:	69bb      	ldr	r3, [r7, #24]
 800f028:	015a      	lsls	r2, r3, #5
 800f02a:	69fb      	ldr	r3, [r7, #28]
 800f02c:	4413      	add	r3, r2
 800f02e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f032:	691b      	ldr	r3, [r3, #16]
 800f034:	69ba      	ldr	r2, [r7, #24]
 800f036:	0151      	lsls	r1, r2, #5
 800f038:	69fa      	ldr	r2, [r7, #28]
 800f03a:	440a      	add	r2, r1
 800f03c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f040:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f044:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f048:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f04a:	69bb      	ldr	r3, [r7, #24]
 800f04c:	015a      	lsls	r2, r3, #5
 800f04e:	69fb      	ldr	r3, [r7, #28]
 800f050:	4413      	add	r3, r2
 800f052:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f056:	691b      	ldr	r3, [r3, #16]
 800f058:	69ba      	ldr	r2, [r7, #24]
 800f05a:	0151      	lsls	r1, r2, #5
 800f05c:	69fa      	ldr	r2, [r7, #28]
 800f05e:	440a      	add	r2, r1
 800f060:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f064:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f068:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f06a:	69bb      	ldr	r3, [r7, #24]
 800f06c:	015a      	lsls	r2, r3, #5
 800f06e:	69fb      	ldr	r3, [r7, #28]
 800f070:	4413      	add	r3, r2
 800f072:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f076:	691b      	ldr	r3, [r3, #16]
 800f078:	69ba      	ldr	r2, [r7, #24]
 800f07a:	0151      	lsls	r1, r2, #5
 800f07c:	69fa      	ldr	r2, [r7, #28]
 800f07e:	440a      	add	r2, r1
 800f080:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f084:	0cdb      	lsrs	r3, r3, #19
 800f086:	04db      	lsls	r3, r3, #19
 800f088:	6113      	str	r3, [r2, #16]
 800f08a:	e074      	b.n	800f176 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f08c:	69bb      	ldr	r3, [r7, #24]
 800f08e:	015a      	lsls	r2, r3, #5
 800f090:	69fb      	ldr	r3, [r7, #28]
 800f092:	4413      	add	r3, r2
 800f094:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f098:	691b      	ldr	r3, [r3, #16]
 800f09a:	69ba      	ldr	r2, [r7, #24]
 800f09c:	0151      	lsls	r1, r2, #5
 800f09e:	69fa      	ldr	r2, [r7, #28]
 800f0a0:	440a      	add	r2, r1
 800f0a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f0a6:	0cdb      	lsrs	r3, r3, #19
 800f0a8:	04db      	lsls	r3, r3, #19
 800f0aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f0ac:	69bb      	ldr	r3, [r7, #24]
 800f0ae:	015a      	lsls	r2, r3, #5
 800f0b0:	69fb      	ldr	r3, [r7, #28]
 800f0b2:	4413      	add	r3, r2
 800f0b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0b8:	691b      	ldr	r3, [r3, #16]
 800f0ba:	69ba      	ldr	r2, [r7, #24]
 800f0bc:	0151      	lsls	r1, r2, #5
 800f0be:	69fa      	ldr	r2, [r7, #28]
 800f0c0:	440a      	add	r2, r1
 800f0c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f0c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f0ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f0ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f0d0:	69bb      	ldr	r3, [r7, #24]
 800f0d2:	015a      	lsls	r2, r3, #5
 800f0d4:	69fb      	ldr	r3, [r7, #28]
 800f0d6:	4413      	add	r3, r2
 800f0d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0dc:	691a      	ldr	r2, [r3, #16]
 800f0de:	68bb      	ldr	r3, [r7, #8]
 800f0e0:	6959      	ldr	r1, [r3, #20]
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	689b      	ldr	r3, [r3, #8]
 800f0e6:	440b      	add	r3, r1
 800f0e8:	1e59      	subs	r1, r3, #1
 800f0ea:	68bb      	ldr	r3, [r7, #8]
 800f0ec:	689b      	ldr	r3, [r3, #8]
 800f0ee:	fbb1 f3f3 	udiv	r3, r1, r3
 800f0f2:	04d9      	lsls	r1, r3, #19
 800f0f4:	4b9d      	ldr	r3, [pc, #628]	; (800f36c <USB_EPStartXfer+0x370>)
 800f0f6:	400b      	ands	r3, r1
 800f0f8:	69b9      	ldr	r1, [r7, #24]
 800f0fa:	0148      	lsls	r0, r1, #5
 800f0fc:	69f9      	ldr	r1, [r7, #28]
 800f0fe:	4401      	add	r1, r0
 800f100:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f104:	4313      	orrs	r3, r2
 800f106:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f108:	69bb      	ldr	r3, [r7, #24]
 800f10a:	015a      	lsls	r2, r3, #5
 800f10c:	69fb      	ldr	r3, [r7, #28]
 800f10e:	4413      	add	r3, r2
 800f110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f114:	691a      	ldr	r2, [r3, #16]
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	695b      	ldr	r3, [r3, #20]
 800f11a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f11e:	69b9      	ldr	r1, [r7, #24]
 800f120:	0148      	lsls	r0, r1, #5
 800f122:	69f9      	ldr	r1, [r7, #28]
 800f124:	4401      	add	r1, r0
 800f126:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f12a:	4313      	orrs	r3, r2
 800f12c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800f12e:	68bb      	ldr	r3, [r7, #8]
 800f130:	78db      	ldrb	r3, [r3, #3]
 800f132:	2b01      	cmp	r3, #1
 800f134:	d11f      	bne.n	800f176 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	015a      	lsls	r2, r3, #5
 800f13a:	69fb      	ldr	r3, [r7, #28]
 800f13c:	4413      	add	r3, r2
 800f13e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f142:	691b      	ldr	r3, [r3, #16]
 800f144:	69ba      	ldr	r2, [r7, #24]
 800f146:	0151      	lsls	r1, r2, #5
 800f148:	69fa      	ldr	r2, [r7, #28]
 800f14a:	440a      	add	r2, r1
 800f14c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f150:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f154:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f156:	69bb      	ldr	r3, [r7, #24]
 800f158:	015a      	lsls	r2, r3, #5
 800f15a:	69fb      	ldr	r3, [r7, #28]
 800f15c:	4413      	add	r3, r2
 800f15e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f162:	691b      	ldr	r3, [r3, #16]
 800f164:	69ba      	ldr	r2, [r7, #24]
 800f166:	0151      	lsls	r1, r2, #5
 800f168:	69fa      	ldr	r2, [r7, #28]
 800f16a:	440a      	add	r2, r1
 800f16c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f170:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f174:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800f176:	79fb      	ldrb	r3, [r7, #7]
 800f178:	2b01      	cmp	r3, #1
 800f17a:	d14b      	bne.n	800f214 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f17c:	68bb      	ldr	r3, [r7, #8]
 800f17e:	691b      	ldr	r3, [r3, #16]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d009      	beq.n	800f198 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f184:	69bb      	ldr	r3, [r7, #24]
 800f186:	015a      	lsls	r2, r3, #5
 800f188:	69fb      	ldr	r3, [r7, #28]
 800f18a:	4413      	add	r3, r2
 800f18c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f190:	461a      	mov	r2, r3
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	691b      	ldr	r3, [r3, #16]
 800f196:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f198:	68bb      	ldr	r3, [r7, #8]
 800f19a:	78db      	ldrb	r3, [r3, #3]
 800f19c:	2b01      	cmp	r3, #1
 800f19e:	d128      	bne.n	800f1f2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f1a0:	69fb      	ldr	r3, [r7, #28]
 800f1a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1a6:	689b      	ldr	r3, [r3, #8]
 800f1a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d110      	bne.n	800f1d2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f1b0:	69bb      	ldr	r3, [r7, #24]
 800f1b2:	015a      	lsls	r2, r3, #5
 800f1b4:	69fb      	ldr	r3, [r7, #28]
 800f1b6:	4413      	add	r3, r2
 800f1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	69ba      	ldr	r2, [r7, #24]
 800f1c0:	0151      	lsls	r1, r2, #5
 800f1c2:	69fa      	ldr	r2, [r7, #28]
 800f1c4:	440a      	add	r2, r1
 800f1c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f1ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f1ce:	6013      	str	r3, [r2, #0]
 800f1d0:	e00f      	b.n	800f1f2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f1d2:	69bb      	ldr	r3, [r7, #24]
 800f1d4:	015a      	lsls	r2, r3, #5
 800f1d6:	69fb      	ldr	r3, [r7, #28]
 800f1d8:	4413      	add	r3, r2
 800f1da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	69ba      	ldr	r2, [r7, #24]
 800f1e2:	0151      	lsls	r1, r2, #5
 800f1e4:	69fa      	ldr	r2, [r7, #28]
 800f1e6:	440a      	add	r2, r1
 800f1e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f1ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f1f0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f1f2:	69bb      	ldr	r3, [r7, #24]
 800f1f4:	015a      	lsls	r2, r3, #5
 800f1f6:	69fb      	ldr	r3, [r7, #28]
 800f1f8:	4413      	add	r3, r2
 800f1fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	69ba      	ldr	r2, [r7, #24]
 800f202:	0151      	lsls	r1, r2, #5
 800f204:	69fa      	ldr	r2, [r7, #28]
 800f206:	440a      	add	r2, r1
 800f208:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f20c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f210:	6013      	str	r3, [r2, #0]
 800f212:	e12f      	b.n	800f474 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f214:	69bb      	ldr	r3, [r7, #24]
 800f216:	015a      	lsls	r2, r3, #5
 800f218:	69fb      	ldr	r3, [r7, #28]
 800f21a:	4413      	add	r3, r2
 800f21c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	69ba      	ldr	r2, [r7, #24]
 800f224:	0151      	lsls	r1, r2, #5
 800f226:	69fa      	ldr	r2, [r7, #28]
 800f228:	440a      	add	r2, r1
 800f22a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f22e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f232:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f234:	68bb      	ldr	r3, [r7, #8]
 800f236:	78db      	ldrb	r3, [r3, #3]
 800f238:	2b01      	cmp	r3, #1
 800f23a:	d015      	beq.n	800f268 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f23c:	68bb      	ldr	r3, [r7, #8]
 800f23e:	695b      	ldr	r3, [r3, #20]
 800f240:	2b00      	cmp	r3, #0
 800f242:	f000 8117 	beq.w	800f474 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f246:	69fb      	ldr	r3, [r7, #28]
 800f248:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f24c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f24e:	68bb      	ldr	r3, [r7, #8]
 800f250:	781b      	ldrb	r3, [r3, #0]
 800f252:	f003 030f 	and.w	r3, r3, #15
 800f256:	2101      	movs	r1, #1
 800f258:	fa01 f303 	lsl.w	r3, r1, r3
 800f25c:	69f9      	ldr	r1, [r7, #28]
 800f25e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f262:	4313      	orrs	r3, r2
 800f264:	634b      	str	r3, [r1, #52]	; 0x34
 800f266:	e105      	b.n	800f474 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f268:	69fb      	ldr	r3, [r7, #28]
 800f26a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f26e:	689b      	ldr	r3, [r3, #8]
 800f270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f274:	2b00      	cmp	r3, #0
 800f276:	d110      	bne.n	800f29a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f278:	69bb      	ldr	r3, [r7, #24]
 800f27a:	015a      	lsls	r2, r3, #5
 800f27c:	69fb      	ldr	r3, [r7, #28]
 800f27e:	4413      	add	r3, r2
 800f280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	69ba      	ldr	r2, [r7, #24]
 800f288:	0151      	lsls	r1, r2, #5
 800f28a:	69fa      	ldr	r2, [r7, #28]
 800f28c:	440a      	add	r2, r1
 800f28e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f292:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f296:	6013      	str	r3, [r2, #0]
 800f298:	e00f      	b.n	800f2ba <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f29a:	69bb      	ldr	r3, [r7, #24]
 800f29c:	015a      	lsls	r2, r3, #5
 800f29e:	69fb      	ldr	r3, [r7, #28]
 800f2a0:	4413      	add	r3, r2
 800f2a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	69ba      	ldr	r2, [r7, #24]
 800f2aa:	0151      	lsls	r1, r2, #5
 800f2ac:	69fa      	ldr	r2, [r7, #28]
 800f2ae:	440a      	add	r2, r1
 800f2b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f2b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f2b8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	68d9      	ldr	r1, [r3, #12]
 800f2be:	68bb      	ldr	r3, [r7, #8]
 800f2c0:	781a      	ldrb	r2, [r3, #0]
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	695b      	ldr	r3, [r3, #20]
 800f2c6:	b298      	uxth	r0, r3
 800f2c8:	79fb      	ldrb	r3, [r7, #7]
 800f2ca:	9300      	str	r3, [sp, #0]
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	68f8      	ldr	r0, [r7, #12]
 800f2d0:	f000 fa2b 	bl	800f72a <USB_WritePacket>
 800f2d4:	e0ce      	b.n	800f474 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f2d6:	69bb      	ldr	r3, [r7, #24]
 800f2d8:	015a      	lsls	r2, r3, #5
 800f2da:	69fb      	ldr	r3, [r7, #28]
 800f2dc:	4413      	add	r3, r2
 800f2de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2e2:	691b      	ldr	r3, [r3, #16]
 800f2e4:	69ba      	ldr	r2, [r7, #24]
 800f2e6:	0151      	lsls	r1, r2, #5
 800f2e8:	69fa      	ldr	r2, [r7, #28]
 800f2ea:	440a      	add	r2, r1
 800f2ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f2f0:	0cdb      	lsrs	r3, r3, #19
 800f2f2:	04db      	lsls	r3, r3, #19
 800f2f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f2f6:	69bb      	ldr	r3, [r7, #24]
 800f2f8:	015a      	lsls	r2, r3, #5
 800f2fa:	69fb      	ldr	r3, [r7, #28]
 800f2fc:	4413      	add	r3, r2
 800f2fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f302:	691b      	ldr	r3, [r3, #16]
 800f304:	69ba      	ldr	r2, [r7, #24]
 800f306:	0151      	lsls	r1, r2, #5
 800f308:	69fa      	ldr	r2, [r7, #28]
 800f30a:	440a      	add	r2, r1
 800f30c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f310:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f314:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f318:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800f31a:	68bb      	ldr	r3, [r7, #8]
 800f31c:	695b      	ldr	r3, [r3, #20]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d126      	bne.n	800f370 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f322:	69bb      	ldr	r3, [r7, #24]
 800f324:	015a      	lsls	r2, r3, #5
 800f326:	69fb      	ldr	r3, [r7, #28]
 800f328:	4413      	add	r3, r2
 800f32a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f32e:	691a      	ldr	r2, [r3, #16]
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	689b      	ldr	r3, [r3, #8]
 800f334:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f338:	69b9      	ldr	r1, [r7, #24]
 800f33a:	0148      	lsls	r0, r1, #5
 800f33c:	69f9      	ldr	r1, [r7, #28]
 800f33e:	4401      	add	r1, r0
 800f340:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f344:	4313      	orrs	r3, r2
 800f346:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f348:	69bb      	ldr	r3, [r7, #24]
 800f34a:	015a      	lsls	r2, r3, #5
 800f34c:	69fb      	ldr	r3, [r7, #28]
 800f34e:	4413      	add	r3, r2
 800f350:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f354:	691b      	ldr	r3, [r3, #16]
 800f356:	69ba      	ldr	r2, [r7, #24]
 800f358:	0151      	lsls	r1, r2, #5
 800f35a:	69fa      	ldr	r2, [r7, #28]
 800f35c:	440a      	add	r2, r1
 800f35e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f362:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f366:	6113      	str	r3, [r2, #16]
 800f368:	e036      	b.n	800f3d8 <USB_EPStartXfer+0x3dc>
 800f36a:	bf00      	nop
 800f36c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f370:	68bb      	ldr	r3, [r7, #8]
 800f372:	695a      	ldr	r2, [r3, #20]
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	689b      	ldr	r3, [r3, #8]
 800f378:	4413      	add	r3, r2
 800f37a:	1e5a      	subs	r2, r3, #1
 800f37c:	68bb      	ldr	r3, [r7, #8]
 800f37e:	689b      	ldr	r3, [r3, #8]
 800f380:	fbb2 f3f3 	udiv	r3, r2, r3
 800f384:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f386:	69bb      	ldr	r3, [r7, #24]
 800f388:	015a      	lsls	r2, r3, #5
 800f38a:	69fb      	ldr	r3, [r7, #28]
 800f38c:	4413      	add	r3, r2
 800f38e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f392:	691a      	ldr	r2, [r3, #16]
 800f394:	8afb      	ldrh	r3, [r7, #22]
 800f396:	04d9      	lsls	r1, r3, #19
 800f398:	4b39      	ldr	r3, [pc, #228]	; (800f480 <USB_EPStartXfer+0x484>)
 800f39a:	400b      	ands	r3, r1
 800f39c:	69b9      	ldr	r1, [r7, #24]
 800f39e:	0148      	lsls	r0, r1, #5
 800f3a0:	69f9      	ldr	r1, [r7, #28]
 800f3a2:	4401      	add	r1, r0
 800f3a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f3a8:	4313      	orrs	r3, r2
 800f3aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f3ac:	69bb      	ldr	r3, [r7, #24]
 800f3ae:	015a      	lsls	r2, r3, #5
 800f3b0:	69fb      	ldr	r3, [r7, #28]
 800f3b2:	4413      	add	r3, r2
 800f3b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3b8:	691a      	ldr	r2, [r3, #16]
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	689b      	ldr	r3, [r3, #8]
 800f3be:	8af9      	ldrh	r1, [r7, #22]
 800f3c0:	fb01 f303 	mul.w	r3, r1, r3
 800f3c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f3c8:	69b9      	ldr	r1, [r7, #24]
 800f3ca:	0148      	lsls	r0, r1, #5
 800f3cc:	69f9      	ldr	r1, [r7, #28]
 800f3ce:	4401      	add	r1, r0
 800f3d0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f3d4:	4313      	orrs	r3, r2
 800f3d6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f3d8:	79fb      	ldrb	r3, [r7, #7]
 800f3da:	2b01      	cmp	r3, #1
 800f3dc:	d10d      	bne.n	800f3fa <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f3de:	68bb      	ldr	r3, [r7, #8]
 800f3e0:	68db      	ldr	r3, [r3, #12]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d009      	beq.n	800f3fa <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f3e6:	68bb      	ldr	r3, [r7, #8]
 800f3e8:	68d9      	ldr	r1, [r3, #12]
 800f3ea:	69bb      	ldr	r3, [r7, #24]
 800f3ec:	015a      	lsls	r2, r3, #5
 800f3ee:	69fb      	ldr	r3, [r7, #28]
 800f3f0:	4413      	add	r3, r2
 800f3f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3f6:	460a      	mov	r2, r1
 800f3f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	78db      	ldrb	r3, [r3, #3]
 800f3fe:	2b01      	cmp	r3, #1
 800f400:	d128      	bne.n	800f454 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f402:	69fb      	ldr	r3, [r7, #28]
 800f404:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f408:	689b      	ldr	r3, [r3, #8]
 800f40a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d110      	bne.n	800f434 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f412:	69bb      	ldr	r3, [r7, #24]
 800f414:	015a      	lsls	r2, r3, #5
 800f416:	69fb      	ldr	r3, [r7, #28]
 800f418:	4413      	add	r3, r2
 800f41a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	69ba      	ldr	r2, [r7, #24]
 800f422:	0151      	lsls	r1, r2, #5
 800f424:	69fa      	ldr	r2, [r7, #28]
 800f426:	440a      	add	r2, r1
 800f428:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f42c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f430:	6013      	str	r3, [r2, #0]
 800f432:	e00f      	b.n	800f454 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f434:	69bb      	ldr	r3, [r7, #24]
 800f436:	015a      	lsls	r2, r3, #5
 800f438:	69fb      	ldr	r3, [r7, #28]
 800f43a:	4413      	add	r3, r2
 800f43c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	69ba      	ldr	r2, [r7, #24]
 800f444:	0151      	lsls	r1, r2, #5
 800f446:	69fa      	ldr	r2, [r7, #28]
 800f448:	440a      	add	r2, r1
 800f44a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f44e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f452:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f454:	69bb      	ldr	r3, [r7, #24]
 800f456:	015a      	lsls	r2, r3, #5
 800f458:	69fb      	ldr	r3, [r7, #28]
 800f45a:	4413      	add	r3, r2
 800f45c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	69ba      	ldr	r2, [r7, #24]
 800f464:	0151      	lsls	r1, r2, #5
 800f466:	69fa      	ldr	r2, [r7, #28]
 800f468:	440a      	add	r2, r1
 800f46a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f46e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f472:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f474:	2300      	movs	r3, #0
}
 800f476:	4618      	mov	r0, r3
 800f478:	3720      	adds	r7, #32
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}
 800f47e:	bf00      	nop
 800f480:	1ff80000 	.word	0x1ff80000

0800f484 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f484:	b480      	push	{r7}
 800f486:	b087      	sub	sp, #28
 800f488:	af00      	add	r7, sp, #0
 800f48a:	60f8      	str	r0, [r7, #12]
 800f48c:	60b9      	str	r1, [r7, #8]
 800f48e:	4613      	mov	r3, r2
 800f490:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800f496:	68bb      	ldr	r3, [r7, #8]
 800f498:	781b      	ldrb	r3, [r3, #0]
 800f49a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	785b      	ldrb	r3, [r3, #1]
 800f4a0:	2b01      	cmp	r3, #1
 800f4a2:	f040 80cd 	bne.w	800f640 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	695b      	ldr	r3, [r3, #20]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d132      	bne.n	800f514 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f4ae:	693b      	ldr	r3, [r7, #16]
 800f4b0:	015a      	lsls	r2, r3, #5
 800f4b2:	697b      	ldr	r3, [r7, #20]
 800f4b4:	4413      	add	r3, r2
 800f4b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f4ba:	691b      	ldr	r3, [r3, #16]
 800f4bc:	693a      	ldr	r2, [r7, #16]
 800f4be:	0151      	lsls	r1, r2, #5
 800f4c0:	697a      	ldr	r2, [r7, #20]
 800f4c2:	440a      	add	r2, r1
 800f4c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f4c8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f4cc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f4d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f4d2:	693b      	ldr	r3, [r7, #16]
 800f4d4:	015a      	lsls	r2, r3, #5
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	4413      	add	r3, r2
 800f4da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f4de:	691b      	ldr	r3, [r3, #16]
 800f4e0:	693a      	ldr	r2, [r7, #16]
 800f4e2:	0151      	lsls	r1, r2, #5
 800f4e4:	697a      	ldr	r2, [r7, #20]
 800f4e6:	440a      	add	r2, r1
 800f4e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f4ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f4f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f4f2:	693b      	ldr	r3, [r7, #16]
 800f4f4:	015a      	lsls	r2, r3, #5
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	4413      	add	r3, r2
 800f4fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f4fe:	691b      	ldr	r3, [r3, #16]
 800f500:	693a      	ldr	r2, [r7, #16]
 800f502:	0151      	lsls	r1, r2, #5
 800f504:	697a      	ldr	r2, [r7, #20]
 800f506:	440a      	add	r2, r1
 800f508:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f50c:	0cdb      	lsrs	r3, r3, #19
 800f50e:	04db      	lsls	r3, r3, #19
 800f510:	6113      	str	r3, [r2, #16]
 800f512:	e04e      	b.n	800f5b2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f514:	693b      	ldr	r3, [r7, #16]
 800f516:	015a      	lsls	r2, r3, #5
 800f518:	697b      	ldr	r3, [r7, #20]
 800f51a:	4413      	add	r3, r2
 800f51c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f520:	691b      	ldr	r3, [r3, #16]
 800f522:	693a      	ldr	r2, [r7, #16]
 800f524:	0151      	lsls	r1, r2, #5
 800f526:	697a      	ldr	r2, [r7, #20]
 800f528:	440a      	add	r2, r1
 800f52a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f52e:	0cdb      	lsrs	r3, r3, #19
 800f530:	04db      	lsls	r3, r3, #19
 800f532:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	015a      	lsls	r2, r3, #5
 800f538:	697b      	ldr	r3, [r7, #20]
 800f53a:	4413      	add	r3, r2
 800f53c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f540:	691b      	ldr	r3, [r3, #16]
 800f542:	693a      	ldr	r2, [r7, #16]
 800f544:	0151      	lsls	r1, r2, #5
 800f546:	697a      	ldr	r2, [r7, #20]
 800f548:	440a      	add	r2, r1
 800f54a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f54e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f552:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f556:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800f558:	68bb      	ldr	r3, [r7, #8]
 800f55a:	695a      	ldr	r2, [r3, #20]
 800f55c:	68bb      	ldr	r3, [r7, #8]
 800f55e:	689b      	ldr	r3, [r3, #8]
 800f560:	429a      	cmp	r2, r3
 800f562:	d903      	bls.n	800f56c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800f564:	68bb      	ldr	r3, [r7, #8]
 800f566:	689a      	ldr	r2, [r3, #8]
 800f568:	68bb      	ldr	r3, [r7, #8]
 800f56a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f56c:	693b      	ldr	r3, [r7, #16]
 800f56e:	015a      	lsls	r2, r3, #5
 800f570:	697b      	ldr	r3, [r7, #20]
 800f572:	4413      	add	r3, r2
 800f574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f578:	691b      	ldr	r3, [r3, #16]
 800f57a:	693a      	ldr	r2, [r7, #16]
 800f57c:	0151      	lsls	r1, r2, #5
 800f57e:	697a      	ldr	r2, [r7, #20]
 800f580:	440a      	add	r2, r1
 800f582:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f586:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f58a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f58c:	693b      	ldr	r3, [r7, #16]
 800f58e:	015a      	lsls	r2, r3, #5
 800f590:	697b      	ldr	r3, [r7, #20]
 800f592:	4413      	add	r3, r2
 800f594:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f598:	691a      	ldr	r2, [r3, #16]
 800f59a:	68bb      	ldr	r3, [r7, #8]
 800f59c:	695b      	ldr	r3, [r3, #20]
 800f59e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f5a2:	6939      	ldr	r1, [r7, #16]
 800f5a4:	0148      	lsls	r0, r1, #5
 800f5a6:	6979      	ldr	r1, [r7, #20]
 800f5a8:	4401      	add	r1, r0
 800f5aa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f5ae:	4313      	orrs	r3, r2
 800f5b0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f5b2:	79fb      	ldrb	r3, [r7, #7]
 800f5b4:	2b01      	cmp	r3, #1
 800f5b6:	d11e      	bne.n	800f5f6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f5b8:	68bb      	ldr	r3, [r7, #8]
 800f5ba:	691b      	ldr	r3, [r3, #16]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d009      	beq.n	800f5d4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f5c0:	693b      	ldr	r3, [r7, #16]
 800f5c2:	015a      	lsls	r2, r3, #5
 800f5c4:	697b      	ldr	r3, [r7, #20]
 800f5c6:	4413      	add	r3, r2
 800f5c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5cc:	461a      	mov	r2, r3
 800f5ce:	68bb      	ldr	r3, [r7, #8]
 800f5d0:	691b      	ldr	r3, [r3, #16]
 800f5d2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f5d4:	693b      	ldr	r3, [r7, #16]
 800f5d6:	015a      	lsls	r2, r3, #5
 800f5d8:	697b      	ldr	r3, [r7, #20]
 800f5da:	4413      	add	r3, r2
 800f5dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	693a      	ldr	r2, [r7, #16]
 800f5e4:	0151      	lsls	r1, r2, #5
 800f5e6:	697a      	ldr	r2, [r7, #20]
 800f5e8:	440a      	add	r2, r1
 800f5ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f5ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f5f2:	6013      	str	r3, [r2, #0]
 800f5f4:	e092      	b.n	800f71c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f5f6:	693b      	ldr	r3, [r7, #16]
 800f5f8:	015a      	lsls	r2, r3, #5
 800f5fa:	697b      	ldr	r3, [r7, #20]
 800f5fc:	4413      	add	r3, r2
 800f5fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	693a      	ldr	r2, [r7, #16]
 800f606:	0151      	lsls	r1, r2, #5
 800f608:	697a      	ldr	r2, [r7, #20]
 800f60a:	440a      	add	r2, r1
 800f60c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f610:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f614:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800f616:	68bb      	ldr	r3, [r7, #8]
 800f618:	695b      	ldr	r3, [r3, #20]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d07e      	beq.n	800f71c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f624:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f626:	68bb      	ldr	r3, [r7, #8]
 800f628:	781b      	ldrb	r3, [r3, #0]
 800f62a:	f003 030f 	and.w	r3, r3, #15
 800f62e:	2101      	movs	r1, #1
 800f630:	fa01 f303 	lsl.w	r3, r1, r3
 800f634:	6979      	ldr	r1, [r7, #20]
 800f636:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f63a:	4313      	orrs	r3, r2
 800f63c:	634b      	str	r3, [r1, #52]	; 0x34
 800f63e:	e06d      	b.n	800f71c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f640:	693b      	ldr	r3, [r7, #16]
 800f642:	015a      	lsls	r2, r3, #5
 800f644:	697b      	ldr	r3, [r7, #20]
 800f646:	4413      	add	r3, r2
 800f648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f64c:	691b      	ldr	r3, [r3, #16]
 800f64e:	693a      	ldr	r2, [r7, #16]
 800f650:	0151      	lsls	r1, r2, #5
 800f652:	697a      	ldr	r2, [r7, #20]
 800f654:	440a      	add	r2, r1
 800f656:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f65a:	0cdb      	lsrs	r3, r3, #19
 800f65c:	04db      	lsls	r3, r3, #19
 800f65e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	015a      	lsls	r2, r3, #5
 800f664:	697b      	ldr	r3, [r7, #20]
 800f666:	4413      	add	r3, r2
 800f668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f66c:	691b      	ldr	r3, [r3, #16]
 800f66e:	693a      	ldr	r2, [r7, #16]
 800f670:	0151      	lsls	r1, r2, #5
 800f672:	697a      	ldr	r2, [r7, #20]
 800f674:	440a      	add	r2, r1
 800f676:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f67a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f67e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f682:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800f684:	68bb      	ldr	r3, [r7, #8]
 800f686:	695b      	ldr	r3, [r3, #20]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d003      	beq.n	800f694 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	689a      	ldr	r2, [r3, #8]
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f694:	693b      	ldr	r3, [r7, #16]
 800f696:	015a      	lsls	r2, r3, #5
 800f698:	697b      	ldr	r3, [r7, #20]
 800f69a:	4413      	add	r3, r2
 800f69c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6a0:	691b      	ldr	r3, [r3, #16]
 800f6a2:	693a      	ldr	r2, [r7, #16]
 800f6a4:	0151      	lsls	r1, r2, #5
 800f6a6:	697a      	ldr	r2, [r7, #20]
 800f6a8:	440a      	add	r2, r1
 800f6aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f6ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f6b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800f6b4:	693b      	ldr	r3, [r7, #16]
 800f6b6:	015a      	lsls	r2, r3, #5
 800f6b8:	697b      	ldr	r3, [r7, #20]
 800f6ba:	4413      	add	r3, r2
 800f6bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6c0:	691a      	ldr	r2, [r3, #16]
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	689b      	ldr	r3, [r3, #8]
 800f6c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f6ca:	6939      	ldr	r1, [r7, #16]
 800f6cc:	0148      	lsls	r0, r1, #5
 800f6ce:	6979      	ldr	r1, [r7, #20]
 800f6d0:	4401      	add	r1, r0
 800f6d2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f6d6:	4313      	orrs	r3, r2
 800f6d8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800f6da:	79fb      	ldrb	r3, [r7, #7]
 800f6dc:	2b01      	cmp	r3, #1
 800f6de:	d10d      	bne.n	800f6fc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	68db      	ldr	r3, [r3, #12]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d009      	beq.n	800f6fc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	68d9      	ldr	r1, [r3, #12]
 800f6ec:	693b      	ldr	r3, [r7, #16]
 800f6ee:	015a      	lsls	r2, r3, #5
 800f6f0:	697b      	ldr	r3, [r7, #20]
 800f6f2:	4413      	add	r3, r2
 800f6f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6f8:	460a      	mov	r2, r1
 800f6fa:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f6fc:	693b      	ldr	r3, [r7, #16]
 800f6fe:	015a      	lsls	r2, r3, #5
 800f700:	697b      	ldr	r3, [r7, #20]
 800f702:	4413      	add	r3, r2
 800f704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	693a      	ldr	r2, [r7, #16]
 800f70c:	0151      	lsls	r1, r2, #5
 800f70e:	697a      	ldr	r2, [r7, #20]
 800f710:	440a      	add	r2, r1
 800f712:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f716:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f71a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f71c:	2300      	movs	r3, #0
}
 800f71e:	4618      	mov	r0, r3
 800f720:	371c      	adds	r7, #28
 800f722:	46bd      	mov	sp, r7
 800f724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f728:	4770      	bx	lr

0800f72a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f72a:	b480      	push	{r7}
 800f72c:	b089      	sub	sp, #36	; 0x24
 800f72e:	af00      	add	r7, sp, #0
 800f730:	60f8      	str	r0, [r7, #12]
 800f732:	60b9      	str	r1, [r7, #8]
 800f734:	4611      	mov	r1, r2
 800f736:	461a      	mov	r2, r3
 800f738:	460b      	mov	r3, r1
 800f73a:	71fb      	strb	r3, [r7, #7]
 800f73c:	4613      	mov	r3, r2
 800f73e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800f744:	68bb      	ldr	r3, [r7, #8]
 800f746:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800f748:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d11a      	bne.n	800f786 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f750:	88bb      	ldrh	r3, [r7, #4]
 800f752:	3303      	adds	r3, #3
 800f754:	089b      	lsrs	r3, r3, #2
 800f756:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f758:	2300      	movs	r3, #0
 800f75a:	61bb      	str	r3, [r7, #24]
 800f75c:	e00f      	b.n	800f77e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f75e:	79fb      	ldrb	r3, [r7, #7]
 800f760:	031a      	lsls	r2, r3, #12
 800f762:	697b      	ldr	r3, [r7, #20]
 800f764:	4413      	add	r3, r2
 800f766:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f76a:	461a      	mov	r2, r3
 800f76c:	69fb      	ldr	r3, [r7, #28]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f772:	69fb      	ldr	r3, [r7, #28]
 800f774:	3304      	adds	r3, #4
 800f776:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f778:	69bb      	ldr	r3, [r7, #24]
 800f77a:	3301      	adds	r3, #1
 800f77c:	61bb      	str	r3, [r7, #24]
 800f77e:	69ba      	ldr	r2, [r7, #24]
 800f780:	693b      	ldr	r3, [r7, #16]
 800f782:	429a      	cmp	r2, r3
 800f784:	d3eb      	bcc.n	800f75e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f786:	2300      	movs	r3, #0
}
 800f788:	4618      	mov	r0, r3
 800f78a:	3724      	adds	r7, #36	; 0x24
 800f78c:	46bd      	mov	sp, r7
 800f78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f792:	4770      	bx	lr

0800f794 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f794:	b480      	push	{r7}
 800f796:	b089      	sub	sp, #36	; 0x24
 800f798:	af00      	add	r7, sp, #0
 800f79a:	60f8      	str	r0, [r7, #12]
 800f79c:	60b9      	str	r1, [r7, #8]
 800f79e:	4613      	mov	r3, r2
 800f7a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800f7a6:	68bb      	ldr	r3, [r7, #8]
 800f7a8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800f7aa:	88fb      	ldrh	r3, [r7, #6]
 800f7ac:	3303      	adds	r3, #3
 800f7ae:	089b      	lsrs	r3, r3, #2
 800f7b0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	61bb      	str	r3, [r7, #24]
 800f7b6:	e00b      	b.n	800f7d0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f7b8:	697b      	ldr	r3, [r7, #20]
 800f7ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7be:	681a      	ldr	r2, [r3, #0]
 800f7c0:	69fb      	ldr	r3, [r7, #28]
 800f7c2:	601a      	str	r2, [r3, #0]
    pDest++;
 800f7c4:	69fb      	ldr	r3, [r7, #28]
 800f7c6:	3304      	adds	r3, #4
 800f7c8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800f7ca:	69bb      	ldr	r3, [r7, #24]
 800f7cc:	3301      	adds	r3, #1
 800f7ce:	61bb      	str	r3, [r7, #24]
 800f7d0:	69ba      	ldr	r2, [r7, #24]
 800f7d2:	693b      	ldr	r3, [r7, #16]
 800f7d4:	429a      	cmp	r2, r3
 800f7d6:	d3ef      	bcc.n	800f7b8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800f7d8:	69fb      	ldr	r3, [r7, #28]
}
 800f7da:	4618      	mov	r0, r3
 800f7dc:	3724      	adds	r7, #36	; 0x24
 800f7de:	46bd      	mov	sp, r7
 800f7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e4:	4770      	bx	lr

0800f7e6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f7e6:	b480      	push	{r7}
 800f7e8:	b085      	sub	sp, #20
 800f7ea:	af00      	add	r7, sp, #0
 800f7ec:	6078      	str	r0, [r7, #4]
 800f7ee:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	781b      	ldrb	r3, [r3, #0]
 800f7f8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	785b      	ldrb	r3, [r3, #1]
 800f7fe:	2b01      	cmp	r3, #1
 800f800:	d12c      	bne.n	800f85c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f802:	68bb      	ldr	r3, [r7, #8]
 800f804:	015a      	lsls	r2, r3, #5
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	4413      	add	r3, r2
 800f80a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	2b00      	cmp	r3, #0
 800f812:	db12      	blt.n	800f83a <USB_EPSetStall+0x54>
 800f814:	68bb      	ldr	r3, [r7, #8]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d00f      	beq.n	800f83a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f81a:	68bb      	ldr	r3, [r7, #8]
 800f81c:	015a      	lsls	r2, r3, #5
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	4413      	add	r3, r2
 800f822:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	68ba      	ldr	r2, [r7, #8]
 800f82a:	0151      	lsls	r1, r2, #5
 800f82c:	68fa      	ldr	r2, [r7, #12]
 800f82e:	440a      	add	r2, r1
 800f830:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f834:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f838:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f83a:	68bb      	ldr	r3, [r7, #8]
 800f83c:	015a      	lsls	r2, r3, #5
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	4413      	add	r3, r2
 800f842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	68ba      	ldr	r2, [r7, #8]
 800f84a:	0151      	lsls	r1, r2, #5
 800f84c:	68fa      	ldr	r2, [r7, #12]
 800f84e:	440a      	add	r2, r1
 800f850:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f854:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f858:	6013      	str	r3, [r2, #0]
 800f85a:	e02b      	b.n	800f8b4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	015a      	lsls	r2, r3, #5
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	4413      	add	r3, r2
 800f864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	db12      	blt.n	800f894 <USB_EPSetStall+0xae>
 800f86e:	68bb      	ldr	r3, [r7, #8]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d00f      	beq.n	800f894 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f874:	68bb      	ldr	r3, [r7, #8]
 800f876:	015a      	lsls	r2, r3, #5
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	4413      	add	r3, r2
 800f87c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	68ba      	ldr	r2, [r7, #8]
 800f884:	0151      	lsls	r1, r2, #5
 800f886:	68fa      	ldr	r2, [r7, #12]
 800f888:	440a      	add	r2, r1
 800f88a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f88e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f892:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	015a      	lsls	r2, r3, #5
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	4413      	add	r3, r2
 800f89c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	68ba      	ldr	r2, [r7, #8]
 800f8a4:	0151      	lsls	r1, r2, #5
 800f8a6:	68fa      	ldr	r2, [r7, #12]
 800f8a8:	440a      	add	r2, r1
 800f8aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f8ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f8b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f8b4:	2300      	movs	r3, #0
}
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	3714      	adds	r7, #20
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c0:	4770      	bx	lr

0800f8c2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f8c2:	b480      	push	{r7}
 800f8c4:	b085      	sub	sp, #20
 800f8c6:	af00      	add	r7, sp, #0
 800f8c8:	6078      	str	r0, [r7, #4]
 800f8ca:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	781b      	ldrb	r3, [r3, #0]
 800f8d4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	785b      	ldrb	r3, [r3, #1]
 800f8da:	2b01      	cmp	r3, #1
 800f8dc:	d128      	bne.n	800f930 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f8de:	68bb      	ldr	r3, [r7, #8]
 800f8e0:	015a      	lsls	r2, r3, #5
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	4413      	add	r3, r2
 800f8e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	68ba      	ldr	r2, [r7, #8]
 800f8ee:	0151      	lsls	r1, r2, #5
 800f8f0:	68fa      	ldr	r2, [r7, #12]
 800f8f2:	440a      	add	r2, r1
 800f8f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f8f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f8fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	78db      	ldrb	r3, [r3, #3]
 800f902:	2b03      	cmp	r3, #3
 800f904:	d003      	beq.n	800f90e <USB_EPClearStall+0x4c>
 800f906:	683b      	ldr	r3, [r7, #0]
 800f908:	78db      	ldrb	r3, [r3, #3]
 800f90a:	2b02      	cmp	r3, #2
 800f90c:	d138      	bne.n	800f980 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f90e:	68bb      	ldr	r3, [r7, #8]
 800f910:	015a      	lsls	r2, r3, #5
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	4413      	add	r3, r2
 800f916:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	68ba      	ldr	r2, [r7, #8]
 800f91e:	0151      	lsls	r1, r2, #5
 800f920:	68fa      	ldr	r2, [r7, #12]
 800f922:	440a      	add	r2, r1
 800f924:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f92c:	6013      	str	r3, [r2, #0]
 800f92e:	e027      	b.n	800f980 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f930:	68bb      	ldr	r3, [r7, #8]
 800f932:	015a      	lsls	r2, r3, #5
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	4413      	add	r3, r2
 800f938:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	68ba      	ldr	r2, [r7, #8]
 800f940:	0151      	lsls	r1, r2, #5
 800f942:	68fa      	ldr	r2, [r7, #12]
 800f944:	440a      	add	r2, r1
 800f946:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f94a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f94e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f950:	683b      	ldr	r3, [r7, #0]
 800f952:	78db      	ldrb	r3, [r3, #3]
 800f954:	2b03      	cmp	r3, #3
 800f956:	d003      	beq.n	800f960 <USB_EPClearStall+0x9e>
 800f958:	683b      	ldr	r3, [r7, #0]
 800f95a:	78db      	ldrb	r3, [r3, #3]
 800f95c:	2b02      	cmp	r3, #2
 800f95e:	d10f      	bne.n	800f980 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f960:	68bb      	ldr	r3, [r7, #8]
 800f962:	015a      	lsls	r2, r3, #5
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	4413      	add	r3, r2
 800f968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	68ba      	ldr	r2, [r7, #8]
 800f970:	0151      	lsls	r1, r2, #5
 800f972:	68fa      	ldr	r2, [r7, #12]
 800f974:	440a      	add	r2, r1
 800f976:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f97a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f97e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f980:	2300      	movs	r3, #0
}
 800f982:	4618      	mov	r0, r3
 800f984:	3714      	adds	r7, #20
 800f986:	46bd      	mov	sp, r7
 800f988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98c:	4770      	bx	lr

0800f98e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f98e:	b480      	push	{r7}
 800f990:	b085      	sub	sp, #20
 800f992:	af00      	add	r7, sp, #0
 800f994:	6078      	str	r0, [r7, #4]
 800f996:	460b      	mov	r3, r1
 800f998:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	68fa      	ldr	r2, [r7, #12]
 800f9a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f9ac:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f9b0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9b8:	681a      	ldr	r2, [r3, #0]
 800f9ba:	78fb      	ldrb	r3, [r7, #3]
 800f9bc:	011b      	lsls	r3, r3, #4
 800f9be:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800f9c2:	68f9      	ldr	r1, [r7, #12]
 800f9c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f9c8:	4313      	orrs	r3, r2
 800f9ca:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f9cc:	2300      	movs	r3, #0
}
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	3714      	adds	r7, #20
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d8:	4770      	bx	lr

0800f9da <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f9da:	b480      	push	{r7}
 800f9dc:	b085      	sub	sp, #20
 800f9de:	af00      	add	r7, sp, #0
 800f9e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	68fa      	ldr	r2, [r7, #12]
 800f9f0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f9f4:	f023 0303 	bic.w	r3, r3, #3
 800f9f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa00:	685b      	ldr	r3, [r3, #4]
 800fa02:	68fa      	ldr	r2, [r7, #12]
 800fa04:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa08:	f023 0302 	bic.w	r3, r3, #2
 800fa0c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fa0e:	2300      	movs	r3, #0
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	3714      	adds	r7, #20
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr

0800fa1c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b085      	sub	sp, #20
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	68fa      	ldr	r2, [r7, #12]
 800fa32:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fa36:	f023 0303 	bic.w	r3, r3, #3
 800fa3a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa42:	685b      	ldr	r3, [r3, #4]
 800fa44:	68fa      	ldr	r2, [r7, #12]
 800fa46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa4a:	f043 0302 	orr.w	r3, r3, #2
 800fa4e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fa50:	2300      	movs	r3, #0
}
 800fa52:	4618      	mov	r0, r3
 800fa54:	3714      	adds	r7, #20
 800fa56:	46bd      	mov	sp, r7
 800fa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5c:	4770      	bx	lr

0800fa5e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800fa5e:	b480      	push	{r7}
 800fa60:	b085      	sub	sp, #20
 800fa62:	af00      	add	r7, sp, #0
 800fa64:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	695b      	ldr	r3, [r3, #20]
 800fa6a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	699b      	ldr	r3, [r3, #24]
 800fa70:	68fa      	ldr	r2, [r7, #12]
 800fa72:	4013      	ands	r3, r2
 800fa74:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800fa76:	68fb      	ldr	r3, [r7, #12]
}
 800fa78:	4618      	mov	r0, r3
 800fa7a:	3714      	adds	r7, #20
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa82:	4770      	bx	lr

0800fa84 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800fa84:	b480      	push	{r7}
 800fa86:	b085      	sub	sp, #20
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa96:	699b      	ldr	r3, [r3, #24]
 800fa98:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800faa0:	69db      	ldr	r3, [r3, #28]
 800faa2:	68ba      	ldr	r2, [r7, #8]
 800faa4:	4013      	ands	r3, r2
 800faa6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	0c1b      	lsrs	r3, r3, #16
}
 800faac:	4618      	mov	r0, r3
 800faae:	3714      	adds	r7, #20
 800fab0:	46bd      	mov	sp, r7
 800fab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab6:	4770      	bx	lr

0800fab8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800fab8:	b480      	push	{r7}
 800faba:	b085      	sub	sp, #20
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800faca:	699b      	ldr	r3, [r3, #24]
 800facc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fad4:	69db      	ldr	r3, [r3, #28]
 800fad6:	68ba      	ldr	r2, [r7, #8]
 800fad8:	4013      	ands	r3, r2
 800fada:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800fadc:	68bb      	ldr	r3, [r7, #8]
 800fade:	b29b      	uxth	r3, r3
}
 800fae0:	4618      	mov	r0, r3
 800fae2:	3714      	adds	r7, #20
 800fae4:	46bd      	mov	sp, r7
 800fae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faea:	4770      	bx	lr

0800faec <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800faec:	b480      	push	{r7}
 800faee:	b085      	sub	sp, #20
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
 800faf4:	460b      	mov	r3, r1
 800faf6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fafc:	78fb      	ldrb	r3, [r7, #3]
 800fafe:	015a      	lsls	r2, r3, #5
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	4413      	add	r3, r2
 800fb04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb08:	689b      	ldr	r3, [r3, #8]
 800fb0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb12:	695b      	ldr	r3, [r3, #20]
 800fb14:	68ba      	ldr	r2, [r7, #8]
 800fb16:	4013      	ands	r3, r2
 800fb18:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fb1a:	68bb      	ldr	r3, [r7, #8]
}
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	3714      	adds	r7, #20
 800fb20:	46bd      	mov	sp, r7
 800fb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb26:	4770      	bx	lr

0800fb28 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fb28:	b480      	push	{r7}
 800fb2a:	b087      	sub	sp, #28
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]
 800fb30:	460b      	mov	r3, r1
 800fb32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800fb38:	697b      	ldr	r3, [r7, #20]
 800fb3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb3e:	691b      	ldr	r3, [r3, #16]
 800fb40:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fb42:	697b      	ldr	r3, [r7, #20]
 800fb44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fb4a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fb4c:	78fb      	ldrb	r3, [r7, #3]
 800fb4e:	f003 030f 	and.w	r3, r3, #15
 800fb52:	68fa      	ldr	r2, [r7, #12]
 800fb54:	fa22 f303 	lsr.w	r3, r2, r3
 800fb58:	01db      	lsls	r3, r3, #7
 800fb5a:	b2db      	uxtb	r3, r3
 800fb5c:	693a      	ldr	r2, [r7, #16]
 800fb5e:	4313      	orrs	r3, r2
 800fb60:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fb62:	78fb      	ldrb	r3, [r7, #3]
 800fb64:	015a      	lsls	r2, r3, #5
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	4413      	add	r3, r2
 800fb6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb6e:	689b      	ldr	r3, [r3, #8]
 800fb70:	693a      	ldr	r2, [r7, #16]
 800fb72:	4013      	ands	r3, r2
 800fb74:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fb76:	68bb      	ldr	r3, [r7, #8]
}
 800fb78:	4618      	mov	r0, r3
 800fb7a:	371c      	adds	r7, #28
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb82:	4770      	bx	lr

0800fb84 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800fb84:	b480      	push	{r7}
 800fb86:	b083      	sub	sp, #12
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	695b      	ldr	r3, [r3, #20]
 800fb90:	f003 0301 	and.w	r3, r3, #1
}
 800fb94:	4618      	mov	r0, r3
 800fb96:	370c      	adds	r7, #12
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9e:	4770      	bx	lr

0800fba0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800fba0:	b480      	push	{r7}
 800fba2:	b085      	sub	sp, #20
 800fba4:	af00      	add	r7, sp, #0
 800fba6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	68fa      	ldr	r2, [r7, #12]
 800fbb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fbba:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800fbbe:	f023 0307 	bic.w	r3, r3, #7
 800fbc2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbca:	685b      	ldr	r3, [r3, #4]
 800fbcc:	68fa      	ldr	r2, [r7, #12]
 800fbce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fbd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fbd6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fbd8:	2300      	movs	r3, #0
}
 800fbda:	4618      	mov	r0, r3
 800fbdc:	3714      	adds	r7, #20
 800fbde:	46bd      	mov	sp, r7
 800fbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe4:	4770      	bx	lr
	...

0800fbe8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800fbe8:	b480      	push	{r7}
 800fbea:	b087      	sub	sp, #28
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	60f8      	str	r0, [r7, #12]
 800fbf0:	460b      	mov	r3, r1
 800fbf2:	607a      	str	r2, [r7, #4]
 800fbf4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	333c      	adds	r3, #60	; 0x3c
 800fbfe:	3304      	adds	r3, #4
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fc04:	693b      	ldr	r3, [r7, #16]
 800fc06:	4a26      	ldr	r2, [pc, #152]	; (800fca0 <USB_EP0_OutStart+0xb8>)
 800fc08:	4293      	cmp	r3, r2
 800fc0a:	d90a      	bls.n	800fc22 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fc0c:	697b      	ldr	r3, [r7, #20]
 800fc0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fc18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fc1c:	d101      	bne.n	800fc22 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	e037      	b.n	800fc92 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fc22:	697b      	ldr	r3, [r7, #20]
 800fc24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc28:	461a      	mov	r2, r3
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc34:	691b      	ldr	r3, [r3, #16]
 800fc36:	697a      	ldr	r2, [r7, #20]
 800fc38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fc40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fc42:	697b      	ldr	r3, [r7, #20]
 800fc44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc48:	691b      	ldr	r3, [r3, #16]
 800fc4a:	697a      	ldr	r2, [r7, #20]
 800fc4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc50:	f043 0318 	orr.w	r3, r3, #24
 800fc54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fc56:	697b      	ldr	r3, [r7, #20]
 800fc58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc5c:	691b      	ldr	r3, [r3, #16]
 800fc5e:	697a      	ldr	r2, [r7, #20]
 800fc60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc64:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800fc68:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800fc6a:	7afb      	ldrb	r3, [r7, #11]
 800fc6c:	2b01      	cmp	r3, #1
 800fc6e:	d10f      	bne.n	800fc90 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fc70:	697b      	ldr	r3, [r7, #20]
 800fc72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc76:	461a      	mov	r2, r3
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	697a      	ldr	r2, [r7, #20]
 800fc86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc8a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800fc8e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fc90:	2300      	movs	r3, #0
}
 800fc92:	4618      	mov	r0, r3
 800fc94:	371c      	adds	r7, #28
 800fc96:	46bd      	mov	sp, r7
 800fc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9c:	4770      	bx	lr
 800fc9e:	bf00      	nop
 800fca0:	4f54300a 	.word	0x4f54300a

0800fca4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b085      	sub	sp, #20
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800fcac:	2300      	movs	r3, #0
 800fcae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	3301      	adds	r3, #1
 800fcb4:	60fb      	str	r3, [r7, #12]
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	4a13      	ldr	r2, [pc, #76]	; (800fd08 <USB_CoreReset+0x64>)
 800fcba:	4293      	cmp	r3, r2
 800fcbc:	d901      	bls.n	800fcc2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800fcbe:	2303      	movs	r3, #3
 800fcc0:	e01b      	b.n	800fcfa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	daf2      	bge.n	800fcb0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800fcca:	2300      	movs	r3, #0
 800fccc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	691b      	ldr	r3, [r3, #16]
 800fcd2:	f043 0201 	orr.w	r2, r3, #1
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	3301      	adds	r3, #1
 800fcde:	60fb      	str	r3, [r7, #12]
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	4a09      	ldr	r2, [pc, #36]	; (800fd08 <USB_CoreReset+0x64>)
 800fce4:	4293      	cmp	r3, r2
 800fce6:	d901      	bls.n	800fcec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800fce8:	2303      	movs	r3, #3
 800fcea:	e006      	b.n	800fcfa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	691b      	ldr	r3, [r3, #16]
 800fcf0:	f003 0301 	and.w	r3, r3, #1
 800fcf4:	2b01      	cmp	r3, #1
 800fcf6:	d0f0      	beq.n	800fcda <USB_CoreReset+0x36>

  return HAL_OK;
 800fcf8:	2300      	movs	r3, #0
}
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	3714      	adds	r7, #20
 800fcfe:	46bd      	mov	sp, r7
 800fd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd04:	4770      	bx	lr
 800fd06:	bf00      	nop
 800fd08:	00030d40 	.word	0x00030d40

0800fd0c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b084      	sub	sp, #16
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
 800fd14:	460b      	mov	r3, r1
 800fd16:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fd18:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800fd1c:	f002 f9fc 	bl	8012118 <malloc>
 800fd20:	4603      	mov	r3, r0
 800fd22:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d105      	bne.n	800fd36 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800fd32:	2302      	movs	r3, #2
 800fd34:	e066      	b.n	800fe04 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	68fa      	ldr	r2, [r7, #12]
 800fd3a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	7c1b      	ldrb	r3, [r3, #16]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d119      	bne.n	800fd7a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fd46:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fd4a:	2202      	movs	r2, #2
 800fd4c:	2181      	movs	r1, #129	; 0x81
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f002 f839 	bl	8011dc6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	2201      	movs	r2, #1
 800fd58:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fd5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fd5e:	2202      	movs	r2, #2
 800fd60:	2101      	movs	r1, #1
 800fd62:	6878      	ldr	r0, [r7, #4]
 800fd64:	f002 f82f 	bl	8011dc6 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	2201      	movs	r2, #1
 800fd6c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	2210      	movs	r2, #16
 800fd74:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800fd78:	e016      	b.n	800fda8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fd7a:	2340      	movs	r3, #64	; 0x40
 800fd7c:	2202      	movs	r2, #2
 800fd7e:	2181      	movs	r1, #129	; 0x81
 800fd80:	6878      	ldr	r0, [r7, #4]
 800fd82:	f002 f820 	bl	8011dc6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	2201      	movs	r2, #1
 800fd8a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fd8c:	2340      	movs	r3, #64	; 0x40
 800fd8e:	2202      	movs	r2, #2
 800fd90:	2101      	movs	r1, #1
 800fd92:	6878      	ldr	r0, [r7, #4]
 800fd94:	f002 f817 	bl	8011dc6 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	2201      	movs	r2, #1
 800fd9c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2210      	movs	r2, #16
 800fda4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fda8:	2308      	movs	r3, #8
 800fdaa:	2203      	movs	r2, #3
 800fdac:	2182      	movs	r1, #130	; 0x82
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	f002 f809 	bl	8011dc6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2201      	movs	r2, #1
 800fdb8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	2200      	movs	r2, #0
 800fdd2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	7c1b      	ldrb	r3, [r3, #16]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d109      	bne.n	800fdf2 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fde4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fde8:	2101      	movs	r1, #1
 800fdea:	6878      	ldr	r0, [r7, #4]
 800fdec:	f002 f8da 	bl	8011fa4 <USBD_LL_PrepareReceive>
 800fdf0:	e007      	b.n	800fe02 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fdf8:	2340      	movs	r3, #64	; 0x40
 800fdfa:	2101      	movs	r1, #1
 800fdfc:	6878      	ldr	r0, [r7, #4]
 800fdfe:	f002 f8d1 	bl	8011fa4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fe02:	2300      	movs	r3, #0
}
 800fe04:	4618      	mov	r0, r3
 800fe06:	3710      	adds	r7, #16
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	bd80      	pop	{r7, pc}

0800fe0c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b084      	sub	sp, #16
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
 800fe14:	460b      	mov	r3, r1
 800fe16:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800fe18:	2300      	movs	r3, #0
 800fe1a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800fe1c:	2181      	movs	r1, #129	; 0x81
 800fe1e:	6878      	ldr	r0, [r7, #4]
 800fe20:	f001 fff7 	bl	8011e12 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	2200      	movs	r2, #0
 800fe28:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800fe2a:	2101      	movs	r1, #1
 800fe2c:	6878      	ldr	r0, [r7, #4]
 800fe2e:	f001 fff0 	bl	8011e12 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	2200      	movs	r2, #0
 800fe36:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800fe3a:	2182      	movs	r1, #130	; 0x82
 800fe3c:	6878      	ldr	r0, [r7, #4]
 800fe3e:	f001 ffe8 	bl	8011e12 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	2200      	movs	r2, #0
 800fe46:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d00e      	beq.n	800fe7a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fe62:	685b      	ldr	r3, [r3, #4]
 800fe64:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	f002 f95b 	bl	8012128 <free>
    pdev->pClassData = NULL;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2200      	movs	r2, #0
 800fe76:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800fe7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	3710      	adds	r7, #16
 800fe80:	46bd      	mov	sp, r7
 800fe82:	bd80      	pop	{r7, pc}

0800fe84 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b086      	sub	sp, #24
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
 800fe8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fe94:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800fe96:	2300      	movs	r3, #0
 800fe98:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800fe9e:	2300      	movs	r3, #0
 800fea0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	781b      	ldrb	r3, [r3, #0]
 800fea6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d03a      	beq.n	800ff24 <USBD_CDC_Setup+0xa0>
 800feae:	2b20      	cmp	r3, #32
 800feb0:	f040 8097 	bne.w	800ffe2 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	88db      	ldrh	r3, [r3, #6]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d029      	beq.n	800ff10 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	781b      	ldrb	r3, [r3, #0]
 800fec0:	b25b      	sxtb	r3, r3
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	da11      	bge.n	800feea <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fecc:	689b      	ldr	r3, [r3, #8]
 800fece:	683a      	ldr	r2, [r7, #0]
 800fed0:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800fed2:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fed4:	683a      	ldr	r2, [r7, #0]
 800fed6:	88d2      	ldrh	r2, [r2, #6]
 800fed8:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800feda:	6939      	ldr	r1, [r7, #16]
 800fedc:	683b      	ldr	r3, [r7, #0]
 800fede:	88db      	ldrh	r3, [r3, #6]
 800fee0:	461a      	mov	r2, r3
 800fee2:	6878      	ldr	r0, [r7, #4]
 800fee4:	f001 fa9d 	bl	8011422 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800fee8:	e082      	b.n	800fff0 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800feea:	683b      	ldr	r3, [r7, #0]
 800feec:	785a      	ldrb	r2, [r3, #1]
 800feee:	693b      	ldr	r3, [r7, #16]
 800fef0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800fef4:	683b      	ldr	r3, [r7, #0]
 800fef6:	88db      	ldrh	r3, [r3, #6]
 800fef8:	b2da      	uxtb	r2, r3
 800fefa:	693b      	ldr	r3, [r7, #16]
 800fefc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ff00:	6939      	ldr	r1, [r7, #16]
 800ff02:	683b      	ldr	r3, [r7, #0]
 800ff04:	88db      	ldrh	r3, [r3, #6]
 800ff06:	461a      	mov	r2, r3
 800ff08:	6878      	ldr	r0, [r7, #4]
 800ff0a:	f001 fab6 	bl	801147a <USBD_CtlPrepareRx>
    break;
 800ff0e:	e06f      	b.n	800fff0 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ff16:	689b      	ldr	r3, [r3, #8]
 800ff18:	683a      	ldr	r2, [r7, #0]
 800ff1a:	7850      	ldrb	r0, [r2, #1]
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	6839      	ldr	r1, [r7, #0]
 800ff20:	4798      	blx	r3
    break;
 800ff22:	e065      	b.n	800fff0 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ff24:	683b      	ldr	r3, [r7, #0]
 800ff26:	785b      	ldrb	r3, [r3, #1]
 800ff28:	2b0b      	cmp	r3, #11
 800ff2a:	d84f      	bhi.n	800ffcc <USBD_CDC_Setup+0x148>
 800ff2c:	a201      	add	r2, pc, #4	; (adr r2, 800ff34 <USBD_CDC_Setup+0xb0>)
 800ff2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff32:	bf00      	nop
 800ff34:	0800ff65 	.word	0x0800ff65
 800ff38:	0800ffdb 	.word	0x0800ffdb
 800ff3c:	0800ffcd 	.word	0x0800ffcd
 800ff40:	0800ffcd 	.word	0x0800ffcd
 800ff44:	0800ffcd 	.word	0x0800ffcd
 800ff48:	0800ffcd 	.word	0x0800ffcd
 800ff4c:	0800ffcd 	.word	0x0800ffcd
 800ff50:	0800ffcd 	.word	0x0800ffcd
 800ff54:	0800ffcd 	.word	0x0800ffcd
 800ff58:	0800ffcd 	.word	0x0800ffcd
 800ff5c:	0800ff8d 	.word	0x0800ff8d
 800ff60:	0800ffb5 	.word	0x0800ffb5
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ff6a:	2b03      	cmp	r3, #3
 800ff6c:	d107      	bne.n	800ff7e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ff6e:	f107 030c 	add.w	r3, r7, #12
 800ff72:	2202      	movs	r2, #2
 800ff74:	4619      	mov	r1, r3
 800ff76:	6878      	ldr	r0, [r7, #4]
 800ff78:	f001 fa53 	bl	8011422 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ff7c:	e030      	b.n	800ffe0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800ff7e:	6839      	ldr	r1, [r7, #0]
 800ff80:	6878      	ldr	r0, [r7, #4]
 800ff82:	f001 f9dd 	bl	8011340 <USBD_CtlError>
        ret = USBD_FAIL;
 800ff86:	2303      	movs	r3, #3
 800ff88:	75fb      	strb	r3, [r7, #23]
      break;
 800ff8a:	e029      	b.n	800ffe0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ff92:	2b03      	cmp	r3, #3
 800ff94:	d107      	bne.n	800ffa6 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ff96:	f107 030f 	add.w	r3, r7, #15
 800ff9a:	2201      	movs	r2, #1
 800ff9c:	4619      	mov	r1, r3
 800ff9e:	6878      	ldr	r0, [r7, #4]
 800ffa0:	f001 fa3f 	bl	8011422 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ffa4:	e01c      	b.n	800ffe0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800ffa6:	6839      	ldr	r1, [r7, #0]
 800ffa8:	6878      	ldr	r0, [r7, #4]
 800ffaa:	f001 f9c9 	bl	8011340 <USBD_CtlError>
        ret = USBD_FAIL;
 800ffae:	2303      	movs	r3, #3
 800ffb0:	75fb      	strb	r3, [r7, #23]
      break;
 800ffb2:	e015      	b.n	800ffe0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ffba:	2b03      	cmp	r3, #3
 800ffbc:	d00f      	beq.n	800ffde <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800ffbe:	6839      	ldr	r1, [r7, #0]
 800ffc0:	6878      	ldr	r0, [r7, #4]
 800ffc2:	f001 f9bd 	bl	8011340 <USBD_CtlError>
        ret = USBD_FAIL;
 800ffc6:	2303      	movs	r3, #3
 800ffc8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800ffca:	e008      	b.n	800ffde <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800ffcc:	6839      	ldr	r1, [r7, #0]
 800ffce:	6878      	ldr	r0, [r7, #4]
 800ffd0:	f001 f9b6 	bl	8011340 <USBD_CtlError>
      ret = USBD_FAIL;
 800ffd4:	2303      	movs	r3, #3
 800ffd6:	75fb      	strb	r3, [r7, #23]
      break;
 800ffd8:	e002      	b.n	800ffe0 <USBD_CDC_Setup+0x15c>
      break;
 800ffda:	bf00      	nop
 800ffdc:	e008      	b.n	800fff0 <USBD_CDC_Setup+0x16c>
      break;
 800ffde:	bf00      	nop
    }
    break;
 800ffe0:	e006      	b.n	800fff0 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800ffe2:	6839      	ldr	r1, [r7, #0]
 800ffe4:	6878      	ldr	r0, [r7, #4]
 800ffe6:	f001 f9ab 	bl	8011340 <USBD_CtlError>
    ret = USBD_FAIL;
 800ffea:	2303      	movs	r3, #3
 800ffec:	75fb      	strb	r3, [r7, #23]
    break;
 800ffee:	bf00      	nop
  }

  return (uint8_t)ret;
 800fff0:	7dfb      	ldrb	r3, [r7, #23]
}
 800fff2:	4618      	mov	r0, r3
 800fff4:	3718      	adds	r7, #24
 800fff6:	46bd      	mov	sp, r7
 800fff8:	bd80      	pop	{r7, pc}
 800fffa:	bf00      	nop

0800fffc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b084      	sub	sp, #16
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
 8010004:	460b      	mov	r3, r1
 8010006:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801000e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010016:	2b00      	cmp	r3, #0
 8010018:	d101      	bne.n	801001e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801001a:	2303      	movs	r3, #3
 801001c:	e049      	b.n	80100b2 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010024:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010026:	78fa      	ldrb	r2, [r7, #3]
 8010028:	6879      	ldr	r1, [r7, #4]
 801002a:	4613      	mov	r3, r2
 801002c:	009b      	lsls	r3, r3, #2
 801002e:	4413      	add	r3, r2
 8010030:	009b      	lsls	r3, r3, #2
 8010032:	440b      	add	r3, r1
 8010034:	3318      	adds	r3, #24
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d029      	beq.n	8010090 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 801003c:	78fa      	ldrb	r2, [r7, #3]
 801003e:	6879      	ldr	r1, [r7, #4]
 8010040:	4613      	mov	r3, r2
 8010042:	009b      	lsls	r3, r3, #2
 8010044:	4413      	add	r3, r2
 8010046:	009b      	lsls	r3, r3, #2
 8010048:	440b      	add	r3, r1
 801004a:	3318      	adds	r3, #24
 801004c:	681a      	ldr	r2, [r3, #0]
 801004e:	78f9      	ldrb	r1, [r7, #3]
 8010050:	68f8      	ldr	r0, [r7, #12]
 8010052:	460b      	mov	r3, r1
 8010054:	00db      	lsls	r3, r3, #3
 8010056:	1a5b      	subs	r3, r3, r1
 8010058:	009b      	lsls	r3, r3, #2
 801005a:	4403      	add	r3, r0
 801005c:	3344      	adds	r3, #68	; 0x44
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	fbb2 f1f3 	udiv	r1, r2, r3
 8010064:	fb03 f301 	mul.w	r3, r3, r1
 8010068:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801006a:	2b00      	cmp	r3, #0
 801006c:	d110      	bne.n	8010090 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801006e:	78fa      	ldrb	r2, [r7, #3]
 8010070:	6879      	ldr	r1, [r7, #4]
 8010072:	4613      	mov	r3, r2
 8010074:	009b      	lsls	r3, r3, #2
 8010076:	4413      	add	r3, r2
 8010078:	009b      	lsls	r3, r3, #2
 801007a:	440b      	add	r3, r1
 801007c:	3318      	adds	r3, #24
 801007e:	2200      	movs	r2, #0
 8010080:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8010082:	78f9      	ldrb	r1, [r7, #3]
 8010084:	2300      	movs	r3, #0
 8010086:	2200      	movs	r2, #0
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f001 ff6a 	bl	8011f62 <USBD_LL_Transmit>
 801008e:	e00f      	b.n	80100b0 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8010090:	68bb      	ldr	r3, [r7, #8]
 8010092:	2200      	movs	r2, #0
 8010094:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801009e:	691b      	ldr	r3, [r3, #16]
 80100a0:	68ba      	ldr	r2, [r7, #8]
 80100a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80100a6:	68ba      	ldr	r2, [r7, #8]
 80100a8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80100ac:	78fa      	ldrb	r2, [r7, #3]
 80100ae:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80100b0:	2300      	movs	r3, #0
}
 80100b2:	4618      	mov	r0, r3
 80100b4:	3710      	adds	r7, #16
 80100b6:	46bd      	mov	sp, r7
 80100b8:	bd80      	pop	{r7, pc}

080100ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80100ba:	b580      	push	{r7, lr}
 80100bc:	b084      	sub	sp, #16
 80100be:	af00      	add	r7, sp, #0
 80100c0:	6078      	str	r0, [r7, #4]
 80100c2:	460b      	mov	r3, r1
 80100c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80100cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d101      	bne.n	80100dc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80100d8:	2303      	movs	r3, #3
 80100da:	e015      	b.n	8010108 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80100dc:	78fb      	ldrb	r3, [r7, #3]
 80100de:	4619      	mov	r1, r3
 80100e0:	6878      	ldr	r0, [r7, #4]
 80100e2:	f001 ff80 	bl	8011fe6 <USBD_LL_GetRxDataSize>
 80100e6:	4602      	mov	r2, r0
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80100f4:	68db      	ldr	r3, [r3, #12]
 80100f6:	68fa      	ldr	r2, [r7, #12]
 80100f8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80100fc:	68fa      	ldr	r2, [r7, #12]
 80100fe:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8010102:	4611      	mov	r1, r2
 8010104:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010106:	2300      	movs	r3, #0
}
 8010108:	4618      	mov	r0, r3
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}

08010110 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b084      	sub	sp, #16
 8010114:	af00      	add	r7, sp, #0
 8010116:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801011e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010126:	2b00      	cmp	r3, #0
 8010128:	d015      	beq.n	8010156 <USBD_CDC_EP0_RxReady+0x46>
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010130:	2bff      	cmp	r3, #255	; 0xff
 8010132:	d010      	beq.n	8010156 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801013a:	689b      	ldr	r3, [r3, #8]
 801013c:	68fa      	ldr	r2, [r7, #12]
 801013e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8010142:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8010144:	68fa      	ldr	r2, [r7, #12]
 8010146:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801014a:	b292      	uxth	r2, r2
 801014c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	22ff      	movs	r2, #255	; 0xff
 8010152:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8010156:	2300      	movs	r3, #0
}
 8010158:	4618      	mov	r0, r3
 801015a:	3710      	adds	r7, #16
 801015c:	46bd      	mov	sp, r7
 801015e:	bd80      	pop	{r7, pc}

08010160 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8010160:	b480      	push	{r7}
 8010162:	b083      	sub	sp, #12
 8010164:	af00      	add	r7, sp, #0
 8010166:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	2243      	movs	r2, #67	; 0x43
 801016c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801016e:	4b03      	ldr	r3, [pc, #12]	; (801017c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8010170:	4618      	mov	r0, r3
 8010172:	370c      	adds	r7, #12
 8010174:	46bd      	mov	sp, r7
 8010176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801017a:	4770      	bx	lr
 801017c:	2000016c 	.word	0x2000016c

08010180 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010180:	b480      	push	{r7}
 8010182:	b083      	sub	sp, #12
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2243      	movs	r2, #67	; 0x43
 801018c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801018e:	4b03      	ldr	r3, [pc, #12]	; (801019c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8010190:	4618      	mov	r0, r3
 8010192:	370c      	adds	r7, #12
 8010194:	46bd      	mov	sp, r7
 8010196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019a:	4770      	bx	lr
 801019c:	20000128 	.word	0x20000128

080101a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80101a0:	b480      	push	{r7}
 80101a2:	b083      	sub	sp, #12
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	2243      	movs	r2, #67	; 0x43
 80101ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80101ae:	4b03      	ldr	r3, [pc, #12]	; (80101bc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80101b0:	4618      	mov	r0, r3
 80101b2:	370c      	adds	r7, #12
 80101b4:	46bd      	mov	sp, r7
 80101b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ba:	4770      	bx	lr
 80101bc:	200001b0 	.word	0x200001b0

080101c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80101c0:	b480      	push	{r7}
 80101c2:	b083      	sub	sp, #12
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	220a      	movs	r2, #10
 80101cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80101ce:	4b03      	ldr	r3, [pc, #12]	; (80101dc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	370c      	adds	r7, #12
 80101d4:	46bd      	mov	sp, r7
 80101d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101da:	4770      	bx	lr
 80101dc:	200000e4 	.word	0x200000e4

080101e0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80101e0:	b480      	push	{r7}
 80101e2:	b083      	sub	sp, #12
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
 80101e8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d101      	bne.n	80101f4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80101f0:	2303      	movs	r3, #3
 80101f2:	e004      	b.n	80101fe <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	683a      	ldr	r2, [r7, #0]
 80101f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80101fc:	2300      	movs	r3, #0
}
 80101fe:	4618      	mov	r0, r3
 8010200:	370c      	adds	r7, #12
 8010202:	46bd      	mov	sp, r7
 8010204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010208:	4770      	bx	lr

0801020a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801020a:	b480      	push	{r7}
 801020c:	b087      	sub	sp, #28
 801020e:	af00      	add	r7, sp, #0
 8010210:	60f8      	str	r0, [r7, #12]
 8010212:	60b9      	str	r1, [r7, #8]
 8010214:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801021c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 801021e:	697b      	ldr	r3, [r7, #20]
 8010220:	68ba      	ldr	r2, [r7, #8]
 8010222:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	687a      	ldr	r2, [r7, #4]
 801022a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 801022e:	2300      	movs	r3, #0
}
 8010230:	4618      	mov	r0, r3
 8010232:	371c      	adds	r7, #28
 8010234:	46bd      	mov	sp, r7
 8010236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801023a:	4770      	bx	lr

0801023c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801023c:	b480      	push	{r7}
 801023e:	b085      	sub	sp, #20
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
 8010244:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801024c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	683a      	ldr	r2, [r7, #0]
 8010252:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8010256:	2300      	movs	r3, #0
}
 8010258:	4618      	mov	r0, r3
 801025a:	3714      	adds	r7, #20
 801025c:	46bd      	mov	sp, r7
 801025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010262:	4770      	bx	lr

08010264 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010264:	b580      	push	{r7, lr}
 8010266:	b084      	sub	sp, #16
 8010268:	af00      	add	r7, sp, #0
 801026a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010272:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010274:	2301      	movs	r3, #1
 8010276:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801027e:	2b00      	cmp	r3, #0
 8010280:	d101      	bne.n	8010286 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010282:	2303      	movs	r3, #3
 8010284:	e01a      	b.n	80102bc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8010286:	68bb      	ldr	r3, [r7, #8]
 8010288:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801028c:	2b00      	cmp	r3, #0
 801028e:	d114      	bne.n	80102ba <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010290:	68bb      	ldr	r3, [r7, #8]
 8010292:	2201      	movs	r2, #1
 8010294:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8010298:	68bb      	ldr	r3, [r7, #8]
 801029a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80102a2:	68bb      	ldr	r3, [r7, #8]
 80102a4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80102a8:	68bb      	ldr	r3, [r7, #8]
 80102aa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80102ae:	2181      	movs	r1, #129	; 0x81
 80102b0:	6878      	ldr	r0, [r7, #4]
 80102b2:	f001 fe56 	bl	8011f62 <USBD_LL_Transmit>

    ret = USBD_OK;
 80102b6:	2300      	movs	r3, #0
 80102b8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80102ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80102bc:	4618      	mov	r0, r3
 80102be:	3710      	adds	r7, #16
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b084      	sub	sp, #16
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80102d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d101      	bne.n	80102e2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80102de:	2303      	movs	r3, #3
 80102e0:	e016      	b.n	8010310 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	7c1b      	ldrb	r3, [r3, #16]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d109      	bne.n	80102fe <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80102f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80102f4:	2101      	movs	r1, #1
 80102f6:	6878      	ldr	r0, [r7, #4]
 80102f8:	f001 fe54 	bl	8011fa4 <USBD_LL_PrepareReceive>
 80102fc:	e007      	b.n	801030e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010304:	2340      	movs	r3, #64	; 0x40
 8010306:	2101      	movs	r1, #1
 8010308:	6878      	ldr	r0, [r7, #4]
 801030a:	f001 fe4b 	bl	8011fa4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801030e:	2300      	movs	r3, #0
}
 8010310:	4618      	mov	r0, r3
 8010312:	3710      	adds	r7, #16
 8010314:	46bd      	mov	sp, r7
 8010316:	bd80      	pop	{r7, pc}

08010318 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b086      	sub	sp, #24
 801031c:	af00      	add	r7, sp, #0
 801031e:	60f8      	str	r0, [r7, #12]
 8010320:	60b9      	str	r1, [r7, #8]
 8010322:	4613      	mov	r3, r2
 8010324:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d101      	bne.n	8010330 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801032c:	2303      	movs	r3, #3
 801032e:	e025      	b.n	801037c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010336:	2b00      	cmp	r3, #0
 8010338:	d003      	beq.n	8010342 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	2200      	movs	r2, #0
 801033e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8010348:	2b00      	cmp	r3, #0
 801034a:	d003      	beq.n	8010354 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	2200      	movs	r2, #0
 8010350:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010354:	68bb      	ldr	r3, [r7, #8]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d003      	beq.n	8010362 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	68ba      	ldr	r2, [r7, #8]
 801035e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	2201      	movs	r2, #1
 8010366:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	79fa      	ldrb	r2, [r7, #7]
 801036e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010370:	68f8      	ldr	r0, [r7, #12]
 8010372:	f001 fcc1 	bl	8011cf8 <USBD_LL_Init>
 8010376:	4603      	mov	r3, r0
 8010378:	75fb      	strb	r3, [r7, #23]

  return ret;
 801037a:	7dfb      	ldrb	r3, [r7, #23]
}
 801037c:	4618      	mov	r0, r3
 801037e:	3718      	adds	r7, #24
 8010380:	46bd      	mov	sp, r7
 8010382:	bd80      	pop	{r7, pc}

08010384 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b084      	sub	sp, #16
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
 801038c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801038e:	2300      	movs	r3, #0
 8010390:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010392:	683b      	ldr	r3, [r7, #0]
 8010394:	2b00      	cmp	r3, #0
 8010396:	d101      	bne.n	801039c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8010398:	2303      	movs	r3, #3
 801039a:	e010      	b.n	80103be <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	683a      	ldr	r2, [r7, #0]
 80103a0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80103aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103ac:	f107 020e 	add.w	r2, r7, #14
 80103b0:	4610      	mov	r0, r2
 80103b2:	4798      	blx	r3
 80103b4:	4602      	mov	r2, r0
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80103bc:	2300      	movs	r3, #0
}
 80103be:	4618      	mov	r0, r3
 80103c0:	3710      	adds	r7, #16
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}

080103c6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80103c6:	b580      	push	{r7, lr}
 80103c8:	b082      	sub	sp, #8
 80103ca:	af00      	add	r7, sp, #0
 80103cc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80103ce:	6878      	ldr	r0, [r7, #4]
 80103d0:	f001 fcde 	bl	8011d90 <USBD_LL_Start>
 80103d4:	4603      	mov	r3, r0
}
 80103d6:	4618      	mov	r0, r3
 80103d8:	3708      	adds	r7, #8
 80103da:	46bd      	mov	sp, r7
 80103dc:	bd80      	pop	{r7, pc}

080103de <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80103de:	b480      	push	{r7}
 80103e0:	b083      	sub	sp, #12
 80103e2:	af00      	add	r7, sp, #0
 80103e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80103e6:	2300      	movs	r3, #0
}
 80103e8:	4618      	mov	r0, r3
 80103ea:	370c      	adds	r7, #12
 80103ec:	46bd      	mov	sp, r7
 80103ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f2:	4770      	bx	lr

080103f4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b084      	sub	sp, #16
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
 80103fc:	460b      	mov	r3, r1
 80103fe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8010400:	2303      	movs	r3, #3
 8010402:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801040a:	2b00      	cmp	r3, #0
 801040c:	d009      	beq.n	8010422 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	78fa      	ldrb	r2, [r7, #3]
 8010418:	4611      	mov	r1, r2
 801041a:	6878      	ldr	r0, [r7, #4]
 801041c:	4798      	blx	r3
 801041e:	4603      	mov	r3, r0
 8010420:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8010422:	7bfb      	ldrb	r3, [r7, #15]
}
 8010424:	4618      	mov	r0, r3
 8010426:	3710      	adds	r7, #16
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}

0801042c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b082      	sub	sp, #8
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
 8010434:	460b      	mov	r3, r1
 8010436:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801043e:	2b00      	cmp	r3, #0
 8010440:	d007      	beq.n	8010452 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010448:	685b      	ldr	r3, [r3, #4]
 801044a:	78fa      	ldrb	r2, [r7, #3]
 801044c:	4611      	mov	r1, r2
 801044e:	6878      	ldr	r0, [r7, #4]
 8010450:	4798      	blx	r3
  }

  return USBD_OK;
 8010452:	2300      	movs	r3, #0
}
 8010454:	4618      	mov	r0, r3
 8010456:	3708      	adds	r7, #8
 8010458:	46bd      	mov	sp, r7
 801045a:	bd80      	pop	{r7, pc}

0801045c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801045c:	b580      	push	{r7, lr}
 801045e:	b084      	sub	sp, #16
 8010460:	af00      	add	r7, sp, #0
 8010462:	6078      	str	r0, [r7, #4]
 8010464:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801046c:	6839      	ldr	r1, [r7, #0]
 801046e:	4618      	mov	r0, r3
 8010470:	f000 ff2c 	bl	80112cc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2201      	movs	r2, #1
 8010478:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8010482:	461a      	mov	r2, r3
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8010490:	f003 031f 	and.w	r3, r3, #31
 8010494:	2b01      	cmp	r3, #1
 8010496:	d00e      	beq.n	80104b6 <USBD_LL_SetupStage+0x5a>
 8010498:	2b01      	cmp	r3, #1
 801049a:	d302      	bcc.n	80104a2 <USBD_LL_SetupStage+0x46>
 801049c:	2b02      	cmp	r3, #2
 801049e:	d014      	beq.n	80104ca <USBD_LL_SetupStage+0x6e>
 80104a0:	e01d      	b.n	80104de <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80104a8:	4619      	mov	r1, r3
 80104aa:	6878      	ldr	r0, [r7, #4]
 80104ac:	f000 fa18 	bl	80108e0 <USBD_StdDevReq>
 80104b0:	4603      	mov	r3, r0
 80104b2:	73fb      	strb	r3, [r7, #15]
      break;
 80104b4:	e020      	b.n	80104f8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80104bc:	4619      	mov	r1, r3
 80104be:	6878      	ldr	r0, [r7, #4]
 80104c0:	f000 fa7c 	bl	80109bc <USBD_StdItfReq>
 80104c4:	4603      	mov	r3, r0
 80104c6:	73fb      	strb	r3, [r7, #15]
      break;
 80104c8:	e016      	b.n	80104f8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80104d0:	4619      	mov	r1, r3
 80104d2:	6878      	ldr	r0, [r7, #4]
 80104d4:	f000 fab8 	bl	8010a48 <USBD_StdEPReq>
 80104d8:	4603      	mov	r3, r0
 80104da:	73fb      	strb	r3, [r7, #15]
      break;
 80104dc:	e00c      	b.n	80104f8 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80104e4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80104e8:	b2db      	uxtb	r3, r3
 80104ea:	4619      	mov	r1, r3
 80104ec:	6878      	ldr	r0, [r7, #4]
 80104ee:	f001 fcaf 	bl	8011e50 <USBD_LL_StallEP>
 80104f2:	4603      	mov	r3, r0
 80104f4:	73fb      	strb	r3, [r7, #15]
      break;
 80104f6:	bf00      	nop
  }

  return ret;
 80104f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80104fa:	4618      	mov	r0, r3
 80104fc:	3710      	adds	r7, #16
 80104fe:	46bd      	mov	sp, r7
 8010500:	bd80      	pop	{r7, pc}

08010502 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010502:	b580      	push	{r7, lr}
 8010504:	b086      	sub	sp, #24
 8010506:	af00      	add	r7, sp, #0
 8010508:	60f8      	str	r0, [r7, #12]
 801050a:	460b      	mov	r3, r1
 801050c:	607a      	str	r2, [r7, #4]
 801050e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010510:	7afb      	ldrb	r3, [r7, #11]
 8010512:	2b00      	cmp	r3, #0
 8010514:	d137      	bne.n	8010586 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 801051c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8010524:	2b03      	cmp	r3, #3
 8010526:	d14a      	bne.n	80105be <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8010528:	693b      	ldr	r3, [r7, #16]
 801052a:	689a      	ldr	r2, [r3, #8]
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	68db      	ldr	r3, [r3, #12]
 8010530:	429a      	cmp	r2, r3
 8010532:	d913      	bls.n	801055c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010534:	693b      	ldr	r3, [r7, #16]
 8010536:	689a      	ldr	r2, [r3, #8]
 8010538:	693b      	ldr	r3, [r7, #16]
 801053a:	68db      	ldr	r3, [r3, #12]
 801053c:	1ad2      	subs	r2, r2, r3
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010542:	693b      	ldr	r3, [r7, #16]
 8010544:	68da      	ldr	r2, [r3, #12]
 8010546:	693b      	ldr	r3, [r7, #16]
 8010548:	689b      	ldr	r3, [r3, #8]
 801054a:	4293      	cmp	r3, r2
 801054c:	bf28      	it	cs
 801054e:	4613      	movcs	r3, r2
 8010550:	461a      	mov	r2, r3
 8010552:	6879      	ldr	r1, [r7, #4]
 8010554:	68f8      	ldr	r0, [r7, #12]
 8010556:	f000 ffad 	bl	80114b4 <USBD_CtlContinueRx>
 801055a:	e030      	b.n	80105be <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010562:	691b      	ldr	r3, [r3, #16]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d00a      	beq.n	801057e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 801056e:	2b03      	cmp	r3, #3
 8010570:	d105      	bne.n	801057e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010578:	691b      	ldr	r3, [r3, #16]
 801057a:	68f8      	ldr	r0, [r7, #12]
 801057c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 801057e:	68f8      	ldr	r0, [r7, #12]
 8010580:	f000 ffa9 	bl	80114d6 <USBD_CtlSendStatus>
 8010584:	e01b      	b.n	80105be <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801058c:	699b      	ldr	r3, [r3, #24]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d013      	beq.n	80105ba <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8010598:	2b03      	cmp	r3, #3
 801059a:	d10e      	bne.n	80105ba <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105a2:	699b      	ldr	r3, [r3, #24]
 80105a4:	7afa      	ldrb	r2, [r7, #11]
 80105a6:	4611      	mov	r1, r2
 80105a8:	68f8      	ldr	r0, [r7, #12]
 80105aa:	4798      	blx	r3
 80105ac:	4603      	mov	r3, r0
 80105ae:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80105b0:	7dfb      	ldrb	r3, [r7, #23]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d003      	beq.n	80105be <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80105b6:	7dfb      	ldrb	r3, [r7, #23]
 80105b8:	e002      	b.n	80105c0 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80105ba:	2303      	movs	r3, #3
 80105bc:	e000      	b.n	80105c0 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80105be:	2300      	movs	r3, #0
}
 80105c0:	4618      	mov	r0, r3
 80105c2:	3718      	adds	r7, #24
 80105c4:	46bd      	mov	sp, r7
 80105c6:	bd80      	pop	{r7, pc}

080105c8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80105c8:	b580      	push	{r7, lr}
 80105ca:	b086      	sub	sp, #24
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	60f8      	str	r0, [r7, #12]
 80105d0:	460b      	mov	r3, r1
 80105d2:	607a      	str	r2, [r7, #4]
 80105d4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80105d6:	7afb      	ldrb	r3, [r7, #11]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d16a      	bne.n	80106b2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	3314      	adds	r3, #20
 80105e0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80105e8:	2b02      	cmp	r3, #2
 80105ea:	d155      	bne.n	8010698 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80105ec:	693b      	ldr	r3, [r7, #16]
 80105ee:	689a      	ldr	r2, [r3, #8]
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	68db      	ldr	r3, [r3, #12]
 80105f4:	429a      	cmp	r2, r3
 80105f6:	d914      	bls.n	8010622 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	689a      	ldr	r2, [r3, #8]
 80105fc:	693b      	ldr	r3, [r7, #16]
 80105fe:	68db      	ldr	r3, [r3, #12]
 8010600:	1ad2      	subs	r2, r2, r3
 8010602:	693b      	ldr	r3, [r7, #16]
 8010604:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	689b      	ldr	r3, [r3, #8]
 801060a:	461a      	mov	r2, r3
 801060c:	6879      	ldr	r1, [r7, #4]
 801060e:	68f8      	ldr	r0, [r7, #12]
 8010610:	f000 ff22 	bl	8011458 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010614:	2300      	movs	r3, #0
 8010616:	2200      	movs	r2, #0
 8010618:	2100      	movs	r1, #0
 801061a:	68f8      	ldr	r0, [r7, #12]
 801061c:	f001 fcc2 	bl	8011fa4 <USBD_LL_PrepareReceive>
 8010620:	e03a      	b.n	8010698 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010622:	693b      	ldr	r3, [r7, #16]
 8010624:	68da      	ldr	r2, [r3, #12]
 8010626:	693b      	ldr	r3, [r7, #16]
 8010628:	689b      	ldr	r3, [r3, #8]
 801062a:	429a      	cmp	r2, r3
 801062c:	d11c      	bne.n	8010668 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	685a      	ldr	r2, [r3, #4]
 8010632:	693b      	ldr	r3, [r7, #16]
 8010634:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010636:	429a      	cmp	r2, r3
 8010638:	d316      	bcc.n	8010668 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801063a:	693b      	ldr	r3, [r7, #16]
 801063c:	685a      	ldr	r2, [r3, #4]
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010644:	429a      	cmp	r2, r3
 8010646:	d20f      	bcs.n	8010668 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010648:	2200      	movs	r2, #0
 801064a:	2100      	movs	r1, #0
 801064c:	68f8      	ldr	r0, [r7, #12]
 801064e:	f000 ff03 	bl	8011458 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	2200      	movs	r2, #0
 8010656:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801065a:	2300      	movs	r3, #0
 801065c:	2200      	movs	r2, #0
 801065e:	2100      	movs	r1, #0
 8010660:	68f8      	ldr	r0, [r7, #12]
 8010662:	f001 fc9f 	bl	8011fa4 <USBD_LL_PrepareReceive>
 8010666:	e017      	b.n	8010698 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801066e:	68db      	ldr	r3, [r3, #12]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d00a      	beq.n	801068a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801067a:	2b03      	cmp	r3, #3
 801067c:	d105      	bne.n	801068a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010684:	68db      	ldr	r3, [r3, #12]
 8010686:	68f8      	ldr	r0, [r7, #12]
 8010688:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801068a:	2180      	movs	r1, #128	; 0x80
 801068c:	68f8      	ldr	r0, [r7, #12]
 801068e:	f001 fbdf 	bl	8011e50 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010692:	68f8      	ldr	r0, [r7, #12]
 8010694:	f000 ff32 	bl	80114fc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801069e:	2b01      	cmp	r3, #1
 80106a0:	d123      	bne.n	80106ea <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80106a2:	68f8      	ldr	r0, [r7, #12]
 80106a4:	f7ff fe9b 	bl	80103de <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	2200      	movs	r2, #0
 80106ac:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80106b0:	e01b      	b.n	80106ea <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106b8:	695b      	ldr	r3, [r3, #20]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d013      	beq.n	80106e6 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80106c4:	2b03      	cmp	r3, #3
 80106c6:	d10e      	bne.n	80106e6 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106ce:	695b      	ldr	r3, [r3, #20]
 80106d0:	7afa      	ldrb	r2, [r7, #11]
 80106d2:	4611      	mov	r1, r2
 80106d4:	68f8      	ldr	r0, [r7, #12]
 80106d6:	4798      	blx	r3
 80106d8:	4603      	mov	r3, r0
 80106da:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80106dc:	7dfb      	ldrb	r3, [r7, #23]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d003      	beq.n	80106ea <USBD_LL_DataInStage+0x122>
    {
      return ret;
 80106e2:	7dfb      	ldrb	r3, [r7, #23]
 80106e4:	e002      	b.n	80106ec <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80106e6:	2303      	movs	r3, #3
 80106e8:	e000      	b.n	80106ec <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80106ea:	2300      	movs	r3, #0
}
 80106ec:	4618      	mov	r0, r3
 80106ee:	3718      	adds	r7, #24
 80106f0:	46bd      	mov	sp, r7
 80106f2:	bd80      	pop	{r7, pc}

080106f4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80106f4:	b580      	push	{r7, lr}
 80106f6:	b082      	sub	sp, #8
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	2201      	movs	r2, #1
 8010700:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	2200      	movs	r2, #0
 8010708:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	2200      	movs	r2, #0
 8010710:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	2200      	movs	r2, #0
 8010716:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010720:	2b00      	cmp	r3, #0
 8010722:	d009      	beq.n	8010738 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801072a:	685b      	ldr	r3, [r3, #4]
 801072c:	687a      	ldr	r2, [r7, #4]
 801072e:	6852      	ldr	r2, [r2, #4]
 8010730:	b2d2      	uxtb	r2, r2
 8010732:	4611      	mov	r1, r2
 8010734:	6878      	ldr	r0, [r7, #4]
 8010736:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010738:	2340      	movs	r3, #64	; 0x40
 801073a:	2200      	movs	r2, #0
 801073c:	2100      	movs	r1, #0
 801073e:	6878      	ldr	r0, [r7, #4]
 8010740:	f001 fb41 	bl	8011dc6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	2201      	movs	r2, #1
 8010748:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2240      	movs	r2, #64	; 0x40
 8010750:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010754:	2340      	movs	r3, #64	; 0x40
 8010756:	2200      	movs	r2, #0
 8010758:	2180      	movs	r1, #128	; 0x80
 801075a:	6878      	ldr	r0, [r7, #4]
 801075c:	f001 fb33 	bl	8011dc6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	2201      	movs	r2, #1
 8010764:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	2240      	movs	r2, #64	; 0x40
 801076a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801076c:	2300      	movs	r3, #0
}
 801076e:	4618      	mov	r0, r3
 8010770:	3708      	adds	r7, #8
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}

08010776 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010776:	b480      	push	{r7}
 8010778:	b083      	sub	sp, #12
 801077a:	af00      	add	r7, sp, #0
 801077c:	6078      	str	r0, [r7, #4]
 801077e:	460b      	mov	r3, r1
 8010780:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	78fa      	ldrb	r2, [r7, #3]
 8010786:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010788:	2300      	movs	r3, #0
}
 801078a:	4618      	mov	r0, r3
 801078c:	370c      	adds	r7, #12
 801078e:	46bd      	mov	sp, r7
 8010790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010794:	4770      	bx	lr

08010796 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010796:	b480      	push	{r7}
 8010798:	b083      	sub	sp, #12
 801079a:	af00      	add	r7, sp, #0
 801079c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	2204      	movs	r2, #4
 80107ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80107b2:	2300      	movs	r3, #0
}
 80107b4:	4618      	mov	r0, r3
 80107b6:	370c      	adds	r7, #12
 80107b8:	46bd      	mov	sp, r7
 80107ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107be:	4770      	bx	lr

080107c0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80107c0:	b480      	push	{r7}
 80107c2:	b083      	sub	sp, #12
 80107c4:	af00      	add	r7, sp, #0
 80107c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80107ce:	2b04      	cmp	r3, #4
 80107d0:	d105      	bne.n	80107de <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80107de:	2300      	movs	r3, #0
}
 80107e0:	4618      	mov	r0, r3
 80107e2:	370c      	adds	r7, #12
 80107e4:	46bd      	mov	sp, r7
 80107e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ea:	4770      	bx	lr

080107ec <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b082      	sub	sp, #8
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80107fa:	2b03      	cmp	r3, #3
 80107fc:	d10b      	bne.n	8010816 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010804:	69db      	ldr	r3, [r3, #28]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d005      	beq.n	8010816 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010810:	69db      	ldr	r3, [r3, #28]
 8010812:	6878      	ldr	r0, [r7, #4]
 8010814:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010816:	2300      	movs	r3, #0
}
 8010818:	4618      	mov	r0, r3
 801081a:	3708      	adds	r7, #8
 801081c:	46bd      	mov	sp, r7
 801081e:	bd80      	pop	{r7, pc}

08010820 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8010820:	b480      	push	{r7}
 8010822:	b083      	sub	sp, #12
 8010824:	af00      	add	r7, sp, #0
 8010826:	6078      	str	r0, [r7, #4]
 8010828:	460b      	mov	r3, r1
 801082a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 801082c:	2300      	movs	r3, #0
}
 801082e:	4618      	mov	r0, r3
 8010830:	370c      	adds	r7, #12
 8010832:	46bd      	mov	sp, r7
 8010834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010838:	4770      	bx	lr

0801083a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801083a:	b480      	push	{r7}
 801083c:	b083      	sub	sp, #12
 801083e:	af00      	add	r7, sp, #0
 8010840:	6078      	str	r0, [r7, #4]
 8010842:	460b      	mov	r3, r1
 8010844:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8010846:	2300      	movs	r3, #0
}
 8010848:	4618      	mov	r0, r3
 801084a:	370c      	adds	r7, #12
 801084c:	46bd      	mov	sp, r7
 801084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010852:	4770      	bx	lr

08010854 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010854:	b480      	push	{r7}
 8010856:	b083      	sub	sp, #12
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801085c:	2300      	movs	r3, #0
}
 801085e:	4618      	mov	r0, r3
 8010860:	370c      	adds	r7, #12
 8010862:	46bd      	mov	sp, r7
 8010864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010868:	4770      	bx	lr

0801086a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801086a:	b580      	push	{r7, lr}
 801086c:	b082      	sub	sp, #8
 801086e:	af00      	add	r7, sp, #0
 8010870:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	2201      	movs	r2, #1
 8010876:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010880:	2b00      	cmp	r3, #0
 8010882:	d009      	beq.n	8010898 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801088a:	685b      	ldr	r3, [r3, #4]
 801088c:	687a      	ldr	r2, [r7, #4]
 801088e:	6852      	ldr	r2, [r2, #4]
 8010890:	b2d2      	uxtb	r2, r2
 8010892:	4611      	mov	r1, r2
 8010894:	6878      	ldr	r0, [r7, #4]
 8010896:	4798      	blx	r3
  }

  return USBD_OK;
 8010898:	2300      	movs	r3, #0
}
 801089a:	4618      	mov	r0, r3
 801089c:	3708      	adds	r7, #8
 801089e:	46bd      	mov	sp, r7
 80108a0:	bd80      	pop	{r7, pc}

080108a2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80108a2:	b480      	push	{r7}
 80108a4:	b087      	sub	sp, #28
 80108a6:	af00      	add	r7, sp, #0
 80108a8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80108ae:	697b      	ldr	r3, [r7, #20]
 80108b0:	781b      	ldrb	r3, [r3, #0]
 80108b2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80108b4:	697b      	ldr	r3, [r7, #20]
 80108b6:	3301      	adds	r3, #1
 80108b8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80108ba:	697b      	ldr	r3, [r7, #20]
 80108bc:	781b      	ldrb	r3, [r3, #0]
 80108be:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80108c0:	8a3b      	ldrh	r3, [r7, #16]
 80108c2:	021b      	lsls	r3, r3, #8
 80108c4:	b21a      	sxth	r2, r3
 80108c6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80108ca:	4313      	orrs	r3, r2
 80108cc:	b21b      	sxth	r3, r3
 80108ce:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80108d0:	89fb      	ldrh	r3, [r7, #14]
}
 80108d2:	4618      	mov	r0, r3
 80108d4:	371c      	adds	r7, #28
 80108d6:	46bd      	mov	sp, r7
 80108d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108dc:	4770      	bx	lr
	...

080108e0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b084      	sub	sp, #16
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
 80108e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80108ea:	2300      	movs	r3, #0
 80108ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80108ee:	683b      	ldr	r3, [r7, #0]
 80108f0:	781b      	ldrb	r3, [r3, #0]
 80108f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80108f6:	2b20      	cmp	r3, #32
 80108f8:	d004      	beq.n	8010904 <USBD_StdDevReq+0x24>
 80108fa:	2b40      	cmp	r3, #64	; 0x40
 80108fc:	d002      	beq.n	8010904 <USBD_StdDevReq+0x24>
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d00a      	beq.n	8010918 <USBD_StdDevReq+0x38>
 8010902:	e050      	b.n	80109a6 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801090a:	689b      	ldr	r3, [r3, #8]
 801090c:	6839      	ldr	r1, [r7, #0]
 801090e:	6878      	ldr	r0, [r7, #4]
 8010910:	4798      	blx	r3
 8010912:	4603      	mov	r3, r0
 8010914:	73fb      	strb	r3, [r7, #15]
    break;
 8010916:	e04b      	b.n	80109b0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010918:	683b      	ldr	r3, [r7, #0]
 801091a:	785b      	ldrb	r3, [r3, #1]
 801091c:	2b09      	cmp	r3, #9
 801091e:	d83c      	bhi.n	801099a <USBD_StdDevReq+0xba>
 8010920:	a201      	add	r2, pc, #4	; (adr r2, 8010928 <USBD_StdDevReq+0x48>)
 8010922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010926:	bf00      	nop
 8010928:	0801097d 	.word	0x0801097d
 801092c:	08010991 	.word	0x08010991
 8010930:	0801099b 	.word	0x0801099b
 8010934:	08010987 	.word	0x08010987
 8010938:	0801099b 	.word	0x0801099b
 801093c:	0801095b 	.word	0x0801095b
 8010940:	08010951 	.word	0x08010951
 8010944:	0801099b 	.word	0x0801099b
 8010948:	08010973 	.word	0x08010973
 801094c:	08010965 	.word	0x08010965
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8010950:	6839      	ldr	r1, [r7, #0]
 8010952:	6878      	ldr	r0, [r7, #4]
 8010954:	f000 f9ce 	bl	8010cf4 <USBD_GetDescriptor>
      break;
 8010958:	e024      	b.n	80109a4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 801095a:	6839      	ldr	r1, [r7, #0]
 801095c:	6878      	ldr	r0, [r7, #4]
 801095e:	f000 fb33 	bl	8010fc8 <USBD_SetAddress>
      break;
 8010962:	e01f      	b.n	80109a4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8010964:	6839      	ldr	r1, [r7, #0]
 8010966:	6878      	ldr	r0, [r7, #4]
 8010968:	f000 fb70 	bl	801104c <USBD_SetConfig>
 801096c:	4603      	mov	r3, r0
 801096e:	73fb      	strb	r3, [r7, #15]
      break;
 8010970:	e018      	b.n	80109a4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8010972:	6839      	ldr	r1, [r7, #0]
 8010974:	6878      	ldr	r0, [r7, #4]
 8010976:	f000 fc0d 	bl	8011194 <USBD_GetConfig>
      break;
 801097a:	e013      	b.n	80109a4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 801097c:	6839      	ldr	r1, [r7, #0]
 801097e:	6878      	ldr	r0, [r7, #4]
 8010980:	f000 fc3c 	bl	80111fc <USBD_GetStatus>
      break;
 8010984:	e00e      	b.n	80109a4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8010986:	6839      	ldr	r1, [r7, #0]
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f000 fc6a 	bl	8011262 <USBD_SetFeature>
      break;
 801098e:	e009      	b.n	80109a4 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8010990:	6839      	ldr	r1, [r7, #0]
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f000 fc79 	bl	801128a <USBD_ClrFeature>
      break;
 8010998:	e004      	b.n	80109a4 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 801099a:	6839      	ldr	r1, [r7, #0]
 801099c:	6878      	ldr	r0, [r7, #4]
 801099e:	f000 fccf 	bl	8011340 <USBD_CtlError>
      break;
 80109a2:	bf00      	nop
    }
    break;
 80109a4:	e004      	b.n	80109b0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80109a6:	6839      	ldr	r1, [r7, #0]
 80109a8:	6878      	ldr	r0, [r7, #4]
 80109aa:	f000 fcc9 	bl	8011340 <USBD_CtlError>
    break;
 80109ae:	bf00      	nop
  }

  return ret;
 80109b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80109b2:	4618      	mov	r0, r3
 80109b4:	3710      	adds	r7, #16
 80109b6:	46bd      	mov	sp, r7
 80109b8:	bd80      	pop	{r7, pc}
 80109ba:	bf00      	nop

080109bc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b084      	sub	sp, #16
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
 80109c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80109c6:	2300      	movs	r3, #0
 80109c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80109ca:	683b      	ldr	r3, [r7, #0]
 80109cc:	781b      	ldrb	r3, [r3, #0]
 80109ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80109d2:	2b20      	cmp	r3, #32
 80109d4:	d003      	beq.n	80109de <USBD_StdItfReq+0x22>
 80109d6:	2b40      	cmp	r3, #64	; 0x40
 80109d8:	d001      	beq.n	80109de <USBD_StdItfReq+0x22>
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d12a      	bne.n	8010a34 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80109e4:	3b01      	subs	r3, #1
 80109e6:	2b02      	cmp	r3, #2
 80109e8:	d81d      	bhi.n	8010a26 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80109ea:	683b      	ldr	r3, [r7, #0]
 80109ec:	889b      	ldrh	r3, [r3, #4]
 80109ee:	b2db      	uxtb	r3, r3
 80109f0:	2b01      	cmp	r3, #1
 80109f2:	d813      	bhi.n	8010a1c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80109fa:	689b      	ldr	r3, [r3, #8]
 80109fc:	6839      	ldr	r1, [r7, #0]
 80109fe:	6878      	ldr	r0, [r7, #4]
 8010a00:	4798      	blx	r3
 8010a02:	4603      	mov	r3, r0
 8010a04:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8010a06:	683b      	ldr	r3, [r7, #0]
 8010a08:	88db      	ldrh	r3, [r3, #6]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d110      	bne.n	8010a30 <USBD_StdItfReq+0x74>
 8010a0e:	7bfb      	ldrb	r3, [r7, #15]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d10d      	bne.n	8010a30 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8010a14:	6878      	ldr	r0, [r7, #4]
 8010a16:	f000 fd5e 	bl	80114d6 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8010a1a:	e009      	b.n	8010a30 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8010a1c:	6839      	ldr	r1, [r7, #0]
 8010a1e:	6878      	ldr	r0, [r7, #4]
 8010a20:	f000 fc8e 	bl	8011340 <USBD_CtlError>
      break;
 8010a24:	e004      	b.n	8010a30 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8010a26:	6839      	ldr	r1, [r7, #0]
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f000 fc89 	bl	8011340 <USBD_CtlError>
      break;
 8010a2e:	e000      	b.n	8010a32 <USBD_StdItfReq+0x76>
      break;
 8010a30:	bf00      	nop
    }
    break;
 8010a32:	e004      	b.n	8010a3e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8010a34:	6839      	ldr	r1, [r7, #0]
 8010a36:	6878      	ldr	r0, [r7, #4]
 8010a38:	f000 fc82 	bl	8011340 <USBD_CtlError>
    break;
 8010a3c:	bf00      	nop
  }

  return ret;
 8010a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	3710      	adds	r7, #16
 8010a44:	46bd      	mov	sp, r7
 8010a46:	bd80      	pop	{r7, pc}

08010a48 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b084      	sub	sp, #16
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010a52:	2300      	movs	r3, #0
 8010a54:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	889b      	ldrh	r3, [r3, #4]
 8010a5a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a5c:	683b      	ldr	r3, [r7, #0]
 8010a5e:	781b      	ldrb	r3, [r3, #0]
 8010a60:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010a64:	2b20      	cmp	r3, #32
 8010a66:	d004      	beq.n	8010a72 <USBD_StdEPReq+0x2a>
 8010a68:	2b40      	cmp	r3, #64	; 0x40
 8010a6a:	d002      	beq.n	8010a72 <USBD_StdEPReq+0x2a>
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d00a      	beq.n	8010a86 <USBD_StdEPReq+0x3e>
 8010a70:	e135      	b.n	8010cde <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010a78:	689b      	ldr	r3, [r3, #8]
 8010a7a:	6839      	ldr	r1, [r7, #0]
 8010a7c:	6878      	ldr	r0, [r7, #4]
 8010a7e:	4798      	blx	r3
 8010a80:	4603      	mov	r3, r0
 8010a82:	73fb      	strb	r3, [r7, #15]
    break;
 8010a84:	e130      	b.n	8010ce8 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010a86:	683b      	ldr	r3, [r7, #0]
 8010a88:	785b      	ldrb	r3, [r3, #1]
 8010a8a:	2b01      	cmp	r3, #1
 8010a8c:	d03e      	beq.n	8010b0c <USBD_StdEPReq+0xc4>
 8010a8e:	2b03      	cmp	r3, #3
 8010a90:	d002      	beq.n	8010a98 <USBD_StdEPReq+0x50>
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d077      	beq.n	8010b86 <USBD_StdEPReq+0x13e>
 8010a96:	e11c      	b.n	8010cd2 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010a9e:	2b02      	cmp	r3, #2
 8010aa0:	d002      	beq.n	8010aa8 <USBD_StdEPReq+0x60>
 8010aa2:	2b03      	cmp	r3, #3
 8010aa4:	d015      	beq.n	8010ad2 <USBD_StdEPReq+0x8a>
 8010aa6:	e02b      	b.n	8010b00 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010aa8:	7bbb      	ldrb	r3, [r7, #14]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d00c      	beq.n	8010ac8 <USBD_StdEPReq+0x80>
 8010aae:	7bbb      	ldrb	r3, [r7, #14]
 8010ab0:	2b80      	cmp	r3, #128	; 0x80
 8010ab2:	d009      	beq.n	8010ac8 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010ab4:	7bbb      	ldrb	r3, [r7, #14]
 8010ab6:	4619      	mov	r1, r3
 8010ab8:	6878      	ldr	r0, [r7, #4]
 8010aba:	f001 f9c9 	bl	8011e50 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010abe:	2180      	movs	r1, #128	; 0x80
 8010ac0:	6878      	ldr	r0, [r7, #4]
 8010ac2:	f001 f9c5 	bl	8011e50 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8010ac6:	e020      	b.n	8010b0a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8010ac8:	6839      	ldr	r1, [r7, #0]
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f000 fc38 	bl	8011340 <USBD_CtlError>
        break;
 8010ad0:	e01b      	b.n	8010b0a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010ad2:	683b      	ldr	r3, [r7, #0]
 8010ad4:	885b      	ldrh	r3, [r3, #2]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d10e      	bne.n	8010af8 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010ada:	7bbb      	ldrb	r3, [r7, #14]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d00b      	beq.n	8010af8 <USBD_StdEPReq+0xb0>
 8010ae0:	7bbb      	ldrb	r3, [r7, #14]
 8010ae2:	2b80      	cmp	r3, #128	; 0x80
 8010ae4:	d008      	beq.n	8010af8 <USBD_StdEPReq+0xb0>
 8010ae6:	683b      	ldr	r3, [r7, #0]
 8010ae8:	88db      	ldrh	r3, [r3, #6]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d104      	bne.n	8010af8 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8010aee:	7bbb      	ldrb	r3, [r7, #14]
 8010af0:	4619      	mov	r1, r3
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f001 f9ac 	bl	8011e50 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8010af8:	6878      	ldr	r0, [r7, #4]
 8010afa:	f000 fcec 	bl	80114d6 <USBD_CtlSendStatus>

        break;
 8010afe:	e004      	b.n	8010b0a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8010b00:	6839      	ldr	r1, [r7, #0]
 8010b02:	6878      	ldr	r0, [r7, #4]
 8010b04:	f000 fc1c 	bl	8011340 <USBD_CtlError>
        break;
 8010b08:	bf00      	nop
      }
      break;
 8010b0a:	e0e7      	b.n	8010cdc <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010b12:	2b02      	cmp	r3, #2
 8010b14:	d002      	beq.n	8010b1c <USBD_StdEPReq+0xd4>
 8010b16:	2b03      	cmp	r3, #3
 8010b18:	d015      	beq.n	8010b46 <USBD_StdEPReq+0xfe>
 8010b1a:	e02d      	b.n	8010b78 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010b1c:	7bbb      	ldrb	r3, [r7, #14]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d00c      	beq.n	8010b3c <USBD_StdEPReq+0xf4>
 8010b22:	7bbb      	ldrb	r3, [r7, #14]
 8010b24:	2b80      	cmp	r3, #128	; 0x80
 8010b26:	d009      	beq.n	8010b3c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b28:	7bbb      	ldrb	r3, [r7, #14]
 8010b2a:	4619      	mov	r1, r3
 8010b2c:	6878      	ldr	r0, [r7, #4]
 8010b2e:	f001 f98f 	bl	8011e50 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b32:	2180      	movs	r1, #128	; 0x80
 8010b34:	6878      	ldr	r0, [r7, #4]
 8010b36:	f001 f98b 	bl	8011e50 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8010b3a:	e023      	b.n	8010b84 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8010b3c:	6839      	ldr	r1, [r7, #0]
 8010b3e:	6878      	ldr	r0, [r7, #4]
 8010b40:	f000 fbfe 	bl	8011340 <USBD_CtlError>
        break;
 8010b44:	e01e      	b.n	8010b84 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010b46:	683b      	ldr	r3, [r7, #0]
 8010b48:	885b      	ldrh	r3, [r3, #2]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d119      	bne.n	8010b82 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8010b4e:	7bbb      	ldrb	r3, [r7, #14]
 8010b50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d004      	beq.n	8010b62 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010b58:	7bbb      	ldrb	r3, [r7, #14]
 8010b5a:	4619      	mov	r1, r3
 8010b5c:	6878      	ldr	r0, [r7, #4]
 8010b5e:	f001 f996 	bl	8011e8e <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8010b62:	6878      	ldr	r0, [r7, #4]
 8010b64:	f000 fcb7 	bl	80114d6 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010b6e:	689b      	ldr	r3, [r3, #8]
 8010b70:	6839      	ldr	r1, [r7, #0]
 8010b72:	6878      	ldr	r0, [r7, #4]
 8010b74:	4798      	blx	r3
        }
        break;
 8010b76:	e004      	b.n	8010b82 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8010b78:	6839      	ldr	r1, [r7, #0]
 8010b7a:	6878      	ldr	r0, [r7, #4]
 8010b7c:	f000 fbe0 	bl	8011340 <USBD_CtlError>
        break;
 8010b80:	e000      	b.n	8010b84 <USBD_StdEPReq+0x13c>
        break;
 8010b82:	bf00      	nop
      }
      break;
 8010b84:	e0aa      	b.n	8010cdc <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010b8c:	2b02      	cmp	r3, #2
 8010b8e:	d002      	beq.n	8010b96 <USBD_StdEPReq+0x14e>
 8010b90:	2b03      	cmp	r3, #3
 8010b92:	d032      	beq.n	8010bfa <USBD_StdEPReq+0x1b2>
 8010b94:	e097      	b.n	8010cc6 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010b96:	7bbb      	ldrb	r3, [r7, #14]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d007      	beq.n	8010bac <USBD_StdEPReq+0x164>
 8010b9c:	7bbb      	ldrb	r3, [r7, #14]
 8010b9e:	2b80      	cmp	r3, #128	; 0x80
 8010ba0:	d004      	beq.n	8010bac <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8010ba2:	6839      	ldr	r1, [r7, #0]
 8010ba4:	6878      	ldr	r0, [r7, #4]
 8010ba6:	f000 fbcb 	bl	8011340 <USBD_CtlError>
          break;
 8010baa:	e091      	b.n	8010cd0 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010bac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	da0b      	bge.n	8010bcc <USBD_StdEPReq+0x184>
 8010bb4:	7bbb      	ldrb	r3, [r7, #14]
 8010bb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010bba:	4613      	mov	r3, r2
 8010bbc:	009b      	lsls	r3, r3, #2
 8010bbe:	4413      	add	r3, r2
 8010bc0:	009b      	lsls	r3, r3, #2
 8010bc2:	3310      	adds	r3, #16
 8010bc4:	687a      	ldr	r2, [r7, #4]
 8010bc6:	4413      	add	r3, r2
 8010bc8:	3304      	adds	r3, #4
 8010bca:	e00b      	b.n	8010be4 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010bcc:	7bbb      	ldrb	r3, [r7, #14]
 8010bce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010bd2:	4613      	mov	r3, r2
 8010bd4:	009b      	lsls	r3, r3, #2
 8010bd6:	4413      	add	r3, r2
 8010bd8:	009b      	lsls	r3, r3, #2
 8010bda:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010bde:	687a      	ldr	r2, [r7, #4]
 8010be0:	4413      	add	r3, r2
 8010be2:	3304      	adds	r3, #4
 8010be4:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8010be6:	68bb      	ldr	r3, [r7, #8]
 8010be8:	2200      	movs	r2, #0
 8010bea:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	2202      	movs	r2, #2
 8010bf0:	4619      	mov	r1, r3
 8010bf2:	6878      	ldr	r0, [r7, #4]
 8010bf4:	f000 fc15 	bl	8011422 <USBD_CtlSendData>
        break;
 8010bf8:	e06a      	b.n	8010cd0 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8010bfa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	da11      	bge.n	8010c26 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010c02:	7bbb      	ldrb	r3, [r7, #14]
 8010c04:	f003 020f 	and.w	r2, r3, #15
 8010c08:	6879      	ldr	r1, [r7, #4]
 8010c0a:	4613      	mov	r3, r2
 8010c0c:	009b      	lsls	r3, r3, #2
 8010c0e:	4413      	add	r3, r2
 8010c10:	009b      	lsls	r3, r3, #2
 8010c12:	440b      	add	r3, r1
 8010c14:	3324      	adds	r3, #36	; 0x24
 8010c16:	881b      	ldrh	r3, [r3, #0]
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d117      	bne.n	8010c4c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010c1c:	6839      	ldr	r1, [r7, #0]
 8010c1e:	6878      	ldr	r0, [r7, #4]
 8010c20:	f000 fb8e 	bl	8011340 <USBD_CtlError>
            break;
 8010c24:	e054      	b.n	8010cd0 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010c26:	7bbb      	ldrb	r3, [r7, #14]
 8010c28:	f003 020f 	and.w	r2, r3, #15
 8010c2c:	6879      	ldr	r1, [r7, #4]
 8010c2e:	4613      	mov	r3, r2
 8010c30:	009b      	lsls	r3, r3, #2
 8010c32:	4413      	add	r3, r2
 8010c34:	009b      	lsls	r3, r3, #2
 8010c36:	440b      	add	r3, r1
 8010c38:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8010c3c:	881b      	ldrh	r3, [r3, #0]
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d104      	bne.n	8010c4c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010c42:	6839      	ldr	r1, [r7, #0]
 8010c44:	6878      	ldr	r0, [r7, #4]
 8010c46:	f000 fb7b 	bl	8011340 <USBD_CtlError>
            break;
 8010c4a:	e041      	b.n	8010cd0 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	da0b      	bge.n	8010c6c <USBD_StdEPReq+0x224>
 8010c54:	7bbb      	ldrb	r3, [r7, #14]
 8010c56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010c5a:	4613      	mov	r3, r2
 8010c5c:	009b      	lsls	r3, r3, #2
 8010c5e:	4413      	add	r3, r2
 8010c60:	009b      	lsls	r3, r3, #2
 8010c62:	3310      	adds	r3, #16
 8010c64:	687a      	ldr	r2, [r7, #4]
 8010c66:	4413      	add	r3, r2
 8010c68:	3304      	adds	r3, #4
 8010c6a:	e00b      	b.n	8010c84 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010c6c:	7bbb      	ldrb	r3, [r7, #14]
 8010c6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c72:	4613      	mov	r3, r2
 8010c74:	009b      	lsls	r3, r3, #2
 8010c76:	4413      	add	r3, r2
 8010c78:	009b      	lsls	r3, r3, #2
 8010c7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010c7e:	687a      	ldr	r2, [r7, #4]
 8010c80:	4413      	add	r3, r2
 8010c82:	3304      	adds	r3, #4
 8010c84:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010c86:	7bbb      	ldrb	r3, [r7, #14]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d002      	beq.n	8010c92 <USBD_StdEPReq+0x24a>
 8010c8c:	7bbb      	ldrb	r3, [r7, #14]
 8010c8e:	2b80      	cmp	r3, #128	; 0x80
 8010c90:	d103      	bne.n	8010c9a <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8010c92:	68bb      	ldr	r3, [r7, #8]
 8010c94:	2200      	movs	r2, #0
 8010c96:	601a      	str	r2, [r3, #0]
 8010c98:	e00e      	b.n	8010cb8 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010c9a:	7bbb      	ldrb	r3, [r7, #14]
 8010c9c:	4619      	mov	r1, r3
 8010c9e:	6878      	ldr	r0, [r7, #4]
 8010ca0:	f001 f914 	bl	8011ecc <USBD_LL_IsStallEP>
 8010ca4:	4603      	mov	r3, r0
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d003      	beq.n	8010cb2 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8010caa:	68bb      	ldr	r3, [r7, #8]
 8010cac:	2201      	movs	r2, #1
 8010cae:	601a      	str	r2, [r3, #0]
 8010cb0:	e002      	b.n	8010cb8 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8010cb2:	68bb      	ldr	r3, [r7, #8]
 8010cb4:	2200      	movs	r2, #0
 8010cb6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010cb8:	68bb      	ldr	r3, [r7, #8]
 8010cba:	2202      	movs	r2, #2
 8010cbc:	4619      	mov	r1, r3
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f000 fbaf 	bl	8011422 <USBD_CtlSendData>
          break;
 8010cc4:	e004      	b.n	8010cd0 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8010cc6:	6839      	ldr	r1, [r7, #0]
 8010cc8:	6878      	ldr	r0, [r7, #4]
 8010cca:	f000 fb39 	bl	8011340 <USBD_CtlError>
        break;
 8010cce:	bf00      	nop
      }
      break;
 8010cd0:	e004      	b.n	8010cdc <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8010cd2:	6839      	ldr	r1, [r7, #0]
 8010cd4:	6878      	ldr	r0, [r7, #4]
 8010cd6:	f000 fb33 	bl	8011340 <USBD_CtlError>
      break;
 8010cda:	bf00      	nop
    }
    break;
 8010cdc:	e004      	b.n	8010ce8 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8010cde:	6839      	ldr	r1, [r7, #0]
 8010ce0:	6878      	ldr	r0, [r7, #4]
 8010ce2:	f000 fb2d 	bl	8011340 <USBD_CtlError>
    break;
 8010ce6:	bf00      	nop
  }

  return ret;
 8010ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cea:	4618      	mov	r0, r3
 8010cec:	3710      	adds	r7, #16
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bd80      	pop	{r7, pc}
	...

08010cf4 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b084      	sub	sp, #16
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
 8010cfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010cfe:	2300      	movs	r3, #0
 8010d00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010d02:	2300      	movs	r3, #0
 8010d04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010d06:	2300      	movs	r3, #0
 8010d08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010d0a:	683b      	ldr	r3, [r7, #0]
 8010d0c:	885b      	ldrh	r3, [r3, #2]
 8010d0e:	0a1b      	lsrs	r3, r3, #8
 8010d10:	b29b      	uxth	r3, r3
 8010d12:	3b01      	subs	r3, #1
 8010d14:	2b06      	cmp	r3, #6
 8010d16:	f200 8128 	bhi.w	8010f6a <USBD_GetDescriptor+0x276>
 8010d1a:	a201      	add	r2, pc, #4	; (adr r2, 8010d20 <USBD_GetDescriptor+0x2c>)
 8010d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d20:	08010d3d 	.word	0x08010d3d
 8010d24:	08010d55 	.word	0x08010d55
 8010d28:	08010d95 	.word	0x08010d95
 8010d2c:	08010f6b 	.word	0x08010f6b
 8010d30:	08010f6b 	.word	0x08010f6b
 8010d34:	08010f0b 	.word	0x08010f0b
 8010d38:	08010f37 	.word	0x08010f37
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	687a      	ldr	r2, [r7, #4]
 8010d46:	7c12      	ldrb	r2, [r2, #16]
 8010d48:	f107 0108 	add.w	r1, r7, #8
 8010d4c:	4610      	mov	r0, r2
 8010d4e:	4798      	blx	r3
 8010d50:	60f8      	str	r0, [r7, #12]
    break;
 8010d52:	e112      	b.n	8010f7a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	7c1b      	ldrb	r3, [r3, #16]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d10d      	bne.n	8010d78 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d64:	f107 0208 	add.w	r2, r7, #8
 8010d68:	4610      	mov	r0, r2
 8010d6a:	4798      	blx	r3
 8010d6c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	3301      	adds	r3, #1
 8010d72:	2202      	movs	r2, #2
 8010d74:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8010d76:	e100      	b.n	8010f7a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d80:	f107 0208 	add.w	r2, r7, #8
 8010d84:	4610      	mov	r0, r2
 8010d86:	4798      	blx	r3
 8010d88:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	2202      	movs	r2, #2
 8010d90:	701a      	strb	r2, [r3, #0]
    break;
 8010d92:	e0f2      	b.n	8010f7a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	885b      	ldrh	r3, [r3, #2]
 8010d98:	b2db      	uxtb	r3, r3
 8010d9a:	2b05      	cmp	r3, #5
 8010d9c:	f200 80ac 	bhi.w	8010ef8 <USBD_GetDescriptor+0x204>
 8010da0:	a201      	add	r2, pc, #4	; (adr r2, 8010da8 <USBD_GetDescriptor+0xb4>)
 8010da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010da6:	bf00      	nop
 8010da8:	08010dc1 	.word	0x08010dc1
 8010dac:	08010df5 	.word	0x08010df5
 8010db0:	08010e29 	.word	0x08010e29
 8010db4:	08010e5d 	.word	0x08010e5d
 8010db8:	08010e91 	.word	0x08010e91
 8010dbc:	08010ec5 	.word	0x08010ec5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010dc6:	685b      	ldr	r3, [r3, #4]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d00b      	beq.n	8010de4 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010dd2:	685b      	ldr	r3, [r3, #4]
 8010dd4:	687a      	ldr	r2, [r7, #4]
 8010dd6:	7c12      	ldrb	r2, [r2, #16]
 8010dd8:	f107 0108 	add.w	r1, r7, #8
 8010ddc:	4610      	mov	r0, r2
 8010dde:	4798      	blx	r3
 8010de0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010de2:	e091      	b.n	8010f08 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010de4:	6839      	ldr	r1, [r7, #0]
 8010de6:	6878      	ldr	r0, [r7, #4]
 8010de8:	f000 faaa 	bl	8011340 <USBD_CtlError>
        err++;
 8010dec:	7afb      	ldrb	r3, [r7, #11]
 8010dee:	3301      	adds	r3, #1
 8010df0:	72fb      	strb	r3, [r7, #11]
      break;
 8010df2:	e089      	b.n	8010f08 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010dfa:	689b      	ldr	r3, [r3, #8]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d00b      	beq.n	8010e18 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e06:	689b      	ldr	r3, [r3, #8]
 8010e08:	687a      	ldr	r2, [r7, #4]
 8010e0a:	7c12      	ldrb	r2, [r2, #16]
 8010e0c:	f107 0108 	add.w	r1, r7, #8
 8010e10:	4610      	mov	r0, r2
 8010e12:	4798      	blx	r3
 8010e14:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e16:	e077      	b.n	8010f08 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010e18:	6839      	ldr	r1, [r7, #0]
 8010e1a:	6878      	ldr	r0, [r7, #4]
 8010e1c:	f000 fa90 	bl	8011340 <USBD_CtlError>
        err++;
 8010e20:	7afb      	ldrb	r3, [r7, #11]
 8010e22:	3301      	adds	r3, #1
 8010e24:	72fb      	strb	r3, [r7, #11]
      break;
 8010e26:	e06f      	b.n	8010f08 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e2e:	68db      	ldr	r3, [r3, #12]
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d00b      	beq.n	8010e4c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e3a:	68db      	ldr	r3, [r3, #12]
 8010e3c:	687a      	ldr	r2, [r7, #4]
 8010e3e:	7c12      	ldrb	r2, [r2, #16]
 8010e40:	f107 0108 	add.w	r1, r7, #8
 8010e44:	4610      	mov	r0, r2
 8010e46:	4798      	blx	r3
 8010e48:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e4a:	e05d      	b.n	8010f08 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010e4c:	6839      	ldr	r1, [r7, #0]
 8010e4e:	6878      	ldr	r0, [r7, #4]
 8010e50:	f000 fa76 	bl	8011340 <USBD_CtlError>
        err++;
 8010e54:	7afb      	ldrb	r3, [r7, #11]
 8010e56:	3301      	adds	r3, #1
 8010e58:	72fb      	strb	r3, [r7, #11]
      break;
 8010e5a:	e055      	b.n	8010f08 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e62:	691b      	ldr	r3, [r3, #16]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d00b      	beq.n	8010e80 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e6e:	691b      	ldr	r3, [r3, #16]
 8010e70:	687a      	ldr	r2, [r7, #4]
 8010e72:	7c12      	ldrb	r2, [r2, #16]
 8010e74:	f107 0108 	add.w	r1, r7, #8
 8010e78:	4610      	mov	r0, r2
 8010e7a:	4798      	blx	r3
 8010e7c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e7e:	e043      	b.n	8010f08 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010e80:	6839      	ldr	r1, [r7, #0]
 8010e82:	6878      	ldr	r0, [r7, #4]
 8010e84:	f000 fa5c 	bl	8011340 <USBD_CtlError>
        err++;
 8010e88:	7afb      	ldrb	r3, [r7, #11]
 8010e8a:	3301      	adds	r3, #1
 8010e8c:	72fb      	strb	r3, [r7, #11]
      break;
 8010e8e:	e03b      	b.n	8010f08 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010e96:	695b      	ldr	r3, [r3, #20]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d00b      	beq.n	8010eb4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010ea2:	695b      	ldr	r3, [r3, #20]
 8010ea4:	687a      	ldr	r2, [r7, #4]
 8010ea6:	7c12      	ldrb	r2, [r2, #16]
 8010ea8:	f107 0108 	add.w	r1, r7, #8
 8010eac:	4610      	mov	r0, r2
 8010eae:	4798      	blx	r3
 8010eb0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010eb2:	e029      	b.n	8010f08 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010eb4:	6839      	ldr	r1, [r7, #0]
 8010eb6:	6878      	ldr	r0, [r7, #4]
 8010eb8:	f000 fa42 	bl	8011340 <USBD_CtlError>
        err++;
 8010ebc:	7afb      	ldrb	r3, [r7, #11]
 8010ebe:	3301      	adds	r3, #1
 8010ec0:	72fb      	strb	r3, [r7, #11]
      break;
 8010ec2:	e021      	b.n	8010f08 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010eca:	699b      	ldr	r3, [r3, #24]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d00b      	beq.n	8010ee8 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010ed6:	699b      	ldr	r3, [r3, #24]
 8010ed8:	687a      	ldr	r2, [r7, #4]
 8010eda:	7c12      	ldrb	r2, [r2, #16]
 8010edc:	f107 0108 	add.w	r1, r7, #8
 8010ee0:	4610      	mov	r0, r2
 8010ee2:	4798      	blx	r3
 8010ee4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010ee6:	e00f      	b.n	8010f08 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010ee8:	6839      	ldr	r1, [r7, #0]
 8010eea:	6878      	ldr	r0, [r7, #4]
 8010eec:	f000 fa28 	bl	8011340 <USBD_CtlError>
        err++;
 8010ef0:	7afb      	ldrb	r3, [r7, #11]
 8010ef2:	3301      	adds	r3, #1
 8010ef4:	72fb      	strb	r3, [r7, #11]
      break;
 8010ef6:	e007      	b.n	8010f08 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8010ef8:	6839      	ldr	r1, [r7, #0]
 8010efa:	6878      	ldr	r0, [r7, #4]
 8010efc:	f000 fa20 	bl	8011340 <USBD_CtlError>
      err++;
 8010f00:	7afb      	ldrb	r3, [r7, #11]
 8010f02:	3301      	adds	r3, #1
 8010f04:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8010f06:	bf00      	nop
    }
    break;
 8010f08:	e037      	b.n	8010f7a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	7c1b      	ldrb	r3, [r3, #16]
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d109      	bne.n	8010f26 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f1a:	f107 0208 	add.w	r2, r7, #8
 8010f1e:	4610      	mov	r0, r2
 8010f20:	4798      	blx	r3
 8010f22:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010f24:	e029      	b.n	8010f7a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8010f26:	6839      	ldr	r1, [r7, #0]
 8010f28:	6878      	ldr	r0, [r7, #4]
 8010f2a:	f000 fa09 	bl	8011340 <USBD_CtlError>
      err++;
 8010f2e:	7afb      	ldrb	r3, [r7, #11]
 8010f30:	3301      	adds	r3, #1
 8010f32:	72fb      	strb	r3, [r7, #11]
    break;
 8010f34:	e021      	b.n	8010f7a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	7c1b      	ldrb	r3, [r3, #16]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d10d      	bne.n	8010f5a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f46:	f107 0208 	add.w	r2, r7, #8
 8010f4a:	4610      	mov	r0, r2
 8010f4c:	4798      	blx	r3
 8010f4e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	3301      	adds	r3, #1
 8010f54:	2207      	movs	r2, #7
 8010f56:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010f58:	e00f      	b.n	8010f7a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8010f5a:	6839      	ldr	r1, [r7, #0]
 8010f5c:	6878      	ldr	r0, [r7, #4]
 8010f5e:	f000 f9ef 	bl	8011340 <USBD_CtlError>
      err++;
 8010f62:	7afb      	ldrb	r3, [r7, #11]
 8010f64:	3301      	adds	r3, #1
 8010f66:	72fb      	strb	r3, [r7, #11]
    break;
 8010f68:	e007      	b.n	8010f7a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8010f6a:	6839      	ldr	r1, [r7, #0]
 8010f6c:	6878      	ldr	r0, [r7, #4]
 8010f6e:	f000 f9e7 	bl	8011340 <USBD_CtlError>
    err++;
 8010f72:	7afb      	ldrb	r3, [r7, #11]
 8010f74:	3301      	adds	r3, #1
 8010f76:	72fb      	strb	r3, [r7, #11]
    break;
 8010f78:	bf00      	nop
  }

  if (err != 0U)
 8010f7a:	7afb      	ldrb	r3, [r7, #11]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d11e      	bne.n	8010fbe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	88db      	ldrh	r3, [r3, #6]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d016      	beq.n	8010fb6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8010f88:	893b      	ldrh	r3, [r7, #8]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d00e      	beq.n	8010fac <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	88da      	ldrh	r2, [r3, #6]
 8010f92:	893b      	ldrh	r3, [r7, #8]
 8010f94:	4293      	cmp	r3, r2
 8010f96:	bf28      	it	cs
 8010f98:	4613      	movcs	r3, r2
 8010f9a:	b29b      	uxth	r3, r3
 8010f9c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010f9e:	893b      	ldrh	r3, [r7, #8]
 8010fa0:	461a      	mov	r2, r3
 8010fa2:	68f9      	ldr	r1, [r7, #12]
 8010fa4:	6878      	ldr	r0, [r7, #4]
 8010fa6:	f000 fa3c 	bl	8011422 <USBD_CtlSendData>
 8010faa:	e009      	b.n	8010fc0 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8010fac:	6839      	ldr	r1, [r7, #0]
 8010fae:	6878      	ldr	r0, [r7, #4]
 8010fb0:	f000 f9c6 	bl	8011340 <USBD_CtlError>
 8010fb4:	e004      	b.n	8010fc0 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8010fb6:	6878      	ldr	r0, [r7, #4]
 8010fb8:	f000 fa8d 	bl	80114d6 <USBD_CtlSendStatus>
 8010fbc:	e000      	b.n	8010fc0 <USBD_GetDescriptor+0x2cc>
    return;
 8010fbe:	bf00      	nop
    }
  }
}
 8010fc0:	3710      	adds	r7, #16
 8010fc2:	46bd      	mov	sp, r7
 8010fc4:	bd80      	pop	{r7, pc}
 8010fc6:	bf00      	nop

08010fc8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b084      	sub	sp, #16
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	6078      	str	r0, [r7, #4]
 8010fd0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010fd2:	683b      	ldr	r3, [r7, #0]
 8010fd4:	889b      	ldrh	r3, [r3, #4]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d130      	bne.n	801103c <USBD_SetAddress+0x74>
 8010fda:	683b      	ldr	r3, [r7, #0]
 8010fdc:	88db      	ldrh	r3, [r3, #6]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d12c      	bne.n	801103c <USBD_SetAddress+0x74>
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	885b      	ldrh	r3, [r3, #2]
 8010fe6:	2b7f      	cmp	r3, #127	; 0x7f
 8010fe8:	d828      	bhi.n	801103c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	885b      	ldrh	r3, [r3, #2]
 8010fee:	b2db      	uxtb	r3, r3
 8010ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ff4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010ffc:	2b03      	cmp	r3, #3
 8010ffe:	d104      	bne.n	801100a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8011000:	6839      	ldr	r1, [r7, #0]
 8011002:	6878      	ldr	r0, [r7, #4]
 8011004:	f000 f99c 	bl	8011340 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011008:	e01c      	b.n	8011044 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	7bfa      	ldrb	r2, [r7, #15]
 801100e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011012:	7bfb      	ldrb	r3, [r7, #15]
 8011014:	4619      	mov	r1, r3
 8011016:	6878      	ldr	r0, [r7, #4]
 8011018:	f000 ff84 	bl	8011f24 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801101c:	6878      	ldr	r0, [r7, #4]
 801101e:	f000 fa5a 	bl	80114d6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011022:	7bfb      	ldrb	r3, [r7, #15]
 8011024:	2b00      	cmp	r3, #0
 8011026:	d004      	beq.n	8011032 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	2202      	movs	r2, #2
 801102c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011030:	e008      	b.n	8011044 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	2201      	movs	r2, #1
 8011036:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801103a:	e003      	b.n	8011044 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801103c:	6839      	ldr	r1, [r7, #0]
 801103e:	6878      	ldr	r0, [r7, #4]
 8011040:	f000 f97e 	bl	8011340 <USBD_CtlError>
  }
}
 8011044:	bf00      	nop
 8011046:	3710      	adds	r7, #16
 8011048:	46bd      	mov	sp, r7
 801104a:	bd80      	pop	{r7, pc}

0801104c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b084      	sub	sp, #16
 8011050:	af00      	add	r7, sp, #0
 8011052:	6078      	str	r0, [r7, #4]
 8011054:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011056:	2300      	movs	r3, #0
 8011058:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	885b      	ldrh	r3, [r3, #2]
 801105e:	b2da      	uxtb	r2, r3
 8011060:	4b4b      	ldr	r3, [pc, #300]	; (8011190 <USBD_SetConfig+0x144>)
 8011062:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011064:	4b4a      	ldr	r3, [pc, #296]	; (8011190 <USBD_SetConfig+0x144>)
 8011066:	781b      	ldrb	r3, [r3, #0]
 8011068:	2b01      	cmp	r3, #1
 801106a:	d905      	bls.n	8011078 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801106c:	6839      	ldr	r1, [r7, #0]
 801106e:	6878      	ldr	r0, [r7, #4]
 8011070:	f000 f966 	bl	8011340 <USBD_CtlError>
    return USBD_FAIL;
 8011074:	2303      	movs	r3, #3
 8011076:	e087      	b.n	8011188 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801107e:	2b02      	cmp	r3, #2
 8011080:	d002      	beq.n	8011088 <USBD_SetConfig+0x3c>
 8011082:	2b03      	cmp	r3, #3
 8011084:	d025      	beq.n	80110d2 <USBD_SetConfig+0x86>
 8011086:	e071      	b.n	801116c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8011088:	4b41      	ldr	r3, [pc, #260]	; (8011190 <USBD_SetConfig+0x144>)
 801108a:	781b      	ldrb	r3, [r3, #0]
 801108c:	2b00      	cmp	r3, #0
 801108e:	d01c      	beq.n	80110ca <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8011090:	4b3f      	ldr	r3, [pc, #252]	; (8011190 <USBD_SetConfig+0x144>)
 8011092:	781b      	ldrb	r3, [r3, #0]
 8011094:	461a      	mov	r2, r3
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 801109a:	4b3d      	ldr	r3, [pc, #244]	; (8011190 <USBD_SetConfig+0x144>)
 801109c:	781b      	ldrb	r3, [r3, #0]
 801109e:	4619      	mov	r1, r3
 80110a0:	6878      	ldr	r0, [r7, #4]
 80110a2:	f7ff f9a7 	bl	80103f4 <USBD_SetClassConfig>
 80110a6:	4603      	mov	r3, r0
 80110a8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80110aa:	7bfb      	ldrb	r3, [r7, #15]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d004      	beq.n	80110ba <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80110b0:	6839      	ldr	r1, [r7, #0]
 80110b2:	6878      	ldr	r0, [r7, #4]
 80110b4:	f000 f944 	bl	8011340 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80110b8:	e065      	b.n	8011186 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80110ba:	6878      	ldr	r0, [r7, #4]
 80110bc:	f000 fa0b 	bl	80114d6 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	2203      	movs	r2, #3
 80110c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80110c8:	e05d      	b.n	8011186 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80110ca:	6878      	ldr	r0, [r7, #4]
 80110cc:	f000 fa03 	bl	80114d6 <USBD_CtlSendStatus>
    break;
 80110d0:	e059      	b.n	8011186 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80110d2:	4b2f      	ldr	r3, [pc, #188]	; (8011190 <USBD_SetConfig+0x144>)
 80110d4:	781b      	ldrb	r3, [r3, #0]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d112      	bne.n	8011100 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	2202      	movs	r2, #2
 80110de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80110e2:	4b2b      	ldr	r3, [pc, #172]	; (8011190 <USBD_SetConfig+0x144>)
 80110e4:	781b      	ldrb	r3, [r3, #0]
 80110e6:	461a      	mov	r2, r3
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80110ec:	4b28      	ldr	r3, [pc, #160]	; (8011190 <USBD_SetConfig+0x144>)
 80110ee:	781b      	ldrb	r3, [r3, #0]
 80110f0:	4619      	mov	r1, r3
 80110f2:	6878      	ldr	r0, [r7, #4]
 80110f4:	f7ff f99a 	bl	801042c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80110f8:	6878      	ldr	r0, [r7, #4]
 80110fa:	f000 f9ec 	bl	80114d6 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80110fe:	e042      	b.n	8011186 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8011100:	4b23      	ldr	r3, [pc, #140]	; (8011190 <USBD_SetConfig+0x144>)
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	461a      	mov	r2, r3
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	685b      	ldr	r3, [r3, #4]
 801110a:	429a      	cmp	r2, r3
 801110c:	d02a      	beq.n	8011164 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	685b      	ldr	r3, [r3, #4]
 8011112:	b2db      	uxtb	r3, r3
 8011114:	4619      	mov	r1, r3
 8011116:	6878      	ldr	r0, [r7, #4]
 8011118:	f7ff f988 	bl	801042c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 801111c:	4b1c      	ldr	r3, [pc, #112]	; (8011190 <USBD_SetConfig+0x144>)
 801111e:	781b      	ldrb	r3, [r3, #0]
 8011120:	461a      	mov	r2, r3
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8011126:	4b1a      	ldr	r3, [pc, #104]	; (8011190 <USBD_SetConfig+0x144>)
 8011128:	781b      	ldrb	r3, [r3, #0]
 801112a:	4619      	mov	r1, r3
 801112c:	6878      	ldr	r0, [r7, #4]
 801112e:	f7ff f961 	bl	80103f4 <USBD_SetClassConfig>
 8011132:	4603      	mov	r3, r0
 8011134:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8011136:	7bfb      	ldrb	r3, [r7, #15]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d00f      	beq.n	801115c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 801113c:	6839      	ldr	r1, [r7, #0]
 801113e:	6878      	ldr	r0, [r7, #4]
 8011140:	f000 f8fe 	bl	8011340 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	685b      	ldr	r3, [r3, #4]
 8011148:	b2db      	uxtb	r3, r3
 801114a:	4619      	mov	r1, r3
 801114c:	6878      	ldr	r0, [r7, #4]
 801114e:	f7ff f96d 	bl	801042c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	2202      	movs	r2, #2
 8011156:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801115a:	e014      	b.n	8011186 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801115c:	6878      	ldr	r0, [r7, #4]
 801115e:	f000 f9ba 	bl	80114d6 <USBD_CtlSendStatus>
    break;
 8011162:	e010      	b.n	8011186 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8011164:	6878      	ldr	r0, [r7, #4]
 8011166:	f000 f9b6 	bl	80114d6 <USBD_CtlSendStatus>
    break;
 801116a:	e00c      	b.n	8011186 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 801116c:	6839      	ldr	r1, [r7, #0]
 801116e:	6878      	ldr	r0, [r7, #4]
 8011170:	f000 f8e6 	bl	8011340 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011174:	4b06      	ldr	r3, [pc, #24]	; (8011190 <USBD_SetConfig+0x144>)
 8011176:	781b      	ldrb	r3, [r3, #0]
 8011178:	4619      	mov	r1, r3
 801117a:	6878      	ldr	r0, [r7, #4]
 801117c:	f7ff f956 	bl	801042c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8011180:	2303      	movs	r3, #3
 8011182:	73fb      	strb	r3, [r7, #15]
    break;
 8011184:	bf00      	nop
  }

  return ret;
 8011186:	7bfb      	ldrb	r3, [r7, #15]
}
 8011188:	4618      	mov	r0, r3
 801118a:	3710      	adds	r7, #16
 801118c:	46bd      	mov	sp, r7
 801118e:	bd80      	pop	{r7, pc}
 8011190:	200006fc 	.word	0x200006fc

08011194 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011194:	b580      	push	{r7, lr}
 8011196:	b082      	sub	sp, #8
 8011198:	af00      	add	r7, sp, #0
 801119a:	6078      	str	r0, [r7, #4]
 801119c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801119e:	683b      	ldr	r3, [r7, #0]
 80111a0:	88db      	ldrh	r3, [r3, #6]
 80111a2:	2b01      	cmp	r3, #1
 80111a4:	d004      	beq.n	80111b0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80111a6:	6839      	ldr	r1, [r7, #0]
 80111a8:	6878      	ldr	r0, [r7, #4]
 80111aa:	f000 f8c9 	bl	8011340 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80111ae:	e021      	b.n	80111f4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80111b6:	2b01      	cmp	r3, #1
 80111b8:	db17      	blt.n	80111ea <USBD_GetConfig+0x56>
 80111ba:	2b02      	cmp	r3, #2
 80111bc:	dd02      	ble.n	80111c4 <USBD_GetConfig+0x30>
 80111be:	2b03      	cmp	r3, #3
 80111c0:	d00b      	beq.n	80111da <USBD_GetConfig+0x46>
 80111c2:	e012      	b.n	80111ea <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2200      	movs	r2, #0
 80111c8:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	3308      	adds	r3, #8
 80111ce:	2201      	movs	r2, #1
 80111d0:	4619      	mov	r1, r3
 80111d2:	6878      	ldr	r0, [r7, #4]
 80111d4:	f000 f925 	bl	8011422 <USBD_CtlSendData>
      break;
 80111d8:	e00c      	b.n	80111f4 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	3304      	adds	r3, #4
 80111de:	2201      	movs	r2, #1
 80111e0:	4619      	mov	r1, r3
 80111e2:	6878      	ldr	r0, [r7, #4]
 80111e4:	f000 f91d 	bl	8011422 <USBD_CtlSendData>
      break;
 80111e8:	e004      	b.n	80111f4 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80111ea:	6839      	ldr	r1, [r7, #0]
 80111ec:	6878      	ldr	r0, [r7, #4]
 80111ee:	f000 f8a7 	bl	8011340 <USBD_CtlError>
      break;
 80111f2:	bf00      	nop
}
 80111f4:	bf00      	nop
 80111f6:	3708      	adds	r7, #8
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bd80      	pop	{r7, pc}

080111fc <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111fc:	b580      	push	{r7, lr}
 80111fe:	b082      	sub	sp, #8
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
 8011204:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801120c:	3b01      	subs	r3, #1
 801120e:	2b02      	cmp	r3, #2
 8011210:	d81e      	bhi.n	8011250 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	88db      	ldrh	r3, [r3, #6]
 8011216:	2b02      	cmp	r3, #2
 8011218:	d004      	beq.n	8011224 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 801121a:	6839      	ldr	r1, [r7, #0]
 801121c:	6878      	ldr	r0, [r7, #4]
 801121e:	f000 f88f 	bl	8011340 <USBD_CtlError>
      break;
 8011222:	e01a      	b.n	801125a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	2201      	movs	r2, #1
 8011228:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8011230:	2b00      	cmp	r3, #0
 8011232:	d005      	beq.n	8011240 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	68db      	ldr	r3, [r3, #12]
 8011238:	f043 0202 	orr.w	r2, r3, #2
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	330c      	adds	r3, #12
 8011244:	2202      	movs	r2, #2
 8011246:	4619      	mov	r1, r3
 8011248:	6878      	ldr	r0, [r7, #4]
 801124a:	f000 f8ea 	bl	8011422 <USBD_CtlSendData>
    break;
 801124e:	e004      	b.n	801125a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8011250:	6839      	ldr	r1, [r7, #0]
 8011252:	6878      	ldr	r0, [r7, #4]
 8011254:	f000 f874 	bl	8011340 <USBD_CtlError>
    break;
 8011258:	bf00      	nop
  }
}
 801125a:	bf00      	nop
 801125c:	3708      	adds	r7, #8
 801125e:	46bd      	mov	sp, r7
 8011260:	bd80      	pop	{r7, pc}

08011262 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011262:	b580      	push	{r7, lr}
 8011264:	b082      	sub	sp, #8
 8011266:	af00      	add	r7, sp, #0
 8011268:	6078      	str	r0, [r7, #4]
 801126a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801126c:	683b      	ldr	r3, [r7, #0]
 801126e:	885b      	ldrh	r3, [r3, #2]
 8011270:	2b01      	cmp	r3, #1
 8011272:	d106      	bne.n	8011282 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	2201      	movs	r2, #1
 8011278:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801127c:	6878      	ldr	r0, [r7, #4]
 801127e:	f000 f92a 	bl	80114d6 <USBD_CtlSendStatus>
  }
}
 8011282:	bf00      	nop
 8011284:	3708      	adds	r7, #8
 8011286:	46bd      	mov	sp, r7
 8011288:	bd80      	pop	{r7, pc}

0801128a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801128a:	b580      	push	{r7, lr}
 801128c:	b082      	sub	sp, #8
 801128e:	af00      	add	r7, sp, #0
 8011290:	6078      	str	r0, [r7, #4]
 8011292:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801129a:	3b01      	subs	r3, #1
 801129c:	2b02      	cmp	r3, #2
 801129e:	d80b      	bhi.n	80112b8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	885b      	ldrh	r3, [r3, #2]
 80112a4:	2b01      	cmp	r3, #1
 80112a6:	d10c      	bne.n	80112c2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	2200      	movs	r2, #0
 80112ac:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80112b0:	6878      	ldr	r0, [r7, #4]
 80112b2:	f000 f910 	bl	80114d6 <USBD_CtlSendStatus>
      }
      break;
 80112b6:	e004      	b.n	80112c2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80112b8:	6839      	ldr	r1, [r7, #0]
 80112ba:	6878      	ldr	r0, [r7, #4]
 80112bc:	f000 f840 	bl	8011340 <USBD_CtlError>
      break;
 80112c0:	e000      	b.n	80112c4 <USBD_ClrFeature+0x3a>
      break;
 80112c2:	bf00      	nop
  }
}
 80112c4:	bf00      	nop
 80112c6:	3708      	adds	r7, #8
 80112c8:	46bd      	mov	sp, r7
 80112ca:	bd80      	pop	{r7, pc}

080112cc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80112cc:	b580      	push	{r7, lr}
 80112ce:	b084      	sub	sp, #16
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
 80112d4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80112d6:	683b      	ldr	r3, [r7, #0]
 80112d8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	781a      	ldrb	r2, [r3, #0]
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	3301      	adds	r3, #1
 80112e6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	781a      	ldrb	r2, [r3, #0]
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	3301      	adds	r3, #1
 80112f4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80112f6:	68f8      	ldr	r0, [r7, #12]
 80112f8:	f7ff fad3 	bl	80108a2 <SWAPBYTE>
 80112fc:	4603      	mov	r3, r0
 80112fe:	461a      	mov	r2, r3
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	3301      	adds	r3, #1
 8011308:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	3301      	adds	r3, #1
 801130e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011310:	68f8      	ldr	r0, [r7, #12]
 8011312:	f7ff fac6 	bl	80108a2 <SWAPBYTE>
 8011316:	4603      	mov	r3, r0
 8011318:	461a      	mov	r2, r3
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	3301      	adds	r3, #1
 8011322:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	3301      	adds	r3, #1
 8011328:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801132a:	68f8      	ldr	r0, [r7, #12]
 801132c:	f7ff fab9 	bl	80108a2 <SWAPBYTE>
 8011330:	4603      	mov	r3, r0
 8011332:	461a      	mov	r2, r3
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	80da      	strh	r2, [r3, #6]
}
 8011338:	bf00      	nop
 801133a:	3710      	adds	r7, #16
 801133c:	46bd      	mov	sp, r7
 801133e:	bd80      	pop	{r7, pc}

08011340 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b082      	sub	sp, #8
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
 8011348:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801134a:	2180      	movs	r1, #128	; 0x80
 801134c:	6878      	ldr	r0, [r7, #4]
 801134e:	f000 fd7f 	bl	8011e50 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011352:	2100      	movs	r1, #0
 8011354:	6878      	ldr	r0, [r7, #4]
 8011356:	f000 fd7b 	bl	8011e50 <USBD_LL_StallEP>
}
 801135a:	bf00      	nop
 801135c:	3708      	adds	r7, #8
 801135e:	46bd      	mov	sp, r7
 8011360:	bd80      	pop	{r7, pc}

08011362 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011362:	b580      	push	{r7, lr}
 8011364:	b086      	sub	sp, #24
 8011366:	af00      	add	r7, sp, #0
 8011368:	60f8      	str	r0, [r7, #12]
 801136a:	60b9      	str	r1, [r7, #8]
 801136c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801136e:	2300      	movs	r3, #0
 8011370:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d036      	beq.n	80113e6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801137c:	6938      	ldr	r0, [r7, #16]
 801137e:	f000 f836 	bl	80113ee <USBD_GetLen>
 8011382:	4603      	mov	r3, r0
 8011384:	3301      	adds	r3, #1
 8011386:	b29b      	uxth	r3, r3
 8011388:	005b      	lsls	r3, r3, #1
 801138a:	b29a      	uxth	r2, r3
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011390:	7dfb      	ldrb	r3, [r7, #23]
 8011392:	68ba      	ldr	r2, [r7, #8]
 8011394:	4413      	add	r3, r2
 8011396:	687a      	ldr	r2, [r7, #4]
 8011398:	7812      	ldrb	r2, [r2, #0]
 801139a:	701a      	strb	r2, [r3, #0]
  idx++;
 801139c:	7dfb      	ldrb	r3, [r7, #23]
 801139e:	3301      	adds	r3, #1
 80113a0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80113a2:	7dfb      	ldrb	r3, [r7, #23]
 80113a4:	68ba      	ldr	r2, [r7, #8]
 80113a6:	4413      	add	r3, r2
 80113a8:	2203      	movs	r2, #3
 80113aa:	701a      	strb	r2, [r3, #0]
  idx++;
 80113ac:	7dfb      	ldrb	r3, [r7, #23]
 80113ae:	3301      	adds	r3, #1
 80113b0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80113b2:	e013      	b.n	80113dc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80113b4:	7dfb      	ldrb	r3, [r7, #23]
 80113b6:	68ba      	ldr	r2, [r7, #8]
 80113b8:	4413      	add	r3, r2
 80113ba:	693a      	ldr	r2, [r7, #16]
 80113bc:	7812      	ldrb	r2, [r2, #0]
 80113be:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80113c0:	693b      	ldr	r3, [r7, #16]
 80113c2:	3301      	adds	r3, #1
 80113c4:	613b      	str	r3, [r7, #16]
    idx++;
 80113c6:	7dfb      	ldrb	r3, [r7, #23]
 80113c8:	3301      	adds	r3, #1
 80113ca:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80113cc:	7dfb      	ldrb	r3, [r7, #23]
 80113ce:	68ba      	ldr	r2, [r7, #8]
 80113d0:	4413      	add	r3, r2
 80113d2:	2200      	movs	r2, #0
 80113d4:	701a      	strb	r2, [r3, #0]
    idx++;
 80113d6:	7dfb      	ldrb	r3, [r7, #23]
 80113d8:	3301      	adds	r3, #1
 80113da:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80113dc:	693b      	ldr	r3, [r7, #16]
 80113de:	781b      	ldrb	r3, [r3, #0]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d1e7      	bne.n	80113b4 <USBD_GetString+0x52>
 80113e4:	e000      	b.n	80113e8 <USBD_GetString+0x86>
    return;
 80113e6:	bf00      	nop
  }
}
 80113e8:	3718      	adds	r7, #24
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}

080113ee <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80113ee:	b480      	push	{r7}
 80113f0:	b085      	sub	sp, #20
 80113f2:	af00      	add	r7, sp, #0
 80113f4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80113f6:	2300      	movs	r3, #0
 80113f8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80113fe:	e005      	b.n	801140c <USBD_GetLen+0x1e>
  {
    len++;
 8011400:	7bfb      	ldrb	r3, [r7, #15]
 8011402:	3301      	adds	r3, #1
 8011404:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	3301      	adds	r3, #1
 801140a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801140c:	68bb      	ldr	r3, [r7, #8]
 801140e:	781b      	ldrb	r3, [r3, #0]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d1f5      	bne.n	8011400 <USBD_GetLen+0x12>
  }

  return len;
 8011414:	7bfb      	ldrb	r3, [r7, #15]
}
 8011416:	4618      	mov	r0, r3
 8011418:	3714      	adds	r7, #20
 801141a:	46bd      	mov	sp, r7
 801141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011420:	4770      	bx	lr

08011422 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011422:	b580      	push	{r7, lr}
 8011424:	b084      	sub	sp, #16
 8011426:	af00      	add	r7, sp, #0
 8011428:	60f8      	str	r0, [r7, #12]
 801142a:	60b9      	str	r1, [r7, #8]
 801142c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801142e:	68fb      	ldr	r3, [r7, #12]
 8011430:	2202      	movs	r2, #2
 8011432:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	687a      	ldr	r2, [r7, #4]
 801143a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	687a      	ldr	r2, [r7, #4]
 8011440:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	68ba      	ldr	r2, [r7, #8]
 8011446:	2100      	movs	r1, #0
 8011448:	68f8      	ldr	r0, [r7, #12]
 801144a:	f000 fd8a 	bl	8011f62 <USBD_LL_Transmit>

  return USBD_OK;
 801144e:	2300      	movs	r3, #0
}
 8011450:	4618      	mov	r0, r3
 8011452:	3710      	adds	r7, #16
 8011454:	46bd      	mov	sp, r7
 8011456:	bd80      	pop	{r7, pc}

08011458 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b084      	sub	sp, #16
 801145c:	af00      	add	r7, sp, #0
 801145e:	60f8      	str	r0, [r7, #12]
 8011460:	60b9      	str	r1, [r7, #8]
 8011462:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	68ba      	ldr	r2, [r7, #8]
 8011468:	2100      	movs	r1, #0
 801146a:	68f8      	ldr	r0, [r7, #12]
 801146c:	f000 fd79 	bl	8011f62 <USBD_LL_Transmit>

  return USBD_OK;
 8011470:	2300      	movs	r3, #0
}
 8011472:	4618      	mov	r0, r3
 8011474:	3710      	adds	r7, #16
 8011476:	46bd      	mov	sp, r7
 8011478:	bd80      	pop	{r7, pc}

0801147a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801147a:	b580      	push	{r7, lr}
 801147c:	b084      	sub	sp, #16
 801147e:	af00      	add	r7, sp, #0
 8011480:	60f8      	str	r0, [r7, #12]
 8011482:	60b9      	str	r1, [r7, #8]
 8011484:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	2203      	movs	r2, #3
 801148a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	687a      	ldr	r2, [r7, #4]
 8011492:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	687a      	ldr	r2, [r7, #4]
 801149a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	68ba      	ldr	r2, [r7, #8]
 80114a2:	2100      	movs	r1, #0
 80114a4:	68f8      	ldr	r0, [r7, #12]
 80114a6:	f000 fd7d 	bl	8011fa4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80114aa:	2300      	movs	r3, #0
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3710      	adds	r7, #16
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b084      	sub	sp, #16
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	60f8      	str	r0, [r7, #12]
 80114bc:	60b9      	str	r1, [r7, #8]
 80114be:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	68ba      	ldr	r2, [r7, #8]
 80114c4:	2100      	movs	r1, #0
 80114c6:	68f8      	ldr	r0, [r7, #12]
 80114c8:	f000 fd6c 	bl	8011fa4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80114cc:	2300      	movs	r3, #0
}
 80114ce:	4618      	mov	r0, r3
 80114d0:	3710      	adds	r7, #16
 80114d2:	46bd      	mov	sp, r7
 80114d4:	bd80      	pop	{r7, pc}

080114d6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80114d6:	b580      	push	{r7, lr}
 80114d8:	b082      	sub	sp, #8
 80114da:	af00      	add	r7, sp, #0
 80114dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	2204      	movs	r2, #4
 80114e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80114e6:	2300      	movs	r3, #0
 80114e8:	2200      	movs	r2, #0
 80114ea:	2100      	movs	r1, #0
 80114ec:	6878      	ldr	r0, [r7, #4]
 80114ee:	f000 fd38 	bl	8011f62 <USBD_LL_Transmit>

  return USBD_OK;
 80114f2:	2300      	movs	r3, #0
}
 80114f4:	4618      	mov	r0, r3
 80114f6:	3708      	adds	r7, #8
 80114f8:	46bd      	mov	sp, r7
 80114fa:	bd80      	pop	{r7, pc}

080114fc <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b082      	sub	sp, #8
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	2205      	movs	r2, #5
 8011508:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801150c:	2300      	movs	r3, #0
 801150e:	2200      	movs	r2, #0
 8011510:	2100      	movs	r1, #0
 8011512:	6878      	ldr	r0, [r7, #4]
 8011514:	f000 fd46 	bl	8011fa4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011518:	2300      	movs	r3, #0
}
 801151a:	4618      	mov	r0, r3
 801151c:	3708      	adds	r7, #8
 801151e:	46bd      	mov	sp, r7
 8011520:	bd80      	pop	{r7, pc}
	...

08011524 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011524:	b580      	push	{r7, lr}
 8011526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011528:	2200      	movs	r2, #0
 801152a:	4912      	ldr	r1, [pc, #72]	; (8011574 <MX_USB_DEVICE_Init+0x50>)
 801152c:	4812      	ldr	r0, [pc, #72]	; (8011578 <MX_USB_DEVICE_Init+0x54>)
 801152e:	f7fe fef3 	bl	8010318 <USBD_Init>
 8011532:	4603      	mov	r3, r0
 8011534:	2b00      	cmp	r3, #0
 8011536:	d001      	beq.n	801153c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011538:	f7f2 fe8c 	bl	8004254 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801153c:	490f      	ldr	r1, [pc, #60]	; (801157c <MX_USB_DEVICE_Init+0x58>)
 801153e:	480e      	ldr	r0, [pc, #56]	; (8011578 <MX_USB_DEVICE_Init+0x54>)
 8011540:	f7fe ff20 	bl	8010384 <USBD_RegisterClass>
 8011544:	4603      	mov	r3, r0
 8011546:	2b00      	cmp	r3, #0
 8011548:	d001      	beq.n	801154e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801154a:	f7f2 fe83 	bl	8004254 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801154e:	490c      	ldr	r1, [pc, #48]	; (8011580 <MX_USB_DEVICE_Init+0x5c>)
 8011550:	4809      	ldr	r0, [pc, #36]	; (8011578 <MX_USB_DEVICE_Init+0x54>)
 8011552:	f7fe fe45 	bl	80101e0 <USBD_CDC_RegisterInterface>
 8011556:	4603      	mov	r3, r0
 8011558:	2b00      	cmp	r3, #0
 801155a:	d001      	beq.n	8011560 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801155c:	f7f2 fe7a 	bl	8004254 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011560:	4805      	ldr	r0, [pc, #20]	; (8011578 <MX_USB_DEVICE_Init+0x54>)
 8011562:	f7fe ff30 	bl	80103c6 <USBD_Start>
 8011566:	4603      	mov	r3, r0
 8011568:	2b00      	cmp	r3, #0
 801156a:	d001      	beq.n	8011570 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801156c:	f7f2 fe72 	bl	8004254 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011570:	bf00      	nop
 8011572:	bd80      	pop	{r7, pc}
 8011574:	20000208 	.word	0x20000208
 8011578:	20000b94 	.word	0x20000b94
 801157c:	200000f0 	.word	0x200000f0
 8011580:	200001f4 	.word	0x200001f4

08011584 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8011584:	b480      	push	{r7}
 8011586:	b083      	sub	sp, #12
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 801158c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8011590:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8011594:	f003 0301 	and.w	r3, r3, #1
 8011598:	2b00      	cmp	r3, #0
 801159a:	d013      	beq.n	80115c4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 801159c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80115a0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80115a4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d00b      	beq.n	80115c4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80115ac:	e000      	b.n	80115b0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80115ae:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80115b0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d0f9      	beq.n	80115ae <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80115ba:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80115be:	687a      	ldr	r2, [r7, #4]
 80115c0:	b2d2      	uxtb	r2, r2
 80115c2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80115c4:	687b      	ldr	r3, [r7, #4]
}
 80115c6:	4618      	mov	r0, r3
 80115c8:	370c      	adds	r7, #12
 80115ca:	46bd      	mov	sp, r7
 80115cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d0:	4770      	bx	lr

080115d2 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 80115d2:	b580      	push	{r7, lr}
 80115d4:	b084      	sub	sp, #16
 80115d6:	af00      	add	r7, sp, #0
 80115d8:	6078      	str	r0, [r7, #4]
 80115da:	460b      	mov	r3, r1
 80115dc:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 80115de:	2300      	movs	r3, #0
 80115e0:	81fb      	strh	r3, [r7, #14]
 80115e2:	e007      	b.n	80115f4 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	781b      	ldrb	r3, [r3, #0]
 80115e8:	4618      	mov	r0, r3
 80115ea:	f7ff ffcb 	bl	8011584 <ITM_SendChar>
	for(i=0; i<len; i++){
 80115ee:	89fb      	ldrh	r3, [r7, #14]
 80115f0:	3301      	adds	r3, #1
 80115f2:	81fb      	strh	r3, [r7, #14]
 80115f4:	89fa      	ldrh	r2, [r7, #14]
 80115f6:	887b      	ldrh	r3, [r7, #2]
 80115f8:	429a      	cmp	r2, r3
 80115fa:	d3f3      	bcc.n	80115e4 <Debug_write+0x12>
	}
	return i;
 80115fc:	89fb      	ldrh	r3, [r7, #14]
}
 80115fe:	4618      	mov	r0, r3
 8011600:	3710      	adds	r7, #16
 8011602:	46bd      	mov	sp, r7
 8011604:	bd80      	pop	{r7, pc}
	...

08011608 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011608:	b580      	push	{r7, lr}
 801160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801160c:	2200      	movs	r2, #0
 801160e:	4905      	ldr	r1, [pc, #20]	; (8011624 <CDC_Init_FS+0x1c>)
 8011610:	4805      	ldr	r0, [pc, #20]	; (8011628 <CDC_Init_FS+0x20>)
 8011612:	f7fe fdfa 	bl	801020a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011616:	4905      	ldr	r1, [pc, #20]	; (801162c <CDC_Init_FS+0x24>)
 8011618:	4803      	ldr	r0, [pc, #12]	; (8011628 <CDC_Init_FS+0x20>)
 801161a:	f7fe fe0f 	bl	801023c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801161e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011620:	4618      	mov	r0, r3
 8011622:	bd80      	pop	{r7, pc}
 8011624:	20001664 	.word	0x20001664
 8011628:	20000b94 	.word	0x20000b94
 801162c:	20000e64 	.word	0x20000e64

08011630 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011630:	b480      	push	{r7}
 8011632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011634:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011636:	4618      	mov	r0, r3
 8011638:	46bd      	mov	sp, r7
 801163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801163e:	4770      	bx	lr

08011640 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011640:	b480      	push	{r7}
 8011642:	b083      	sub	sp, #12
 8011644:	af00      	add	r7, sp, #0
 8011646:	4603      	mov	r3, r0
 8011648:	6039      	str	r1, [r7, #0]
 801164a:	71fb      	strb	r3, [r7, #7]
 801164c:	4613      	mov	r3, r2
 801164e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011650:	79fb      	ldrb	r3, [r7, #7]
 8011652:	2b23      	cmp	r3, #35	; 0x23
 8011654:	f200 808c 	bhi.w	8011770 <CDC_Control_FS+0x130>
 8011658:	a201      	add	r2, pc, #4	; (adr r2, 8011660 <CDC_Control_FS+0x20>)
 801165a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801165e:	bf00      	nop
 8011660:	08011771 	.word	0x08011771
 8011664:	08011771 	.word	0x08011771
 8011668:	08011771 	.word	0x08011771
 801166c:	08011771 	.word	0x08011771
 8011670:	08011771 	.word	0x08011771
 8011674:	08011771 	.word	0x08011771
 8011678:	08011771 	.word	0x08011771
 801167c:	08011771 	.word	0x08011771
 8011680:	08011771 	.word	0x08011771
 8011684:	08011771 	.word	0x08011771
 8011688:	08011771 	.word	0x08011771
 801168c:	08011771 	.word	0x08011771
 8011690:	08011771 	.word	0x08011771
 8011694:	08011771 	.word	0x08011771
 8011698:	08011771 	.word	0x08011771
 801169c:	08011771 	.word	0x08011771
 80116a0:	08011771 	.word	0x08011771
 80116a4:	08011771 	.word	0x08011771
 80116a8:	08011771 	.word	0x08011771
 80116ac:	08011771 	.word	0x08011771
 80116b0:	08011771 	.word	0x08011771
 80116b4:	08011771 	.word	0x08011771
 80116b8:	08011771 	.word	0x08011771
 80116bc:	08011771 	.word	0x08011771
 80116c0:	08011771 	.word	0x08011771
 80116c4:	08011771 	.word	0x08011771
 80116c8:	08011771 	.word	0x08011771
 80116cc:	08011771 	.word	0x08011771
 80116d0:	08011771 	.word	0x08011771
 80116d4:	08011771 	.word	0x08011771
 80116d8:	08011771 	.word	0x08011771
 80116dc:	08011771 	.word	0x08011771
 80116e0:	080116f1 	.word	0x080116f1
 80116e4:	0801172b 	.word	0x0801172b
 80116e8:	08011771 	.word	0x08011771
 80116ec:	08011771 	.word	0x08011771
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	781a      	ldrb	r2, [r3, #0]
 80116f4:	4b22      	ldr	r3, [pc, #136]	; (8011780 <CDC_Control_FS+0x140>)
 80116f6:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	785a      	ldrb	r2, [r3, #1]
 80116fc:	4b20      	ldr	r3, [pc, #128]	; (8011780 <CDC_Control_FS+0x140>)
 80116fe:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 8011700:	683b      	ldr	r3, [r7, #0]
 8011702:	789a      	ldrb	r2, [r3, #2]
 8011704:	4b1e      	ldr	r3, [pc, #120]	; (8011780 <CDC_Control_FS+0x140>)
 8011706:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 8011708:	683b      	ldr	r3, [r7, #0]
 801170a:	78da      	ldrb	r2, [r3, #3]
 801170c:	4b1c      	ldr	r3, [pc, #112]	; (8011780 <CDC_Control_FS+0x140>)
 801170e:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 8011710:	683b      	ldr	r3, [r7, #0]
 8011712:	791a      	ldrb	r2, [r3, #4]
 8011714:	4b1a      	ldr	r3, [pc, #104]	; (8011780 <CDC_Control_FS+0x140>)
 8011716:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 8011718:	683b      	ldr	r3, [r7, #0]
 801171a:	795a      	ldrb	r2, [r3, #5]
 801171c:	4b18      	ldr	r3, [pc, #96]	; (8011780 <CDC_Control_FS+0x140>)
 801171e:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 8011720:	683b      	ldr	r3, [r7, #0]
 8011722:	799a      	ldrb	r2, [r3, #6]
 8011724:	4b16      	ldr	r3, [pc, #88]	; (8011780 <CDC_Control_FS+0x140>)
 8011726:	719a      	strb	r2, [r3, #6]
    break;
 8011728:	e023      	b.n	8011772 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 801172a:	4b15      	ldr	r3, [pc, #84]	; (8011780 <CDC_Control_FS+0x140>)
 801172c:	781a      	ldrb	r2, [r3, #0]
 801172e:	683b      	ldr	r3, [r7, #0]
 8011730:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 8011732:	683b      	ldr	r3, [r7, #0]
 8011734:	3301      	adds	r3, #1
 8011736:	4a12      	ldr	r2, [pc, #72]	; (8011780 <CDC_Control_FS+0x140>)
 8011738:	7852      	ldrb	r2, [r2, #1]
 801173a:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 801173c:	683b      	ldr	r3, [r7, #0]
 801173e:	3302      	adds	r3, #2
 8011740:	4a0f      	ldr	r2, [pc, #60]	; (8011780 <CDC_Control_FS+0x140>)
 8011742:	7892      	ldrb	r2, [r2, #2]
 8011744:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 8011746:	683b      	ldr	r3, [r7, #0]
 8011748:	3303      	adds	r3, #3
 801174a:	4a0d      	ldr	r2, [pc, #52]	; (8011780 <CDC_Control_FS+0x140>)
 801174c:	78d2      	ldrb	r2, [r2, #3]
 801174e:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 8011750:	683b      	ldr	r3, [r7, #0]
 8011752:	3304      	adds	r3, #4
 8011754:	4a0a      	ldr	r2, [pc, #40]	; (8011780 <CDC_Control_FS+0x140>)
 8011756:	7912      	ldrb	r2, [r2, #4]
 8011758:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 801175a:	683b      	ldr	r3, [r7, #0]
 801175c:	3305      	adds	r3, #5
 801175e:	4a08      	ldr	r2, [pc, #32]	; (8011780 <CDC_Control_FS+0x140>)
 8011760:	7952      	ldrb	r2, [r2, #5]
 8011762:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	3306      	adds	r3, #6
 8011768:	4a05      	ldr	r2, [pc, #20]	; (8011780 <CDC_Control_FS+0x140>)
 801176a:	7992      	ldrb	r2, [r2, #6]
 801176c:	701a      	strb	r2, [r3, #0]
    break;
 801176e:	e000      	b.n	8011772 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011770:	bf00      	nop
  }

  return (USBD_OK);
 8011772:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011774:	4618      	mov	r0, r3
 8011776:	370c      	adds	r7, #12
 8011778:	46bd      	mov	sp, r7
 801177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177e:	4770      	bx	lr
 8011780:	20001e64 	.word	0x20001e64

08011784 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011784:	b580      	push	{r7, lr}
 8011786:	b082      	sub	sp, #8
 8011788:	af00      	add	r7, sp, #0
 801178a:	6078      	str	r0, [r7, #4]
 801178c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801178e:	6879      	ldr	r1, [r7, #4]
 8011790:	480a      	ldr	r0, [pc, #40]	; (80117bc <CDC_Receive_FS+0x38>)
 8011792:	f7fe fd53 	bl	801023c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011796:	4809      	ldr	r0, [pc, #36]	; (80117bc <CDC_Receive_FS+0x38>)
 8011798:	f7fe fd94 	bl	80102c4 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	b29b      	uxth	r3, r3
 80117a2:	4619      	mov	r1, r3
 80117a4:	6878      	ldr	r0, [r7, #4]
 80117a6:	f000 f80d 	bl	80117c4 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 80117aa:	2107      	movs	r1, #7
 80117ac:	4804      	ldr	r0, [pc, #16]	; (80117c0 <CDC_Receive_FS+0x3c>)
 80117ae:	f7ff ff10 	bl	80115d2 <Debug_write>
  return (USBD_OK);
 80117b2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80117b4:	4618      	mov	r0, r3
 80117b6:	3708      	adds	r7, #8
 80117b8:	46bd      	mov	sp, r7
 80117ba:	bd80      	pop	{r7, pc}
 80117bc:	20000b94 	.word	0x20000b94
 80117c0:	08013528 	.word	0x08013528

080117c4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	b084      	sub	sp, #16
 80117c8:	af00      	add	r7, sp, #0
 80117ca:	6078      	str	r0, [r7, #4]
 80117cc:	460b      	mov	r3, r1
 80117ce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80117d0:	2300      	movs	r3, #0
 80117d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80117d4:	4b0d      	ldr	r3, [pc, #52]	; (801180c <CDC_Transmit_FS+0x48>)
 80117d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80117da:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80117dc:	68bb      	ldr	r3, [r7, #8]
 80117de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d001      	beq.n	80117ea <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80117e6:	2301      	movs	r3, #1
 80117e8:	e00b      	b.n	8011802 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80117ea:	887b      	ldrh	r3, [r7, #2]
 80117ec:	461a      	mov	r2, r3
 80117ee:	6879      	ldr	r1, [r7, #4]
 80117f0:	4806      	ldr	r0, [pc, #24]	; (801180c <CDC_Transmit_FS+0x48>)
 80117f2:	f7fe fd0a 	bl	801020a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80117f6:	4805      	ldr	r0, [pc, #20]	; (801180c <CDC_Transmit_FS+0x48>)
 80117f8:	f7fe fd34 	bl	8010264 <USBD_CDC_TransmitPacket>
 80117fc:	4603      	mov	r3, r0
 80117fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011800:	7bfb      	ldrb	r3, [r7, #15]
}
 8011802:	4618      	mov	r0, r3
 8011804:	3710      	adds	r7, #16
 8011806:	46bd      	mov	sp, r7
 8011808:	bd80      	pop	{r7, pc}
 801180a:	bf00      	nop
 801180c:	20000b94 	.word	0x20000b94

08011810 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011810:	b480      	push	{r7}
 8011812:	b087      	sub	sp, #28
 8011814:	af00      	add	r7, sp, #0
 8011816:	60f8      	str	r0, [r7, #12]
 8011818:	60b9      	str	r1, [r7, #8]
 801181a:	4613      	mov	r3, r2
 801181c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801181e:	2300      	movs	r3, #0
 8011820:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011822:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011826:	4618      	mov	r0, r3
 8011828:	371c      	adds	r7, #28
 801182a:	46bd      	mov	sp, r7
 801182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011830:	4770      	bx	lr
	...

08011834 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011834:	b480      	push	{r7}
 8011836:	b083      	sub	sp, #12
 8011838:	af00      	add	r7, sp, #0
 801183a:	4603      	mov	r3, r0
 801183c:	6039      	str	r1, [r7, #0]
 801183e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011840:	683b      	ldr	r3, [r7, #0]
 8011842:	2212      	movs	r2, #18
 8011844:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011846:	4b03      	ldr	r3, [pc, #12]	; (8011854 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011848:	4618      	mov	r0, r3
 801184a:	370c      	adds	r7, #12
 801184c:	46bd      	mov	sp, r7
 801184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011852:	4770      	bx	lr
 8011854:	20000224 	.word	0x20000224

08011858 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011858:	b480      	push	{r7}
 801185a:	b083      	sub	sp, #12
 801185c:	af00      	add	r7, sp, #0
 801185e:	4603      	mov	r3, r0
 8011860:	6039      	str	r1, [r7, #0]
 8011862:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	2204      	movs	r2, #4
 8011868:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801186a:	4b03      	ldr	r3, [pc, #12]	; (8011878 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801186c:	4618      	mov	r0, r3
 801186e:	370c      	adds	r7, #12
 8011870:	46bd      	mov	sp, r7
 8011872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011876:	4770      	bx	lr
 8011878:	20000238 	.word	0x20000238

0801187c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801187c:	b580      	push	{r7, lr}
 801187e:	b082      	sub	sp, #8
 8011880:	af00      	add	r7, sp, #0
 8011882:	4603      	mov	r3, r0
 8011884:	6039      	str	r1, [r7, #0]
 8011886:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011888:	79fb      	ldrb	r3, [r7, #7]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d105      	bne.n	801189a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801188e:	683a      	ldr	r2, [r7, #0]
 8011890:	4907      	ldr	r1, [pc, #28]	; (80118b0 <USBD_FS_ProductStrDescriptor+0x34>)
 8011892:	4808      	ldr	r0, [pc, #32]	; (80118b4 <USBD_FS_ProductStrDescriptor+0x38>)
 8011894:	f7ff fd65 	bl	8011362 <USBD_GetString>
 8011898:	e004      	b.n	80118a4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801189a:	683a      	ldr	r2, [r7, #0]
 801189c:	4904      	ldr	r1, [pc, #16]	; (80118b0 <USBD_FS_ProductStrDescriptor+0x34>)
 801189e:	4805      	ldr	r0, [pc, #20]	; (80118b4 <USBD_FS_ProductStrDescriptor+0x38>)
 80118a0:	f7ff fd5f 	bl	8011362 <USBD_GetString>
  }
  return USBD_StrDesc;
 80118a4:	4b02      	ldr	r3, [pc, #8]	; (80118b0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80118a6:	4618      	mov	r0, r3
 80118a8:	3708      	adds	r7, #8
 80118aa:	46bd      	mov	sp, r7
 80118ac:	bd80      	pop	{r7, pc}
 80118ae:	bf00      	nop
 80118b0:	20001e6c 	.word	0x20001e6c
 80118b4:	08013530 	.word	0x08013530

080118b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118b8:	b580      	push	{r7, lr}
 80118ba:	b082      	sub	sp, #8
 80118bc:	af00      	add	r7, sp, #0
 80118be:	4603      	mov	r3, r0
 80118c0:	6039      	str	r1, [r7, #0]
 80118c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80118c4:	683a      	ldr	r2, [r7, #0]
 80118c6:	4904      	ldr	r1, [pc, #16]	; (80118d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80118c8:	4804      	ldr	r0, [pc, #16]	; (80118dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80118ca:	f7ff fd4a 	bl	8011362 <USBD_GetString>
  return USBD_StrDesc;
 80118ce:	4b02      	ldr	r3, [pc, #8]	; (80118d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80118d0:	4618      	mov	r0, r3
 80118d2:	3708      	adds	r7, #8
 80118d4:	46bd      	mov	sp, r7
 80118d6:	bd80      	pop	{r7, pc}
 80118d8:	20001e6c 	.word	0x20001e6c
 80118dc:	08013548 	.word	0x08013548

080118e0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b082      	sub	sp, #8
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	4603      	mov	r3, r0
 80118e8:	6039      	str	r1, [r7, #0]
 80118ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80118ec:	683b      	ldr	r3, [r7, #0]
 80118ee:	221a      	movs	r2, #26
 80118f0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80118f2:	f000 f843 	bl	801197c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80118f6:	4b02      	ldr	r3, [pc, #8]	; (8011900 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80118f8:	4618      	mov	r0, r3
 80118fa:	3708      	adds	r7, #8
 80118fc:	46bd      	mov	sp, r7
 80118fe:	bd80      	pop	{r7, pc}
 8011900:	2000023c 	.word	0x2000023c

08011904 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011904:	b580      	push	{r7, lr}
 8011906:	b082      	sub	sp, #8
 8011908:	af00      	add	r7, sp, #0
 801190a:	4603      	mov	r3, r0
 801190c:	6039      	str	r1, [r7, #0]
 801190e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011910:	79fb      	ldrb	r3, [r7, #7]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d105      	bne.n	8011922 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011916:	683a      	ldr	r2, [r7, #0]
 8011918:	4907      	ldr	r1, [pc, #28]	; (8011938 <USBD_FS_ConfigStrDescriptor+0x34>)
 801191a:	4808      	ldr	r0, [pc, #32]	; (801193c <USBD_FS_ConfigStrDescriptor+0x38>)
 801191c:	f7ff fd21 	bl	8011362 <USBD_GetString>
 8011920:	e004      	b.n	801192c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011922:	683a      	ldr	r2, [r7, #0]
 8011924:	4904      	ldr	r1, [pc, #16]	; (8011938 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011926:	4805      	ldr	r0, [pc, #20]	; (801193c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011928:	f7ff fd1b 	bl	8011362 <USBD_GetString>
  }
  return USBD_StrDesc;
 801192c:	4b02      	ldr	r3, [pc, #8]	; (8011938 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801192e:	4618      	mov	r0, r3
 8011930:	3708      	adds	r7, #8
 8011932:	46bd      	mov	sp, r7
 8011934:	bd80      	pop	{r7, pc}
 8011936:	bf00      	nop
 8011938:	20001e6c 	.word	0x20001e6c
 801193c:	0801355c 	.word	0x0801355c

08011940 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b082      	sub	sp, #8
 8011944:	af00      	add	r7, sp, #0
 8011946:	4603      	mov	r3, r0
 8011948:	6039      	str	r1, [r7, #0]
 801194a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801194c:	79fb      	ldrb	r3, [r7, #7]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d105      	bne.n	801195e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011952:	683a      	ldr	r2, [r7, #0]
 8011954:	4907      	ldr	r1, [pc, #28]	; (8011974 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011956:	4808      	ldr	r0, [pc, #32]	; (8011978 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011958:	f7ff fd03 	bl	8011362 <USBD_GetString>
 801195c:	e004      	b.n	8011968 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801195e:	683a      	ldr	r2, [r7, #0]
 8011960:	4904      	ldr	r1, [pc, #16]	; (8011974 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011962:	4805      	ldr	r0, [pc, #20]	; (8011978 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011964:	f7ff fcfd 	bl	8011362 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011968:	4b02      	ldr	r3, [pc, #8]	; (8011974 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801196a:	4618      	mov	r0, r3
 801196c:	3708      	adds	r7, #8
 801196e:	46bd      	mov	sp, r7
 8011970:	bd80      	pop	{r7, pc}
 8011972:	bf00      	nop
 8011974:	20001e6c 	.word	0x20001e6c
 8011978:	08013568 	.word	0x08013568

0801197c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801197c:	b580      	push	{r7, lr}
 801197e:	b084      	sub	sp, #16
 8011980:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011982:	4b0f      	ldr	r3, [pc, #60]	; (80119c0 <Get_SerialNum+0x44>)
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011988:	4b0e      	ldr	r3, [pc, #56]	; (80119c4 <Get_SerialNum+0x48>)
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801198e:	4b0e      	ldr	r3, [pc, #56]	; (80119c8 <Get_SerialNum+0x4c>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011994:	68fa      	ldr	r2, [r7, #12]
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	4413      	add	r3, r2
 801199a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d009      	beq.n	80119b6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80119a2:	2208      	movs	r2, #8
 80119a4:	4909      	ldr	r1, [pc, #36]	; (80119cc <Get_SerialNum+0x50>)
 80119a6:	68f8      	ldr	r0, [r7, #12]
 80119a8:	f000 f814 	bl	80119d4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80119ac:	2204      	movs	r2, #4
 80119ae:	4908      	ldr	r1, [pc, #32]	; (80119d0 <Get_SerialNum+0x54>)
 80119b0:	68b8      	ldr	r0, [r7, #8]
 80119b2:	f000 f80f 	bl	80119d4 <IntToUnicode>
  }
}
 80119b6:	bf00      	nop
 80119b8:	3710      	adds	r7, #16
 80119ba:	46bd      	mov	sp, r7
 80119bc:	bd80      	pop	{r7, pc}
 80119be:	bf00      	nop
 80119c0:	1fff7a10 	.word	0x1fff7a10
 80119c4:	1fff7a14 	.word	0x1fff7a14
 80119c8:	1fff7a18 	.word	0x1fff7a18
 80119cc:	2000023e 	.word	0x2000023e
 80119d0:	2000024e 	.word	0x2000024e

080119d4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80119d4:	b480      	push	{r7}
 80119d6:	b087      	sub	sp, #28
 80119d8:	af00      	add	r7, sp, #0
 80119da:	60f8      	str	r0, [r7, #12]
 80119dc:	60b9      	str	r1, [r7, #8]
 80119de:	4613      	mov	r3, r2
 80119e0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80119e2:	2300      	movs	r3, #0
 80119e4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80119e6:	2300      	movs	r3, #0
 80119e8:	75fb      	strb	r3, [r7, #23]
 80119ea:	e027      	b.n	8011a3c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80119ec:	68fb      	ldr	r3, [r7, #12]
 80119ee:	0f1b      	lsrs	r3, r3, #28
 80119f0:	2b09      	cmp	r3, #9
 80119f2:	d80b      	bhi.n	8011a0c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	0f1b      	lsrs	r3, r3, #28
 80119f8:	b2da      	uxtb	r2, r3
 80119fa:	7dfb      	ldrb	r3, [r7, #23]
 80119fc:	005b      	lsls	r3, r3, #1
 80119fe:	4619      	mov	r1, r3
 8011a00:	68bb      	ldr	r3, [r7, #8]
 8011a02:	440b      	add	r3, r1
 8011a04:	3230      	adds	r2, #48	; 0x30
 8011a06:	b2d2      	uxtb	r2, r2
 8011a08:	701a      	strb	r2, [r3, #0]
 8011a0a:	e00a      	b.n	8011a22 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	0f1b      	lsrs	r3, r3, #28
 8011a10:	b2da      	uxtb	r2, r3
 8011a12:	7dfb      	ldrb	r3, [r7, #23]
 8011a14:	005b      	lsls	r3, r3, #1
 8011a16:	4619      	mov	r1, r3
 8011a18:	68bb      	ldr	r3, [r7, #8]
 8011a1a:	440b      	add	r3, r1
 8011a1c:	3237      	adds	r2, #55	; 0x37
 8011a1e:	b2d2      	uxtb	r2, r2
 8011a20:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	011b      	lsls	r3, r3, #4
 8011a26:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011a28:	7dfb      	ldrb	r3, [r7, #23]
 8011a2a:	005b      	lsls	r3, r3, #1
 8011a2c:	3301      	adds	r3, #1
 8011a2e:	68ba      	ldr	r2, [r7, #8]
 8011a30:	4413      	add	r3, r2
 8011a32:	2200      	movs	r2, #0
 8011a34:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011a36:	7dfb      	ldrb	r3, [r7, #23]
 8011a38:	3301      	adds	r3, #1
 8011a3a:	75fb      	strb	r3, [r7, #23]
 8011a3c:	7dfa      	ldrb	r2, [r7, #23]
 8011a3e:	79fb      	ldrb	r3, [r7, #7]
 8011a40:	429a      	cmp	r2, r3
 8011a42:	d3d3      	bcc.n	80119ec <IntToUnicode+0x18>
  }
}
 8011a44:	bf00      	nop
 8011a46:	371c      	adds	r7, #28
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a4e:	4770      	bx	lr

08011a50 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b08a      	sub	sp, #40	; 0x28
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011a58:	f107 0314 	add.w	r3, r7, #20
 8011a5c:	2200      	movs	r2, #0
 8011a5e:	601a      	str	r2, [r3, #0]
 8011a60:	605a      	str	r2, [r3, #4]
 8011a62:	609a      	str	r2, [r3, #8]
 8011a64:	60da      	str	r2, [r3, #12]
 8011a66:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011a70:	d147      	bne.n	8011b02 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011a72:	2300      	movs	r3, #0
 8011a74:	613b      	str	r3, [r7, #16]
 8011a76:	4b25      	ldr	r3, [pc, #148]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a7a:	4a24      	ldr	r2, [pc, #144]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011a7c:	f043 0301 	orr.w	r3, r3, #1
 8011a80:	6313      	str	r3, [r2, #48]	; 0x30
 8011a82:	4b22      	ldr	r3, [pc, #136]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a86:	f003 0301 	and.w	r3, r3, #1
 8011a8a:	613b      	str	r3, [r7, #16]
 8011a8c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8011a8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011a94:	2300      	movs	r3, #0
 8011a96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a98:	2300      	movs	r3, #0
 8011a9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011a9c:	f107 0314 	add.w	r3, r7, #20
 8011aa0:	4619      	mov	r1, r3
 8011aa2:	481b      	ldr	r0, [pc, #108]	; (8011b10 <HAL_PCD_MspInit+0xc0>)
 8011aa4:	f7f5 fa70 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8011aa8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8011aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011aae:	2302      	movs	r3, #2
 8011ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011ab6:	2303      	movs	r3, #3
 8011ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011aba:	230a      	movs	r3, #10
 8011abc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011abe:	f107 0314 	add.w	r3, r7, #20
 8011ac2:	4619      	mov	r1, r3
 8011ac4:	4812      	ldr	r0, [pc, #72]	; (8011b10 <HAL_PCD_MspInit+0xc0>)
 8011ac6:	f7f5 fa5f 	bl	8006f88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011aca:	4b10      	ldr	r3, [pc, #64]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011ace:	4a0f      	ldr	r2, [pc, #60]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ad4:	6353      	str	r3, [r2, #52]	; 0x34
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	60fb      	str	r3, [r7, #12]
 8011ada:	4b0c      	ldr	r3, [pc, #48]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011ade:	4a0b      	ldr	r2, [pc, #44]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8011ae6:	4b09      	ldr	r3, [pc, #36]	; (8011b0c <HAL_PCD_MspInit+0xbc>)
 8011ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011aee:	60fb      	str	r3, [r7, #12]
 8011af0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011af2:	2200      	movs	r2, #0
 8011af4:	2100      	movs	r1, #0
 8011af6:	2043      	movs	r0, #67	; 0x43
 8011af8:	f7f4 f9d5 	bl	8005ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011afc:	2043      	movs	r0, #67	; 0x43
 8011afe:	f7f4 f9ee 	bl	8005ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011b02:	bf00      	nop
 8011b04:	3728      	adds	r7, #40	; 0x28
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}
 8011b0a:	bf00      	nop
 8011b0c:	40023800 	.word	0x40023800
 8011b10:	40020000 	.word	0x40020000

08011b14 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b14:	b580      	push	{r7, lr}
 8011b16:	b082      	sub	sp, #8
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011b28:	4619      	mov	r1, r3
 8011b2a:	4610      	mov	r0, r2
 8011b2c:	f7fe fc96 	bl	801045c <USBD_LL_SetupStage>
}
 8011b30:	bf00      	nop
 8011b32:	3708      	adds	r7, #8
 8011b34:	46bd      	mov	sp, r7
 8011b36:	bd80      	pop	{r7, pc}

08011b38 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b082      	sub	sp, #8
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	460b      	mov	r3, r1
 8011b42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011b4a:	78fa      	ldrb	r2, [r7, #3]
 8011b4c:	6879      	ldr	r1, [r7, #4]
 8011b4e:	4613      	mov	r3, r2
 8011b50:	00db      	lsls	r3, r3, #3
 8011b52:	1a9b      	subs	r3, r3, r2
 8011b54:	009b      	lsls	r3, r3, #2
 8011b56:	440b      	add	r3, r1
 8011b58:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011b5c:	681a      	ldr	r2, [r3, #0]
 8011b5e:	78fb      	ldrb	r3, [r7, #3]
 8011b60:	4619      	mov	r1, r3
 8011b62:	f7fe fcce 	bl	8010502 <USBD_LL_DataOutStage>
}
 8011b66:	bf00      	nop
 8011b68:	3708      	adds	r7, #8
 8011b6a:	46bd      	mov	sp, r7
 8011b6c:	bd80      	pop	{r7, pc}

08011b6e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b6e:	b580      	push	{r7, lr}
 8011b70:	b082      	sub	sp, #8
 8011b72:	af00      	add	r7, sp, #0
 8011b74:	6078      	str	r0, [r7, #4]
 8011b76:	460b      	mov	r3, r1
 8011b78:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011b80:	78fa      	ldrb	r2, [r7, #3]
 8011b82:	6879      	ldr	r1, [r7, #4]
 8011b84:	4613      	mov	r3, r2
 8011b86:	00db      	lsls	r3, r3, #3
 8011b88:	1a9b      	subs	r3, r3, r2
 8011b8a:	009b      	lsls	r3, r3, #2
 8011b8c:	440b      	add	r3, r1
 8011b8e:	3348      	adds	r3, #72	; 0x48
 8011b90:	681a      	ldr	r2, [r3, #0]
 8011b92:	78fb      	ldrb	r3, [r7, #3]
 8011b94:	4619      	mov	r1, r3
 8011b96:	f7fe fd17 	bl	80105c8 <USBD_LL_DataInStage>
}
 8011b9a:	bf00      	nop
 8011b9c:	3708      	adds	r7, #8
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}

08011ba2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ba2:	b580      	push	{r7, lr}
 8011ba4:	b082      	sub	sp, #8
 8011ba6:	af00      	add	r7, sp, #0
 8011ba8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f7fe fe1b 	bl	80107ec <USBD_LL_SOF>
}
 8011bb6:	bf00      	nop
 8011bb8:	3708      	adds	r7, #8
 8011bba:	46bd      	mov	sp, r7
 8011bbc:	bd80      	pop	{r7, pc}

08011bbe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bbe:	b580      	push	{r7, lr}
 8011bc0:	b084      	sub	sp, #16
 8011bc2:	af00      	add	r7, sp, #0
 8011bc4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011bc6:	2301      	movs	r3, #1
 8011bc8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	68db      	ldr	r3, [r3, #12]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d102      	bne.n	8011bd8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	73fb      	strb	r3, [r7, #15]
 8011bd6:	e008      	b.n	8011bea <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	68db      	ldr	r3, [r3, #12]
 8011bdc:	2b02      	cmp	r3, #2
 8011bde:	d102      	bne.n	8011be6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011be0:	2301      	movs	r3, #1
 8011be2:	73fb      	strb	r3, [r7, #15]
 8011be4:	e001      	b.n	8011bea <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011be6:	f7f2 fb35 	bl	8004254 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011bf0:	7bfa      	ldrb	r2, [r7, #15]
 8011bf2:	4611      	mov	r1, r2
 8011bf4:	4618      	mov	r0, r3
 8011bf6:	f7fe fdbe 	bl	8010776 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c00:	4618      	mov	r0, r3
 8011c02:	f7fe fd77 	bl	80106f4 <USBD_LL_Reset>
}
 8011c06:	bf00      	nop
 8011c08:	3710      	adds	r7, #16
 8011c0a:	46bd      	mov	sp, r7
 8011c0c:	bd80      	pop	{r7, pc}
	...

08011c10 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b082      	sub	sp, #8
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c1e:	4618      	mov	r0, r3
 8011c20:	f7fe fdb9 	bl	8010796 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	687a      	ldr	r2, [r7, #4]
 8011c30:	6812      	ldr	r2, [r2, #0]
 8011c32:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011c36:	f043 0301 	orr.w	r3, r3, #1
 8011c3a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	6a1b      	ldr	r3, [r3, #32]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d005      	beq.n	8011c50 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011c44:	4b04      	ldr	r3, [pc, #16]	; (8011c58 <HAL_PCD_SuspendCallback+0x48>)
 8011c46:	691b      	ldr	r3, [r3, #16]
 8011c48:	4a03      	ldr	r2, [pc, #12]	; (8011c58 <HAL_PCD_SuspendCallback+0x48>)
 8011c4a:	f043 0306 	orr.w	r3, r3, #6
 8011c4e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011c50:	bf00      	nop
 8011c52:	3708      	adds	r7, #8
 8011c54:	46bd      	mov	sp, r7
 8011c56:	bd80      	pop	{r7, pc}
 8011c58:	e000ed00 	.word	0xe000ed00

08011c5c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	b082      	sub	sp, #8
 8011c60:	af00      	add	r7, sp, #0
 8011c62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	f7fe fda8 	bl	80107c0 <USBD_LL_Resume>
}
 8011c70:	bf00      	nop
 8011c72:	3708      	adds	r7, #8
 8011c74:	46bd      	mov	sp, r7
 8011c76:	bd80      	pop	{r7, pc}

08011c78 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b082      	sub	sp, #8
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
 8011c80:	460b      	mov	r3, r1
 8011c82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c8a:	78fa      	ldrb	r2, [r7, #3]
 8011c8c:	4611      	mov	r1, r2
 8011c8e:	4618      	mov	r0, r3
 8011c90:	f7fe fdd3 	bl	801083a <USBD_LL_IsoOUTIncomplete>
}
 8011c94:	bf00      	nop
 8011c96:	3708      	adds	r7, #8
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	bd80      	pop	{r7, pc}

08011c9c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b082      	sub	sp, #8
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
 8011ca4:	460b      	mov	r3, r1
 8011ca6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011cae:	78fa      	ldrb	r2, [r7, #3]
 8011cb0:	4611      	mov	r1, r2
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	f7fe fdb4 	bl	8010820 <USBD_LL_IsoINIncomplete>
}
 8011cb8:	bf00      	nop
 8011cba:	3708      	adds	r7, #8
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bd80      	pop	{r7, pc}

08011cc0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cc0:	b580      	push	{r7, lr}
 8011cc2:	b082      	sub	sp, #8
 8011cc4:	af00      	add	r7, sp, #0
 8011cc6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011cce:	4618      	mov	r0, r3
 8011cd0:	f7fe fdc0 	bl	8010854 <USBD_LL_DevConnected>
}
 8011cd4:	bf00      	nop
 8011cd6:	3708      	adds	r7, #8
 8011cd8:	46bd      	mov	sp, r7
 8011cda:	bd80      	pop	{r7, pc}

08011cdc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b082      	sub	sp, #8
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011cea:	4618      	mov	r0, r3
 8011cec:	f7fe fdbd 	bl	801086a <USBD_LL_DevDisconnected>
}
 8011cf0:	bf00      	nop
 8011cf2:	3708      	adds	r7, #8
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	bd80      	pop	{r7, pc}

08011cf8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011cf8:	b580      	push	{r7, lr}
 8011cfa:	b082      	sub	sp, #8
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	781b      	ldrb	r3, [r3, #0]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d13c      	bne.n	8011d82 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011d08:	4a20      	ldr	r2, [pc, #128]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	4a1e      	ldr	r2, [pc, #120]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d14:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011d18:	4b1c      	ldr	r3, [pc, #112]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d1a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011d1e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011d20:	4b1a      	ldr	r3, [pc, #104]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d22:	2204      	movs	r2, #4
 8011d24:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011d26:	4b19      	ldr	r3, [pc, #100]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d28:	2202      	movs	r2, #2
 8011d2a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011d2c:	4b17      	ldr	r3, [pc, #92]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d2e:	2200      	movs	r2, #0
 8011d30:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011d32:	4b16      	ldr	r3, [pc, #88]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d34:	2202      	movs	r2, #2
 8011d36:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011d38:	4b14      	ldr	r3, [pc, #80]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d3a:	2200      	movs	r2, #0
 8011d3c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011d3e:	4b13      	ldr	r3, [pc, #76]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d40:	2200      	movs	r2, #0
 8011d42:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011d44:	4b11      	ldr	r3, [pc, #68]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d46:	2200      	movs	r2, #0
 8011d48:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011d4a:	4b10      	ldr	r3, [pc, #64]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d4c:	2201      	movs	r2, #1
 8011d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011d50:	4b0e      	ldr	r3, [pc, #56]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d52:	2200      	movs	r2, #0
 8011d54:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011d56:	480d      	ldr	r0, [pc, #52]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d58:	f7f7 fbfe 	bl	8009558 <HAL_PCD_Init>
 8011d5c:	4603      	mov	r3, r0
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d001      	beq.n	8011d66 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011d62:	f7f2 fa77 	bl	8004254 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011d66:	2180      	movs	r1, #128	; 0x80
 8011d68:	4808      	ldr	r0, [pc, #32]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d6a:	f7f8 fd5c 	bl	800a826 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011d6e:	2240      	movs	r2, #64	; 0x40
 8011d70:	2100      	movs	r1, #0
 8011d72:	4806      	ldr	r0, [pc, #24]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d74:	f7f8 fd10 	bl	800a798 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011d78:	2280      	movs	r2, #128	; 0x80
 8011d7a:	2101      	movs	r1, #1
 8011d7c:	4803      	ldr	r0, [pc, #12]	; (8011d8c <USBD_LL_Init+0x94>)
 8011d7e:	f7f8 fd0b 	bl	800a798 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011d82:	2300      	movs	r3, #0
}
 8011d84:	4618      	mov	r0, r3
 8011d86:	3708      	adds	r7, #8
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	bd80      	pop	{r7, pc}
 8011d8c:	2000206c 	.word	0x2000206c

08011d90 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011d90:	b580      	push	{r7, lr}
 8011d92:	b084      	sub	sp, #16
 8011d94:	af00      	add	r7, sp, #0
 8011d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d98:	2300      	movs	r3, #0
 8011d9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011da6:	4618      	mov	r0, r3
 8011da8:	f7f7 fcf3 	bl	8009792 <HAL_PCD_Start>
 8011dac:	4603      	mov	r3, r0
 8011dae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011db0:	7bfb      	ldrb	r3, [r7, #15]
 8011db2:	4618      	mov	r0, r3
 8011db4:	f000 f92a 	bl	801200c <USBD_Get_USB_Status>
 8011db8:	4603      	mov	r3, r0
 8011dba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011dbc:	7bbb      	ldrb	r3, [r7, #14]
}
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	3710      	adds	r7, #16
 8011dc2:	46bd      	mov	sp, r7
 8011dc4:	bd80      	pop	{r7, pc}

08011dc6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011dc6:	b580      	push	{r7, lr}
 8011dc8:	b084      	sub	sp, #16
 8011dca:	af00      	add	r7, sp, #0
 8011dcc:	6078      	str	r0, [r7, #4]
 8011dce:	4608      	mov	r0, r1
 8011dd0:	4611      	mov	r1, r2
 8011dd2:	461a      	mov	r2, r3
 8011dd4:	4603      	mov	r3, r0
 8011dd6:	70fb      	strb	r3, [r7, #3]
 8011dd8:	460b      	mov	r3, r1
 8011dda:	70bb      	strb	r3, [r7, #2]
 8011ddc:	4613      	mov	r3, r2
 8011dde:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011de0:	2300      	movs	r3, #0
 8011de2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011de4:	2300      	movs	r3, #0
 8011de6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011dee:	78bb      	ldrb	r3, [r7, #2]
 8011df0:	883a      	ldrh	r2, [r7, #0]
 8011df2:	78f9      	ldrb	r1, [r7, #3]
 8011df4:	f7f8 f8d7 	bl	8009fa6 <HAL_PCD_EP_Open>
 8011df8:	4603      	mov	r3, r0
 8011dfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011dfc:	7bfb      	ldrb	r3, [r7, #15]
 8011dfe:	4618      	mov	r0, r3
 8011e00:	f000 f904 	bl	801200c <USBD_Get_USB_Status>
 8011e04:	4603      	mov	r3, r0
 8011e06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e08:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e0a:	4618      	mov	r0, r3
 8011e0c:	3710      	adds	r7, #16
 8011e0e:	46bd      	mov	sp, r7
 8011e10:	bd80      	pop	{r7, pc}

08011e12 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e12:	b580      	push	{r7, lr}
 8011e14:	b084      	sub	sp, #16
 8011e16:	af00      	add	r7, sp, #0
 8011e18:	6078      	str	r0, [r7, #4]
 8011e1a:	460b      	mov	r3, r1
 8011e1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e1e:	2300      	movs	r3, #0
 8011e20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e22:	2300      	movs	r3, #0
 8011e24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011e2c:	78fa      	ldrb	r2, [r7, #3]
 8011e2e:	4611      	mov	r1, r2
 8011e30:	4618      	mov	r0, r3
 8011e32:	f7f8 f920 	bl	800a076 <HAL_PCD_EP_Close>
 8011e36:	4603      	mov	r3, r0
 8011e38:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e3a:	7bfb      	ldrb	r3, [r7, #15]
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	f000 f8e5 	bl	801200c <USBD_Get_USB_Status>
 8011e42:	4603      	mov	r3, r0
 8011e44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e46:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e48:	4618      	mov	r0, r3
 8011e4a:	3710      	adds	r7, #16
 8011e4c:	46bd      	mov	sp, r7
 8011e4e:	bd80      	pop	{r7, pc}

08011e50 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e50:	b580      	push	{r7, lr}
 8011e52:	b084      	sub	sp, #16
 8011e54:	af00      	add	r7, sp, #0
 8011e56:	6078      	str	r0, [r7, #4]
 8011e58:	460b      	mov	r3, r1
 8011e5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e60:	2300      	movs	r3, #0
 8011e62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011e6a:	78fa      	ldrb	r2, [r7, #3]
 8011e6c:	4611      	mov	r1, r2
 8011e6e:	4618      	mov	r0, r3
 8011e70:	f7f8 f9f8 	bl	800a264 <HAL_PCD_EP_SetStall>
 8011e74:	4603      	mov	r3, r0
 8011e76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e78:	7bfb      	ldrb	r3, [r7, #15]
 8011e7a:	4618      	mov	r0, r3
 8011e7c:	f000 f8c6 	bl	801200c <USBD_Get_USB_Status>
 8011e80:	4603      	mov	r3, r0
 8011e82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e84:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e86:	4618      	mov	r0, r3
 8011e88:	3710      	adds	r7, #16
 8011e8a:	46bd      	mov	sp, r7
 8011e8c:	bd80      	pop	{r7, pc}

08011e8e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e8e:	b580      	push	{r7, lr}
 8011e90:	b084      	sub	sp, #16
 8011e92:	af00      	add	r7, sp, #0
 8011e94:	6078      	str	r0, [r7, #4]
 8011e96:	460b      	mov	r3, r1
 8011e98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011ea8:	78fa      	ldrb	r2, [r7, #3]
 8011eaa:	4611      	mov	r1, r2
 8011eac:	4618      	mov	r0, r3
 8011eae:	f7f8 fa3d 	bl	800a32c <HAL_PCD_EP_ClrStall>
 8011eb2:	4603      	mov	r3, r0
 8011eb4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011eb6:	7bfb      	ldrb	r3, [r7, #15]
 8011eb8:	4618      	mov	r0, r3
 8011eba:	f000 f8a7 	bl	801200c <USBD_Get_USB_Status>
 8011ebe:	4603      	mov	r3, r0
 8011ec0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ec2:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	3710      	adds	r7, #16
 8011ec8:	46bd      	mov	sp, r7
 8011eca:	bd80      	pop	{r7, pc}

08011ecc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ecc:	b480      	push	{r7}
 8011ece:	b085      	sub	sp, #20
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	6078      	str	r0, [r7, #4]
 8011ed4:	460b      	mov	r3, r1
 8011ed6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011ede:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011ee0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	da0b      	bge.n	8011f00 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011ee8:	78fb      	ldrb	r3, [r7, #3]
 8011eea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011eee:	68f9      	ldr	r1, [r7, #12]
 8011ef0:	4613      	mov	r3, r2
 8011ef2:	00db      	lsls	r3, r3, #3
 8011ef4:	1a9b      	subs	r3, r3, r2
 8011ef6:	009b      	lsls	r3, r3, #2
 8011ef8:	440b      	add	r3, r1
 8011efa:	333e      	adds	r3, #62	; 0x3e
 8011efc:	781b      	ldrb	r3, [r3, #0]
 8011efe:	e00b      	b.n	8011f18 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011f00:	78fb      	ldrb	r3, [r7, #3]
 8011f02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011f06:	68f9      	ldr	r1, [r7, #12]
 8011f08:	4613      	mov	r3, r2
 8011f0a:	00db      	lsls	r3, r3, #3
 8011f0c:	1a9b      	subs	r3, r3, r2
 8011f0e:	009b      	lsls	r3, r3, #2
 8011f10:	440b      	add	r3, r1
 8011f12:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011f16:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011f18:	4618      	mov	r0, r3
 8011f1a:	3714      	adds	r7, #20
 8011f1c:	46bd      	mov	sp, r7
 8011f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f22:	4770      	bx	lr

08011f24 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011f24:	b580      	push	{r7, lr}
 8011f26:	b084      	sub	sp, #16
 8011f28:	af00      	add	r7, sp, #0
 8011f2a:	6078      	str	r0, [r7, #4]
 8011f2c:	460b      	mov	r3, r1
 8011f2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f30:	2300      	movs	r3, #0
 8011f32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f34:	2300      	movs	r3, #0
 8011f36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f3e:	78fa      	ldrb	r2, [r7, #3]
 8011f40:	4611      	mov	r1, r2
 8011f42:	4618      	mov	r0, r3
 8011f44:	f7f8 f80a 	bl	8009f5c <HAL_PCD_SetAddress>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f4c:	7bfb      	ldrb	r3, [r7, #15]
 8011f4e:	4618      	mov	r0, r3
 8011f50:	f000 f85c 	bl	801200c <USBD_Get_USB_Status>
 8011f54:	4603      	mov	r3, r0
 8011f56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f58:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	3710      	adds	r7, #16
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	bd80      	pop	{r7, pc}

08011f62 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011f62:	b580      	push	{r7, lr}
 8011f64:	b086      	sub	sp, #24
 8011f66:	af00      	add	r7, sp, #0
 8011f68:	60f8      	str	r0, [r7, #12]
 8011f6a:	607a      	str	r2, [r7, #4]
 8011f6c:	603b      	str	r3, [r7, #0]
 8011f6e:	460b      	mov	r3, r1
 8011f70:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f72:	2300      	movs	r3, #0
 8011f74:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f76:	2300      	movs	r3, #0
 8011f78:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011f80:	7af9      	ldrb	r1, [r7, #11]
 8011f82:	683b      	ldr	r3, [r7, #0]
 8011f84:	687a      	ldr	r2, [r7, #4]
 8011f86:	f7f8 f923 	bl	800a1d0 <HAL_PCD_EP_Transmit>
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f8e:	7dfb      	ldrb	r3, [r7, #23]
 8011f90:	4618      	mov	r0, r3
 8011f92:	f000 f83b 	bl	801200c <USBD_Get_USB_Status>
 8011f96:	4603      	mov	r3, r0
 8011f98:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011f9a:	7dbb      	ldrb	r3, [r7, #22]
}
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	3718      	adds	r7, #24
 8011fa0:	46bd      	mov	sp, r7
 8011fa2:	bd80      	pop	{r7, pc}

08011fa4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011fa4:	b580      	push	{r7, lr}
 8011fa6:	b086      	sub	sp, #24
 8011fa8:	af00      	add	r7, sp, #0
 8011faa:	60f8      	str	r0, [r7, #12]
 8011fac:	607a      	str	r2, [r7, #4]
 8011fae:	603b      	str	r3, [r7, #0]
 8011fb0:	460b      	mov	r3, r1
 8011fb2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fb8:	2300      	movs	r3, #0
 8011fba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011fc2:	7af9      	ldrb	r1, [r7, #11]
 8011fc4:	683b      	ldr	r3, [r7, #0]
 8011fc6:	687a      	ldr	r2, [r7, #4]
 8011fc8:	f7f8 f89f 	bl	800a10a <HAL_PCD_EP_Receive>
 8011fcc:	4603      	mov	r3, r0
 8011fce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fd0:	7dfb      	ldrb	r3, [r7, #23]
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	f000 f81a 	bl	801200c <USBD_Get_USB_Status>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011fdc:	7dbb      	ldrb	r3, [r7, #22]
}
 8011fde:	4618      	mov	r0, r3
 8011fe0:	3718      	adds	r7, #24
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	bd80      	pop	{r7, pc}

08011fe6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011fe6:	b580      	push	{r7, lr}
 8011fe8:	b082      	sub	sp, #8
 8011fea:	af00      	add	r7, sp, #0
 8011fec:	6078      	str	r0, [r7, #4]
 8011fee:	460b      	mov	r3, r1
 8011ff0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011ff8:	78fa      	ldrb	r2, [r7, #3]
 8011ffa:	4611      	mov	r1, r2
 8011ffc:	4618      	mov	r0, r3
 8011ffe:	f7f8 f8cf 	bl	800a1a0 <HAL_PCD_EP_GetRxCount>
 8012002:	4603      	mov	r3, r0
}
 8012004:	4618      	mov	r0, r3
 8012006:	3708      	adds	r7, #8
 8012008:	46bd      	mov	sp, r7
 801200a:	bd80      	pop	{r7, pc}

0801200c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801200c:	b480      	push	{r7}
 801200e:	b085      	sub	sp, #20
 8012010:	af00      	add	r7, sp, #0
 8012012:	4603      	mov	r3, r0
 8012014:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012016:	2300      	movs	r3, #0
 8012018:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801201a:	79fb      	ldrb	r3, [r7, #7]
 801201c:	2b03      	cmp	r3, #3
 801201e:	d817      	bhi.n	8012050 <USBD_Get_USB_Status+0x44>
 8012020:	a201      	add	r2, pc, #4	; (adr r2, 8012028 <USBD_Get_USB_Status+0x1c>)
 8012022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012026:	bf00      	nop
 8012028:	08012039 	.word	0x08012039
 801202c:	0801203f 	.word	0x0801203f
 8012030:	08012045 	.word	0x08012045
 8012034:	0801204b 	.word	0x0801204b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012038:	2300      	movs	r3, #0
 801203a:	73fb      	strb	r3, [r7, #15]
    break;
 801203c:	e00b      	b.n	8012056 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801203e:	2303      	movs	r3, #3
 8012040:	73fb      	strb	r3, [r7, #15]
    break;
 8012042:	e008      	b.n	8012056 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012044:	2301      	movs	r3, #1
 8012046:	73fb      	strb	r3, [r7, #15]
    break;
 8012048:	e005      	b.n	8012056 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801204a:	2303      	movs	r3, #3
 801204c:	73fb      	strb	r3, [r7, #15]
    break;
 801204e:	e002      	b.n	8012056 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012050:	2303      	movs	r3, #3
 8012052:	73fb      	strb	r3, [r7, #15]
    break;
 8012054:	bf00      	nop
  }
  return usb_status;
 8012056:	7bfb      	ldrb	r3, [r7, #15]
}
 8012058:	4618      	mov	r0, r3
 801205a:	3714      	adds	r7, #20
 801205c:	46bd      	mov	sp, r7
 801205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012062:	4770      	bx	lr

08012064 <__assert_func>:
 8012064:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012066:	461c      	mov	r4, r3
 8012068:	4b09      	ldr	r3, [pc, #36]	; (8012090 <__assert_func+0x2c>)
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	4605      	mov	r5, r0
 801206e:	68d8      	ldr	r0, [r3, #12]
 8012070:	b152      	cbz	r2, 8012088 <__assert_func+0x24>
 8012072:	4b08      	ldr	r3, [pc, #32]	; (8012094 <__assert_func+0x30>)
 8012074:	9100      	str	r1, [sp, #0]
 8012076:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801207a:	4907      	ldr	r1, [pc, #28]	; (8012098 <__assert_func+0x34>)
 801207c:	462b      	mov	r3, r5
 801207e:	4622      	mov	r2, r4
 8012080:	f000 f814 	bl	80120ac <fiprintf>
 8012084:	f000 fccc 	bl	8012a20 <abort>
 8012088:	4b04      	ldr	r3, [pc, #16]	; (801209c <__assert_func+0x38>)
 801208a:	461a      	mov	r2, r3
 801208c:	e7f2      	b.n	8012074 <__assert_func+0x10>
 801208e:	bf00      	nop
 8012090:	20000258 	.word	0x20000258
 8012094:	08013c40 	.word	0x08013c40
 8012098:	08013c4d 	.word	0x08013c4d
 801209c:	08013c7b 	.word	0x08013c7b

080120a0 <__errno>:
 80120a0:	4b01      	ldr	r3, [pc, #4]	; (80120a8 <__errno+0x8>)
 80120a2:	6818      	ldr	r0, [r3, #0]
 80120a4:	4770      	bx	lr
 80120a6:	bf00      	nop
 80120a8:	20000258 	.word	0x20000258

080120ac <fiprintf>:
 80120ac:	b40e      	push	{r1, r2, r3}
 80120ae:	b503      	push	{r0, r1, lr}
 80120b0:	4601      	mov	r1, r0
 80120b2:	ab03      	add	r3, sp, #12
 80120b4:	4805      	ldr	r0, [pc, #20]	; (80120cc <fiprintf+0x20>)
 80120b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80120ba:	6800      	ldr	r0, [r0, #0]
 80120bc:	9301      	str	r3, [sp, #4]
 80120be:	f000 f921 	bl	8012304 <_vfiprintf_r>
 80120c2:	b002      	add	sp, #8
 80120c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80120c8:	b003      	add	sp, #12
 80120ca:	4770      	bx	lr
 80120cc:	20000258 	.word	0x20000258

080120d0 <__libc_init_array>:
 80120d0:	b570      	push	{r4, r5, r6, lr}
 80120d2:	4e0d      	ldr	r6, [pc, #52]	; (8012108 <__libc_init_array+0x38>)
 80120d4:	4c0d      	ldr	r4, [pc, #52]	; (801210c <__libc_init_array+0x3c>)
 80120d6:	1ba4      	subs	r4, r4, r6
 80120d8:	10a4      	asrs	r4, r4, #2
 80120da:	2500      	movs	r5, #0
 80120dc:	42a5      	cmp	r5, r4
 80120de:	d109      	bne.n	80120f4 <__libc_init_array+0x24>
 80120e0:	4e0b      	ldr	r6, [pc, #44]	; (8012110 <__libc_init_array+0x40>)
 80120e2:	4c0c      	ldr	r4, [pc, #48]	; (8012114 <__libc_init_array+0x44>)
 80120e4:	f001 f958 	bl	8013398 <_init>
 80120e8:	1ba4      	subs	r4, r4, r6
 80120ea:	10a4      	asrs	r4, r4, #2
 80120ec:	2500      	movs	r5, #0
 80120ee:	42a5      	cmp	r5, r4
 80120f0:	d105      	bne.n	80120fe <__libc_init_array+0x2e>
 80120f2:	bd70      	pop	{r4, r5, r6, pc}
 80120f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80120f8:	4798      	blx	r3
 80120fa:	3501      	adds	r5, #1
 80120fc:	e7ee      	b.n	80120dc <__libc_init_array+0xc>
 80120fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012102:	4798      	blx	r3
 8012104:	3501      	adds	r5, #1
 8012106:	e7f2      	b.n	80120ee <__libc_init_array+0x1e>
 8012108:	08013d1c 	.word	0x08013d1c
 801210c:	08013d1c 	.word	0x08013d1c
 8012110:	08013d1c 	.word	0x08013d1c
 8012114:	08013d20 	.word	0x08013d20

08012118 <malloc>:
 8012118:	4b02      	ldr	r3, [pc, #8]	; (8012124 <malloc+0xc>)
 801211a:	4601      	mov	r1, r0
 801211c:	6818      	ldr	r0, [r3, #0]
 801211e:	f000 b86d 	b.w	80121fc <_malloc_r>
 8012122:	bf00      	nop
 8012124:	20000258 	.word	0x20000258

08012128 <free>:
 8012128:	4b02      	ldr	r3, [pc, #8]	; (8012134 <free+0xc>)
 801212a:	4601      	mov	r1, r0
 801212c:	6818      	ldr	r0, [r3, #0]
 801212e:	f000 b817 	b.w	8012160 <_free_r>
 8012132:	bf00      	nop
 8012134:	20000258 	.word	0x20000258

08012138 <memcpy>:
 8012138:	b510      	push	{r4, lr}
 801213a:	1e43      	subs	r3, r0, #1
 801213c:	440a      	add	r2, r1
 801213e:	4291      	cmp	r1, r2
 8012140:	d100      	bne.n	8012144 <memcpy+0xc>
 8012142:	bd10      	pop	{r4, pc}
 8012144:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012148:	f803 4f01 	strb.w	r4, [r3, #1]!
 801214c:	e7f7      	b.n	801213e <memcpy+0x6>

0801214e <memset>:
 801214e:	4402      	add	r2, r0
 8012150:	4603      	mov	r3, r0
 8012152:	4293      	cmp	r3, r2
 8012154:	d100      	bne.n	8012158 <memset+0xa>
 8012156:	4770      	bx	lr
 8012158:	f803 1b01 	strb.w	r1, [r3], #1
 801215c:	e7f9      	b.n	8012152 <memset+0x4>
	...

08012160 <_free_r>:
 8012160:	b538      	push	{r3, r4, r5, lr}
 8012162:	4605      	mov	r5, r0
 8012164:	2900      	cmp	r1, #0
 8012166:	d045      	beq.n	80121f4 <_free_r+0x94>
 8012168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801216c:	1f0c      	subs	r4, r1, #4
 801216e:	2b00      	cmp	r3, #0
 8012170:	bfb8      	it	lt
 8012172:	18e4      	addlt	r4, r4, r3
 8012174:	f000 fe53 	bl	8012e1e <__malloc_lock>
 8012178:	4a1f      	ldr	r2, [pc, #124]	; (80121f8 <_free_r+0x98>)
 801217a:	6813      	ldr	r3, [r2, #0]
 801217c:	4610      	mov	r0, r2
 801217e:	b933      	cbnz	r3, 801218e <_free_r+0x2e>
 8012180:	6063      	str	r3, [r4, #4]
 8012182:	6014      	str	r4, [r2, #0]
 8012184:	4628      	mov	r0, r5
 8012186:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801218a:	f000 be49 	b.w	8012e20 <__malloc_unlock>
 801218e:	42a3      	cmp	r3, r4
 8012190:	d90c      	bls.n	80121ac <_free_r+0x4c>
 8012192:	6821      	ldr	r1, [r4, #0]
 8012194:	1862      	adds	r2, r4, r1
 8012196:	4293      	cmp	r3, r2
 8012198:	bf04      	itt	eq
 801219a:	681a      	ldreq	r2, [r3, #0]
 801219c:	685b      	ldreq	r3, [r3, #4]
 801219e:	6063      	str	r3, [r4, #4]
 80121a0:	bf04      	itt	eq
 80121a2:	1852      	addeq	r2, r2, r1
 80121a4:	6022      	streq	r2, [r4, #0]
 80121a6:	6004      	str	r4, [r0, #0]
 80121a8:	e7ec      	b.n	8012184 <_free_r+0x24>
 80121aa:	4613      	mov	r3, r2
 80121ac:	685a      	ldr	r2, [r3, #4]
 80121ae:	b10a      	cbz	r2, 80121b4 <_free_r+0x54>
 80121b0:	42a2      	cmp	r2, r4
 80121b2:	d9fa      	bls.n	80121aa <_free_r+0x4a>
 80121b4:	6819      	ldr	r1, [r3, #0]
 80121b6:	1858      	adds	r0, r3, r1
 80121b8:	42a0      	cmp	r0, r4
 80121ba:	d10b      	bne.n	80121d4 <_free_r+0x74>
 80121bc:	6820      	ldr	r0, [r4, #0]
 80121be:	4401      	add	r1, r0
 80121c0:	1858      	adds	r0, r3, r1
 80121c2:	4282      	cmp	r2, r0
 80121c4:	6019      	str	r1, [r3, #0]
 80121c6:	d1dd      	bne.n	8012184 <_free_r+0x24>
 80121c8:	6810      	ldr	r0, [r2, #0]
 80121ca:	6852      	ldr	r2, [r2, #4]
 80121cc:	605a      	str	r2, [r3, #4]
 80121ce:	4401      	add	r1, r0
 80121d0:	6019      	str	r1, [r3, #0]
 80121d2:	e7d7      	b.n	8012184 <_free_r+0x24>
 80121d4:	d902      	bls.n	80121dc <_free_r+0x7c>
 80121d6:	230c      	movs	r3, #12
 80121d8:	602b      	str	r3, [r5, #0]
 80121da:	e7d3      	b.n	8012184 <_free_r+0x24>
 80121dc:	6820      	ldr	r0, [r4, #0]
 80121de:	1821      	adds	r1, r4, r0
 80121e0:	428a      	cmp	r2, r1
 80121e2:	bf04      	itt	eq
 80121e4:	6811      	ldreq	r1, [r2, #0]
 80121e6:	6852      	ldreq	r2, [r2, #4]
 80121e8:	6062      	str	r2, [r4, #4]
 80121ea:	bf04      	itt	eq
 80121ec:	1809      	addeq	r1, r1, r0
 80121ee:	6021      	streq	r1, [r4, #0]
 80121f0:	605c      	str	r4, [r3, #4]
 80121f2:	e7c7      	b.n	8012184 <_free_r+0x24>
 80121f4:	bd38      	pop	{r3, r4, r5, pc}
 80121f6:	bf00      	nop
 80121f8:	20000700 	.word	0x20000700

080121fc <_malloc_r>:
 80121fc:	b570      	push	{r4, r5, r6, lr}
 80121fe:	1ccd      	adds	r5, r1, #3
 8012200:	f025 0503 	bic.w	r5, r5, #3
 8012204:	3508      	adds	r5, #8
 8012206:	2d0c      	cmp	r5, #12
 8012208:	bf38      	it	cc
 801220a:	250c      	movcc	r5, #12
 801220c:	2d00      	cmp	r5, #0
 801220e:	4606      	mov	r6, r0
 8012210:	db01      	blt.n	8012216 <_malloc_r+0x1a>
 8012212:	42a9      	cmp	r1, r5
 8012214:	d903      	bls.n	801221e <_malloc_r+0x22>
 8012216:	230c      	movs	r3, #12
 8012218:	6033      	str	r3, [r6, #0]
 801221a:	2000      	movs	r0, #0
 801221c:	bd70      	pop	{r4, r5, r6, pc}
 801221e:	f000 fdfe 	bl	8012e1e <__malloc_lock>
 8012222:	4a21      	ldr	r2, [pc, #132]	; (80122a8 <_malloc_r+0xac>)
 8012224:	6814      	ldr	r4, [r2, #0]
 8012226:	4621      	mov	r1, r4
 8012228:	b991      	cbnz	r1, 8012250 <_malloc_r+0x54>
 801222a:	4c20      	ldr	r4, [pc, #128]	; (80122ac <_malloc_r+0xb0>)
 801222c:	6823      	ldr	r3, [r4, #0]
 801222e:	b91b      	cbnz	r3, 8012238 <_malloc_r+0x3c>
 8012230:	4630      	mov	r0, r6
 8012232:	f000 fb05 	bl	8012840 <_sbrk_r>
 8012236:	6020      	str	r0, [r4, #0]
 8012238:	4629      	mov	r1, r5
 801223a:	4630      	mov	r0, r6
 801223c:	f000 fb00 	bl	8012840 <_sbrk_r>
 8012240:	1c43      	adds	r3, r0, #1
 8012242:	d124      	bne.n	801228e <_malloc_r+0x92>
 8012244:	230c      	movs	r3, #12
 8012246:	6033      	str	r3, [r6, #0]
 8012248:	4630      	mov	r0, r6
 801224a:	f000 fde9 	bl	8012e20 <__malloc_unlock>
 801224e:	e7e4      	b.n	801221a <_malloc_r+0x1e>
 8012250:	680b      	ldr	r3, [r1, #0]
 8012252:	1b5b      	subs	r3, r3, r5
 8012254:	d418      	bmi.n	8012288 <_malloc_r+0x8c>
 8012256:	2b0b      	cmp	r3, #11
 8012258:	d90f      	bls.n	801227a <_malloc_r+0x7e>
 801225a:	600b      	str	r3, [r1, #0]
 801225c:	50cd      	str	r5, [r1, r3]
 801225e:	18cc      	adds	r4, r1, r3
 8012260:	4630      	mov	r0, r6
 8012262:	f000 fddd 	bl	8012e20 <__malloc_unlock>
 8012266:	f104 000b 	add.w	r0, r4, #11
 801226a:	1d23      	adds	r3, r4, #4
 801226c:	f020 0007 	bic.w	r0, r0, #7
 8012270:	1ac3      	subs	r3, r0, r3
 8012272:	d0d3      	beq.n	801221c <_malloc_r+0x20>
 8012274:	425a      	negs	r2, r3
 8012276:	50e2      	str	r2, [r4, r3]
 8012278:	e7d0      	b.n	801221c <_malloc_r+0x20>
 801227a:	428c      	cmp	r4, r1
 801227c:	684b      	ldr	r3, [r1, #4]
 801227e:	bf16      	itet	ne
 8012280:	6063      	strne	r3, [r4, #4]
 8012282:	6013      	streq	r3, [r2, #0]
 8012284:	460c      	movne	r4, r1
 8012286:	e7eb      	b.n	8012260 <_malloc_r+0x64>
 8012288:	460c      	mov	r4, r1
 801228a:	6849      	ldr	r1, [r1, #4]
 801228c:	e7cc      	b.n	8012228 <_malloc_r+0x2c>
 801228e:	1cc4      	adds	r4, r0, #3
 8012290:	f024 0403 	bic.w	r4, r4, #3
 8012294:	42a0      	cmp	r0, r4
 8012296:	d005      	beq.n	80122a4 <_malloc_r+0xa8>
 8012298:	1a21      	subs	r1, r4, r0
 801229a:	4630      	mov	r0, r6
 801229c:	f000 fad0 	bl	8012840 <_sbrk_r>
 80122a0:	3001      	adds	r0, #1
 80122a2:	d0cf      	beq.n	8012244 <_malloc_r+0x48>
 80122a4:	6025      	str	r5, [r4, #0]
 80122a6:	e7db      	b.n	8012260 <_malloc_r+0x64>
 80122a8:	20000700 	.word	0x20000700
 80122ac:	20000704 	.word	0x20000704

080122b0 <__sfputc_r>:
 80122b0:	6893      	ldr	r3, [r2, #8]
 80122b2:	3b01      	subs	r3, #1
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	b410      	push	{r4}
 80122b8:	6093      	str	r3, [r2, #8]
 80122ba:	da08      	bge.n	80122ce <__sfputc_r+0x1e>
 80122bc:	6994      	ldr	r4, [r2, #24]
 80122be:	42a3      	cmp	r3, r4
 80122c0:	db01      	blt.n	80122c6 <__sfputc_r+0x16>
 80122c2:	290a      	cmp	r1, #10
 80122c4:	d103      	bne.n	80122ce <__sfputc_r+0x1e>
 80122c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122ca:	f000 bae9 	b.w	80128a0 <__swbuf_r>
 80122ce:	6813      	ldr	r3, [r2, #0]
 80122d0:	1c58      	adds	r0, r3, #1
 80122d2:	6010      	str	r0, [r2, #0]
 80122d4:	7019      	strb	r1, [r3, #0]
 80122d6:	4608      	mov	r0, r1
 80122d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122dc:	4770      	bx	lr

080122de <__sfputs_r>:
 80122de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122e0:	4606      	mov	r6, r0
 80122e2:	460f      	mov	r7, r1
 80122e4:	4614      	mov	r4, r2
 80122e6:	18d5      	adds	r5, r2, r3
 80122e8:	42ac      	cmp	r4, r5
 80122ea:	d101      	bne.n	80122f0 <__sfputs_r+0x12>
 80122ec:	2000      	movs	r0, #0
 80122ee:	e007      	b.n	8012300 <__sfputs_r+0x22>
 80122f0:	463a      	mov	r2, r7
 80122f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122f6:	4630      	mov	r0, r6
 80122f8:	f7ff ffda 	bl	80122b0 <__sfputc_r>
 80122fc:	1c43      	adds	r3, r0, #1
 80122fe:	d1f3      	bne.n	80122e8 <__sfputs_r+0xa>
 8012300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012304 <_vfiprintf_r>:
 8012304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012308:	460c      	mov	r4, r1
 801230a:	b09d      	sub	sp, #116	; 0x74
 801230c:	4617      	mov	r7, r2
 801230e:	461d      	mov	r5, r3
 8012310:	4606      	mov	r6, r0
 8012312:	b118      	cbz	r0, 801231c <_vfiprintf_r+0x18>
 8012314:	6983      	ldr	r3, [r0, #24]
 8012316:	b90b      	cbnz	r3, 801231c <_vfiprintf_r+0x18>
 8012318:	f000 fc7a 	bl	8012c10 <__sinit>
 801231c:	4b7c      	ldr	r3, [pc, #496]	; (8012510 <_vfiprintf_r+0x20c>)
 801231e:	429c      	cmp	r4, r3
 8012320:	d158      	bne.n	80123d4 <_vfiprintf_r+0xd0>
 8012322:	6874      	ldr	r4, [r6, #4]
 8012324:	89a3      	ldrh	r3, [r4, #12]
 8012326:	0718      	lsls	r0, r3, #28
 8012328:	d55e      	bpl.n	80123e8 <_vfiprintf_r+0xe4>
 801232a:	6923      	ldr	r3, [r4, #16]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d05b      	beq.n	80123e8 <_vfiprintf_r+0xe4>
 8012330:	2300      	movs	r3, #0
 8012332:	9309      	str	r3, [sp, #36]	; 0x24
 8012334:	2320      	movs	r3, #32
 8012336:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801233a:	2330      	movs	r3, #48	; 0x30
 801233c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012340:	9503      	str	r5, [sp, #12]
 8012342:	f04f 0b01 	mov.w	fp, #1
 8012346:	46b8      	mov	r8, r7
 8012348:	4645      	mov	r5, r8
 801234a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801234e:	b10b      	cbz	r3, 8012354 <_vfiprintf_r+0x50>
 8012350:	2b25      	cmp	r3, #37	; 0x25
 8012352:	d154      	bne.n	80123fe <_vfiprintf_r+0xfa>
 8012354:	ebb8 0a07 	subs.w	sl, r8, r7
 8012358:	d00b      	beq.n	8012372 <_vfiprintf_r+0x6e>
 801235a:	4653      	mov	r3, sl
 801235c:	463a      	mov	r2, r7
 801235e:	4621      	mov	r1, r4
 8012360:	4630      	mov	r0, r6
 8012362:	f7ff ffbc 	bl	80122de <__sfputs_r>
 8012366:	3001      	adds	r0, #1
 8012368:	f000 80c2 	beq.w	80124f0 <_vfiprintf_r+0x1ec>
 801236c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801236e:	4453      	add	r3, sl
 8012370:	9309      	str	r3, [sp, #36]	; 0x24
 8012372:	f898 3000 	ldrb.w	r3, [r8]
 8012376:	2b00      	cmp	r3, #0
 8012378:	f000 80ba 	beq.w	80124f0 <_vfiprintf_r+0x1ec>
 801237c:	2300      	movs	r3, #0
 801237e:	f04f 32ff 	mov.w	r2, #4294967295
 8012382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012386:	9304      	str	r3, [sp, #16]
 8012388:	9307      	str	r3, [sp, #28]
 801238a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801238e:	931a      	str	r3, [sp, #104]	; 0x68
 8012390:	46a8      	mov	r8, r5
 8012392:	2205      	movs	r2, #5
 8012394:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012398:	485e      	ldr	r0, [pc, #376]	; (8012514 <_vfiprintf_r+0x210>)
 801239a:	f7ed ff21 	bl	80001e0 <memchr>
 801239e:	9b04      	ldr	r3, [sp, #16]
 80123a0:	bb78      	cbnz	r0, 8012402 <_vfiprintf_r+0xfe>
 80123a2:	06d9      	lsls	r1, r3, #27
 80123a4:	bf44      	itt	mi
 80123a6:	2220      	movmi	r2, #32
 80123a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80123ac:	071a      	lsls	r2, r3, #28
 80123ae:	bf44      	itt	mi
 80123b0:	222b      	movmi	r2, #43	; 0x2b
 80123b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80123b6:	782a      	ldrb	r2, [r5, #0]
 80123b8:	2a2a      	cmp	r2, #42	; 0x2a
 80123ba:	d02a      	beq.n	8012412 <_vfiprintf_r+0x10e>
 80123bc:	9a07      	ldr	r2, [sp, #28]
 80123be:	46a8      	mov	r8, r5
 80123c0:	2000      	movs	r0, #0
 80123c2:	250a      	movs	r5, #10
 80123c4:	4641      	mov	r1, r8
 80123c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123ca:	3b30      	subs	r3, #48	; 0x30
 80123cc:	2b09      	cmp	r3, #9
 80123ce:	d969      	bls.n	80124a4 <_vfiprintf_r+0x1a0>
 80123d0:	b360      	cbz	r0, 801242c <_vfiprintf_r+0x128>
 80123d2:	e024      	b.n	801241e <_vfiprintf_r+0x11a>
 80123d4:	4b50      	ldr	r3, [pc, #320]	; (8012518 <_vfiprintf_r+0x214>)
 80123d6:	429c      	cmp	r4, r3
 80123d8:	d101      	bne.n	80123de <_vfiprintf_r+0xda>
 80123da:	68b4      	ldr	r4, [r6, #8]
 80123dc:	e7a2      	b.n	8012324 <_vfiprintf_r+0x20>
 80123de:	4b4f      	ldr	r3, [pc, #316]	; (801251c <_vfiprintf_r+0x218>)
 80123e0:	429c      	cmp	r4, r3
 80123e2:	bf08      	it	eq
 80123e4:	68f4      	ldreq	r4, [r6, #12]
 80123e6:	e79d      	b.n	8012324 <_vfiprintf_r+0x20>
 80123e8:	4621      	mov	r1, r4
 80123ea:	4630      	mov	r0, r6
 80123ec:	f000 faaa 	bl	8012944 <__swsetup_r>
 80123f0:	2800      	cmp	r0, #0
 80123f2:	d09d      	beq.n	8012330 <_vfiprintf_r+0x2c>
 80123f4:	f04f 30ff 	mov.w	r0, #4294967295
 80123f8:	b01d      	add	sp, #116	; 0x74
 80123fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123fe:	46a8      	mov	r8, r5
 8012400:	e7a2      	b.n	8012348 <_vfiprintf_r+0x44>
 8012402:	4a44      	ldr	r2, [pc, #272]	; (8012514 <_vfiprintf_r+0x210>)
 8012404:	1a80      	subs	r0, r0, r2
 8012406:	fa0b f000 	lsl.w	r0, fp, r0
 801240a:	4318      	orrs	r0, r3
 801240c:	9004      	str	r0, [sp, #16]
 801240e:	4645      	mov	r5, r8
 8012410:	e7be      	b.n	8012390 <_vfiprintf_r+0x8c>
 8012412:	9a03      	ldr	r2, [sp, #12]
 8012414:	1d11      	adds	r1, r2, #4
 8012416:	6812      	ldr	r2, [r2, #0]
 8012418:	9103      	str	r1, [sp, #12]
 801241a:	2a00      	cmp	r2, #0
 801241c:	db01      	blt.n	8012422 <_vfiprintf_r+0x11e>
 801241e:	9207      	str	r2, [sp, #28]
 8012420:	e004      	b.n	801242c <_vfiprintf_r+0x128>
 8012422:	4252      	negs	r2, r2
 8012424:	f043 0302 	orr.w	r3, r3, #2
 8012428:	9207      	str	r2, [sp, #28]
 801242a:	9304      	str	r3, [sp, #16]
 801242c:	f898 3000 	ldrb.w	r3, [r8]
 8012430:	2b2e      	cmp	r3, #46	; 0x2e
 8012432:	d10e      	bne.n	8012452 <_vfiprintf_r+0x14e>
 8012434:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012438:	2b2a      	cmp	r3, #42	; 0x2a
 801243a:	d138      	bne.n	80124ae <_vfiprintf_r+0x1aa>
 801243c:	9b03      	ldr	r3, [sp, #12]
 801243e:	1d1a      	adds	r2, r3, #4
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	9203      	str	r2, [sp, #12]
 8012444:	2b00      	cmp	r3, #0
 8012446:	bfb8      	it	lt
 8012448:	f04f 33ff 	movlt.w	r3, #4294967295
 801244c:	f108 0802 	add.w	r8, r8, #2
 8012450:	9305      	str	r3, [sp, #20]
 8012452:	4d33      	ldr	r5, [pc, #204]	; (8012520 <_vfiprintf_r+0x21c>)
 8012454:	f898 1000 	ldrb.w	r1, [r8]
 8012458:	2203      	movs	r2, #3
 801245a:	4628      	mov	r0, r5
 801245c:	f7ed fec0 	bl	80001e0 <memchr>
 8012460:	b140      	cbz	r0, 8012474 <_vfiprintf_r+0x170>
 8012462:	2340      	movs	r3, #64	; 0x40
 8012464:	1b40      	subs	r0, r0, r5
 8012466:	fa03 f000 	lsl.w	r0, r3, r0
 801246a:	9b04      	ldr	r3, [sp, #16]
 801246c:	4303      	orrs	r3, r0
 801246e:	f108 0801 	add.w	r8, r8, #1
 8012472:	9304      	str	r3, [sp, #16]
 8012474:	f898 1000 	ldrb.w	r1, [r8]
 8012478:	482a      	ldr	r0, [pc, #168]	; (8012524 <_vfiprintf_r+0x220>)
 801247a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801247e:	2206      	movs	r2, #6
 8012480:	f108 0701 	add.w	r7, r8, #1
 8012484:	f7ed feac 	bl	80001e0 <memchr>
 8012488:	2800      	cmp	r0, #0
 801248a:	d037      	beq.n	80124fc <_vfiprintf_r+0x1f8>
 801248c:	4b26      	ldr	r3, [pc, #152]	; (8012528 <_vfiprintf_r+0x224>)
 801248e:	bb1b      	cbnz	r3, 80124d8 <_vfiprintf_r+0x1d4>
 8012490:	9b03      	ldr	r3, [sp, #12]
 8012492:	3307      	adds	r3, #7
 8012494:	f023 0307 	bic.w	r3, r3, #7
 8012498:	3308      	adds	r3, #8
 801249a:	9303      	str	r3, [sp, #12]
 801249c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801249e:	444b      	add	r3, r9
 80124a0:	9309      	str	r3, [sp, #36]	; 0x24
 80124a2:	e750      	b.n	8012346 <_vfiprintf_r+0x42>
 80124a4:	fb05 3202 	mla	r2, r5, r2, r3
 80124a8:	2001      	movs	r0, #1
 80124aa:	4688      	mov	r8, r1
 80124ac:	e78a      	b.n	80123c4 <_vfiprintf_r+0xc0>
 80124ae:	2300      	movs	r3, #0
 80124b0:	f108 0801 	add.w	r8, r8, #1
 80124b4:	9305      	str	r3, [sp, #20]
 80124b6:	4619      	mov	r1, r3
 80124b8:	250a      	movs	r5, #10
 80124ba:	4640      	mov	r0, r8
 80124bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80124c0:	3a30      	subs	r2, #48	; 0x30
 80124c2:	2a09      	cmp	r2, #9
 80124c4:	d903      	bls.n	80124ce <_vfiprintf_r+0x1ca>
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d0c3      	beq.n	8012452 <_vfiprintf_r+0x14e>
 80124ca:	9105      	str	r1, [sp, #20]
 80124cc:	e7c1      	b.n	8012452 <_vfiprintf_r+0x14e>
 80124ce:	fb05 2101 	mla	r1, r5, r1, r2
 80124d2:	2301      	movs	r3, #1
 80124d4:	4680      	mov	r8, r0
 80124d6:	e7f0      	b.n	80124ba <_vfiprintf_r+0x1b6>
 80124d8:	ab03      	add	r3, sp, #12
 80124da:	9300      	str	r3, [sp, #0]
 80124dc:	4622      	mov	r2, r4
 80124de:	4b13      	ldr	r3, [pc, #76]	; (801252c <_vfiprintf_r+0x228>)
 80124e0:	a904      	add	r1, sp, #16
 80124e2:	4630      	mov	r0, r6
 80124e4:	f3af 8000 	nop.w
 80124e8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80124ec:	4681      	mov	r9, r0
 80124ee:	d1d5      	bne.n	801249c <_vfiprintf_r+0x198>
 80124f0:	89a3      	ldrh	r3, [r4, #12]
 80124f2:	065b      	lsls	r3, r3, #25
 80124f4:	f53f af7e 	bmi.w	80123f4 <_vfiprintf_r+0xf0>
 80124f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80124fa:	e77d      	b.n	80123f8 <_vfiprintf_r+0xf4>
 80124fc:	ab03      	add	r3, sp, #12
 80124fe:	9300      	str	r3, [sp, #0]
 8012500:	4622      	mov	r2, r4
 8012502:	4b0a      	ldr	r3, [pc, #40]	; (801252c <_vfiprintf_r+0x228>)
 8012504:	a904      	add	r1, sp, #16
 8012506:	4630      	mov	r0, r6
 8012508:	f000 f888 	bl	801261c <_printf_i>
 801250c:	e7ec      	b.n	80124e8 <_vfiprintf_r+0x1e4>
 801250e:	bf00      	nop
 8012510:	08013cd4 	.word	0x08013cd4
 8012514:	08013c80 	.word	0x08013c80
 8012518:	08013cf4 	.word	0x08013cf4
 801251c:	08013cb4 	.word	0x08013cb4
 8012520:	08013c86 	.word	0x08013c86
 8012524:	08013c8a 	.word	0x08013c8a
 8012528:	00000000 	.word	0x00000000
 801252c:	080122df 	.word	0x080122df

08012530 <_printf_common>:
 8012530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012534:	4691      	mov	r9, r2
 8012536:	461f      	mov	r7, r3
 8012538:	688a      	ldr	r2, [r1, #8]
 801253a:	690b      	ldr	r3, [r1, #16]
 801253c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012540:	4293      	cmp	r3, r2
 8012542:	bfb8      	it	lt
 8012544:	4613      	movlt	r3, r2
 8012546:	f8c9 3000 	str.w	r3, [r9]
 801254a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801254e:	4606      	mov	r6, r0
 8012550:	460c      	mov	r4, r1
 8012552:	b112      	cbz	r2, 801255a <_printf_common+0x2a>
 8012554:	3301      	adds	r3, #1
 8012556:	f8c9 3000 	str.w	r3, [r9]
 801255a:	6823      	ldr	r3, [r4, #0]
 801255c:	0699      	lsls	r1, r3, #26
 801255e:	bf42      	ittt	mi
 8012560:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012564:	3302      	addmi	r3, #2
 8012566:	f8c9 3000 	strmi.w	r3, [r9]
 801256a:	6825      	ldr	r5, [r4, #0]
 801256c:	f015 0506 	ands.w	r5, r5, #6
 8012570:	d107      	bne.n	8012582 <_printf_common+0x52>
 8012572:	f104 0a19 	add.w	sl, r4, #25
 8012576:	68e3      	ldr	r3, [r4, #12]
 8012578:	f8d9 2000 	ldr.w	r2, [r9]
 801257c:	1a9b      	subs	r3, r3, r2
 801257e:	42ab      	cmp	r3, r5
 8012580:	dc28      	bgt.n	80125d4 <_printf_common+0xa4>
 8012582:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012586:	6822      	ldr	r2, [r4, #0]
 8012588:	3300      	adds	r3, #0
 801258a:	bf18      	it	ne
 801258c:	2301      	movne	r3, #1
 801258e:	0692      	lsls	r2, r2, #26
 8012590:	d42d      	bmi.n	80125ee <_printf_common+0xbe>
 8012592:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012596:	4639      	mov	r1, r7
 8012598:	4630      	mov	r0, r6
 801259a:	47c0      	blx	r8
 801259c:	3001      	adds	r0, #1
 801259e:	d020      	beq.n	80125e2 <_printf_common+0xb2>
 80125a0:	6823      	ldr	r3, [r4, #0]
 80125a2:	68e5      	ldr	r5, [r4, #12]
 80125a4:	f8d9 2000 	ldr.w	r2, [r9]
 80125a8:	f003 0306 	and.w	r3, r3, #6
 80125ac:	2b04      	cmp	r3, #4
 80125ae:	bf08      	it	eq
 80125b0:	1aad      	subeq	r5, r5, r2
 80125b2:	68a3      	ldr	r3, [r4, #8]
 80125b4:	6922      	ldr	r2, [r4, #16]
 80125b6:	bf0c      	ite	eq
 80125b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80125bc:	2500      	movne	r5, #0
 80125be:	4293      	cmp	r3, r2
 80125c0:	bfc4      	itt	gt
 80125c2:	1a9b      	subgt	r3, r3, r2
 80125c4:	18ed      	addgt	r5, r5, r3
 80125c6:	f04f 0900 	mov.w	r9, #0
 80125ca:	341a      	adds	r4, #26
 80125cc:	454d      	cmp	r5, r9
 80125ce:	d11a      	bne.n	8012606 <_printf_common+0xd6>
 80125d0:	2000      	movs	r0, #0
 80125d2:	e008      	b.n	80125e6 <_printf_common+0xb6>
 80125d4:	2301      	movs	r3, #1
 80125d6:	4652      	mov	r2, sl
 80125d8:	4639      	mov	r1, r7
 80125da:	4630      	mov	r0, r6
 80125dc:	47c0      	blx	r8
 80125de:	3001      	adds	r0, #1
 80125e0:	d103      	bne.n	80125ea <_printf_common+0xba>
 80125e2:	f04f 30ff 	mov.w	r0, #4294967295
 80125e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125ea:	3501      	adds	r5, #1
 80125ec:	e7c3      	b.n	8012576 <_printf_common+0x46>
 80125ee:	18e1      	adds	r1, r4, r3
 80125f0:	1c5a      	adds	r2, r3, #1
 80125f2:	2030      	movs	r0, #48	; 0x30
 80125f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80125f8:	4422      	add	r2, r4
 80125fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80125fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012602:	3302      	adds	r3, #2
 8012604:	e7c5      	b.n	8012592 <_printf_common+0x62>
 8012606:	2301      	movs	r3, #1
 8012608:	4622      	mov	r2, r4
 801260a:	4639      	mov	r1, r7
 801260c:	4630      	mov	r0, r6
 801260e:	47c0      	blx	r8
 8012610:	3001      	adds	r0, #1
 8012612:	d0e6      	beq.n	80125e2 <_printf_common+0xb2>
 8012614:	f109 0901 	add.w	r9, r9, #1
 8012618:	e7d8      	b.n	80125cc <_printf_common+0x9c>
	...

0801261c <_printf_i>:
 801261c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012620:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012624:	460c      	mov	r4, r1
 8012626:	7e09      	ldrb	r1, [r1, #24]
 8012628:	b085      	sub	sp, #20
 801262a:	296e      	cmp	r1, #110	; 0x6e
 801262c:	4617      	mov	r7, r2
 801262e:	4606      	mov	r6, r0
 8012630:	4698      	mov	r8, r3
 8012632:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012634:	f000 80b3 	beq.w	801279e <_printf_i+0x182>
 8012638:	d822      	bhi.n	8012680 <_printf_i+0x64>
 801263a:	2963      	cmp	r1, #99	; 0x63
 801263c:	d036      	beq.n	80126ac <_printf_i+0x90>
 801263e:	d80a      	bhi.n	8012656 <_printf_i+0x3a>
 8012640:	2900      	cmp	r1, #0
 8012642:	f000 80b9 	beq.w	80127b8 <_printf_i+0x19c>
 8012646:	2958      	cmp	r1, #88	; 0x58
 8012648:	f000 8083 	beq.w	8012752 <_printf_i+0x136>
 801264c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012650:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012654:	e032      	b.n	80126bc <_printf_i+0xa0>
 8012656:	2964      	cmp	r1, #100	; 0x64
 8012658:	d001      	beq.n	801265e <_printf_i+0x42>
 801265a:	2969      	cmp	r1, #105	; 0x69
 801265c:	d1f6      	bne.n	801264c <_printf_i+0x30>
 801265e:	6820      	ldr	r0, [r4, #0]
 8012660:	6813      	ldr	r3, [r2, #0]
 8012662:	0605      	lsls	r5, r0, #24
 8012664:	f103 0104 	add.w	r1, r3, #4
 8012668:	d52a      	bpl.n	80126c0 <_printf_i+0xa4>
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	6011      	str	r1, [r2, #0]
 801266e:	2b00      	cmp	r3, #0
 8012670:	da03      	bge.n	801267a <_printf_i+0x5e>
 8012672:	222d      	movs	r2, #45	; 0x2d
 8012674:	425b      	negs	r3, r3
 8012676:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801267a:	486f      	ldr	r0, [pc, #444]	; (8012838 <_printf_i+0x21c>)
 801267c:	220a      	movs	r2, #10
 801267e:	e039      	b.n	80126f4 <_printf_i+0xd8>
 8012680:	2973      	cmp	r1, #115	; 0x73
 8012682:	f000 809d 	beq.w	80127c0 <_printf_i+0x1a4>
 8012686:	d808      	bhi.n	801269a <_printf_i+0x7e>
 8012688:	296f      	cmp	r1, #111	; 0x6f
 801268a:	d020      	beq.n	80126ce <_printf_i+0xb2>
 801268c:	2970      	cmp	r1, #112	; 0x70
 801268e:	d1dd      	bne.n	801264c <_printf_i+0x30>
 8012690:	6823      	ldr	r3, [r4, #0]
 8012692:	f043 0320 	orr.w	r3, r3, #32
 8012696:	6023      	str	r3, [r4, #0]
 8012698:	e003      	b.n	80126a2 <_printf_i+0x86>
 801269a:	2975      	cmp	r1, #117	; 0x75
 801269c:	d017      	beq.n	80126ce <_printf_i+0xb2>
 801269e:	2978      	cmp	r1, #120	; 0x78
 80126a0:	d1d4      	bne.n	801264c <_printf_i+0x30>
 80126a2:	2378      	movs	r3, #120	; 0x78
 80126a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80126a8:	4864      	ldr	r0, [pc, #400]	; (801283c <_printf_i+0x220>)
 80126aa:	e055      	b.n	8012758 <_printf_i+0x13c>
 80126ac:	6813      	ldr	r3, [r2, #0]
 80126ae:	1d19      	adds	r1, r3, #4
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	6011      	str	r1, [r2, #0]
 80126b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80126b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80126bc:	2301      	movs	r3, #1
 80126be:	e08c      	b.n	80127da <_printf_i+0x1be>
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	6011      	str	r1, [r2, #0]
 80126c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80126c8:	bf18      	it	ne
 80126ca:	b21b      	sxthne	r3, r3
 80126cc:	e7cf      	b.n	801266e <_printf_i+0x52>
 80126ce:	6813      	ldr	r3, [r2, #0]
 80126d0:	6825      	ldr	r5, [r4, #0]
 80126d2:	1d18      	adds	r0, r3, #4
 80126d4:	6010      	str	r0, [r2, #0]
 80126d6:	0628      	lsls	r0, r5, #24
 80126d8:	d501      	bpl.n	80126de <_printf_i+0xc2>
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	e002      	b.n	80126e4 <_printf_i+0xc8>
 80126de:	0668      	lsls	r0, r5, #25
 80126e0:	d5fb      	bpl.n	80126da <_printf_i+0xbe>
 80126e2:	881b      	ldrh	r3, [r3, #0]
 80126e4:	4854      	ldr	r0, [pc, #336]	; (8012838 <_printf_i+0x21c>)
 80126e6:	296f      	cmp	r1, #111	; 0x6f
 80126e8:	bf14      	ite	ne
 80126ea:	220a      	movne	r2, #10
 80126ec:	2208      	moveq	r2, #8
 80126ee:	2100      	movs	r1, #0
 80126f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80126f4:	6865      	ldr	r5, [r4, #4]
 80126f6:	60a5      	str	r5, [r4, #8]
 80126f8:	2d00      	cmp	r5, #0
 80126fa:	f2c0 8095 	blt.w	8012828 <_printf_i+0x20c>
 80126fe:	6821      	ldr	r1, [r4, #0]
 8012700:	f021 0104 	bic.w	r1, r1, #4
 8012704:	6021      	str	r1, [r4, #0]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d13d      	bne.n	8012786 <_printf_i+0x16a>
 801270a:	2d00      	cmp	r5, #0
 801270c:	f040 808e 	bne.w	801282c <_printf_i+0x210>
 8012710:	4665      	mov	r5, ip
 8012712:	2a08      	cmp	r2, #8
 8012714:	d10b      	bne.n	801272e <_printf_i+0x112>
 8012716:	6823      	ldr	r3, [r4, #0]
 8012718:	07db      	lsls	r3, r3, #31
 801271a:	d508      	bpl.n	801272e <_printf_i+0x112>
 801271c:	6923      	ldr	r3, [r4, #16]
 801271e:	6862      	ldr	r2, [r4, #4]
 8012720:	429a      	cmp	r2, r3
 8012722:	bfde      	ittt	le
 8012724:	2330      	movle	r3, #48	; 0x30
 8012726:	f805 3c01 	strble.w	r3, [r5, #-1]
 801272a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801272e:	ebac 0305 	sub.w	r3, ip, r5
 8012732:	6123      	str	r3, [r4, #16]
 8012734:	f8cd 8000 	str.w	r8, [sp]
 8012738:	463b      	mov	r3, r7
 801273a:	aa03      	add	r2, sp, #12
 801273c:	4621      	mov	r1, r4
 801273e:	4630      	mov	r0, r6
 8012740:	f7ff fef6 	bl	8012530 <_printf_common>
 8012744:	3001      	adds	r0, #1
 8012746:	d14d      	bne.n	80127e4 <_printf_i+0x1c8>
 8012748:	f04f 30ff 	mov.w	r0, #4294967295
 801274c:	b005      	add	sp, #20
 801274e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012752:	4839      	ldr	r0, [pc, #228]	; (8012838 <_printf_i+0x21c>)
 8012754:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012758:	6813      	ldr	r3, [r2, #0]
 801275a:	6821      	ldr	r1, [r4, #0]
 801275c:	1d1d      	adds	r5, r3, #4
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	6015      	str	r5, [r2, #0]
 8012762:	060a      	lsls	r2, r1, #24
 8012764:	d50b      	bpl.n	801277e <_printf_i+0x162>
 8012766:	07ca      	lsls	r2, r1, #31
 8012768:	bf44      	itt	mi
 801276a:	f041 0120 	orrmi.w	r1, r1, #32
 801276e:	6021      	strmi	r1, [r4, #0]
 8012770:	b91b      	cbnz	r3, 801277a <_printf_i+0x15e>
 8012772:	6822      	ldr	r2, [r4, #0]
 8012774:	f022 0220 	bic.w	r2, r2, #32
 8012778:	6022      	str	r2, [r4, #0]
 801277a:	2210      	movs	r2, #16
 801277c:	e7b7      	b.n	80126ee <_printf_i+0xd2>
 801277e:	064d      	lsls	r5, r1, #25
 8012780:	bf48      	it	mi
 8012782:	b29b      	uxthmi	r3, r3
 8012784:	e7ef      	b.n	8012766 <_printf_i+0x14a>
 8012786:	4665      	mov	r5, ip
 8012788:	fbb3 f1f2 	udiv	r1, r3, r2
 801278c:	fb02 3311 	mls	r3, r2, r1, r3
 8012790:	5cc3      	ldrb	r3, [r0, r3]
 8012792:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012796:	460b      	mov	r3, r1
 8012798:	2900      	cmp	r1, #0
 801279a:	d1f5      	bne.n	8012788 <_printf_i+0x16c>
 801279c:	e7b9      	b.n	8012712 <_printf_i+0xf6>
 801279e:	6813      	ldr	r3, [r2, #0]
 80127a0:	6825      	ldr	r5, [r4, #0]
 80127a2:	6961      	ldr	r1, [r4, #20]
 80127a4:	1d18      	adds	r0, r3, #4
 80127a6:	6010      	str	r0, [r2, #0]
 80127a8:	0628      	lsls	r0, r5, #24
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	d501      	bpl.n	80127b2 <_printf_i+0x196>
 80127ae:	6019      	str	r1, [r3, #0]
 80127b0:	e002      	b.n	80127b8 <_printf_i+0x19c>
 80127b2:	066a      	lsls	r2, r5, #25
 80127b4:	d5fb      	bpl.n	80127ae <_printf_i+0x192>
 80127b6:	8019      	strh	r1, [r3, #0]
 80127b8:	2300      	movs	r3, #0
 80127ba:	6123      	str	r3, [r4, #16]
 80127bc:	4665      	mov	r5, ip
 80127be:	e7b9      	b.n	8012734 <_printf_i+0x118>
 80127c0:	6813      	ldr	r3, [r2, #0]
 80127c2:	1d19      	adds	r1, r3, #4
 80127c4:	6011      	str	r1, [r2, #0]
 80127c6:	681d      	ldr	r5, [r3, #0]
 80127c8:	6862      	ldr	r2, [r4, #4]
 80127ca:	2100      	movs	r1, #0
 80127cc:	4628      	mov	r0, r5
 80127ce:	f7ed fd07 	bl	80001e0 <memchr>
 80127d2:	b108      	cbz	r0, 80127d8 <_printf_i+0x1bc>
 80127d4:	1b40      	subs	r0, r0, r5
 80127d6:	6060      	str	r0, [r4, #4]
 80127d8:	6863      	ldr	r3, [r4, #4]
 80127da:	6123      	str	r3, [r4, #16]
 80127dc:	2300      	movs	r3, #0
 80127de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80127e2:	e7a7      	b.n	8012734 <_printf_i+0x118>
 80127e4:	6923      	ldr	r3, [r4, #16]
 80127e6:	462a      	mov	r2, r5
 80127e8:	4639      	mov	r1, r7
 80127ea:	4630      	mov	r0, r6
 80127ec:	47c0      	blx	r8
 80127ee:	3001      	adds	r0, #1
 80127f0:	d0aa      	beq.n	8012748 <_printf_i+0x12c>
 80127f2:	6823      	ldr	r3, [r4, #0]
 80127f4:	079b      	lsls	r3, r3, #30
 80127f6:	d413      	bmi.n	8012820 <_printf_i+0x204>
 80127f8:	68e0      	ldr	r0, [r4, #12]
 80127fa:	9b03      	ldr	r3, [sp, #12]
 80127fc:	4298      	cmp	r0, r3
 80127fe:	bfb8      	it	lt
 8012800:	4618      	movlt	r0, r3
 8012802:	e7a3      	b.n	801274c <_printf_i+0x130>
 8012804:	2301      	movs	r3, #1
 8012806:	464a      	mov	r2, r9
 8012808:	4639      	mov	r1, r7
 801280a:	4630      	mov	r0, r6
 801280c:	47c0      	blx	r8
 801280e:	3001      	adds	r0, #1
 8012810:	d09a      	beq.n	8012748 <_printf_i+0x12c>
 8012812:	3501      	adds	r5, #1
 8012814:	68e3      	ldr	r3, [r4, #12]
 8012816:	9a03      	ldr	r2, [sp, #12]
 8012818:	1a9b      	subs	r3, r3, r2
 801281a:	42ab      	cmp	r3, r5
 801281c:	dcf2      	bgt.n	8012804 <_printf_i+0x1e8>
 801281e:	e7eb      	b.n	80127f8 <_printf_i+0x1dc>
 8012820:	2500      	movs	r5, #0
 8012822:	f104 0919 	add.w	r9, r4, #25
 8012826:	e7f5      	b.n	8012814 <_printf_i+0x1f8>
 8012828:	2b00      	cmp	r3, #0
 801282a:	d1ac      	bne.n	8012786 <_printf_i+0x16a>
 801282c:	7803      	ldrb	r3, [r0, #0]
 801282e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012832:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012836:	e76c      	b.n	8012712 <_printf_i+0xf6>
 8012838:	08013c91 	.word	0x08013c91
 801283c:	08013ca2 	.word	0x08013ca2

08012840 <_sbrk_r>:
 8012840:	b538      	push	{r3, r4, r5, lr}
 8012842:	4c06      	ldr	r4, [pc, #24]	; (801285c <_sbrk_r+0x1c>)
 8012844:	2300      	movs	r3, #0
 8012846:	4605      	mov	r5, r0
 8012848:	4608      	mov	r0, r1
 801284a:	6023      	str	r3, [r4, #0]
 801284c:	f7f2 fc6a 	bl	8005124 <_sbrk>
 8012850:	1c43      	adds	r3, r0, #1
 8012852:	d102      	bne.n	801285a <_sbrk_r+0x1a>
 8012854:	6823      	ldr	r3, [r4, #0]
 8012856:	b103      	cbz	r3, 801285a <_sbrk_r+0x1a>
 8012858:	602b      	str	r3, [r5, #0]
 801285a:	bd38      	pop	{r3, r4, r5, pc}
 801285c:	20002474 	.word	0x20002474

08012860 <siprintf>:
 8012860:	b40e      	push	{r1, r2, r3}
 8012862:	b500      	push	{lr}
 8012864:	b09c      	sub	sp, #112	; 0x70
 8012866:	ab1d      	add	r3, sp, #116	; 0x74
 8012868:	9002      	str	r0, [sp, #8]
 801286a:	9006      	str	r0, [sp, #24]
 801286c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012870:	4809      	ldr	r0, [pc, #36]	; (8012898 <siprintf+0x38>)
 8012872:	9107      	str	r1, [sp, #28]
 8012874:	9104      	str	r1, [sp, #16]
 8012876:	4909      	ldr	r1, [pc, #36]	; (801289c <siprintf+0x3c>)
 8012878:	f853 2b04 	ldr.w	r2, [r3], #4
 801287c:	9105      	str	r1, [sp, #20]
 801287e:	6800      	ldr	r0, [r0, #0]
 8012880:	9301      	str	r3, [sp, #4]
 8012882:	a902      	add	r1, sp, #8
 8012884:	f000 fb4e 	bl	8012f24 <_svfiprintf_r>
 8012888:	9b02      	ldr	r3, [sp, #8]
 801288a:	2200      	movs	r2, #0
 801288c:	701a      	strb	r2, [r3, #0]
 801288e:	b01c      	add	sp, #112	; 0x70
 8012890:	f85d eb04 	ldr.w	lr, [sp], #4
 8012894:	b003      	add	sp, #12
 8012896:	4770      	bx	lr
 8012898:	20000258 	.word	0x20000258
 801289c:	ffff0208 	.word	0xffff0208

080128a0 <__swbuf_r>:
 80128a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128a2:	460e      	mov	r6, r1
 80128a4:	4614      	mov	r4, r2
 80128a6:	4605      	mov	r5, r0
 80128a8:	b118      	cbz	r0, 80128b2 <__swbuf_r+0x12>
 80128aa:	6983      	ldr	r3, [r0, #24]
 80128ac:	b90b      	cbnz	r3, 80128b2 <__swbuf_r+0x12>
 80128ae:	f000 f9af 	bl	8012c10 <__sinit>
 80128b2:	4b21      	ldr	r3, [pc, #132]	; (8012938 <__swbuf_r+0x98>)
 80128b4:	429c      	cmp	r4, r3
 80128b6:	d12a      	bne.n	801290e <__swbuf_r+0x6e>
 80128b8:	686c      	ldr	r4, [r5, #4]
 80128ba:	69a3      	ldr	r3, [r4, #24]
 80128bc:	60a3      	str	r3, [r4, #8]
 80128be:	89a3      	ldrh	r3, [r4, #12]
 80128c0:	071a      	lsls	r2, r3, #28
 80128c2:	d52e      	bpl.n	8012922 <__swbuf_r+0x82>
 80128c4:	6923      	ldr	r3, [r4, #16]
 80128c6:	b363      	cbz	r3, 8012922 <__swbuf_r+0x82>
 80128c8:	6923      	ldr	r3, [r4, #16]
 80128ca:	6820      	ldr	r0, [r4, #0]
 80128cc:	1ac0      	subs	r0, r0, r3
 80128ce:	6963      	ldr	r3, [r4, #20]
 80128d0:	b2f6      	uxtb	r6, r6
 80128d2:	4283      	cmp	r3, r0
 80128d4:	4637      	mov	r7, r6
 80128d6:	dc04      	bgt.n	80128e2 <__swbuf_r+0x42>
 80128d8:	4621      	mov	r1, r4
 80128da:	4628      	mov	r0, r5
 80128dc:	f000 f92e 	bl	8012b3c <_fflush_r>
 80128e0:	bb28      	cbnz	r0, 801292e <__swbuf_r+0x8e>
 80128e2:	68a3      	ldr	r3, [r4, #8]
 80128e4:	3b01      	subs	r3, #1
 80128e6:	60a3      	str	r3, [r4, #8]
 80128e8:	6823      	ldr	r3, [r4, #0]
 80128ea:	1c5a      	adds	r2, r3, #1
 80128ec:	6022      	str	r2, [r4, #0]
 80128ee:	701e      	strb	r6, [r3, #0]
 80128f0:	6963      	ldr	r3, [r4, #20]
 80128f2:	3001      	adds	r0, #1
 80128f4:	4283      	cmp	r3, r0
 80128f6:	d004      	beq.n	8012902 <__swbuf_r+0x62>
 80128f8:	89a3      	ldrh	r3, [r4, #12]
 80128fa:	07db      	lsls	r3, r3, #31
 80128fc:	d519      	bpl.n	8012932 <__swbuf_r+0x92>
 80128fe:	2e0a      	cmp	r6, #10
 8012900:	d117      	bne.n	8012932 <__swbuf_r+0x92>
 8012902:	4621      	mov	r1, r4
 8012904:	4628      	mov	r0, r5
 8012906:	f000 f919 	bl	8012b3c <_fflush_r>
 801290a:	b190      	cbz	r0, 8012932 <__swbuf_r+0x92>
 801290c:	e00f      	b.n	801292e <__swbuf_r+0x8e>
 801290e:	4b0b      	ldr	r3, [pc, #44]	; (801293c <__swbuf_r+0x9c>)
 8012910:	429c      	cmp	r4, r3
 8012912:	d101      	bne.n	8012918 <__swbuf_r+0x78>
 8012914:	68ac      	ldr	r4, [r5, #8]
 8012916:	e7d0      	b.n	80128ba <__swbuf_r+0x1a>
 8012918:	4b09      	ldr	r3, [pc, #36]	; (8012940 <__swbuf_r+0xa0>)
 801291a:	429c      	cmp	r4, r3
 801291c:	bf08      	it	eq
 801291e:	68ec      	ldreq	r4, [r5, #12]
 8012920:	e7cb      	b.n	80128ba <__swbuf_r+0x1a>
 8012922:	4621      	mov	r1, r4
 8012924:	4628      	mov	r0, r5
 8012926:	f000 f80d 	bl	8012944 <__swsetup_r>
 801292a:	2800      	cmp	r0, #0
 801292c:	d0cc      	beq.n	80128c8 <__swbuf_r+0x28>
 801292e:	f04f 37ff 	mov.w	r7, #4294967295
 8012932:	4638      	mov	r0, r7
 8012934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012936:	bf00      	nop
 8012938:	08013cd4 	.word	0x08013cd4
 801293c:	08013cf4 	.word	0x08013cf4
 8012940:	08013cb4 	.word	0x08013cb4

08012944 <__swsetup_r>:
 8012944:	4b32      	ldr	r3, [pc, #200]	; (8012a10 <__swsetup_r+0xcc>)
 8012946:	b570      	push	{r4, r5, r6, lr}
 8012948:	681d      	ldr	r5, [r3, #0]
 801294a:	4606      	mov	r6, r0
 801294c:	460c      	mov	r4, r1
 801294e:	b125      	cbz	r5, 801295a <__swsetup_r+0x16>
 8012950:	69ab      	ldr	r3, [r5, #24]
 8012952:	b913      	cbnz	r3, 801295a <__swsetup_r+0x16>
 8012954:	4628      	mov	r0, r5
 8012956:	f000 f95b 	bl	8012c10 <__sinit>
 801295a:	4b2e      	ldr	r3, [pc, #184]	; (8012a14 <__swsetup_r+0xd0>)
 801295c:	429c      	cmp	r4, r3
 801295e:	d10f      	bne.n	8012980 <__swsetup_r+0x3c>
 8012960:	686c      	ldr	r4, [r5, #4]
 8012962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012966:	b29a      	uxth	r2, r3
 8012968:	0715      	lsls	r5, r2, #28
 801296a:	d42c      	bmi.n	80129c6 <__swsetup_r+0x82>
 801296c:	06d0      	lsls	r0, r2, #27
 801296e:	d411      	bmi.n	8012994 <__swsetup_r+0x50>
 8012970:	2209      	movs	r2, #9
 8012972:	6032      	str	r2, [r6, #0]
 8012974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012978:	81a3      	strh	r3, [r4, #12]
 801297a:	f04f 30ff 	mov.w	r0, #4294967295
 801297e:	e03e      	b.n	80129fe <__swsetup_r+0xba>
 8012980:	4b25      	ldr	r3, [pc, #148]	; (8012a18 <__swsetup_r+0xd4>)
 8012982:	429c      	cmp	r4, r3
 8012984:	d101      	bne.n	801298a <__swsetup_r+0x46>
 8012986:	68ac      	ldr	r4, [r5, #8]
 8012988:	e7eb      	b.n	8012962 <__swsetup_r+0x1e>
 801298a:	4b24      	ldr	r3, [pc, #144]	; (8012a1c <__swsetup_r+0xd8>)
 801298c:	429c      	cmp	r4, r3
 801298e:	bf08      	it	eq
 8012990:	68ec      	ldreq	r4, [r5, #12]
 8012992:	e7e6      	b.n	8012962 <__swsetup_r+0x1e>
 8012994:	0751      	lsls	r1, r2, #29
 8012996:	d512      	bpl.n	80129be <__swsetup_r+0x7a>
 8012998:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801299a:	b141      	cbz	r1, 80129ae <__swsetup_r+0x6a>
 801299c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80129a0:	4299      	cmp	r1, r3
 80129a2:	d002      	beq.n	80129aa <__swsetup_r+0x66>
 80129a4:	4630      	mov	r0, r6
 80129a6:	f7ff fbdb 	bl	8012160 <_free_r>
 80129aa:	2300      	movs	r3, #0
 80129ac:	6363      	str	r3, [r4, #52]	; 0x34
 80129ae:	89a3      	ldrh	r3, [r4, #12]
 80129b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80129b4:	81a3      	strh	r3, [r4, #12]
 80129b6:	2300      	movs	r3, #0
 80129b8:	6063      	str	r3, [r4, #4]
 80129ba:	6923      	ldr	r3, [r4, #16]
 80129bc:	6023      	str	r3, [r4, #0]
 80129be:	89a3      	ldrh	r3, [r4, #12]
 80129c0:	f043 0308 	orr.w	r3, r3, #8
 80129c4:	81a3      	strh	r3, [r4, #12]
 80129c6:	6923      	ldr	r3, [r4, #16]
 80129c8:	b94b      	cbnz	r3, 80129de <__swsetup_r+0x9a>
 80129ca:	89a3      	ldrh	r3, [r4, #12]
 80129cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80129d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80129d4:	d003      	beq.n	80129de <__swsetup_r+0x9a>
 80129d6:	4621      	mov	r1, r4
 80129d8:	4630      	mov	r0, r6
 80129da:	f000 f9c7 	bl	8012d6c <__smakebuf_r>
 80129de:	89a2      	ldrh	r2, [r4, #12]
 80129e0:	f012 0301 	ands.w	r3, r2, #1
 80129e4:	d00c      	beq.n	8012a00 <__swsetup_r+0xbc>
 80129e6:	2300      	movs	r3, #0
 80129e8:	60a3      	str	r3, [r4, #8]
 80129ea:	6963      	ldr	r3, [r4, #20]
 80129ec:	425b      	negs	r3, r3
 80129ee:	61a3      	str	r3, [r4, #24]
 80129f0:	6923      	ldr	r3, [r4, #16]
 80129f2:	b953      	cbnz	r3, 8012a0a <__swsetup_r+0xc6>
 80129f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80129f8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80129fc:	d1ba      	bne.n	8012974 <__swsetup_r+0x30>
 80129fe:	bd70      	pop	{r4, r5, r6, pc}
 8012a00:	0792      	lsls	r2, r2, #30
 8012a02:	bf58      	it	pl
 8012a04:	6963      	ldrpl	r3, [r4, #20]
 8012a06:	60a3      	str	r3, [r4, #8]
 8012a08:	e7f2      	b.n	80129f0 <__swsetup_r+0xac>
 8012a0a:	2000      	movs	r0, #0
 8012a0c:	e7f7      	b.n	80129fe <__swsetup_r+0xba>
 8012a0e:	bf00      	nop
 8012a10:	20000258 	.word	0x20000258
 8012a14:	08013cd4 	.word	0x08013cd4
 8012a18:	08013cf4 	.word	0x08013cf4
 8012a1c:	08013cb4 	.word	0x08013cb4

08012a20 <abort>:
 8012a20:	b508      	push	{r3, lr}
 8012a22:	2006      	movs	r0, #6
 8012a24:	f000 fb9e 	bl	8013164 <raise>
 8012a28:	2001      	movs	r0, #1
 8012a2a:	f7f2 fb03 	bl	8005034 <_exit>
	...

08012a30 <__sflush_r>:
 8012a30:	898a      	ldrh	r2, [r1, #12]
 8012a32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a36:	4605      	mov	r5, r0
 8012a38:	0710      	lsls	r0, r2, #28
 8012a3a:	460c      	mov	r4, r1
 8012a3c:	d458      	bmi.n	8012af0 <__sflush_r+0xc0>
 8012a3e:	684b      	ldr	r3, [r1, #4]
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	dc05      	bgt.n	8012a50 <__sflush_r+0x20>
 8012a44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	dc02      	bgt.n	8012a50 <__sflush_r+0x20>
 8012a4a:	2000      	movs	r0, #0
 8012a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012a52:	2e00      	cmp	r6, #0
 8012a54:	d0f9      	beq.n	8012a4a <__sflush_r+0x1a>
 8012a56:	2300      	movs	r3, #0
 8012a58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012a5c:	682f      	ldr	r7, [r5, #0]
 8012a5e:	6a21      	ldr	r1, [r4, #32]
 8012a60:	602b      	str	r3, [r5, #0]
 8012a62:	d032      	beq.n	8012aca <__sflush_r+0x9a>
 8012a64:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012a66:	89a3      	ldrh	r3, [r4, #12]
 8012a68:	075a      	lsls	r2, r3, #29
 8012a6a:	d505      	bpl.n	8012a78 <__sflush_r+0x48>
 8012a6c:	6863      	ldr	r3, [r4, #4]
 8012a6e:	1ac0      	subs	r0, r0, r3
 8012a70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012a72:	b10b      	cbz	r3, 8012a78 <__sflush_r+0x48>
 8012a74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012a76:	1ac0      	subs	r0, r0, r3
 8012a78:	2300      	movs	r3, #0
 8012a7a:	4602      	mov	r2, r0
 8012a7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012a7e:	6a21      	ldr	r1, [r4, #32]
 8012a80:	4628      	mov	r0, r5
 8012a82:	47b0      	blx	r6
 8012a84:	1c43      	adds	r3, r0, #1
 8012a86:	89a3      	ldrh	r3, [r4, #12]
 8012a88:	d106      	bne.n	8012a98 <__sflush_r+0x68>
 8012a8a:	6829      	ldr	r1, [r5, #0]
 8012a8c:	291d      	cmp	r1, #29
 8012a8e:	d848      	bhi.n	8012b22 <__sflush_r+0xf2>
 8012a90:	4a29      	ldr	r2, [pc, #164]	; (8012b38 <__sflush_r+0x108>)
 8012a92:	40ca      	lsrs	r2, r1
 8012a94:	07d6      	lsls	r6, r2, #31
 8012a96:	d544      	bpl.n	8012b22 <__sflush_r+0xf2>
 8012a98:	2200      	movs	r2, #0
 8012a9a:	6062      	str	r2, [r4, #4]
 8012a9c:	04d9      	lsls	r1, r3, #19
 8012a9e:	6922      	ldr	r2, [r4, #16]
 8012aa0:	6022      	str	r2, [r4, #0]
 8012aa2:	d504      	bpl.n	8012aae <__sflush_r+0x7e>
 8012aa4:	1c42      	adds	r2, r0, #1
 8012aa6:	d101      	bne.n	8012aac <__sflush_r+0x7c>
 8012aa8:	682b      	ldr	r3, [r5, #0]
 8012aaa:	b903      	cbnz	r3, 8012aae <__sflush_r+0x7e>
 8012aac:	6560      	str	r0, [r4, #84]	; 0x54
 8012aae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012ab0:	602f      	str	r7, [r5, #0]
 8012ab2:	2900      	cmp	r1, #0
 8012ab4:	d0c9      	beq.n	8012a4a <__sflush_r+0x1a>
 8012ab6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012aba:	4299      	cmp	r1, r3
 8012abc:	d002      	beq.n	8012ac4 <__sflush_r+0x94>
 8012abe:	4628      	mov	r0, r5
 8012ac0:	f7ff fb4e 	bl	8012160 <_free_r>
 8012ac4:	2000      	movs	r0, #0
 8012ac6:	6360      	str	r0, [r4, #52]	; 0x34
 8012ac8:	e7c0      	b.n	8012a4c <__sflush_r+0x1c>
 8012aca:	2301      	movs	r3, #1
 8012acc:	4628      	mov	r0, r5
 8012ace:	47b0      	blx	r6
 8012ad0:	1c41      	adds	r1, r0, #1
 8012ad2:	d1c8      	bne.n	8012a66 <__sflush_r+0x36>
 8012ad4:	682b      	ldr	r3, [r5, #0]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d0c5      	beq.n	8012a66 <__sflush_r+0x36>
 8012ada:	2b1d      	cmp	r3, #29
 8012adc:	d001      	beq.n	8012ae2 <__sflush_r+0xb2>
 8012ade:	2b16      	cmp	r3, #22
 8012ae0:	d101      	bne.n	8012ae6 <__sflush_r+0xb6>
 8012ae2:	602f      	str	r7, [r5, #0]
 8012ae4:	e7b1      	b.n	8012a4a <__sflush_r+0x1a>
 8012ae6:	89a3      	ldrh	r3, [r4, #12]
 8012ae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012aec:	81a3      	strh	r3, [r4, #12]
 8012aee:	e7ad      	b.n	8012a4c <__sflush_r+0x1c>
 8012af0:	690f      	ldr	r7, [r1, #16]
 8012af2:	2f00      	cmp	r7, #0
 8012af4:	d0a9      	beq.n	8012a4a <__sflush_r+0x1a>
 8012af6:	0793      	lsls	r3, r2, #30
 8012af8:	680e      	ldr	r6, [r1, #0]
 8012afa:	bf08      	it	eq
 8012afc:	694b      	ldreq	r3, [r1, #20]
 8012afe:	600f      	str	r7, [r1, #0]
 8012b00:	bf18      	it	ne
 8012b02:	2300      	movne	r3, #0
 8012b04:	eba6 0807 	sub.w	r8, r6, r7
 8012b08:	608b      	str	r3, [r1, #8]
 8012b0a:	f1b8 0f00 	cmp.w	r8, #0
 8012b0e:	dd9c      	ble.n	8012a4a <__sflush_r+0x1a>
 8012b10:	4643      	mov	r3, r8
 8012b12:	463a      	mov	r2, r7
 8012b14:	6a21      	ldr	r1, [r4, #32]
 8012b16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012b18:	4628      	mov	r0, r5
 8012b1a:	47b0      	blx	r6
 8012b1c:	2800      	cmp	r0, #0
 8012b1e:	dc06      	bgt.n	8012b2e <__sflush_r+0xfe>
 8012b20:	89a3      	ldrh	r3, [r4, #12]
 8012b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b26:	81a3      	strh	r3, [r4, #12]
 8012b28:	f04f 30ff 	mov.w	r0, #4294967295
 8012b2c:	e78e      	b.n	8012a4c <__sflush_r+0x1c>
 8012b2e:	4407      	add	r7, r0
 8012b30:	eba8 0800 	sub.w	r8, r8, r0
 8012b34:	e7e9      	b.n	8012b0a <__sflush_r+0xda>
 8012b36:	bf00      	nop
 8012b38:	20400001 	.word	0x20400001

08012b3c <_fflush_r>:
 8012b3c:	b538      	push	{r3, r4, r5, lr}
 8012b3e:	690b      	ldr	r3, [r1, #16]
 8012b40:	4605      	mov	r5, r0
 8012b42:	460c      	mov	r4, r1
 8012b44:	b1db      	cbz	r3, 8012b7e <_fflush_r+0x42>
 8012b46:	b118      	cbz	r0, 8012b50 <_fflush_r+0x14>
 8012b48:	6983      	ldr	r3, [r0, #24]
 8012b4a:	b90b      	cbnz	r3, 8012b50 <_fflush_r+0x14>
 8012b4c:	f000 f860 	bl	8012c10 <__sinit>
 8012b50:	4b0c      	ldr	r3, [pc, #48]	; (8012b84 <_fflush_r+0x48>)
 8012b52:	429c      	cmp	r4, r3
 8012b54:	d109      	bne.n	8012b6a <_fflush_r+0x2e>
 8012b56:	686c      	ldr	r4, [r5, #4]
 8012b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b5c:	b17b      	cbz	r3, 8012b7e <_fflush_r+0x42>
 8012b5e:	4621      	mov	r1, r4
 8012b60:	4628      	mov	r0, r5
 8012b62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012b66:	f7ff bf63 	b.w	8012a30 <__sflush_r>
 8012b6a:	4b07      	ldr	r3, [pc, #28]	; (8012b88 <_fflush_r+0x4c>)
 8012b6c:	429c      	cmp	r4, r3
 8012b6e:	d101      	bne.n	8012b74 <_fflush_r+0x38>
 8012b70:	68ac      	ldr	r4, [r5, #8]
 8012b72:	e7f1      	b.n	8012b58 <_fflush_r+0x1c>
 8012b74:	4b05      	ldr	r3, [pc, #20]	; (8012b8c <_fflush_r+0x50>)
 8012b76:	429c      	cmp	r4, r3
 8012b78:	bf08      	it	eq
 8012b7a:	68ec      	ldreq	r4, [r5, #12]
 8012b7c:	e7ec      	b.n	8012b58 <_fflush_r+0x1c>
 8012b7e:	2000      	movs	r0, #0
 8012b80:	bd38      	pop	{r3, r4, r5, pc}
 8012b82:	bf00      	nop
 8012b84:	08013cd4 	.word	0x08013cd4
 8012b88:	08013cf4 	.word	0x08013cf4
 8012b8c:	08013cb4 	.word	0x08013cb4

08012b90 <std>:
 8012b90:	2300      	movs	r3, #0
 8012b92:	b510      	push	{r4, lr}
 8012b94:	4604      	mov	r4, r0
 8012b96:	e9c0 3300 	strd	r3, r3, [r0]
 8012b9a:	6083      	str	r3, [r0, #8]
 8012b9c:	8181      	strh	r1, [r0, #12]
 8012b9e:	6643      	str	r3, [r0, #100]	; 0x64
 8012ba0:	81c2      	strh	r2, [r0, #14]
 8012ba2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012ba6:	6183      	str	r3, [r0, #24]
 8012ba8:	4619      	mov	r1, r3
 8012baa:	2208      	movs	r2, #8
 8012bac:	305c      	adds	r0, #92	; 0x5c
 8012bae:	f7ff face 	bl	801214e <memset>
 8012bb2:	4b05      	ldr	r3, [pc, #20]	; (8012bc8 <std+0x38>)
 8012bb4:	6263      	str	r3, [r4, #36]	; 0x24
 8012bb6:	4b05      	ldr	r3, [pc, #20]	; (8012bcc <std+0x3c>)
 8012bb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8012bba:	4b05      	ldr	r3, [pc, #20]	; (8012bd0 <std+0x40>)
 8012bbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012bbe:	4b05      	ldr	r3, [pc, #20]	; (8012bd4 <std+0x44>)
 8012bc0:	6224      	str	r4, [r4, #32]
 8012bc2:	6323      	str	r3, [r4, #48]	; 0x30
 8012bc4:	bd10      	pop	{r4, pc}
 8012bc6:	bf00      	nop
 8012bc8:	0801319d 	.word	0x0801319d
 8012bcc:	080131bf 	.word	0x080131bf
 8012bd0:	080131f7 	.word	0x080131f7
 8012bd4:	0801321b 	.word	0x0801321b

08012bd8 <_cleanup_r>:
 8012bd8:	4901      	ldr	r1, [pc, #4]	; (8012be0 <_cleanup_r+0x8>)
 8012bda:	f000 b885 	b.w	8012ce8 <_fwalk_reent>
 8012bde:	bf00      	nop
 8012be0:	08012b3d 	.word	0x08012b3d

08012be4 <__sfmoreglue>:
 8012be4:	b570      	push	{r4, r5, r6, lr}
 8012be6:	1e4a      	subs	r2, r1, #1
 8012be8:	2568      	movs	r5, #104	; 0x68
 8012bea:	4355      	muls	r5, r2
 8012bec:	460e      	mov	r6, r1
 8012bee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012bf2:	f7ff fb03 	bl	80121fc <_malloc_r>
 8012bf6:	4604      	mov	r4, r0
 8012bf8:	b140      	cbz	r0, 8012c0c <__sfmoreglue+0x28>
 8012bfa:	2100      	movs	r1, #0
 8012bfc:	e9c0 1600 	strd	r1, r6, [r0]
 8012c00:	300c      	adds	r0, #12
 8012c02:	60a0      	str	r0, [r4, #8]
 8012c04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012c08:	f7ff faa1 	bl	801214e <memset>
 8012c0c:	4620      	mov	r0, r4
 8012c0e:	bd70      	pop	{r4, r5, r6, pc}

08012c10 <__sinit>:
 8012c10:	6983      	ldr	r3, [r0, #24]
 8012c12:	b510      	push	{r4, lr}
 8012c14:	4604      	mov	r4, r0
 8012c16:	bb33      	cbnz	r3, 8012c66 <__sinit+0x56>
 8012c18:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012c1c:	6503      	str	r3, [r0, #80]	; 0x50
 8012c1e:	4b12      	ldr	r3, [pc, #72]	; (8012c68 <__sinit+0x58>)
 8012c20:	4a12      	ldr	r2, [pc, #72]	; (8012c6c <__sinit+0x5c>)
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	6282      	str	r2, [r0, #40]	; 0x28
 8012c26:	4298      	cmp	r0, r3
 8012c28:	bf04      	itt	eq
 8012c2a:	2301      	moveq	r3, #1
 8012c2c:	6183      	streq	r3, [r0, #24]
 8012c2e:	f000 f81f 	bl	8012c70 <__sfp>
 8012c32:	6060      	str	r0, [r4, #4]
 8012c34:	4620      	mov	r0, r4
 8012c36:	f000 f81b 	bl	8012c70 <__sfp>
 8012c3a:	60a0      	str	r0, [r4, #8]
 8012c3c:	4620      	mov	r0, r4
 8012c3e:	f000 f817 	bl	8012c70 <__sfp>
 8012c42:	2200      	movs	r2, #0
 8012c44:	60e0      	str	r0, [r4, #12]
 8012c46:	2104      	movs	r1, #4
 8012c48:	6860      	ldr	r0, [r4, #4]
 8012c4a:	f7ff ffa1 	bl	8012b90 <std>
 8012c4e:	2201      	movs	r2, #1
 8012c50:	2109      	movs	r1, #9
 8012c52:	68a0      	ldr	r0, [r4, #8]
 8012c54:	f7ff ff9c 	bl	8012b90 <std>
 8012c58:	2202      	movs	r2, #2
 8012c5a:	2112      	movs	r1, #18
 8012c5c:	68e0      	ldr	r0, [r4, #12]
 8012c5e:	f7ff ff97 	bl	8012b90 <std>
 8012c62:	2301      	movs	r3, #1
 8012c64:	61a3      	str	r3, [r4, #24]
 8012c66:	bd10      	pop	{r4, pc}
 8012c68:	08013c7c 	.word	0x08013c7c
 8012c6c:	08012bd9 	.word	0x08012bd9

08012c70 <__sfp>:
 8012c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c72:	4b1b      	ldr	r3, [pc, #108]	; (8012ce0 <__sfp+0x70>)
 8012c74:	681e      	ldr	r6, [r3, #0]
 8012c76:	69b3      	ldr	r3, [r6, #24]
 8012c78:	4607      	mov	r7, r0
 8012c7a:	b913      	cbnz	r3, 8012c82 <__sfp+0x12>
 8012c7c:	4630      	mov	r0, r6
 8012c7e:	f7ff ffc7 	bl	8012c10 <__sinit>
 8012c82:	3648      	adds	r6, #72	; 0x48
 8012c84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012c88:	3b01      	subs	r3, #1
 8012c8a:	d503      	bpl.n	8012c94 <__sfp+0x24>
 8012c8c:	6833      	ldr	r3, [r6, #0]
 8012c8e:	b133      	cbz	r3, 8012c9e <__sfp+0x2e>
 8012c90:	6836      	ldr	r6, [r6, #0]
 8012c92:	e7f7      	b.n	8012c84 <__sfp+0x14>
 8012c94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012c98:	b16d      	cbz	r5, 8012cb6 <__sfp+0x46>
 8012c9a:	3468      	adds	r4, #104	; 0x68
 8012c9c:	e7f4      	b.n	8012c88 <__sfp+0x18>
 8012c9e:	2104      	movs	r1, #4
 8012ca0:	4638      	mov	r0, r7
 8012ca2:	f7ff ff9f 	bl	8012be4 <__sfmoreglue>
 8012ca6:	6030      	str	r0, [r6, #0]
 8012ca8:	2800      	cmp	r0, #0
 8012caa:	d1f1      	bne.n	8012c90 <__sfp+0x20>
 8012cac:	230c      	movs	r3, #12
 8012cae:	603b      	str	r3, [r7, #0]
 8012cb0:	4604      	mov	r4, r0
 8012cb2:	4620      	mov	r0, r4
 8012cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012cb6:	4b0b      	ldr	r3, [pc, #44]	; (8012ce4 <__sfp+0x74>)
 8012cb8:	6665      	str	r5, [r4, #100]	; 0x64
 8012cba:	e9c4 5500 	strd	r5, r5, [r4]
 8012cbe:	60a5      	str	r5, [r4, #8]
 8012cc0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8012cc4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012cc8:	2208      	movs	r2, #8
 8012cca:	4629      	mov	r1, r5
 8012ccc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012cd0:	f7ff fa3d 	bl	801214e <memset>
 8012cd4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012cd8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012cdc:	e7e9      	b.n	8012cb2 <__sfp+0x42>
 8012cde:	bf00      	nop
 8012ce0:	08013c7c 	.word	0x08013c7c
 8012ce4:	ffff0001 	.word	0xffff0001

08012ce8 <_fwalk_reent>:
 8012ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cec:	4680      	mov	r8, r0
 8012cee:	4689      	mov	r9, r1
 8012cf0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012cf4:	2600      	movs	r6, #0
 8012cf6:	b914      	cbnz	r4, 8012cfe <_fwalk_reent+0x16>
 8012cf8:	4630      	mov	r0, r6
 8012cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012cfe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8012d02:	3f01      	subs	r7, #1
 8012d04:	d501      	bpl.n	8012d0a <_fwalk_reent+0x22>
 8012d06:	6824      	ldr	r4, [r4, #0]
 8012d08:	e7f5      	b.n	8012cf6 <_fwalk_reent+0xe>
 8012d0a:	89ab      	ldrh	r3, [r5, #12]
 8012d0c:	2b01      	cmp	r3, #1
 8012d0e:	d907      	bls.n	8012d20 <_fwalk_reent+0x38>
 8012d10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012d14:	3301      	adds	r3, #1
 8012d16:	d003      	beq.n	8012d20 <_fwalk_reent+0x38>
 8012d18:	4629      	mov	r1, r5
 8012d1a:	4640      	mov	r0, r8
 8012d1c:	47c8      	blx	r9
 8012d1e:	4306      	orrs	r6, r0
 8012d20:	3568      	adds	r5, #104	; 0x68
 8012d22:	e7ee      	b.n	8012d02 <_fwalk_reent+0x1a>

08012d24 <__swhatbuf_r>:
 8012d24:	b570      	push	{r4, r5, r6, lr}
 8012d26:	460e      	mov	r6, r1
 8012d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d2c:	2900      	cmp	r1, #0
 8012d2e:	b096      	sub	sp, #88	; 0x58
 8012d30:	4614      	mov	r4, r2
 8012d32:	461d      	mov	r5, r3
 8012d34:	da07      	bge.n	8012d46 <__swhatbuf_r+0x22>
 8012d36:	2300      	movs	r3, #0
 8012d38:	602b      	str	r3, [r5, #0]
 8012d3a:	89b3      	ldrh	r3, [r6, #12]
 8012d3c:	061a      	lsls	r2, r3, #24
 8012d3e:	d410      	bmi.n	8012d62 <__swhatbuf_r+0x3e>
 8012d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012d44:	e00e      	b.n	8012d64 <__swhatbuf_r+0x40>
 8012d46:	466a      	mov	r2, sp
 8012d48:	f000 fa8e 	bl	8013268 <_fstat_r>
 8012d4c:	2800      	cmp	r0, #0
 8012d4e:	dbf2      	blt.n	8012d36 <__swhatbuf_r+0x12>
 8012d50:	9a01      	ldr	r2, [sp, #4]
 8012d52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012d56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012d5a:	425a      	negs	r2, r3
 8012d5c:	415a      	adcs	r2, r3
 8012d5e:	602a      	str	r2, [r5, #0]
 8012d60:	e7ee      	b.n	8012d40 <__swhatbuf_r+0x1c>
 8012d62:	2340      	movs	r3, #64	; 0x40
 8012d64:	2000      	movs	r0, #0
 8012d66:	6023      	str	r3, [r4, #0]
 8012d68:	b016      	add	sp, #88	; 0x58
 8012d6a:	bd70      	pop	{r4, r5, r6, pc}

08012d6c <__smakebuf_r>:
 8012d6c:	898b      	ldrh	r3, [r1, #12]
 8012d6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012d70:	079d      	lsls	r5, r3, #30
 8012d72:	4606      	mov	r6, r0
 8012d74:	460c      	mov	r4, r1
 8012d76:	d507      	bpl.n	8012d88 <__smakebuf_r+0x1c>
 8012d78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012d7c:	6023      	str	r3, [r4, #0]
 8012d7e:	6123      	str	r3, [r4, #16]
 8012d80:	2301      	movs	r3, #1
 8012d82:	6163      	str	r3, [r4, #20]
 8012d84:	b002      	add	sp, #8
 8012d86:	bd70      	pop	{r4, r5, r6, pc}
 8012d88:	ab01      	add	r3, sp, #4
 8012d8a:	466a      	mov	r2, sp
 8012d8c:	f7ff ffca 	bl	8012d24 <__swhatbuf_r>
 8012d90:	9900      	ldr	r1, [sp, #0]
 8012d92:	4605      	mov	r5, r0
 8012d94:	4630      	mov	r0, r6
 8012d96:	f7ff fa31 	bl	80121fc <_malloc_r>
 8012d9a:	b948      	cbnz	r0, 8012db0 <__smakebuf_r+0x44>
 8012d9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012da0:	059a      	lsls	r2, r3, #22
 8012da2:	d4ef      	bmi.n	8012d84 <__smakebuf_r+0x18>
 8012da4:	f023 0303 	bic.w	r3, r3, #3
 8012da8:	f043 0302 	orr.w	r3, r3, #2
 8012dac:	81a3      	strh	r3, [r4, #12]
 8012dae:	e7e3      	b.n	8012d78 <__smakebuf_r+0xc>
 8012db0:	4b0d      	ldr	r3, [pc, #52]	; (8012de8 <__smakebuf_r+0x7c>)
 8012db2:	62b3      	str	r3, [r6, #40]	; 0x28
 8012db4:	89a3      	ldrh	r3, [r4, #12]
 8012db6:	6020      	str	r0, [r4, #0]
 8012db8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012dbc:	81a3      	strh	r3, [r4, #12]
 8012dbe:	9b00      	ldr	r3, [sp, #0]
 8012dc0:	6163      	str	r3, [r4, #20]
 8012dc2:	9b01      	ldr	r3, [sp, #4]
 8012dc4:	6120      	str	r0, [r4, #16]
 8012dc6:	b15b      	cbz	r3, 8012de0 <__smakebuf_r+0x74>
 8012dc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012dcc:	4630      	mov	r0, r6
 8012dce:	f000 fa5d 	bl	801328c <_isatty_r>
 8012dd2:	b128      	cbz	r0, 8012de0 <__smakebuf_r+0x74>
 8012dd4:	89a3      	ldrh	r3, [r4, #12]
 8012dd6:	f023 0303 	bic.w	r3, r3, #3
 8012dda:	f043 0301 	orr.w	r3, r3, #1
 8012dde:	81a3      	strh	r3, [r4, #12]
 8012de0:	89a3      	ldrh	r3, [r4, #12]
 8012de2:	431d      	orrs	r5, r3
 8012de4:	81a5      	strh	r5, [r4, #12]
 8012de6:	e7cd      	b.n	8012d84 <__smakebuf_r+0x18>
 8012de8:	08012bd9 	.word	0x08012bd9

08012dec <memmove>:
 8012dec:	4288      	cmp	r0, r1
 8012dee:	b510      	push	{r4, lr}
 8012df0:	eb01 0302 	add.w	r3, r1, r2
 8012df4:	d807      	bhi.n	8012e06 <memmove+0x1a>
 8012df6:	1e42      	subs	r2, r0, #1
 8012df8:	4299      	cmp	r1, r3
 8012dfa:	d00a      	beq.n	8012e12 <memmove+0x26>
 8012dfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012e00:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012e04:	e7f8      	b.n	8012df8 <memmove+0xc>
 8012e06:	4283      	cmp	r3, r0
 8012e08:	d9f5      	bls.n	8012df6 <memmove+0xa>
 8012e0a:	1881      	adds	r1, r0, r2
 8012e0c:	1ad2      	subs	r2, r2, r3
 8012e0e:	42d3      	cmn	r3, r2
 8012e10:	d100      	bne.n	8012e14 <memmove+0x28>
 8012e12:	bd10      	pop	{r4, pc}
 8012e14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012e18:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012e1c:	e7f7      	b.n	8012e0e <memmove+0x22>

08012e1e <__malloc_lock>:
 8012e1e:	4770      	bx	lr

08012e20 <__malloc_unlock>:
 8012e20:	4770      	bx	lr

08012e22 <_realloc_r>:
 8012e22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e24:	4607      	mov	r7, r0
 8012e26:	4614      	mov	r4, r2
 8012e28:	460e      	mov	r6, r1
 8012e2a:	b921      	cbnz	r1, 8012e36 <_realloc_r+0x14>
 8012e2c:	4611      	mov	r1, r2
 8012e2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012e32:	f7ff b9e3 	b.w	80121fc <_malloc_r>
 8012e36:	b922      	cbnz	r2, 8012e42 <_realloc_r+0x20>
 8012e38:	f7ff f992 	bl	8012160 <_free_r>
 8012e3c:	4625      	mov	r5, r4
 8012e3e:	4628      	mov	r0, r5
 8012e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e42:	f000 fa45 	bl	80132d0 <_malloc_usable_size_r>
 8012e46:	42a0      	cmp	r0, r4
 8012e48:	d20f      	bcs.n	8012e6a <_realloc_r+0x48>
 8012e4a:	4621      	mov	r1, r4
 8012e4c:	4638      	mov	r0, r7
 8012e4e:	f7ff f9d5 	bl	80121fc <_malloc_r>
 8012e52:	4605      	mov	r5, r0
 8012e54:	2800      	cmp	r0, #0
 8012e56:	d0f2      	beq.n	8012e3e <_realloc_r+0x1c>
 8012e58:	4631      	mov	r1, r6
 8012e5a:	4622      	mov	r2, r4
 8012e5c:	f7ff f96c 	bl	8012138 <memcpy>
 8012e60:	4631      	mov	r1, r6
 8012e62:	4638      	mov	r0, r7
 8012e64:	f7ff f97c 	bl	8012160 <_free_r>
 8012e68:	e7e9      	b.n	8012e3e <_realloc_r+0x1c>
 8012e6a:	4635      	mov	r5, r6
 8012e6c:	e7e7      	b.n	8012e3e <_realloc_r+0x1c>

08012e6e <__ssputs_r>:
 8012e6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e72:	688e      	ldr	r6, [r1, #8]
 8012e74:	429e      	cmp	r6, r3
 8012e76:	4682      	mov	sl, r0
 8012e78:	460c      	mov	r4, r1
 8012e7a:	4690      	mov	r8, r2
 8012e7c:	4699      	mov	r9, r3
 8012e7e:	d837      	bhi.n	8012ef0 <__ssputs_r+0x82>
 8012e80:	898a      	ldrh	r2, [r1, #12]
 8012e82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012e86:	d031      	beq.n	8012eec <__ssputs_r+0x7e>
 8012e88:	6825      	ldr	r5, [r4, #0]
 8012e8a:	6909      	ldr	r1, [r1, #16]
 8012e8c:	1a6f      	subs	r7, r5, r1
 8012e8e:	6965      	ldr	r5, [r4, #20]
 8012e90:	2302      	movs	r3, #2
 8012e92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012e96:	fb95 f5f3 	sdiv	r5, r5, r3
 8012e9a:	f109 0301 	add.w	r3, r9, #1
 8012e9e:	443b      	add	r3, r7
 8012ea0:	429d      	cmp	r5, r3
 8012ea2:	bf38      	it	cc
 8012ea4:	461d      	movcc	r5, r3
 8012ea6:	0553      	lsls	r3, r2, #21
 8012ea8:	d530      	bpl.n	8012f0c <__ssputs_r+0x9e>
 8012eaa:	4629      	mov	r1, r5
 8012eac:	f7ff f9a6 	bl	80121fc <_malloc_r>
 8012eb0:	4606      	mov	r6, r0
 8012eb2:	b950      	cbnz	r0, 8012eca <__ssputs_r+0x5c>
 8012eb4:	230c      	movs	r3, #12
 8012eb6:	f8ca 3000 	str.w	r3, [sl]
 8012eba:	89a3      	ldrh	r3, [r4, #12]
 8012ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012ec0:	81a3      	strh	r3, [r4, #12]
 8012ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8012ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012eca:	463a      	mov	r2, r7
 8012ecc:	6921      	ldr	r1, [r4, #16]
 8012ece:	f7ff f933 	bl	8012138 <memcpy>
 8012ed2:	89a3      	ldrh	r3, [r4, #12]
 8012ed4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012ed8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012edc:	81a3      	strh	r3, [r4, #12]
 8012ede:	6126      	str	r6, [r4, #16]
 8012ee0:	6165      	str	r5, [r4, #20]
 8012ee2:	443e      	add	r6, r7
 8012ee4:	1bed      	subs	r5, r5, r7
 8012ee6:	6026      	str	r6, [r4, #0]
 8012ee8:	60a5      	str	r5, [r4, #8]
 8012eea:	464e      	mov	r6, r9
 8012eec:	454e      	cmp	r6, r9
 8012eee:	d900      	bls.n	8012ef2 <__ssputs_r+0x84>
 8012ef0:	464e      	mov	r6, r9
 8012ef2:	4632      	mov	r2, r6
 8012ef4:	4641      	mov	r1, r8
 8012ef6:	6820      	ldr	r0, [r4, #0]
 8012ef8:	f7ff ff78 	bl	8012dec <memmove>
 8012efc:	68a3      	ldr	r3, [r4, #8]
 8012efe:	1b9b      	subs	r3, r3, r6
 8012f00:	60a3      	str	r3, [r4, #8]
 8012f02:	6823      	ldr	r3, [r4, #0]
 8012f04:	441e      	add	r6, r3
 8012f06:	6026      	str	r6, [r4, #0]
 8012f08:	2000      	movs	r0, #0
 8012f0a:	e7dc      	b.n	8012ec6 <__ssputs_r+0x58>
 8012f0c:	462a      	mov	r2, r5
 8012f0e:	f7ff ff88 	bl	8012e22 <_realloc_r>
 8012f12:	4606      	mov	r6, r0
 8012f14:	2800      	cmp	r0, #0
 8012f16:	d1e2      	bne.n	8012ede <__ssputs_r+0x70>
 8012f18:	6921      	ldr	r1, [r4, #16]
 8012f1a:	4650      	mov	r0, sl
 8012f1c:	f7ff f920 	bl	8012160 <_free_r>
 8012f20:	e7c8      	b.n	8012eb4 <__ssputs_r+0x46>
	...

08012f24 <_svfiprintf_r>:
 8012f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f28:	461d      	mov	r5, r3
 8012f2a:	898b      	ldrh	r3, [r1, #12]
 8012f2c:	061f      	lsls	r7, r3, #24
 8012f2e:	b09d      	sub	sp, #116	; 0x74
 8012f30:	4680      	mov	r8, r0
 8012f32:	460c      	mov	r4, r1
 8012f34:	4616      	mov	r6, r2
 8012f36:	d50f      	bpl.n	8012f58 <_svfiprintf_r+0x34>
 8012f38:	690b      	ldr	r3, [r1, #16]
 8012f3a:	b96b      	cbnz	r3, 8012f58 <_svfiprintf_r+0x34>
 8012f3c:	2140      	movs	r1, #64	; 0x40
 8012f3e:	f7ff f95d 	bl	80121fc <_malloc_r>
 8012f42:	6020      	str	r0, [r4, #0]
 8012f44:	6120      	str	r0, [r4, #16]
 8012f46:	b928      	cbnz	r0, 8012f54 <_svfiprintf_r+0x30>
 8012f48:	230c      	movs	r3, #12
 8012f4a:	f8c8 3000 	str.w	r3, [r8]
 8012f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8012f52:	e0c8      	b.n	80130e6 <_svfiprintf_r+0x1c2>
 8012f54:	2340      	movs	r3, #64	; 0x40
 8012f56:	6163      	str	r3, [r4, #20]
 8012f58:	2300      	movs	r3, #0
 8012f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8012f5c:	2320      	movs	r3, #32
 8012f5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012f62:	2330      	movs	r3, #48	; 0x30
 8012f64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012f68:	9503      	str	r5, [sp, #12]
 8012f6a:	f04f 0b01 	mov.w	fp, #1
 8012f6e:	4637      	mov	r7, r6
 8012f70:	463d      	mov	r5, r7
 8012f72:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012f76:	b10b      	cbz	r3, 8012f7c <_svfiprintf_r+0x58>
 8012f78:	2b25      	cmp	r3, #37	; 0x25
 8012f7a:	d13e      	bne.n	8012ffa <_svfiprintf_r+0xd6>
 8012f7c:	ebb7 0a06 	subs.w	sl, r7, r6
 8012f80:	d00b      	beq.n	8012f9a <_svfiprintf_r+0x76>
 8012f82:	4653      	mov	r3, sl
 8012f84:	4632      	mov	r2, r6
 8012f86:	4621      	mov	r1, r4
 8012f88:	4640      	mov	r0, r8
 8012f8a:	f7ff ff70 	bl	8012e6e <__ssputs_r>
 8012f8e:	3001      	adds	r0, #1
 8012f90:	f000 80a4 	beq.w	80130dc <_svfiprintf_r+0x1b8>
 8012f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f96:	4453      	add	r3, sl
 8012f98:	9309      	str	r3, [sp, #36]	; 0x24
 8012f9a:	783b      	ldrb	r3, [r7, #0]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	f000 809d 	beq.w	80130dc <_svfiprintf_r+0x1b8>
 8012fa2:	2300      	movs	r3, #0
 8012fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8012fa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012fac:	9304      	str	r3, [sp, #16]
 8012fae:	9307      	str	r3, [sp, #28]
 8012fb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012fb4:	931a      	str	r3, [sp, #104]	; 0x68
 8012fb6:	462f      	mov	r7, r5
 8012fb8:	2205      	movs	r2, #5
 8012fba:	f817 1b01 	ldrb.w	r1, [r7], #1
 8012fbe:	4850      	ldr	r0, [pc, #320]	; (8013100 <_svfiprintf_r+0x1dc>)
 8012fc0:	f7ed f90e 	bl	80001e0 <memchr>
 8012fc4:	9b04      	ldr	r3, [sp, #16]
 8012fc6:	b9d0      	cbnz	r0, 8012ffe <_svfiprintf_r+0xda>
 8012fc8:	06d9      	lsls	r1, r3, #27
 8012fca:	bf44      	itt	mi
 8012fcc:	2220      	movmi	r2, #32
 8012fce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012fd2:	071a      	lsls	r2, r3, #28
 8012fd4:	bf44      	itt	mi
 8012fd6:	222b      	movmi	r2, #43	; 0x2b
 8012fd8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012fdc:	782a      	ldrb	r2, [r5, #0]
 8012fde:	2a2a      	cmp	r2, #42	; 0x2a
 8012fe0:	d015      	beq.n	801300e <_svfiprintf_r+0xea>
 8012fe2:	9a07      	ldr	r2, [sp, #28]
 8012fe4:	462f      	mov	r7, r5
 8012fe6:	2000      	movs	r0, #0
 8012fe8:	250a      	movs	r5, #10
 8012fea:	4639      	mov	r1, r7
 8012fec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ff0:	3b30      	subs	r3, #48	; 0x30
 8012ff2:	2b09      	cmp	r3, #9
 8012ff4:	d94d      	bls.n	8013092 <_svfiprintf_r+0x16e>
 8012ff6:	b1b8      	cbz	r0, 8013028 <_svfiprintf_r+0x104>
 8012ff8:	e00f      	b.n	801301a <_svfiprintf_r+0xf6>
 8012ffa:	462f      	mov	r7, r5
 8012ffc:	e7b8      	b.n	8012f70 <_svfiprintf_r+0x4c>
 8012ffe:	4a40      	ldr	r2, [pc, #256]	; (8013100 <_svfiprintf_r+0x1dc>)
 8013000:	1a80      	subs	r0, r0, r2
 8013002:	fa0b f000 	lsl.w	r0, fp, r0
 8013006:	4318      	orrs	r0, r3
 8013008:	9004      	str	r0, [sp, #16]
 801300a:	463d      	mov	r5, r7
 801300c:	e7d3      	b.n	8012fb6 <_svfiprintf_r+0x92>
 801300e:	9a03      	ldr	r2, [sp, #12]
 8013010:	1d11      	adds	r1, r2, #4
 8013012:	6812      	ldr	r2, [r2, #0]
 8013014:	9103      	str	r1, [sp, #12]
 8013016:	2a00      	cmp	r2, #0
 8013018:	db01      	blt.n	801301e <_svfiprintf_r+0xfa>
 801301a:	9207      	str	r2, [sp, #28]
 801301c:	e004      	b.n	8013028 <_svfiprintf_r+0x104>
 801301e:	4252      	negs	r2, r2
 8013020:	f043 0302 	orr.w	r3, r3, #2
 8013024:	9207      	str	r2, [sp, #28]
 8013026:	9304      	str	r3, [sp, #16]
 8013028:	783b      	ldrb	r3, [r7, #0]
 801302a:	2b2e      	cmp	r3, #46	; 0x2e
 801302c:	d10c      	bne.n	8013048 <_svfiprintf_r+0x124>
 801302e:	787b      	ldrb	r3, [r7, #1]
 8013030:	2b2a      	cmp	r3, #42	; 0x2a
 8013032:	d133      	bne.n	801309c <_svfiprintf_r+0x178>
 8013034:	9b03      	ldr	r3, [sp, #12]
 8013036:	1d1a      	adds	r2, r3, #4
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	9203      	str	r2, [sp, #12]
 801303c:	2b00      	cmp	r3, #0
 801303e:	bfb8      	it	lt
 8013040:	f04f 33ff 	movlt.w	r3, #4294967295
 8013044:	3702      	adds	r7, #2
 8013046:	9305      	str	r3, [sp, #20]
 8013048:	4d2e      	ldr	r5, [pc, #184]	; (8013104 <_svfiprintf_r+0x1e0>)
 801304a:	7839      	ldrb	r1, [r7, #0]
 801304c:	2203      	movs	r2, #3
 801304e:	4628      	mov	r0, r5
 8013050:	f7ed f8c6 	bl	80001e0 <memchr>
 8013054:	b138      	cbz	r0, 8013066 <_svfiprintf_r+0x142>
 8013056:	2340      	movs	r3, #64	; 0x40
 8013058:	1b40      	subs	r0, r0, r5
 801305a:	fa03 f000 	lsl.w	r0, r3, r0
 801305e:	9b04      	ldr	r3, [sp, #16]
 8013060:	4303      	orrs	r3, r0
 8013062:	3701      	adds	r7, #1
 8013064:	9304      	str	r3, [sp, #16]
 8013066:	7839      	ldrb	r1, [r7, #0]
 8013068:	4827      	ldr	r0, [pc, #156]	; (8013108 <_svfiprintf_r+0x1e4>)
 801306a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801306e:	2206      	movs	r2, #6
 8013070:	1c7e      	adds	r6, r7, #1
 8013072:	f7ed f8b5 	bl	80001e0 <memchr>
 8013076:	2800      	cmp	r0, #0
 8013078:	d038      	beq.n	80130ec <_svfiprintf_r+0x1c8>
 801307a:	4b24      	ldr	r3, [pc, #144]	; (801310c <_svfiprintf_r+0x1e8>)
 801307c:	bb13      	cbnz	r3, 80130c4 <_svfiprintf_r+0x1a0>
 801307e:	9b03      	ldr	r3, [sp, #12]
 8013080:	3307      	adds	r3, #7
 8013082:	f023 0307 	bic.w	r3, r3, #7
 8013086:	3308      	adds	r3, #8
 8013088:	9303      	str	r3, [sp, #12]
 801308a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801308c:	444b      	add	r3, r9
 801308e:	9309      	str	r3, [sp, #36]	; 0x24
 8013090:	e76d      	b.n	8012f6e <_svfiprintf_r+0x4a>
 8013092:	fb05 3202 	mla	r2, r5, r2, r3
 8013096:	2001      	movs	r0, #1
 8013098:	460f      	mov	r7, r1
 801309a:	e7a6      	b.n	8012fea <_svfiprintf_r+0xc6>
 801309c:	2300      	movs	r3, #0
 801309e:	3701      	adds	r7, #1
 80130a0:	9305      	str	r3, [sp, #20]
 80130a2:	4619      	mov	r1, r3
 80130a4:	250a      	movs	r5, #10
 80130a6:	4638      	mov	r0, r7
 80130a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80130ac:	3a30      	subs	r2, #48	; 0x30
 80130ae:	2a09      	cmp	r2, #9
 80130b0:	d903      	bls.n	80130ba <_svfiprintf_r+0x196>
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d0c8      	beq.n	8013048 <_svfiprintf_r+0x124>
 80130b6:	9105      	str	r1, [sp, #20]
 80130b8:	e7c6      	b.n	8013048 <_svfiprintf_r+0x124>
 80130ba:	fb05 2101 	mla	r1, r5, r1, r2
 80130be:	2301      	movs	r3, #1
 80130c0:	4607      	mov	r7, r0
 80130c2:	e7f0      	b.n	80130a6 <_svfiprintf_r+0x182>
 80130c4:	ab03      	add	r3, sp, #12
 80130c6:	9300      	str	r3, [sp, #0]
 80130c8:	4622      	mov	r2, r4
 80130ca:	4b11      	ldr	r3, [pc, #68]	; (8013110 <_svfiprintf_r+0x1ec>)
 80130cc:	a904      	add	r1, sp, #16
 80130ce:	4640      	mov	r0, r8
 80130d0:	f3af 8000 	nop.w
 80130d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80130d8:	4681      	mov	r9, r0
 80130da:	d1d6      	bne.n	801308a <_svfiprintf_r+0x166>
 80130dc:	89a3      	ldrh	r3, [r4, #12]
 80130de:	065b      	lsls	r3, r3, #25
 80130e0:	f53f af35 	bmi.w	8012f4e <_svfiprintf_r+0x2a>
 80130e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80130e6:	b01d      	add	sp, #116	; 0x74
 80130e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130ec:	ab03      	add	r3, sp, #12
 80130ee:	9300      	str	r3, [sp, #0]
 80130f0:	4622      	mov	r2, r4
 80130f2:	4b07      	ldr	r3, [pc, #28]	; (8013110 <_svfiprintf_r+0x1ec>)
 80130f4:	a904      	add	r1, sp, #16
 80130f6:	4640      	mov	r0, r8
 80130f8:	f7ff fa90 	bl	801261c <_printf_i>
 80130fc:	e7ea      	b.n	80130d4 <_svfiprintf_r+0x1b0>
 80130fe:	bf00      	nop
 8013100:	08013c80 	.word	0x08013c80
 8013104:	08013c86 	.word	0x08013c86
 8013108:	08013c8a 	.word	0x08013c8a
 801310c:	00000000 	.word	0x00000000
 8013110:	08012e6f 	.word	0x08012e6f

08013114 <_raise_r>:
 8013114:	291f      	cmp	r1, #31
 8013116:	b538      	push	{r3, r4, r5, lr}
 8013118:	4604      	mov	r4, r0
 801311a:	460d      	mov	r5, r1
 801311c:	d904      	bls.n	8013128 <_raise_r+0x14>
 801311e:	2316      	movs	r3, #22
 8013120:	6003      	str	r3, [r0, #0]
 8013122:	f04f 30ff 	mov.w	r0, #4294967295
 8013126:	bd38      	pop	{r3, r4, r5, pc}
 8013128:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801312a:	b112      	cbz	r2, 8013132 <_raise_r+0x1e>
 801312c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013130:	b94b      	cbnz	r3, 8013146 <_raise_r+0x32>
 8013132:	4620      	mov	r0, r4
 8013134:	f000 f830 	bl	8013198 <_getpid_r>
 8013138:	462a      	mov	r2, r5
 801313a:	4601      	mov	r1, r0
 801313c:	4620      	mov	r0, r4
 801313e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013142:	f000 b817 	b.w	8013174 <_kill_r>
 8013146:	2b01      	cmp	r3, #1
 8013148:	d00a      	beq.n	8013160 <_raise_r+0x4c>
 801314a:	1c59      	adds	r1, r3, #1
 801314c:	d103      	bne.n	8013156 <_raise_r+0x42>
 801314e:	2316      	movs	r3, #22
 8013150:	6003      	str	r3, [r0, #0]
 8013152:	2001      	movs	r0, #1
 8013154:	e7e7      	b.n	8013126 <_raise_r+0x12>
 8013156:	2400      	movs	r4, #0
 8013158:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801315c:	4628      	mov	r0, r5
 801315e:	4798      	blx	r3
 8013160:	2000      	movs	r0, #0
 8013162:	e7e0      	b.n	8013126 <_raise_r+0x12>

08013164 <raise>:
 8013164:	4b02      	ldr	r3, [pc, #8]	; (8013170 <raise+0xc>)
 8013166:	4601      	mov	r1, r0
 8013168:	6818      	ldr	r0, [r3, #0]
 801316a:	f7ff bfd3 	b.w	8013114 <_raise_r>
 801316e:	bf00      	nop
 8013170:	20000258 	.word	0x20000258

08013174 <_kill_r>:
 8013174:	b538      	push	{r3, r4, r5, lr}
 8013176:	4c07      	ldr	r4, [pc, #28]	; (8013194 <_kill_r+0x20>)
 8013178:	2300      	movs	r3, #0
 801317a:	4605      	mov	r5, r0
 801317c:	4608      	mov	r0, r1
 801317e:	4611      	mov	r1, r2
 8013180:	6023      	str	r3, [r4, #0]
 8013182:	f7f1 ff47 	bl	8005014 <_kill>
 8013186:	1c43      	adds	r3, r0, #1
 8013188:	d102      	bne.n	8013190 <_kill_r+0x1c>
 801318a:	6823      	ldr	r3, [r4, #0]
 801318c:	b103      	cbz	r3, 8013190 <_kill_r+0x1c>
 801318e:	602b      	str	r3, [r5, #0]
 8013190:	bd38      	pop	{r3, r4, r5, pc}
 8013192:	bf00      	nop
 8013194:	20002474 	.word	0x20002474

08013198 <_getpid_r>:
 8013198:	f7f1 bf34 	b.w	8005004 <_getpid>

0801319c <__sread>:
 801319c:	b510      	push	{r4, lr}
 801319e:	460c      	mov	r4, r1
 80131a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131a4:	f000 f89c 	bl	80132e0 <_read_r>
 80131a8:	2800      	cmp	r0, #0
 80131aa:	bfab      	itete	ge
 80131ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80131ae:	89a3      	ldrhlt	r3, [r4, #12]
 80131b0:	181b      	addge	r3, r3, r0
 80131b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80131b6:	bfac      	ite	ge
 80131b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80131ba:	81a3      	strhlt	r3, [r4, #12]
 80131bc:	bd10      	pop	{r4, pc}

080131be <__swrite>:
 80131be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131c2:	461f      	mov	r7, r3
 80131c4:	898b      	ldrh	r3, [r1, #12]
 80131c6:	05db      	lsls	r3, r3, #23
 80131c8:	4605      	mov	r5, r0
 80131ca:	460c      	mov	r4, r1
 80131cc:	4616      	mov	r6, r2
 80131ce:	d505      	bpl.n	80131dc <__swrite+0x1e>
 80131d0:	2302      	movs	r3, #2
 80131d2:	2200      	movs	r2, #0
 80131d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131d8:	f000 f868 	bl	80132ac <_lseek_r>
 80131dc:	89a3      	ldrh	r3, [r4, #12]
 80131de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80131e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80131e6:	81a3      	strh	r3, [r4, #12]
 80131e8:	4632      	mov	r2, r6
 80131ea:	463b      	mov	r3, r7
 80131ec:	4628      	mov	r0, r5
 80131ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80131f2:	f000 b817 	b.w	8013224 <_write_r>

080131f6 <__sseek>:
 80131f6:	b510      	push	{r4, lr}
 80131f8:	460c      	mov	r4, r1
 80131fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131fe:	f000 f855 	bl	80132ac <_lseek_r>
 8013202:	1c43      	adds	r3, r0, #1
 8013204:	89a3      	ldrh	r3, [r4, #12]
 8013206:	bf15      	itete	ne
 8013208:	6560      	strne	r0, [r4, #84]	; 0x54
 801320a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801320e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013212:	81a3      	strheq	r3, [r4, #12]
 8013214:	bf18      	it	ne
 8013216:	81a3      	strhne	r3, [r4, #12]
 8013218:	bd10      	pop	{r4, pc}

0801321a <__sclose>:
 801321a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801321e:	f000 b813 	b.w	8013248 <_close_r>
	...

08013224 <_write_r>:
 8013224:	b538      	push	{r3, r4, r5, lr}
 8013226:	4c07      	ldr	r4, [pc, #28]	; (8013244 <_write_r+0x20>)
 8013228:	4605      	mov	r5, r0
 801322a:	4608      	mov	r0, r1
 801322c:	4611      	mov	r1, r2
 801322e:	2200      	movs	r2, #0
 8013230:	6022      	str	r2, [r4, #0]
 8013232:	461a      	mov	r2, r3
 8013234:	f7f1 ff25 	bl	8005082 <_write>
 8013238:	1c43      	adds	r3, r0, #1
 801323a:	d102      	bne.n	8013242 <_write_r+0x1e>
 801323c:	6823      	ldr	r3, [r4, #0]
 801323e:	b103      	cbz	r3, 8013242 <_write_r+0x1e>
 8013240:	602b      	str	r3, [r5, #0]
 8013242:	bd38      	pop	{r3, r4, r5, pc}
 8013244:	20002474 	.word	0x20002474

08013248 <_close_r>:
 8013248:	b538      	push	{r3, r4, r5, lr}
 801324a:	4c06      	ldr	r4, [pc, #24]	; (8013264 <_close_r+0x1c>)
 801324c:	2300      	movs	r3, #0
 801324e:	4605      	mov	r5, r0
 8013250:	4608      	mov	r0, r1
 8013252:	6023      	str	r3, [r4, #0]
 8013254:	f7f1 ff31 	bl	80050ba <_close>
 8013258:	1c43      	adds	r3, r0, #1
 801325a:	d102      	bne.n	8013262 <_close_r+0x1a>
 801325c:	6823      	ldr	r3, [r4, #0]
 801325e:	b103      	cbz	r3, 8013262 <_close_r+0x1a>
 8013260:	602b      	str	r3, [r5, #0]
 8013262:	bd38      	pop	{r3, r4, r5, pc}
 8013264:	20002474 	.word	0x20002474

08013268 <_fstat_r>:
 8013268:	b538      	push	{r3, r4, r5, lr}
 801326a:	4c07      	ldr	r4, [pc, #28]	; (8013288 <_fstat_r+0x20>)
 801326c:	2300      	movs	r3, #0
 801326e:	4605      	mov	r5, r0
 8013270:	4608      	mov	r0, r1
 8013272:	4611      	mov	r1, r2
 8013274:	6023      	str	r3, [r4, #0]
 8013276:	f7f1 ff2c 	bl	80050d2 <_fstat>
 801327a:	1c43      	adds	r3, r0, #1
 801327c:	d102      	bne.n	8013284 <_fstat_r+0x1c>
 801327e:	6823      	ldr	r3, [r4, #0]
 8013280:	b103      	cbz	r3, 8013284 <_fstat_r+0x1c>
 8013282:	602b      	str	r3, [r5, #0]
 8013284:	bd38      	pop	{r3, r4, r5, pc}
 8013286:	bf00      	nop
 8013288:	20002474 	.word	0x20002474

0801328c <_isatty_r>:
 801328c:	b538      	push	{r3, r4, r5, lr}
 801328e:	4c06      	ldr	r4, [pc, #24]	; (80132a8 <_isatty_r+0x1c>)
 8013290:	2300      	movs	r3, #0
 8013292:	4605      	mov	r5, r0
 8013294:	4608      	mov	r0, r1
 8013296:	6023      	str	r3, [r4, #0]
 8013298:	f7f1 ff2b 	bl	80050f2 <_isatty>
 801329c:	1c43      	adds	r3, r0, #1
 801329e:	d102      	bne.n	80132a6 <_isatty_r+0x1a>
 80132a0:	6823      	ldr	r3, [r4, #0]
 80132a2:	b103      	cbz	r3, 80132a6 <_isatty_r+0x1a>
 80132a4:	602b      	str	r3, [r5, #0]
 80132a6:	bd38      	pop	{r3, r4, r5, pc}
 80132a8:	20002474 	.word	0x20002474

080132ac <_lseek_r>:
 80132ac:	b538      	push	{r3, r4, r5, lr}
 80132ae:	4c07      	ldr	r4, [pc, #28]	; (80132cc <_lseek_r+0x20>)
 80132b0:	4605      	mov	r5, r0
 80132b2:	4608      	mov	r0, r1
 80132b4:	4611      	mov	r1, r2
 80132b6:	2200      	movs	r2, #0
 80132b8:	6022      	str	r2, [r4, #0]
 80132ba:	461a      	mov	r2, r3
 80132bc:	f7f1 ff24 	bl	8005108 <_lseek>
 80132c0:	1c43      	adds	r3, r0, #1
 80132c2:	d102      	bne.n	80132ca <_lseek_r+0x1e>
 80132c4:	6823      	ldr	r3, [r4, #0]
 80132c6:	b103      	cbz	r3, 80132ca <_lseek_r+0x1e>
 80132c8:	602b      	str	r3, [r5, #0]
 80132ca:	bd38      	pop	{r3, r4, r5, pc}
 80132cc:	20002474 	.word	0x20002474

080132d0 <_malloc_usable_size_r>:
 80132d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80132d4:	1f18      	subs	r0, r3, #4
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	bfbc      	itt	lt
 80132da:	580b      	ldrlt	r3, [r1, r0]
 80132dc:	18c0      	addlt	r0, r0, r3
 80132de:	4770      	bx	lr

080132e0 <_read_r>:
 80132e0:	b538      	push	{r3, r4, r5, lr}
 80132e2:	4c07      	ldr	r4, [pc, #28]	; (8013300 <_read_r+0x20>)
 80132e4:	4605      	mov	r5, r0
 80132e6:	4608      	mov	r0, r1
 80132e8:	4611      	mov	r1, r2
 80132ea:	2200      	movs	r2, #0
 80132ec:	6022      	str	r2, [r4, #0]
 80132ee:	461a      	mov	r2, r3
 80132f0:	f7f1 feaa 	bl	8005048 <_read>
 80132f4:	1c43      	adds	r3, r0, #1
 80132f6:	d102      	bne.n	80132fe <_read_r+0x1e>
 80132f8:	6823      	ldr	r3, [r4, #0]
 80132fa:	b103      	cbz	r3, 80132fe <_read_r+0x1e>
 80132fc:	602b      	str	r3, [r5, #0]
 80132fe:	bd38      	pop	{r3, r4, r5, pc}
 8013300:	20002474 	.word	0x20002474

08013304 <round>:
 8013304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013306:	ec57 6b10 	vmov	r6, r7, d0
 801330a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 801330e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8013312:	2c13      	cmp	r4, #19
 8013314:	463b      	mov	r3, r7
 8013316:	463d      	mov	r5, r7
 8013318:	dc17      	bgt.n	801334a <round+0x46>
 801331a:	2c00      	cmp	r4, #0
 801331c:	da09      	bge.n	8013332 <round+0x2e>
 801331e:	3401      	adds	r4, #1
 8013320:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8013324:	d103      	bne.n	801332e <round+0x2a>
 8013326:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801332a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801332e:	2100      	movs	r1, #0
 8013330:	e02c      	b.n	801338c <round+0x88>
 8013332:	4a18      	ldr	r2, [pc, #96]	; (8013394 <round+0x90>)
 8013334:	4122      	asrs	r2, r4
 8013336:	4217      	tst	r7, r2
 8013338:	d100      	bne.n	801333c <round+0x38>
 801333a:	b19e      	cbz	r6, 8013364 <round+0x60>
 801333c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013340:	4123      	asrs	r3, r4
 8013342:	442b      	add	r3, r5
 8013344:	ea23 0302 	bic.w	r3, r3, r2
 8013348:	e7f1      	b.n	801332e <round+0x2a>
 801334a:	2c33      	cmp	r4, #51	; 0x33
 801334c:	dd0d      	ble.n	801336a <round+0x66>
 801334e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8013352:	d107      	bne.n	8013364 <round+0x60>
 8013354:	4630      	mov	r0, r6
 8013356:	4639      	mov	r1, r7
 8013358:	ee10 2a10 	vmov	r2, s0
 801335c:	f7ec ff96 	bl	800028c <__adddf3>
 8013360:	4606      	mov	r6, r0
 8013362:	460f      	mov	r7, r1
 8013364:	ec47 6b10 	vmov	d0, r6, r7
 8013368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801336a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 801336e:	f04f 30ff 	mov.w	r0, #4294967295
 8013372:	40d0      	lsrs	r0, r2
 8013374:	4206      	tst	r6, r0
 8013376:	d0f5      	beq.n	8013364 <round+0x60>
 8013378:	2201      	movs	r2, #1
 801337a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801337e:	fa02 f404 	lsl.w	r4, r2, r4
 8013382:	1931      	adds	r1, r6, r4
 8013384:	bf28      	it	cs
 8013386:	189b      	addcs	r3, r3, r2
 8013388:	ea21 0100 	bic.w	r1, r1, r0
 801338c:	461f      	mov	r7, r3
 801338e:	460e      	mov	r6, r1
 8013390:	e7e8      	b.n	8013364 <round+0x60>
 8013392:	bf00      	nop
 8013394:	000fffff 	.word	0x000fffff

08013398 <_init>:
 8013398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801339a:	bf00      	nop
 801339c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801339e:	bc08      	pop	{r3}
 80133a0:	469e      	mov	lr, r3
 80133a2:	4770      	bx	lr

080133a4 <_fini>:
 80133a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133a6:	bf00      	nop
 80133a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80133aa:	bc08      	pop	{r3}
 80133ac:	469e      	mov	lr, r3
 80133ae:	4770      	bx	lr
