INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Main_Memory' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Main_Memory'...
WARNING:sim - A core named 'Main_Memory' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Main_Memory'...
Delivering associated files for 'Main_Memory'...
Delivering EJava files for 'Main_Memory'...
Generating implementation netlist for 'Main_Memory'...
INFO:sim - Pre-processing HDL files for 'Main_Memory'...
Running synthesis for 'Main_Memory'
Running ngcbuild...
Writing VEO instantiation template for 'Main_Memory'...
Writing Verilog behavioral simulation model for 'Main_Memory'...
WARNING:sim - Overwriting existing file
   I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory/doc/blk_mem_gen_v7_3_vinfo.h
   tml with file from view xilinx_documentation
Delivered 1 file into directory I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Main_Memory'...
Generating metadata file...
Regenerating ISE project file for 'Main_Memory'...
Generating ISE project...
XCO file found: Main_Memory.xco
XMDF file found: Main_Memory_xmdf.tcl
Adding I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.asy -view all
-origin_type imported
Adding I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.ngc -view all
-origin_type created
Checking file "I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.ngc" for project
device match ...
File "I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.ngc" device information
matches project device.
Adding I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.sym -view all
-origin_type imported
Adding I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding I:/Git/Tronsister/ipcore_dir/tmp/_cg/Main_Memory.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Main_Memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Main_Memory'.
