Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding button_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding dma [altera_avalon_dma 18.1]
Progress: Parameterizing module dma
Progress: Adding en_fpga [altera_avalon_pio 18.1]
Progress: Parameterizing module en_fpga
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sram_flag [altera_avalon_pio 18.1]
Progress: Parameterizing module sram_flag
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Info: soc_system.sram_flag: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.dma: Interrupt sender dma.irq is not connected to an interrupt receiver
Warning: soc_system.: You have exported the interface SRAM.s2 but not its associated clock interface.  Export the driver of SRAM.clk2
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding button_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding dma [altera_avalon_dma 18.1]
Progress: Parameterizing module dma
Progress: Adding en_fpga [altera_avalon_pio 18.1]
Progress: Parameterizing module en_fpga
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sram_flag [altera_avalon_pio 18.1]
Progress: Parameterizing module sram_flag
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Info: soc_system.sram_flag: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.dma: Interrupt sender dma.irq is not connected to an interrupt receiver
Warning: soc_system.: You have exported the interface SRAM.s2 but not its associated clock interface.  Export the driver of SRAM.clk2
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src6 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_002.sink6
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: SRAM: Starting RTL generation for module 'soc_system_SRAM'
Info: SRAM:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_SRAM --dir=/tmp/alt7966_8947186906045317533.dir/0002_SRAM_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0002_SRAM_gen//soc_system_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'soc_system_SRAM'
Info: SRAM: "soc_system" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7966_8947186906045317533.dir/0003_button_pio_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7966_8947186906045317533.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: dma: softresetEnable = 1
Info: dma: Starting RTL generation for module 'soc_system_dma'
Info: dma:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma --dir=/tmp/alt7966_8947186906045317533.dir/0005_dma_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0005_dma_gen//soc_system_dma_component_configuration.pl  --do_build_sim=0  ]
Info: dma: # 2019.03.11 14:59:34 (*)   soc_system_dma: allowing these transactions: word, byte_access
Info: dma: Done RTL generation for module 'soc_system_dma'
Info: dma: "soc_system" instantiated altera_avalon_dma "dma"
Info: en_fpga: Starting RTL generation for module 'soc_system_en_fpga'
Info: en_fpga:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_en_fpga --dir=/tmp/alt7966_8947186906045317533.dir/0006_en_fpga_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0006_en_fpga_gen//soc_system_en_fpga_component_configuration.pl  --do_build_sim=0  ]
Info: en_fpga: Done RTL generation for module 'soc_system_en_fpga'
Info: en_fpga: "soc_system" instantiated altera_avalon_pio "en_fpga"
Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7966_8947186906045317533.dir/0008_jtag_uart_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0008_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7966_8947186906045317533.dir/0009_led_pio_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0009_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: pll: "soc_system" instantiated altera_pll "pll"
Info: sram_flag: Starting RTL generation for module 'soc_system_sram_flag'
Info: sram_flag:   Generation command is [exec /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dshatwell/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dshatwell/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dshatwell/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_sram_flag --dir=/tmp/alt7966_8947186906045317533.dir/0011_sram_flag_gen/ --quartus_dir=/home/dshatwell/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7966_8947186906045317533.dir/0011_sram_flag_gen//soc_system_sram_flag_component_configuration.pl  --do_build_sim=0  ]
Info: sram_flag: Done RTL generation for module 'soc_system_sram_flag'
Info: sram_flag: "soc_system" instantiated altera_avalon_pio "sram_flag"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: jtag_uart_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_avalon_jtag_slave_burst_adapter"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/dshatwell/intelFPGA_lite/18.1/projects/proyecto_roj_v6/DE0_NANO_SOC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 67 modules, 135 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
