<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/config/i386/i386.md</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - i386.md<span style="font-size: 80%;"> (source / <a href="i386.md.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">18050</td>
            <td class="headerCovTableEntry">20124</td>
            <td class="headerCovTableEntryMed">89.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1080</td>
            <td class="headerCovTableEntry">1479</td>
            <td class="headerCovTableEntryLo">73.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : ;; GCC machine description for IA-32 and x86-64.</a>
<span class="lineNum">       2 </span>            : ;; Copyright (C) 1988-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : ;; Mostly by William Schelter.
<span class="lineNum">       4 </span>            : ;; x86_64 support added by Jan Hubicka
<span class="lineNum">       5 </span>            : ;;
<span class="lineNum">       6 </span>            : ;; This file is part of GCC.
<span class="lineNum">       7 </span>            : ;;
<span class="lineNum">       8 </span>            : ;; GCC is free software; you can redistribute it and/or modify
<span class="lineNum">       9 </span>            : ;; it under the terms of the GNU General Public License as published by
<span class="lineNum">      10 </span>            : ;; the Free Software Foundation; either version 3, or (at your option)
<span class="lineNum">      11 </span>            : ;; any later version.
<span class="lineNum">      12 </span>            : ;;
<span class="lineNum">      13 </span>            : ;; GCC is distributed in the hope that it will be useful,
<span class="lineNum">      14 </span>            : ;; but WITHOUT ANY WARRANTY; without even the implied warranty of
<span class="lineNum">      15 </span>            : ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<span class="lineNum">      16 </span>            : ;; GNU General Public License for more details.
<span class="lineNum">      17 </span>            : ;;
<span class="lineNum">      18 </span>            : ;; You should have received a copy of the GNU General Public License
<span class="lineNum">      19 </span>            : ;; along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      20 </span>            : ;; &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      21 </span>            : ;;
<span class="lineNum">      22 </span>            : ;; The original PO technology requires these to be ordered by speed,
<span class="lineNum">      23 </span>            : ;; so that assigner will pick the fastest.
<span class="lineNum">      24 </span>            : ;;
<span class="lineNum">      25 </span>            : ;; See file &quot;rtl.def&quot; for documentation on define_insn, match_*, et. al.
<span class="lineNum">      26 </span>            : ;;
<span class="lineNum">      27 </span>            : ;; The special asm out single letter directives following a '%' are:
<span class="lineNum">      28 </span>            : ;; L,W,B,Q,S,T -- print the opcode suffix for specified size of operand.
<span class="lineNum">      29 </span>            : ;; C -- print opcode suffix for set/cmov insn.
<span class="lineNum">      30 </span>            : ;; c -- like C, but print reversed condition
<span class="lineNum">      31 </span>            : ;; F,f -- likewise, but for floating-point.
<span class="lineNum">      32 </span>            : ;; O -- if HAVE_AS_IX86_CMOV_SUN_SYNTAX, expand to &quot;w.&quot;, &quot;l.&quot; or &quot;q.&quot;,
<span class="lineNum">      33 </span>            : ;;      otherwise nothing
<span class="lineNum">      34 </span>            : ;; R -- print the prefix for register names.
<span class="lineNum">      35 </span>            : ;; z -- print the opcode suffix for the size of the current operand.
<span class="lineNum">      36 </span>            : ;; Z -- likewise, with special suffixes for x87 instructions.
<span class="lineNum">      37 </span>            : ;; * -- print a star (in certain assembler syntax)
<span class="lineNum">      38 </span>            : ;; A -- print an absolute memory reference.
<span class="lineNum">      39 </span>            : ;; E -- print address with DImode register names if TARGET_64BIT.
<span class="lineNum">      40 </span>            : ;; w -- print the operand as if it's a &quot;word&quot; (HImode) even if it isn't.
<span class="lineNum">      41 </span>            : ;; s -- print a shift double count, followed by the assemblers argument
<span class="lineNum">      42 </span>            : ;;      delimiter.
<span class="lineNum">      43 </span>            : ;; b -- print the QImode name of the register for the indicated operand.
<span class="lineNum">      44 </span>            : ;;      %b0 would print %al if operands[0] is reg 0.
<span class="lineNum">      45 </span>            : ;; w --  likewise, print the HImode name of the register.
<span class="lineNum">      46 </span>            : ;; k --  likewise, print the SImode name of the register.
<span class="lineNum">      47 </span>            : ;; q --  likewise, print the DImode name of the register.
<span class="lineNum">      48 </span>            : ;; x --  likewise, print the V4SFmode name of the register.
<span class="lineNum">      49 </span>            : ;; t --  likewise, print the V8SFmode name of the register.
<span class="lineNum">      50 </span>            : ;; h -- print the QImode name for a &quot;high&quot; register, either ah, bh, ch or dh.
<span class="lineNum">      51 </span>            : ;; y -- print &quot;st(0)&quot; instead of &quot;st&quot; as a register.
<span class="lineNum">      52 </span>            : ;; d -- print duplicated register operand for AVX instruction.
<span class="lineNum">      53 </span>            : ;; D -- print condition for SSE cmp instruction.
<span class="lineNum">      54 </span>            : ;; P -- if PIC, print an @PLT suffix.
<span class="lineNum">      55 </span>            : ;; p -- print raw symbol name.
<span class="lineNum">      56 </span>            : ;; X -- don't print any sort of PIC '@' suffix for a symbol.
<span class="lineNum">      57 </span>            : ;; &amp; -- print some in-use local-dynamic symbol name.
<span class="lineNum">      58 </span>            : ;; H -- print a memory address offset by 8; used for sse high-parts
<span class="lineNum">      59 </span>            : ;; K -- print HLE lock prefix
<span class="lineNum">      60 </span>            : ;; Y -- print condition for XOP pcom* instruction.
<span class="lineNum">      61 </span>            : ;; + -- print a branch hint as 'cs' or 'ds' prefix
<span class="lineNum">      62 </span>            : ;; ; -- print a semicolon (after prefixes due to bug in older gas).
<span class="lineNum">      63 </span>            : ;; ~ -- print &quot;i&quot; if TARGET_AVX2, &quot;f&quot; otherwise.
<span class="lineNum">      64 </span>            : ;; ^ -- print addr32 prefix if TARGET_64BIT and Pmode != word_mode
<span class="lineNum">      65 </span>            : ;; ! -- print NOTRACK prefix for jxx/call/ret instructions if required.
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span>            : (define_c_enum &quot;unspec&quot; [
<span class="lineNum">      68 </span>            :   ;; Relocation specifiers
<span class="lineNum">      69 </span>            :   UNSPEC_GOT
<span class="lineNum">      70 </span>            :   UNSPEC_GOTOFF
<span class="lineNum">      71 </span>            :   UNSPEC_GOTPCREL
<span class="lineNum">      72 </span>            :   UNSPEC_GOTTPOFF
<span class="lineNum">      73 </span>            :   UNSPEC_TPOFF
<span class="lineNum">      74 </span>            :   UNSPEC_NTPOFF
<span class="lineNum">      75 </span>            :   UNSPEC_DTPOFF
<span class="lineNum">      76 </span>            :   UNSPEC_GOTNTPOFF
<span class="lineNum">      77 </span>            :   UNSPEC_INDNTPOFF
<span class="lineNum">      78 </span>            :   UNSPEC_PLTOFF
<span class="lineNum">      79 </span>            :   UNSPEC_MACHOPIC_OFFSET
<span class="lineNum">      80 </span>            :   UNSPEC_PCREL
<span class="lineNum">      81 </span>            :   UNSPEC_SIZEOF
<span class="lineNum">      82 </span>            : 
<span class="lineNum">      83 </span>            :   ;; Prologue support
<span class="lineNum">      84 </span>            :   UNSPEC_STACK_ALLOC
<span class="lineNum">      85 </span>            :   UNSPEC_SET_GOT
<span class="lineNum">      86 </span>            :   UNSPEC_SET_RIP
<span class="lineNum">      87 </span>            :   UNSPEC_SET_GOT_OFFSET
<span class="lineNum">      88 </span>            :   UNSPEC_MEMORY_BLOCKAGE
<span class="lineNum">      89 </span>            :   UNSPEC_PROBE_STACK
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            :   ;; TLS support
<span class="lineNum">      92 </span>            :   UNSPEC_TP
<span class="lineNum">      93 </span>            :   UNSPEC_TLS_GD
<span class="lineNum">      94 </span>            :   UNSPEC_TLS_LD_BASE
<span class="lineNum">      95 </span>            :   UNSPEC_TLSDESC
<span class="lineNum">      96 </span>            :   UNSPEC_TLS_IE_SUN
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            :   ;; Other random patterns
<span class="lineNum">      99 </span>            :   UNSPEC_SCAS
<span class="lineNum">     100 </span>            :   UNSPEC_FNSTSW
<span class="lineNum">     101 </span>            :   UNSPEC_SAHF
<span class="lineNum">     102 </span>            :   UNSPEC_NOTRAP
<span class="lineNum">     103 </span>            :   UNSPEC_PARITY
<span class="lineNum">     104 </span>            :   UNSPEC_FSTCW
<span class="lineNum">     105 </span>            :   UNSPEC_FLDCW
<span class="lineNum">     106 </span>            :   UNSPEC_REP
<span class="lineNum">     107 </span>            :   UNSPEC_LD_MPIC        ; load_macho_picbase
<span class="lineNum">     108 </span>            :   UNSPEC_TRUNC_NOOP
<span class="lineNum">     109 </span>            :   UNSPEC_DIV_ALREADY_SPLIT
<span class="lineNum">     110 </span>            :   UNSPEC_PAUSE
<span class="lineNum">     111 </span>            :   UNSPEC_LEA_ADDR
<span class="lineNum">     112 </span>            :   UNSPEC_XBEGIN_ABORT
<span class="lineNum">     113 </span>            :   UNSPEC_STOS
<span class="lineNum">     114 </span>            :   UNSPEC_PEEPSIB
<span class="lineNum">     115 </span>            :   UNSPEC_INSN_FALSE_DEP
<span class="lineNum">     116 </span>            :   UNSPEC_SBB
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span>            :   ;; For SSE/MMX support:
<span class="lineNum">     119 </span>            :   UNSPEC_FIX_NOTRUNC
<span class="lineNum">     120 </span>            :   UNSPEC_MASKMOV
<span class="lineNum">     121 </span>            :   UNSPEC_MOVMSK
<span class="lineNum">     122 </span>            :   UNSPEC_RCP
<span class="lineNum">     123 </span>            :   UNSPEC_RSQRT
<span class="lineNum">     124 </span>            :   UNSPEC_PSADBW
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span>            :   ;; Generic math support
<span class="lineNum">     127 </span>            :   UNSPEC_COPYSIGN
<span class="lineNum">     128 </span>            :   UNSPEC_IEEE_MIN       ; not commutative
<span class="lineNum">     129 </span>            :   UNSPEC_IEEE_MAX       ; not commutative
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            :   ;; x87 Floating point
<span class="lineNum">     132 </span>            :   UNSPEC_SIN
<span class="lineNum">     133 </span>            :   UNSPEC_COS
<span class="lineNum">     134 </span>            :   UNSPEC_FPATAN
<span class="lineNum">     135 </span>            :   UNSPEC_FYL2X
<span class="lineNum">     136 </span>            :   UNSPEC_FYL2XP1
<span class="lineNum">     137 </span>            :   UNSPEC_FRNDINT
<span class="lineNum">     138 </span>            :   UNSPEC_FIST
<span class="lineNum">     139 </span>            :   UNSPEC_F2XM1
<span class="lineNum">     140 </span>            :   UNSPEC_TAN
<span class="lineNum">     141 </span>            :   UNSPEC_FXAM
<span class="lineNum">     142 </span>            : 
<span class="lineNum">     143 </span>            :   ;; x87 Rounding
<span class="lineNum">     144 </span>            :   UNSPEC_FRNDINT_FLOOR
<span class="lineNum">     145 </span>            :   UNSPEC_FRNDINT_CEIL
<span class="lineNum">     146 </span>            :   UNSPEC_FRNDINT_TRUNC
<span class="lineNum">     147 </span>            :   UNSPEC_FRNDINT_MASK_PM
<span class="lineNum">     148 </span>            :   UNSPEC_FIST_FLOOR
<span class="lineNum">     149 </span>            :   UNSPEC_FIST_CEIL
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span>            :   ;; x87 Double output FP
<span class="lineNum">     152 </span>            :   UNSPEC_SINCOS_COS
<span class="lineNum">     153 </span>            :   UNSPEC_SINCOS_SIN
<span class="lineNum">     154 </span>            :   UNSPEC_XTRACT_FRACT
<span class="lineNum">     155 </span>            :   UNSPEC_XTRACT_EXP
<span class="lineNum">     156 </span>            :   UNSPEC_FSCALE_FRACT
<span class="lineNum">     157 </span>            :   UNSPEC_FSCALE_EXP
<span class="lineNum">     158 </span>            :   UNSPEC_FPREM_F
<span class="lineNum">     159 </span>            :   UNSPEC_FPREM_U
<span class="lineNum">     160 </span>            :   UNSPEC_FPREM1_F
<span class="lineNum">     161 </span>            :   UNSPEC_FPREM1_U
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span>            :   UNSPEC_C2_FLAG
<span class="lineNum">     164 </span>            :   UNSPEC_FXAM_MEM
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span>            :   ;; SSP patterns
<span class="lineNum">     167 </span>            :   UNSPEC_SP_SET
<span class="lineNum">     168 </span>            :   UNSPEC_SP_TEST
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            :   ;; For ROUND support
<span class="lineNum">     171 </span>            :   UNSPEC_ROUND
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            :   ;; For CRC32 support
<span class="lineNum">     174 </span>            :   UNSPEC_CRC32
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            :   ;; For LZCNT suppoprt
<span class="lineNum">     177 </span>            :   UNSPEC_LZCNT
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span>            :   ;; For BMI support
<span class="lineNum">     180 </span>            :   UNSPEC_TZCNT
<span class="lineNum">     181 </span>            :   UNSPEC_BEXTR
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            :   ;; For BMI2 support
<span class="lineNum">     184 </span>            :   UNSPEC_PDEP
<span class="lineNum">     185 </span>            :   UNSPEC_PEXT
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span>            :   ;; IRET support
<span class="lineNum">     188 </span>            :   UNSPEC_INTERRUPT_RETURN
<span class="lineNum">     189 </span>            : ])
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span>            : (define_c_enum &quot;unspecv&quot; [
<span class="lineNum">     192 </span>            :   UNSPECV_UD2
<span class="lineNum">     193 </span>            :   UNSPECV_BLOCKAGE
<span class="lineNum">     194 </span>            :   UNSPECV_STACK_PROBE
<span class="lineNum">     195 </span>            :   UNSPECV_PROBE_STACK_RANGE
<span class="lineNum">     196 </span>            :   UNSPECV_ALIGN
<span class="lineNum">     197 </span>            :   UNSPECV_PROLOGUE_USE
<span class="lineNum">     198 </span>            :   UNSPECV_SPLIT_STACK_RETURN
<span class="lineNum">     199 </span>            :   UNSPECV_CLD
<span class="lineNum">     200 </span>            :   UNSPECV_NOPS
<span class="lineNum">     201 </span>            :   UNSPECV_RDTSC
<span class="lineNum">     202 </span>            :   UNSPECV_RDTSCP
<span class="lineNum">     203 </span>            :   UNSPECV_RDPMC
<span class="lineNum">     204 </span>            :   UNSPECV_LLWP_INTRINSIC
<span class="lineNum">     205 </span>            :   UNSPECV_SLWP_INTRINSIC
<span class="lineNum">     206 </span>            :   UNSPECV_LWPVAL_INTRINSIC
<span class="lineNum">     207 </span>            :   UNSPECV_LWPINS_INTRINSIC
<span class="lineNum">     208 </span>            :   UNSPECV_RDFSBASE
<span class="lineNum">     209 </span>            :   UNSPECV_RDGSBASE
<span class="lineNum">     210 </span>            :   UNSPECV_WRFSBASE
<span class="lineNum">     211 </span>            :   UNSPECV_WRGSBASE
<span class="lineNum">     212 </span>            :   UNSPECV_FXSAVE
<span class="lineNum">     213 </span>            :   UNSPECV_FXRSTOR
<span class="lineNum">     214 </span>            :   UNSPECV_FXSAVE64
<span class="lineNum">     215 </span>            :   UNSPECV_FXRSTOR64
<span class="lineNum">     216 </span>            :   UNSPECV_XSAVE
<span class="lineNum">     217 </span>            :   UNSPECV_XRSTOR
<span class="lineNum">     218 </span>            :   UNSPECV_XSAVE64
<span class="lineNum">     219 </span>            :   UNSPECV_XRSTOR64
<span class="lineNum">     220 </span>            :   UNSPECV_XSAVEOPT
<span class="lineNum">     221 </span>            :   UNSPECV_XSAVEOPT64
<span class="lineNum">     222 </span>            :   UNSPECV_XSAVES
<span class="lineNum">     223 </span>            :   UNSPECV_XRSTORS
<span class="lineNum">     224 </span>            :   UNSPECV_XSAVES64
<span class="lineNum">     225 </span>            :   UNSPECV_XRSTORS64
<span class="lineNum">     226 </span>            :   UNSPECV_XSAVEC
<span class="lineNum">     227 </span>            :   UNSPECV_XSAVEC64
<span class="lineNum">     228 </span>            :   UNSPECV_XGETBV
<span class="lineNum">     229 </span>            :   UNSPECV_XSETBV
<span class="lineNum">     230 </span>            :   UNSPECV_WBINVD
<span class="lineNum">     231 </span>            :   UNSPECV_WBNOINVD
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            :   ;; For atomic compound assignments.
<span class="lineNum">     234 </span>            :   UNSPECV_FNSTENV
<span class="lineNum">     235 </span>            :   UNSPECV_FLDENV
<span class="lineNum">     236 </span>            :   UNSPECV_FNSTSW
<span class="lineNum">     237 </span>            :   UNSPECV_FNCLEX
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            :   ;; For RDRAND support
<span class="lineNum">     240 </span>            :   UNSPECV_RDRAND
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span>            :   ;; For RDSEED support
<span class="lineNum">     243 </span>            :   UNSPECV_RDSEED
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span>            :   ;; For RTM support
<span class="lineNum">     246 </span>            :   UNSPECV_XBEGIN
<span class="lineNum">     247 </span>            :   UNSPECV_XEND
<span class="lineNum">     248 </span>            :   UNSPECV_XABORT
<span class="lineNum">     249 </span>            :   UNSPECV_XTEST
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            :   UNSPECV_NLGR
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span>            :   ;; For CLWB support
<span class="lineNum">     254 </span>            :   UNSPECV_CLWB
<span class="lineNum">     255 </span>            : 
<span class="lineNum">     256 </span>            :   ;; For CLFLUSHOPT support
<span class="lineNum">     257 </span>            :   UNSPECV_CLFLUSHOPT
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span>            :   ;; For MONITORX and MWAITX support 
<span class="lineNum">     260 </span>            :   UNSPECV_MONITORX
<span class="lineNum">     261 </span>            :   UNSPECV_MWAITX
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span>            :   ;; For CLZERO support
<span class="lineNum">     264 </span>            :   UNSPECV_CLZERO
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span>            :   ;; For RDPKRU and WRPKRU support
<span class="lineNum">     267 </span>            :   UNSPECV_PKU
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span>            :   ;; For RDPID support
<span class="lineNum">     270 </span>            :   UNSPECV_RDPID
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            :   ;; For CET support
<span class="lineNum">     273 </span>            :   UNSPECV_NOP_ENDBR
<span class="lineNum">     274 </span>            :   UNSPECV_NOP_RDSSP
<span class="lineNum">     275 </span>            :   UNSPECV_INCSSP
<span class="lineNum">     276 </span>            :   UNSPECV_SAVEPREVSSP
<span class="lineNum">     277 </span>            :   UNSPECV_RSTORSSP
<span class="lineNum">     278 </span>            :   UNSPECV_WRSS
<span class="lineNum">     279 </span>            :   UNSPECV_WRUSS
<span class="lineNum">     280 </span>            :   UNSPECV_SETSSBSY
<span class="lineNum">     281 </span>            :   UNSPECV_CLRSSBSY
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span>            :   ;; For MOVDIRI and MOVDIR64B support
<span class="lineNum">     284 </span>            :   UNSPECV_MOVDIRI
<span class="lineNum">     285 </span>            :   UNSPECV_MOVDIR64B
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span>            :   ;; For WAITPKG support
<span class="lineNum">     288 </span>            :   UNSPECV_UMWAIT
<span class="lineNum">     289 </span>            :   UNSPECV_UMONITOR
<span class="lineNum">     290 </span>            :   UNSPECV_TPAUSE
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            :   ;; For CLDEMOTE support
<span class="lineNum">     293 </span>            :   UNSPECV_CLDEMOTE
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            :   ;; For Speculation Barrier support
<span class="lineNum">     296 </span>            :   UNSPECV_SPECULATION_BARRIER
<span class="lineNum">     297 </span>            : ])
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span>            : ;; Constants to represent rounding modes in the ROUND instruction
<span class="lineNum">     300 </span>            : (define_constants
<span class="lineNum">     301 </span>            :   [(ROUND_FLOOR                 0x1)
<span class="lineNum">     302 </span>            :    (ROUND_CEIL                  0x2)
<span class="lineNum">     303 </span>            :    (ROUND_TRUNC                 0x3)
<span class="lineNum">     304 </span>            :    (ROUND_MXCSR                 0x4)
<span class="lineNum">     305 </span>            :    (ROUND_NO_EXC                0x8)
<span class="lineNum">     306 </span>            :   ])
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span>            : ;; Constants to represent AVX512F embeded rounding
<span class="lineNum">     309 </span>            : (define_constants
<span class="lineNum">     310 </span>            :   [(ROUND_NEAREST_INT                   0)
<span class="lineNum">     311 </span>            :    (ROUND_NEG_INF                       1)
<span class="lineNum">     312 </span>            :    (ROUND_POS_INF                       2)
<span class="lineNum">     313 </span>            :    (ROUND_ZERO                          3)
<span class="lineNum">     314 </span>            :    (NO_ROUND                            4)
<span class="lineNum">     315 </span>            :    (ROUND_SAE                           8)
<span class="lineNum">     316 </span>            :   ])
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            : ;; Constants to represent pcomtrue/pcomfalse variants
<span class="lineNum">     319 </span>            : (define_constants
<span class="lineNum">     320 </span>            :   [(PCOM_FALSE                  0)
<span class="lineNum">     321 </span>            :    (PCOM_TRUE                   1)
<span class="lineNum">     322 </span>            :    (COM_FALSE_S                 2)
<span class="lineNum">     323 </span>            :    (COM_FALSE_P                 3)
<span class="lineNum">     324 </span>            :    (COM_TRUE_S                  4)
<span class="lineNum">     325 </span>            :    (COM_TRUE_P                  5)
<span class="lineNum">     326 </span>            :   ])
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            : ;; Constants used in the XOP pperm instruction
<span class="lineNum">     329 </span>            : (define_constants
<span class="lineNum">     330 </span>            :   [(PPERM_SRC                   0x00)   /* copy source */
<span class="lineNum">     331 </span>            :    (PPERM_INVERT                0x20)   /* invert source */
<span class="lineNum">     332 </span>            :    (PPERM_REVERSE               0x40)   /* bit reverse source */
<span class="lineNum">     333 </span>            :    (PPERM_REV_INV               0x60)   /* bit reverse &amp; invert src */
<span class="lineNum">     334 </span>            :    (PPERM_ZERO                  0x80)   /* all 0's */
<span class="lineNum">     335 </span>            :    (PPERM_ONES                  0xa0)   /* all 1's */
<span class="lineNum">     336 </span>            :    (PPERM_SIGN                  0xc0)   /* propagate sign bit */
<span class="lineNum">     337 </span>            :    (PPERM_INV_SIGN              0xe0)   /* invert &amp; propagate sign */
<span class="lineNum">     338 </span>            :    (PPERM_SRC1                  0x00)   /* use first source byte */
<span class="lineNum">     339 </span>            :    (PPERM_SRC2                  0x10)   /* use second source byte */
<span class="lineNum">     340 </span>            :    ])
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span>            : ;; Registers by name.
<span class="lineNum">     343 </span>            : (define_constants
<span class="lineNum">     344 </span>            :   [(AX_REG                       0)
<span class="lineNum">     345 </span>            :    (DX_REG                       1)
<span class="lineNum">     346 </span>            :    (CX_REG                       2)
<span class="lineNum">     347 </span>            :    (BX_REG                       3)
<span class="lineNum">     348 </span>            :    (SI_REG                       4)
<span class="lineNum">     349 </span>            :    (DI_REG                       5)
<span class="lineNum">     350 </span>            :    (BP_REG                       6)
<span class="lineNum">     351 </span>            :    (SP_REG                       7)
<span class="lineNum">     352 </span>            :    (ST0_REG                      8)
<span class="lineNum">     353 </span>            :    (ST1_REG                      9)
<span class="lineNum">     354 </span>            :    (ST2_REG                     10)
<span class="lineNum">     355 </span>            :    (ST3_REG                     11)
<span class="lineNum">     356 </span>            :    (ST4_REG                     12)
<span class="lineNum">     357 </span>            :    (ST5_REG                     13)
<span class="lineNum">     358 </span>            :    (ST6_REG                     14)
<span class="lineNum">     359 </span>            :    (ST7_REG                     15)
<span class="lineNum">     360 </span>            :    (ARGP_REG                    16)
<span class="lineNum">     361 </span>            :    (FLAGS_REG                   17)
<span class="lineNum">     362 </span>            :    (FPSR_REG                    18)
<span class="lineNum">     363 </span>            :    (FPCR_REG                    19)
<span class="lineNum">     364 </span>            :    (FRAME_REG                   20)
<span class="lineNum">     365 </span>            :    (XMM0_REG                    21)
<span class="lineNum">     366 </span>            :    (XMM1_REG                    22)
<span class="lineNum">     367 </span>            :    (XMM2_REG                    23)
<span class="lineNum">     368 </span>            :    (XMM3_REG                    24)
<span class="lineNum">     369 </span>            :    (XMM4_REG                    25)
<span class="lineNum">     370 </span>            :    (XMM5_REG                    26)
<span class="lineNum">     371 </span>            :    (XMM6_REG                    27)
<span class="lineNum">     372 </span>            :    (XMM7_REG                    28)
<span class="lineNum">     373 </span>            :    (MM0_REG                     29)
<span class="lineNum">     374 </span>            :    (MM1_REG                     30)
<span class="lineNum">     375 </span>            :    (MM2_REG                     31)
<span class="lineNum">     376 </span>            :    (MM3_REG                     32)
<span class="lineNum">     377 </span>            :    (MM4_REG                     33)
<span class="lineNum">     378 </span>            :    (MM5_REG                     34)
<span class="lineNum">     379 </span>            :    (MM6_REG                     35)
<span class="lineNum">     380 </span>            :    (MM7_REG                     36)
<span class="lineNum">     381 </span>            :    (R8_REG                      37)
<span class="lineNum">     382 </span>            :    (R9_REG                      38)
<span class="lineNum">     383 </span>            :    (R10_REG                     39)
<span class="lineNum">     384 </span>            :    (R11_REG                     40)
<span class="lineNum">     385 </span>            :    (R12_REG                     41)
<span class="lineNum">     386 </span>            :    (R13_REG                     42)
<span class="lineNum">     387 </span>            :    (R14_REG                     43)
<span class="lineNum">     388 </span>            :    (R15_REG                     44)
<span class="lineNum">     389 </span>            :    (XMM8_REG                    45)
<span class="lineNum">     390 </span>            :    (XMM9_REG                    46)
<span class="lineNum">     391 </span>            :    (XMM10_REG                   47)
<span class="lineNum">     392 </span>            :    (XMM11_REG                   48)
<span class="lineNum">     393 </span>            :    (XMM12_REG                   49)
<span class="lineNum">     394 </span>            :    (XMM13_REG                   50)
<span class="lineNum">     395 </span>            :    (XMM14_REG                   51)
<span class="lineNum">     396 </span>            :    (XMM15_REG                   52)
<span class="lineNum">     397 </span>            :    (XMM16_REG                   53)
<span class="lineNum">     398 </span>            :    (XMM17_REG                   54)
<span class="lineNum">     399 </span>            :    (XMM18_REG                   55)
<span class="lineNum">     400 </span>            :    (XMM19_REG                   56)
<span class="lineNum">     401 </span>            :    (XMM20_REG                   57)
<span class="lineNum">     402 </span>            :    (XMM21_REG                   58)
<span class="lineNum">     403 </span>            :    (XMM22_REG                   59)
<span class="lineNum">     404 </span>            :    (XMM23_REG                   60)
<span class="lineNum">     405 </span>            :    (XMM24_REG                   61)
<span class="lineNum">     406 </span>            :    (XMM25_REG                   62)
<span class="lineNum">     407 </span>            :    (XMM26_REG                   63)
<span class="lineNum">     408 </span>            :    (XMM27_REG                   64)
<span class="lineNum">     409 </span>            :    (XMM28_REG                   65)
<span class="lineNum">     410 </span>            :    (XMM29_REG                   66)
<span class="lineNum">     411 </span>            :    (XMM30_REG                   67)
<span class="lineNum">     412 </span>            :    (XMM31_REG                   68)
<span class="lineNum">     413 </span>            :    (MASK0_REG                   69)
<span class="lineNum">     414 </span>            :    (MASK1_REG                   70)
<span class="lineNum">     415 </span>            :    (MASK2_REG                   71)
<span class="lineNum">     416 </span>            :    (MASK3_REG                   72)
<span class="lineNum">     417 </span>            :    (MASK4_REG                   73)
<span class="lineNum">     418 </span>            :    (MASK5_REG                   74)
<span class="lineNum">     419 </span>            :    (MASK6_REG                   75)
<span class="lineNum">     420 </span>            :    (MASK7_REG                   76)
<span class="lineNum">     421 </span>            :    (FIRST_PSEUDO_REG            77)
<span class="lineNum">     422 </span>            :   ])
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span>            : ;; Insns whose names begin with &quot;x86_&quot; are emitted by gen_FOO calls
<span class="lineNum">     425 </span>            : ;; from i386.c.
<span class="lineNum">     426 </span>            : 
<span class="lineNum">     427 </span>            : ;; In C guard expressions, put expressions which may be compile-time
<span class="lineNum">     428 </span>            : ;; constants first.  This allows for better optimization.  For
<span class="lineNum">     429 </span>            : ;; example, write &quot;TARGET_64BIT &amp;&amp; reload_completed&quot;, not
<span class="lineNum">     430 </span>            : ;; &quot;reload_completed &amp;&amp; TARGET_64BIT&quot;.
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span>            : 
<span class="lineNum">     433 </span>            : ;; Processor type.
<span class="lineNum">     434 </span>            : (define_attr &quot;cpu&quot; &quot;none,pentium,pentiumpro,geode,k6,athlon,k8,core2,nehalem,
<span class="lineNum">     435 </span>            :                     atom,slm,glm,haswell,generic,amdfam10,bdver1,bdver2,bdver3,
<span class="lineNum">     436 </span>            :                     bdver4,btver2,znver1&quot;
<span class="lineNum">     437 </span><span class="lineCov">     832912 :   (const (symbol_ref &quot;ix86_schedule&quot;)))</span>
<span class="lineNum">     438 </span><span class="lineCov">     323632 : </span>
<span class="lineNum">     439 </span>            : ;; A basic instruction type.  Refinements due to arguments to be
<span class="lineNum">     440 </span><span class="lineCov">        416 : ;; provided in other attributes.</span>
<span class="lineNum">     441 </span><span class="lineCov">     832912 : (define_attr &quot;type&quot;</span>
<span class="lineNum">     442 </span><span class="lineCov">   21697534 :   &quot;other,multi,</span>
<span class="lineNum">     443 </span><span class="lineCov">     832912 :    alu,alu1,negnot,imov,imovx,lea,</span>
<span class="lineNum">     444 </span><span class="lineCov">   36392648 :    incdec,ishift,ishiftx,ishift1,rotate,rotatex,rotate1,</span>
<span class="lineNum">     445 </span><span class="lineCov">     832912 :    imul,imulx,idiv,icmp,test,ibr,setcc,icmov,</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :    push,pop,call,callv,leave,</span>
<span class="lineNum">     447 </span><span class="lineCov">   15493612 :    str,bitmanip,</span>
<a name="448"><span class="lineNum">     448 </span><span class="lineCov">    4020860 :    fmov,fop,fsgn,fmul,fdiv,fpspc,fcmov,fcmp,</span></a>
<span class="lineNum">     449 </span><span class="lineCov">    4022762 :    fxch,fistp,fisttp,frndint,</span>
<span class="lineNum">     450 </span><span class="lineCov">      10116 :    sse,ssemov,sseadd,sseadd1,sseiadd,sseiadd1,</span>
<span class="lineNum">     451 </span><span class="lineCov">       8215 :    ssemul,sseimul,ssediv,sselog,sselog1,</span>
<a name="452"><span class="lineNum">     452 </span><span class="lineCov">    9629405 :    sseishft,sseishft1,ssecmp,ssecomi,</span></a>
<span class="lineNum">     453 </span><span class="lineCov">   31300453 :    ssecvt,ssecvt1,sseicvt,sseins,</span>
<span class="lineNum">     454 </span><span class="lineCov">   33610780 :    sseshuf,sseshuf1,ssemuladd,sse4arg,</span>
<span class="lineNum">     455 </span><span class="lineCov">    2310327 :    lwp,mskmov,msklog,</span>
<span class="lineNum">     456 </span><span class="lineCov">    2310327 :    mmx,mmxmov,mmxadd,mmxmul,mmxcmp,mmxcvt,mmxshft&quot;</span>
<span class="lineNum">     457 </span><span class="lineCov">    7288556 :   (const_string &quot;other&quot;))</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 : ;; Main data type used by the insn</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 : (define_attr &quot;mode&quot;</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :   &quot;unknown,none,QI,HI,SI,DI,TI,OI,XI,SF,DF,XF,TF,V16SF,V8SF,V4DF,V4SF,</span>
<span class="lineNum">     462 </span><span class="lineCov">    1494427 :   V2DF,V2SF,V1DF,V8DF&quot;</span>
<span class="lineNum">     463 </span><span class="lineCov">          4 :   (const_string &quot;unknown&quot;))</span>
<span class="lineNum">     464 </span><span class="lineCov">          4 : </span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 : ;; The CPU unit operations uses.</span>
<span class="lineNum">     466 </span><span class="lineCov">    6420459 : (define_attr &quot;unit&quot; &quot;integer,i387,sse,mmx,unknown&quot;</span>
<span class="lineNum">     467 </span><span class="lineCov">    6420459 :   (cond [(eq_attr &quot;type&quot; &quot;fmov,fop,fsgn,fmul,fdiv,fpspc,fcmov,fcmp,</span>
<a name="468"><span class="lineNum">     468 </span><span class="lineCov">          4 :                           fxch,fistp,fisttp,frndint&quot;)</span></a>
<span class="lineNum">     469 </span><span class="lineCov">   24020112 :            (const_string &quot;i387&quot;)</span>
<span class="lineNum">     470 </span><span class="lineCov">   24020112 :          (eq_attr &quot;type&quot; &quot;sse,ssemov,sseadd,sseadd1,sseiadd,sseiadd1,</span>
<span class="lineNum">     471 </span><span class="lineCov">          9 :                           ssemul,sseimul,ssediv,sselog,sselog1,</span>
<span class="lineNum">     472 </span><span class="lineCov">          9 :                           sseishft,sseishft1,ssecmp,ssecomi,</span>
<span class="lineNum">     473 </span><span class="lineCov">    3304822 :                           ssecvt,ssecvt1,sseicvt,sseins,</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                           sseshuf,sseshuf1,ssemuladd,sse4arg,mskmov&quot;)</span>
<span class="lineNum">     475 </span><span class="lineCov">   19331357 :            (const_string &quot;sse&quot;)</span>
<span class="lineNum">     476 </span><span class="lineCov">   24020103 :          (eq_attr &quot;type&quot; &quot;mmx,mmxmov,mmxadd,mmxmul,mmxcmp,mmxcvt,mmxshft&quot;)</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :            (const_string &quot;mmx&quot;)</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :          (eq_attr &quot;type&quot; &quot;other&quot;)</span>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :            (const_string &quot;unknown&quot;)]</span></a>
<span class="lineNum">     480 </span><span class="lineCov">          2 :          (const_string &quot;integer&quot;)))</span>
<span class="lineNum">     481 </span><span class="lineCov">  276320507 : </span>
<span class="lineNum">     482 </span><span class="lineCov">          2 : ;; The (bounding maximum) length of an instruction immediate.</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 : (define_attr &quot;length_immediate&quot; &quot;&quot;</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :   (cond [(eq_attr &quot;type&quot; &quot;incdec,setcc,icmov,str,lea,other,multi,idiv,leave,</span>
<span class="lineNum">     485 </span><span class="lineCov">   24020103 :                           bitmanip,imulx,msklog,mskmov&quot;)</span>
<a name="486"><span class="lineNum">     486 </span><span class="lineCov">  252300404 :            (const_int 0)</span></a>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :          (eq_attr &quot;unit&quot; &quot;i387,sse,mmx&quot;)</span>
<span class="lineNum">     488 </span><span class="lineCov">   75297380 :            (const_int 0)</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :          (eq_attr &quot;type&quot; &quot;alu,alu1,negnot,imovx,ishift,ishiftx,ishift1,</span>
<span class="lineNum">     490 </span><span class="lineCov">   51277277 :                           rotate,rotatex,rotate1,imul,icmp,push,pop&quot;)</span>
<span class="lineNum">     491 </span><span class="lineCov">    1986382 :            (symbol_ref &quot;ix86_attr_length_immediate_default (insn, true)&quot;)</span>
<span class="lineNum">     492 </span><span class="lineCov">          2 :          (eq_attr &quot;type&quot; &quot;imov,test&quot;)</span>
<span class="lineNum">     493 </span><span class="lineCov">    6913545 :            (symbol_ref &quot;ix86_attr_length_immediate_default (insn, false)&quot;)</span>
<span class="lineNum">     494 </span><span class="lineCov">   48055129 :          (eq_attr &quot;type&quot; &quot;call&quot;)</span>
<span class="lineNum">     495 </span><span class="lineCov">    6914841 :            (if_then_else (match_operand 0 &quot;constant_call_address_operand&quot;)</span>
<span class="lineNum">     496 </span><span class="lineCov">     647422 :              (const_int 4)</span>
<span class="lineNum">     497 </span><span class="lineCov">    9932130 :              (const_int 0))</span>
<span class="lineNum">     498 </span><span class="lineCov">    9294930 :          (eq_attr &quot;type&quot; &quot;callv&quot;)</span>
<span class="lineNum">     499 </span><span class="lineCov">    1126177 :            (if_then_else (match_operand 1 &quot;constant_call_address_operand&quot;)</span>
<span class="lineNum">     500 </span><span class="lineCov">     598019 :              (const_int 4)</span>
<span class="lineNum">     501 </span><span class="lineCov">     126718 :              (const_int 0))</span>
<span class="lineNum">     502 </span><span class="lineCov">    6364040 :          ;; We don't know the size before shorten_branches.  Expect</span>
<span class="lineNum">     503 </span><span class="lineCov">     149628 :          ;; the instruction to fit for better scheduling.</span>
<span class="lineNum">     504 </span><span class="lineCov">    4404823 :          (eq_attr &quot;type&quot; &quot;ibr&quot;)</span>
<span class="lineNum">     505 </span><span class="lineCov">       3299 :            (const_int 1)</span>
<a name="506"><span class="lineNum">     506 </span><span class="lineCov">       2666 :          ]</span></a>
<span class="lineNum">     507 </span><span class="lineCov">    2027389 :          (symbol_ref &quot;/* Update immediate_length and other attributes! */</span>
<span class="lineNum">     508 </span><span class="lineCov">    2019259 :                       gcc_unreachable (),1&quot;)))</span>
<span class="lineNum">     509 </span><span class="lineCov">     168457 : </span>
<span class="lineNum">     510 </span><span class="lineCov">     269259 : ;; The (bounding maximum) length of an instruction address.</span>
<span class="lineNum">     511 </span><span class="lineCov">       2082 : (define_attr &quot;length_address&quot; &quot;&quot;</span>
<span class="lineNum">     512 </span><span class="lineCov">  198981804 :   (cond [(eq_attr &quot;type&quot; &quot;str,other,multi,fxch&quot;)</span>
<span class="lineNum">     513 </span><span class="lineCov">  202172830 :            (const_int 0)</span>
<span class="lineNum">     514 </span><span class="lineCov">     230228 :          (and (eq_attr &quot;type&quot; &quot;call&quot;)</span>
<span class="lineNum">     515 </span><span class="lineCov">    1041345 :               (match_operand 0 &quot;constant_call_address_operand&quot;))</span>
<a name="516"><span class="lineNum">     516 </span><span class="lineCov">    1104943 :              (const_int 0)</span></a>
<span class="lineNum">     517 </span><span class="lineCov">   52226145 :          (and (eq_attr &quot;type&quot; &quot;callv&quot;)</span>
<span class="lineNum">     518 </span><span class="lineCov">   10104155 :               (match_operand 1 &quot;constant_call_address_operand&quot;))</span>
<span class="lineNum">     519 </span><span class="lineCov">  147520390 :              (const_int 0)</span>
<span class="lineNum">     520 </span><span class="lineCov">         20 :          ]</span>
<span class="lineNum">     521 </span><span class="lineCov">      69970 :          (symbol_ref &quot;ix86_attr_length_address_default (insn)&quot;)))</span>
<span class="lineNum">     522 </span><span class="lineCov">      66016 : </span>
<span class="lineNum">     523 </span><span class="lineCov">   96831969 : ;; Set when length prefix is used.</span>
<span class="lineNum">     524 </span><span class="lineCov">     465457 : (define_attr &quot;prefix_data16&quot; &quot;&quot;</span>
<a name="525"><span class="lineNum">     525 </span><span class="lineCov">  356292450 :   (cond [(eq_attr &quot;type&quot; &quot;ssemuladd,sse4arg,sseiadd1,ssecvt1&quot;)</span></a>
<span class="lineNum">     526 </span><span class="lineCov">  258301148 :            (const_int 0)</span>
<span class="lineNum">     527 </span><span class="lineCov">    3456587 :          (eq_attr &quot;mode&quot; &quot;HI&quot;)</span>
<span class="lineNum">     528 </span><span class="lineCov">        318 :            (const_int 1)</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :          (and (eq_attr &quot;unit&quot; &quot;sse&quot;) (eq_attr &quot;mode&quot; &quot;V2DF,TI&quot;))</span>
<span class="lineNum">     530 </span><span class="lineCov">    5938291 :            (const_int 1)</span>
<span class="lineNum">     531 </span><span class="lineCov">    2928334 :         ]</span>
<a name="532"><span class="lineNum">     532 </span><span class="lineCov">  374788897 :         (const_int 0)))</span></a>
<span class="lineNum">     533 </span><span class="lineCov">    1278302 : </span>
<span class="lineNum">     534 </span><span class="lineCov">        670 : ;; Set when string REP prefix is used.</span>
<span class="lineNum">     535 </span><span class="lineCov">    5194071 : (define_attr &quot;prefix_rep&quot; &quot;&quot;</span>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">    8153419 :   (cond [(eq_attr &quot;type&quot; &quot;ssemuladd,sse4arg,sseiadd1,ssecvt1&quot;)</span></a>
<span class="lineNum">     537 </span><span class="lineCov">    2579865 :            (const_int 0)</span>
<span class="lineNum">     538 </span><span class="lineCov">        687 :          (and (eq_attr &quot;unit&quot; &quot;sse&quot;) (eq_attr &quot;mode&quot; &quot;SF,DF&quot;))</span>
<span class="lineNum">     539 </span><span class="lineCov">         97 :            (const_int 1)</span>
<span class="lineNum">     540 </span><span class="lineCov">    2894886 :         ]</span>
<span class="lineNum">     541 </span><span class="lineCov">        928 :         (const_int 0)))</span>
<span class="lineNum">     542 </span><span class="lineCov">     356097 : </span>
<span class="lineNum">     543 </span><span class="lineCov">   56646720 : ;; Set when 0f opcode prefix is used.</span>
<span class="lineNum">     544 </span><span class="lineCov">    2894738 : (define_attr &quot;prefix_0f&quot; &quot;&quot;</span>
<span class="lineNum">     545 </span><span class="lineCov">       2501 :   (if_then_else</span>
<span class="lineNum">     546 </span><span class="lineCov">    2912697 :     (ior (eq_attr &quot;type&quot; &quot;imovx,setcc,icmov,bitmanip,msklog,mskmov&quot;)</span>
<span class="lineNum">     547 </span><span class="lineCov">      16134 :          (eq_attr &quot;unit&quot; &quot;sse,mmx&quot;))</span>
<a name="548"><span class="lineNum">     548 </span><span class="lineCov">          4 :     (const_int 1)</span></a>
<span class="lineNum">     549 </span><span class="lineCov">         76 :     (const_int 0)))</span>
<span class="lineNum">     550 </span><span class="lineCov">   12527397 : </span>
<span class="lineNum">     551 </span><span class="lineCov">   12527397 : ;; Set when REX opcode prefix is used.</span>
<span class="lineNum">     552 </span><span class="lineCov">       2282 : (define_attr &quot;prefix_rex&quot; &quot;&quot;</span>
<span class="lineNum">     553 </span><span class="lineCov">    1458580 :   (cond [(not (match_test &quot;TARGET_64BIT&quot;))</span>
<span class="lineNum">     554 </span><span class="lineCov">     259130 :            (const_int 0)</span>
<span class="lineNum">     555 </span><span class="lineCov">  389508758 :          (and (eq_attr &quot;mode&quot; &quot;DI&quot;)</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :               (and (eq_attr &quot;type&quot; &quot;!push,pop,call,callv,leave,ibr&quot;)</span>
<span class="lineNum">     557 </span><span class="lineCov">  346295319 :                    (eq_attr &quot;unit&quot; &quot;!mmx&quot;)))</span>
<span class="lineNum">     558 </span><span class="lineCov">      10994 :            (const_int 1)</span>
<span class="lineNum">     559 </span><span class="lineCov">   16826253 :          (and (eq_attr &quot;mode&quot; &quot;QI&quot;)</span>
<span class="lineNum">     560 </span><span class="lineCov">    7002025 :               (match_test &quot;x86_extended_QIreg_mentioned_p (insn)&quot;))</span>
<span class="lineNum">     561 </span><span class="lineCov">  189868299 :            (const_int 1)</span>
<span class="lineNum">     562 </span><span class="lineCov">   96474164 :          (match_test &quot;x86_extended_reg_mentioned_p (insn)&quot;)</span>
<span class="lineNum">     563 </span><span class="lineCov">    2805843 :            (const_int 1)</span>
<a name="564"><span class="lineNum">     564 </span><span class="lineCov">  101133435 :          (and (eq_attr &quot;type&quot; &quot;imovx&quot;)</span></a>
<span class="lineNum">     565 </span><span class="lineCov">  181058200 :               (match_operand:QI 1 &quot;ext_QIreg_operand&quot;))</span>
<span class="lineNum">     566 </span><span class="lineCov">    5300157 :            (const_int 1)</span>
<span class="lineNum">     567 </span><span class="lineCov">   49418120 :         ]</span>
<span class="lineNum">     568 </span><span class="lineCov">   65761341 :         (const_int 0)))</span>
<span class="lineNum">     569 </span><span class="lineCov">  150220513 : </span>
<span class="lineNum">     570 </span><span class="lineCov">    2140440 : ;; There are also additional prefixes in 3DNOW, SSSE3.</span>
<span class="lineNum">     571 </span><span class="lineCov">    5746665 : ;; ssemuladd,sse4arg default to 0f24/0f25 and DREX byte,</span>
<span class="lineNum">     572 </span><span class="lineCov">  133173736 : ;; sseiadd1,ssecvt1 to 0f7a with no DREX byte.</span>
<a name="573"><span class="lineNum">     573 </span><span class="lineCov">  267557532 : ;; 3DNOW has 0f0f prefix, SSSE3 and SSE4_{1,2} 0f38/0f3a.</span></a>
<span class="lineNum">     574 </span><span class="lineCov">    1930108 : (define_attr &quot;prefix_extra&quot; &quot;&quot;</span>
<span class="lineNum">     575 </span><span class="lineCov">    1516476 :   (cond [(eq_attr &quot;type&quot; &quot;ssemuladd,sse4arg&quot;)</span>
<span class="lineNum">     576 </span><span class="lineCov">  111423316 :            (const_int 2)</span>
<span class="lineNum">     577 </span><span class="lineCov">  258523981 :          (eq_attr &quot;type&quot; &quot;sseiadd1,ssecvt1&quot;)</span>
<span class="lineNum">     578 </span><span class="lineCov">        429 :            (const_int 1)</span>
<span class="lineNum">     579 </span><span class="lineCov">   98611150 :         ]</span>
<a name="580"><span class="lineNum">     580 </span><span class="lineCov">  253849825 :         (const_int 0)))</span></a>
<span class="lineNum">     581 </span><span class="lineCov">    4613950 : </span>
<span class="lineNum">     582 </span><span class="lineCov">    3563737 : ;; Prefix used: original, VEX or maybe VEX.</span>
<span class="lineNum">     583 </span><span class="lineCov">     198279 : (define_attr &quot;prefix&quot; &quot;orig,vex,maybe_vex,evex,maybe_evex&quot;</span>
<span class="lineNum">     584 </span><span class="lineCov">     119205 :   (cond [(eq_attr &quot;mode&quot; &quot;OI,V8SF,V4DF&quot;)</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :            (const_string &quot;vex&quot;)</span>
<span class="lineNum">     586 </span><span class="lineCov">    6697224 :          (eq_attr &quot;mode&quot; &quot;XI,V16SF,V8DF&quot;)</span>
<span class="lineNum">     587 </span><span class="lineCov">    6697717 :            (const_string &quot;evex&quot;)</span>
<span class="lineNum">     588 </span><span class="lineCov">    2907982 :         ]</span>
<span class="lineNum">     589 </span><span class="lineCov">   62514414 :         (const_string &quot;orig&quot;)))</span>
<span class="lineNum">     590 </span><span class="lineCov">     287650 : </span>
<span class="lineNum">     591 </span><span class="lineCov">   43130058 : ;; VEX W bit is used.</span>
<span class="lineNum">     592 </span><span class="lineCov">   36277452 : (define_attr &quot;prefix_vex_w&quot; &quot;&quot; (const_int 0))</span>
<span class="lineNum">     593 </span><span class="lineCov">      45541 : </span>
<span class="lineNum">     594 </span><span class="lineCov">    2509735 : ;; The length of VEX prefix</span>
<span class="lineNum">     595 </span><span class="lineCov">       2020 : ;; Only instructions with 0f prefix can have 2 byte VEX prefix,</span>
<span class="lineNum">     596 </span><span class="lineCov">   72461394 : ;; 0f38/0f3a prefixes can't.  In i386.md 0f3[8a] is</span>
<span class="lineNum">     597 </span><span class="lineCov">     441737 : ;; still prefix_0f 1, with prefix_extra 1.</span>
<span class="lineNum">     598 </span><span class="lineCov">    4009671 : (define_attr &quot;length_vex&quot; &quot;&quot;</span>
<span class="lineNum">     599 </span><span class="lineCov">    4684378 :   (if_then_else (and (eq_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">     669322 :                      (eq_attr &quot;prefix_extra&quot; &quot;0&quot;))</span></a>
<span class="lineNum">     601 </span><span class="lineCov">    1105645 :     (if_then_else (eq_attr &quot;prefix_vex_w&quot; &quot;1&quot;)</span>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">   37173206 :       (symbol_ref &quot;ix86_attr_length_vex_default (insn, true, true)&quot;)</span></a>
<span class="lineNum">     603 </span><span class="lineCov">    8052856 :       (symbol_ref &quot;ix86_attr_length_vex_default (insn, true, false)&quot;))</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :     (if_then_else (eq_attr &quot;prefix_vex_w&quot; &quot;1&quot;)</span>
<span class="lineNum">     605 </span><span class="lineCov">       9370 :       (symbol_ref &quot;ix86_attr_length_vex_default (insn, false, true)&quot;)</span>
<span class="lineNum">     606 </span><span class="lineCov">  146189977 :       (symbol_ref &quot;ix86_attr_length_vex_default (insn, false, false)&quot;))))</span>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">   33807275 : </span></a>
<span class="lineNum">     608 </span><span class="lineCov">      87545 : ;; 4-bytes evex prefix and 1 byte opcode.</span>
<span class="lineNum">     609 </span><span class="lineCov">      13890 : (define_attr &quot;length_evex&quot; &quot;&quot; (const_int 5))</span>
<span class="lineNum">     610 </span><span class="lineCov">    1028637 : </span>
<span class="lineNum">     611 </span><span class="lineCov">   70388416 : ;; Set when modrm byte is used.</span>
<span class="lineNum">     612 </span><span class="lineCov">    3444391 : (define_attr &quot;modrm&quot; &quot;&quot;</span>
<span class="lineNum">     613 </span><span class="lineCov">  261342752 :   (cond [(eq_attr &quot;type&quot; &quot;str,leave&quot;)</span>
<span class="lineNum">     614 </span><span class="lineCov">     731886 :            (const_int 0)</span>
<span class="lineNum">     615 </span><span class="lineCov">      77360 :          (eq_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">     616 </span><span class="lineCov">     129084 :            (const_int 0)</span>
<span class="lineNum">     617 </span><span class="lineCov">   33526453 :          (and (eq_attr &quot;type&quot; &quot;incdec&quot;)</span>
<span class="lineNum">     618 </span><span class="lineCov">      65833 :               (and (not (match_test &quot;TARGET_64BIT&quot;))</span>
<span class="lineNum">     619 </span><span class="lineCov">    2931121 :                    (ior (match_operand:SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">     620 </span><span class="lineCov">    3076490 :                         (match_operand:HI 1 &quot;register_operand&quot;))))</span>
<span class="lineNum">     621 </span><span class="lineCov">     321110 :            (const_int 0)</span>
<span class="lineNum">     622 </span><span class="lineCov">     171482 :          (and (eq_attr &quot;type&quot; &quot;push&quot;)</span>
<span class="lineNum">     623 </span><span class="lineCov">         11 :               (not (match_operand 1 &quot;memory_operand&quot;)))</span>
<span class="lineNum">     624 </span><span class="lineCov">      11335 :            (const_int 0)</span>
<span class="lineNum">     625 </span><span class="lineCov">       2938 :          (and (eq_attr &quot;type&quot; &quot;pop&quot;)</span>
<span class="lineNum">     626 </span><span class="lineCov">     533068 :               (not (match_operand 0 &quot;memory_operand&quot;)))</span>
<span class="lineNum">     627 </span><span class="lineCov">     149628 :            (const_int 0)</span>
<span class="lineNum">     628 </span><span class="lineCov">          2 :          (and (eq_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">     629 </span><span class="lineCov">   11814956 :               (and (not (eq_attr &quot;mode&quot; &quot;DI&quot;))</span>
<span class="lineNum">     630 </span><span class="lineCov">   11814978 :                    (ior (and (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">     631 </span><span class="lineCov">         64 :                              (match_operand 1 &quot;immediate_operand&quot;))</span>
<span class="lineNum">     632 </span><span class="lineCov">     159233 :                         (ior (and (match_operand 0 &quot;ax_reg_operand&quot;)</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                                   (match_operand 1 &quot;memory_displacement_only_operand&quot;))</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :                              (and (match_operand 0 &quot;memory_displacement_only_operand&quot;)</span>
<span class="lineNum">     635 </span><span class="lineCov">   67814820 :                                   (match_operand 1 &quot;ax_reg_operand&quot;))))))</span>
<span class="lineNum">     636 </span><span class="lineCov">   11737516 :            (const_int 0)</span>
<span class="lineNum">     637 </span><span class="lineCov">      97581 :          (and (eq_attr &quot;type&quot; &quot;call&quot;)</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :               (match_operand 0 &quot;constant_call_address_operand&quot;))</span>
<span class="lineNum">     639 </span><span class="lineCov">   67719917 :              (const_int 0)</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :          (and (eq_attr &quot;type&quot; &quot;callv&quot;)</span>
<span class="lineNum">     641 </span><span class="lineCov">     196081 :               (match_operand 1 &quot;constant_call_address_operand&quot;))</span>
<span class="lineNum">     642 </span><span class="lineCov">    4518975 :              (const_int 0)</span>
<span class="lineNum">     643 </span><span class="lineCov">    4518020 :          (and (eq_attr &quot;type&quot; &quot;alu,alu1,icmp,test&quot;)</span>
<span class="lineNum">     644 </span><span class="lineCov">   63205190 :               (match_operand 0 &quot;ax_reg_operand&quot;))</span>
<span class="lineNum">     645 </span><span class="lineCov">   10096081 :              (symbol_ref &quot;(get_attr_length_immediate (insn) &lt;= (get_attr_mode (insn) != MODE_QI))&quot;)</span>
<span class="lineNum">     646 </span><span class="lineCov">   63208483 :          ]</span>
<span class="lineNum">     647 </span><span class="lineCov">      97199 :          (const_int 1)))</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     649 </span><span class="lineCov">  139228221 : ;; The (bounding maximum) length of an instruction in bytes.</span>
<span class="lineNum">     650 </span><span class="lineCov">   63303075 : ;; ??? fistp and frndint are in fact fldcw/{fistp,frndint}/fldcw sequences.</span>
<span class="lineNum">     651 </span><span class="lineCov">     101178 : ;; Later we may want to split them and compute proper length as for</span>
<span class="lineNum">     652 </span><span class="lineCov">     101178 : ;; other insns.</span>
<span class="lineNum">     653 </span><span class="lineCov">  139445477 : (define_attr &quot;length&quot; &quot;&quot;</span>
<span class="lineNum">     654 </span><span class="lineCov">  110573231 :   (cond [(eq_attr &quot;type&quot; &quot;other,multi,fistp,frndint&quot;)</span>
<span class="lineNum">     655 </span><span class="lineCov">   12264897 :            (const_int 16)</span>
<span class="lineNum">     656 </span><span class="lineCov">     380225 :          (eq_attr &quot;type&quot; &quot;fcmp&quot;)</span>
<a name="657"><span class="lineNum">     657 </span><span class="lineCov">   65787316 :            (const_int 4)</span></a>
<span class="lineNum">     658 </span><span class="lineCov">     472454 :          (eq_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">     659 </span><span class="lineCov">     451154 :            (plus (const_int 2)</span>
<span class="lineNum">     660 </span><span class="lineCov">   98176228 :                  (plus (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">     661 </span><span class="lineCov">   11547791 :                        (attr &quot;length_address&quot;)))</span>
<span class="lineNum">     662 </span><span class="lineCov">     197065 :          (ior (eq_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">     663 </span><span class="lineCov">  373663479 :               (and (ior (eq_attr &quot;prefix&quot; &quot;maybe_evex&quot;)</span>
<span class="lineNum">     664 </span><span class="lineCov">  109906978 :                         (eq_attr &quot;prefix&quot; &quot;maybe_vex&quot;))</span>
<span class="lineNum">     665 </span><span class="lineCov">   17074995 :                    (match_test &quot;TARGET_AVX512F&quot;)))</span>
<span class="lineNum">     666 </span><span class="lineCov">    3615653 :            (plus (attr &quot;length_evex&quot;)</span>
<span class="lineNum">     667 </span><span class="lineCov">    2441753 :                  (plus (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">     668 </span><span class="lineCov">   98195306 :                        (plus (attr &quot;modrm&quot;)</span>
<span class="lineNum">     669 </span><span class="lineCov">  183230762 :                              (attr &quot;length_address&quot;))))</span>
<span class="lineNum">     670 </span><span class="lineCov">         80 :          (ior (eq_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">     671 </span><span class="lineCov">   11491732 :               (and (ior (eq_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">     672 </span><span class="lineCov">   79283906 :                         (eq_attr &quot;prefix&quot; &quot;maybe_evex&quot;))</span>
<span class="lineNum">     673 </span><span class="lineCov">   59276302 :                    (match_test &quot;TARGET_AVX&quot;)))</span>
<span class="lineNum">     674 </span><span class="lineCov">   15401883 :            (plus (attr &quot;length_vex&quot;)</span>
<span class="lineNum">     675 </span><span class="lineCov">    9262677 :                  (plus (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">     676 </span><span class="lineCov">    5445580 :                        (plus (attr &quot;modrm&quot;)</span>
<span class="lineNum">     677 </span><span class="lineCov">    1354512 :                              (attr &quot;length_address&quot;))))]</span>
<span class="lineNum">     678 </span><span class="lineCov">          5 :          (plus (plus (attr &quot;modrm&quot;)</span>
<span class="lineNum">     679 </span><span class="lineCov">  177620661 :                      (plus (attr &quot;prefix_0f&quot;)</span>
<span class="lineNum">     680 </span><span class="lineCov">     159220 :                            (plus (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">     681 </span><span class="lineCov">      30744 :                                  (plus (attr &quot;prefix_extra&quot;)</span>
<span class="lineNum">     682 </span><span class="lineCov">    8786169 :                                        (const_int 1)))))</span>
<span class="lineNum">     683 </span><span class="lineCov">    3704853 :                (plus (attr &quot;prefix_rep&quot;)</span>
<span class="lineNum">     684 </span><span class="lineCov">       2401 :                      (plus (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">     685 </span><span class="lineCov">    1043217 :                            (plus (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">     686 </span><span class="lineCov">   89106237 :                                  (attr &quot;length_address&quot;)))))))</span>
<a name="687"><span class="lineNum">     687 </span><span class="lineCov">   89112076 : </span></a>
<span class="lineNum">     688 </span><span class="lineCov">   65211135 : ;; The `memory' attribute is `none' if no memory is referenced, `load' or</span>
<span class="lineNum">     689 </span><span class="lineCov">  289891011 : ;; `store' if there is a simple memory reference therein, or `unknown'</span>
<span class="lineNum">     690 </span><span class="lineCov">    1927336 : ;; if the instruction is complex.</span>
<span class="lineNum">     691 </span><span class="lineCov">   89306104 : </span>
<span class="lineNum">     692 </span><span class="lineCov">       8568 : (define_attr &quot;memory&quot; &quot;none,load,store,both,unknown&quot;</span>
<span class="lineNum">     693 </span><span class="lineCov">     408103 :   (cond [(eq_attr &quot;type&quot; &quot;other,multi,str,lwp&quot;)</span>
<span class="lineNum">     694 </span><span class="lineCov">  223363922 :            (const_string &quot;unknown&quot;)</span>
<span class="lineNum">     695 </span><span class="lineCov">  110757073 :          (eq_attr &quot;type&quot; &quot;lea,fcmov,fpspc&quot;)</span>
<span class="lineNum">     696 </span><span class="lineCov">    1748516 :            (const_string &quot;none&quot;)</span>
<span class="lineNum">     697 </span><span class="lineCov">  131248181 :          (eq_attr &quot;type&quot; &quot;fistp,leave&quot;)</span>
<span class="lineNum">     698 </span><span class="lineCov">       6717 :            (const_string &quot;both&quot;)</span>
<span class="lineNum">     699 </span><span class="lineCov">    2020926 :          (eq_attr &quot;type&quot; &quot;frndint&quot;)</span>
<span class="lineNum">     700 </span><span class="lineCov">    2018395 :            (const_string &quot;load&quot;)</span>
<span class="lineNum">     701 </span><span class="lineCov">  196961614 :          (eq_attr &quot;type&quot; &quot;push&quot;)</span>
<span class="lineNum">     702 </span><span class="lineCov">  202649253 :            (if_then_else (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">     703 </span><span class="lineCov">    6153037 :              (const_string &quot;both&quot;)</span>
<span class="lineNum">     704 </span><span class="lineCov">    1543463 :              (const_string &quot;store&quot;))</span>
<span class="lineNum">     705 </span><span class="lineCov">     625576 :          (eq_attr &quot;type&quot; &quot;pop&quot;)</span>
<span class="lineNum">     706 </span><span class="lineCov">  195977447 :            (if_then_else (match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :              (const_string &quot;both&quot;)</span>
<span class="lineNum">     708 </span><span class="lineCov">         18 :              (const_string &quot;load&quot;))</span>
<span class="lineNum">     709 </span><span class="lineCov">    4554120 :          (eq_attr &quot;type&quot; &quot;setcc&quot;)</span>
<span class="lineNum">     710 </span><span class="lineCov">     705430 :            (if_then_else (match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     711 </span><span class="lineCov">    1835455 :              (const_string &quot;store&quot;)</span>
<span class="lineNum">     712 </span><span class="lineCov">  195760693 :              (const_string &quot;none&quot;))</span>
<span class="lineNum">     713 </span><span class="lineCov">      13057 :          (eq_attr &quot;type&quot; &quot;icmp,test,ssecmp,ssecomi,mmxcmp,fcmp&quot;)</span>
<span class="lineNum">     714 </span><span class="lineCov">    4420977 :            (if_then_else (ior (match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     715 </span><span class="lineCov">    4645875 :                               (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">     716 </span><span class="lineCov">     583960 :              (const_string &quot;load&quot;)</span>
<span class="lineNum">     717 </span><span class="lineCov">    1010043 :              (const_string &quot;none&quot;))</span>
<span class="lineNum">     718 </span><span class="lineCov">   88793067 :          (eq_attr &quot;type&quot; &quot;ibr&quot;)</span>
<span class="lineNum">     719 </span><span class="lineCov">      42302 :            (if_then_else (match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     720 </span><span class="lineCov">      42278 :              (const_string &quot;load&quot;)</span>
<span class="lineNum">     721 </span><span class="lineCov">        175 :              (const_string &quot;none&quot;))</span>
<span class="lineNum">     722 </span><span class="lineCov">    2934514 :          (eq_attr &quot;type&quot; &quot;call&quot;)</span>
<span class="lineNum">     723 </span><span class="lineCov">    8673703 :            (if_then_else (match_operand 0 &quot;constant_call_address_operand&quot;)</span>
<span class="lineNum">     724 </span><span class="lineCov">       4083 :              (const_string &quot;none&quot;)</span>
<span class="lineNum">     725 </span><span class="lineCov">      21358 :              (const_string &quot;load&quot;))</span>
<span class="lineNum">     726 </span><span class="lineCov">      49290 :          (eq_attr &quot;type&quot; &quot;callv&quot;)</span>
<span class="lineNum">     727 </span><span class="lineCov">       2370 :            (if_then_else (match_operand 1 &quot;constant_call_address_operand&quot;)</span>
<span class="lineNum">     728 </span><span class="lineCov">   14229156 :              (const_string &quot;none&quot;)</span>
<span class="lineNum">     729 </span><span class="lineCov">     128424 :              (const_string &quot;load&quot;))</span>
<span class="lineNum">     730 </span><span class="lineCov">     560694 :          (and (eq_attr &quot;type&quot; &quot;alu1,negnot,ishift1,rotate1,sselog1,sseshuf1&quot;)</span>
<span class="lineNum">     731 </span><span class="lineCov">     610607 :               (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">     732 </span><span class="lineCov">      58510 :            (const_string &quot;both&quot;)</span>
<span class="lineNum">     733 </span><span class="lineCov">    2082911 :          (and (match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     734 </span><span class="lineCov">   18370749 :               (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">     735 </span><span class="lineCov">    6121368 :            (const_string &quot;both&quot;)</span>
<span class="lineNum">     736 </span><span class="lineCov">          3 :          (match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     737 </span><span class="lineCov">     797847 :            (const_string &quot;store&quot;)</span>
<span class="lineNum">     738 </span><span class="lineCov">     298290 :          (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">     739 </span><span class="lineCov">      56267 :            (const_string &quot;load&quot;)</span>
<span class="lineNum">     740 </span><span class="lineCov">     147750 :          (and (eq_attr &quot;type&quot;</span>
<span class="lineNum">     741 </span><span class="lineCov">    1322543 :                  &quot;!alu1,negnot,ishift1,rotate1,</span>
<span class="lineNum">     742 </span><span class="lineCov">    2156451 :                    imov,imovx,icmp,test,bitmanip,</span>
<span class="lineNum">     743 </span><span class="lineCov">    2156451 :                    fmov,fcmp,fsgn,</span>
<span class="lineNum">     744 </span><span class="lineCov">    3088288 :                    sse,ssemov,ssecmp,ssecomi,ssecvt,ssecvt1,sseicvt,</span>
<span class="lineNum">     745 </span><span class="lineCov">   29235513 :                    sselog1,sseshuf1,sseadd1,sseiadd1,sseishft1,</span>
<span class="lineNum">     746 </span><span class="lineCov">   26328138 :                    mmx,mmxmov,mmxcmp,mmxcvt,mskmov,msklog&quot;)</span>
<span class="lineNum">     747 </span><span class="lineCov">      56190 :               (match_operand 2 &quot;memory_operand&quot;))</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :            (const_string &quot;load&quot;)</span>
<span class="lineNum">     749 </span><span class="lineCov">   11223665 :          (and (eq_attr &quot;type&quot; &quot;icmov,ssemuladd,sse4arg&quot;)</span>
<span class="lineNum">     750 </span><span class="lineCov">    5687853 :               (match_operand 3 &quot;memory_operand&quot;))</span>
<span class="lineNum">     751 </span><span class="lineCov">     201185 :            (const_string &quot;load&quot;)</span>
<span class="lineNum">     752 </span><span class="lineCov">    1442472 :         ]</span>
<span class="lineNum">     753 </span><span class="lineCov">    8141832 :         (const_string &quot;none&quot;)))</span>
<span class="lineNum">     754 </span><span class="lineCov">    8686375 : </span>
<span class="lineNum">     755 </span><span class="lineCov">   70776067 : ;; Indicates if an instruction has both an immediate and a displacement.</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     757 </span><span class="lineCov">     681748 : (define_attr &quot;imm_disp&quot; &quot;false,true,unknown&quot;</span>
<span class="lineNum">     758 </span><span class="lineCov">     681748 :   (cond [(eq_attr &quot;type&quot; &quot;other,multi&quot;)</span>
<span class="lineNum">     759 </span><span class="lineCov">   70106042 :            (const_string &quot;unknown&quot;)</span>
<span class="lineNum">     760 </span><span class="lineCov">     762258 :          (and (eq_attr &quot;type&quot; &quot;icmp,test,imov,alu1,ishift1,rotate1&quot;)</span>
<span class="lineNum">     761 </span><span class="lineCov">   45598510 :               (and (match_operand 0 &quot;memory_displacement_operand&quot;)</span>
<span class="lineNum">     762 </span><span class="lineCov"> 1016890344 :                    (match_operand 1 &quot;immediate_operand&quot;)))</span>
<span class="lineNum">     763 </span><span class="lineCov">  531408266 :            (const_string &quot;true&quot;)</span>
<span class="lineNum">     764 </span><span class="lineCov">  662279654 :          (and (eq_attr &quot;type&quot; &quot;alu,ishift,ishiftx,rotate,rotatex,imul,idiv&quot;)</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :               (and (match_operand 0 &quot;memory_displacement_operand&quot;)</span>
<span class="lineNum">     766 </span><span class="lineCov">     116678 :                    (match_operand 2 &quot;immediate_operand&quot;)))</span>
<span class="lineNum">     767 </span><span class="lineCov">    4068799 :            (const_string &quot;true&quot;)</span>
<span class="lineNum">     768 </span><span class="lineCov">    4233171 :         ]</span>
<span class="lineNum">     769 </span><span class="lineCov">   16542645 :         (const_string &quot;false&quot;)))</span>
<a name="770"><span class="lineNum">     770 </span><span class="lineCov">   16378889 : </span></a>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 : ;; Indicates if an FP operation has an integer source.</span>
<span class="lineNum">     772 </span><span class="lineCov">      18048 : </span>
<span class="lineNum">     773 </span><span class="lineCov">     165598 : (define_attr &quot;fp_int_src&quot; &quot;false,true&quot;</span>
<span class="lineNum">     774 </span><span class="lineCov">     147676 :   (const_string &quot;false&quot;))</span>
<span class="lineNum">     775 </span><span class="lineCov">   44501882 : </span>
<span class="lineNum">     776 </span><span class="lineCov">  142924713 : ;; Defines rounding mode of an FP operation.</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 : (define_attr &quot;i387_cw&quot; &quot;trunc,floor,ceil,mask_pm,uninitialized,any&quot;</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :   (const_string &quot;any&quot;))</span>
<span class="lineNum">     780 </span><span class="lineCov">     100339 : </span>
<span class="lineNum">     781 </span><span class="lineCov">       3242 : ;; Define attribute to classify add/sub insns that consumes carry flag (CF)</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 : (define_attr &quot;use_carry&quot; &quot;0,1&quot; (const_string &quot;0&quot;))</span>
<span class="lineNum">     783 </span><span class="lineCov">   53786578 : </span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 : ;; Define attribute to indicate unaligned ssemov insns</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 : (define_attr &quot;movu&quot; &quot;0,1&quot; (const_string &quot;0&quot;))</span>
<a name="786"><span class="lineNum">     786 </span><span class="lineCov">   53795517 : </span></a>
<span class="lineNum">     787 </span><span class="lineCov">   53795517 : ;; Used to control the &quot;enabled&quot; attribute on a per-instruction basis.</span>
<span class="lineNum">     788 </span><span class="lineCov">  234559193 : (define_attr &quot;isa&quot; &quot;base,x64,x64_sse2,x64_sse4,x64_sse4_noavx,x64_avx,nox64,</span>
<span class="lineNum">     789 </span><span class="lineCov">       8939 :                     sse2,sse2_noavx,sse3,sse4,sse4_noavx,avx,noavx,</span>
<span class="lineNum">     790 </span><span class="lineCov">       8939 :                     avx2,noavx2,bmi,bmi2,fma4,fma,avx512f,noavx512f,</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                     avx512bw,noavx512bw,avx512dq,noavx512dq,</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                     avx512vl,noavx512vl,x64_avx512dq,x64_avx512bw&quot;</span>
<span class="lineNum">     793 </span><span class="lineCov">  180763676 :   (const_string &quot;base&quot;))</span>
<span class="lineNum">     794 </span><span class="lineCov">   53796000 : </span>
<span class="lineNum">     795 </span><span class="lineCov">       9422 : (define_attr &quot;enabled&quot; &quot;&quot;</span>
<span class="lineNum">     796 </span><span class="lineCov">       8126 :   (cond [(eq_attr &quot;isa&quot; &quot;x64&quot;) (symbol_ref &quot;TARGET_64BIT&quot;)</span>
<span class="lineNum">     797 </span><span class="lineCov">   53786836 :          (eq_attr &quot;isa&quot; &quot;x64_sse2&quot;)</span>
<span class="lineNum">     798 </span><span class="lineCov">   42655683 :            (symbol_ref &quot;TARGET_64BIT &amp;&amp; TARGET_SSE2&quot;)</span>
<span class="lineNum">     799 </span><span class="lineCov">   53786836 :          (eq_attr &quot;isa&quot; &quot;x64_sse4&quot;)</span>
<span class="lineNum">     800 </span><span class="lineCov">  319104734 :            (symbol_ref &quot;TARGET_64BIT &amp;&amp; TARGET_SSE4_1&quot;)</span>
<span class="lineNum">     801 </span><span class="lineCov">       1380 :          (eq_attr &quot;isa&quot; &quot;x64_sse4_noavx&quot;)</span>
<span class="lineNum">     802 </span><span class="lineCov">      18017 :            (symbol_ref &quot;TARGET_64BIT &amp;&amp; TARGET_SSE4_1 &amp;&amp; !TARGET_AVX&quot;)</span>
<span class="lineNum">     803 </span><span class="lineCov">      64954 :          (eq_attr &quot;isa&quot; &quot;x64_avx&quot;)</span>
<span class="lineNum">     804 </span><span class="lineCov">     124993 :            (symbol_ref &quot;TARGET_64BIT &amp;&amp; TARGET_AVX&quot;)</span>
<span class="lineNum">     805 </span><span class="lineCov">    5797936 :          (eq_attr &quot;isa&quot; &quot;x64_avx512dq&quot;)</span>
<span class="lineNum">     806 </span><span class="lineCov">    5878580 :            (symbol_ref &quot;TARGET_64BIT &amp;&amp; TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">     807 </span><span class="lineCov">      19974 :          (eq_attr &quot;isa&quot; &quot;x64_avx512bw&quot;)</span>
<span class="lineNum">     808 </span><span class="lineCov">    1204815 :            (symbol_ref &quot;TARGET_64BIT &amp;&amp; TARGET_AVX512BW&quot;)</span>
<span class="lineNum">     809 </span><span class="lineCov">   85863288 :          (eq_attr &quot;isa&quot; &quot;nox64&quot;) (symbol_ref &quot;!TARGET_64BIT&quot;)</span>
<span class="lineNum">     810 </span><span class="lineCov">  464710664 :          (eq_attr &quot;isa&quot; &quot;sse2&quot;) (symbol_ref &quot;TARGET_SSE2&quot;)</span>
<span class="lineNum">     811 </span><span class="lineCov">  255841759 :          (eq_attr &quot;isa&quot; &quot;sse2_noavx&quot;)</span>
<span class="lineNum">     812 </span><span class="lineCov">   22549821 :            (symbol_ref &quot;TARGET_SSE2 &amp;&amp; !TARGET_AVX&quot;)</span>
<span class="lineNum">     813 </span><span class="lineCov">   45143701 :          (eq_attr &quot;isa&quot; &quot;sse3&quot;) (symbol_ref &quot;TARGET_SSE3&quot;)</span>
<span class="lineNum">     814 </span><span class="lineCov">    7972889 :          (eq_attr &quot;isa&quot; &quot;sse4&quot;) (symbol_ref &quot;TARGET_SSE4_1&quot;)</span>
<span class="lineNum">     815 </span><span class="lineCov">      33895 :          (eq_attr &quot;isa&quot; &quot;sse4_noavx&quot;)</span>
<span class="lineNum">     816 </span><span class="lineCov">  368320244 :            (symbol_ref &quot;TARGET_SSE4_1 &amp;&amp; !TARGET_AVX&quot;)</span>
<span class="lineNum">     817 </span><span class="lineCov">   23091904 :          (eq_attr &quot;isa&quot; &quot;avx&quot;) (symbol_ref &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">     818 </span><span class="lineCov">   31610932 :          (eq_attr &quot;isa&quot; &quot;noavx&quot;) (symbol_ref &quot;!TARGET_AVX&quot;)</span>
<span class="lineNum">     819 </span><span class="lineCov">   50509575 :          (eq_attr &quot;isa&quot; &quot;avx2&quot;) (symbol_ref &quot;TARGET_AVX2&quot;)</span>
<span class="lineNum">     820 </span><span class="lineCov">  121252632 :          (eq_attr &quot;isa&quot; &quot;noavx2&quot;) (symbol_ref &quot;!TARGET_AVX2&quot;)</span>
<span class="lineNum">     821 </span><span class="lineCov">   84315788 :          (eq_attr &quot;isa&quot; &quot;bmi&quot;) (symbol_ref &quot;TARGET_BMI&quot;)</span>
<span class="lineNum">     822 </span><span class="lineCov">  142391689 :          (eq_attr &quot;isa&quot; &quot;bmi2&quot;) (symbol_ref &quot;TARGET_BMI2&quot;)</span>
<span class="lineNum">     823 </span><span class="lineCov">    1340346 :          (eq_attr &quot;isa&quot; &quot;fma4&quot;) (symbol_ref &quot;TARGET_FMA4&quot;)</span>
<span class="lineNum">     824 </span><span class="lineCov">    1397399 :          (eq_attr &quot;isa&quot; &quot;fma&quot;) (symbol_ref &quot;TARGET_FMA&quot;)</span>
<span class="lineNum">     825 </span><span class="lineCov">   78831785 :          (eq_attr &quot;isa&quot; &quot;avx512f&quot;) (symbol_ref &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">     826 </span><span class="lineCov">      18834 :          (eq_attr &quot;isa&quot; &quot;noavx512f&quot;) (symbol_ref &quot;!TARGET_AVX512F&quot;)</span>
<span class="lineNum">     827 </span><span class="lineCov">  143590351 :          (eq_attr &quot;isa&quot; &quot;avx512bw&quot;) (symbol_ref &quot;TARGET_AVX512BW&quot;)</span>
<span class="lineNum">     828 </span><span class="lineCov">  143492711 :          (eq_attr &quot;isa&quot; &quot;noavx512bw&quot;) (symbol_ref &quot;!TARGET_AVX512BW&quot;)</span>
<span class="lineNum">     829 </span><span class="lineCov">   20023864 :          (eq_attr &quot;isa&quot; &quot;avx512dq&quot;) (symbol_ref &quot;TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">     830 </span><span class="lineCov">   12839562 :          (eq_attr &quot;isa&quot; &quot;noavx512dq&quot;) (symbol_ref &quot;!TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">     831 </span><span class="lineCov">   14963288 :          (eq_attr &quot;isa&quot; &quot;avx512vl&quot;) (symbol_ref &quot;TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     832 </span><span class="lineCov">     134389 :          (eq_attr &quot;isa&quot; &quot;noavx512vl&quot;) (symbol_ref &quot;!TARGET_AVX512VL&quot;)</span>
<span class="lineNum">     833 </span><span class="lineCov">    6763722 :         ]</span>
<span class="lineNum">     834 </span><span class="lineCov">   56271021 :         (const_int 1)))</span>
<span class="lineNum">     835 </span><span class="lineCov">   82461368 : </span>
<span class="lineNum">     836 </span><span class="lineCov">     139087 : (define_attr &quot;preferred_for_size&quot; &quot;&quot; (const_int 1))</span>
<span class="lineNum">     837 </span><span class="lineCov">  237558531 : (define_attr &quot;preferred_for_speed&quot; &quot;&quot; (const_int 1))</span>
<span class="lineNum">     838 </span><span class="lineCov">  332421286 : </span>
<span class="lineNum">     839 </span><span class="lineCov">  101709378 : ;; Describe a user's asm statement.</span>
<span class="lineNum">     840 </span><span class="lineCov">   27784936 : (define_asm_attributes</span>
<span class="lineNum">     841 </span><span class="lineCov">        858 :   [(set_attr &quot;length&quot; &quot;128&quot;)</span>
<span class="lineNum">     842 </span><span class="lineCov">      46967 :    (set_attr &quot;type&quot; &quot;multi&quot;)])</span>
<span class="lineNum">     843 </span><span class="lineCov">     373297 : </span>
<a name="844"><span class="lineNum">     844 </span><span class="lineCov">   17330376 : (define_code_iterator plusminus [plus minus])</span></a>
<span class="lineNum">     845 </span><span class="lineCov">  116264658 : </span>
<span class="lineNum">     846 </span><span class="lineCov">     296266 : (define_code_iterator sat_plusminus [ss_plus us_plus ss_minus us_minus])</span>
<span class="lineNum">     847 </span><span class="lineCov">       5723 : </span>
<span class="lineNum">     848 </span><span class="lineCov">        242 : (define_code_iterator multdiv [mult div])</span>
<span class="lineNum">     849 </span><span class="lineCov">   44815169 : </span>
<span class="lineNum">     850 </span><span class="lineCov">   44815073 : ;; Base name for define_insn</span>
<span class="lineNum">     851 </span><span class="lineCov">       3455 : (define_code_attr plusminus_insn</span>
<span class="lineNum">     852 </span><span class="lineCov">   99520006 :   [(plus &quot;add&quot;) (ss_plus &quot;ssadd&quot;) (us_plus &quot;usadd&quot;)</span>
<span class="lineNum">     853 </span><span class="lineCov">      89302 :    (minus &quot;sub&quot;) (ss_minus &quot;sssub&quot;) (us_minus &quot;ussub&quot;)])</span>
<span class="lineNum">     854 </span><span class="lineCov">      89302 : </span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 : ;; Base name for insn mnemonic.</span>
<span class="lineNum">     856 </span><span class="lineCov">      44707 : (define_code_attr plusminus_mnemonic</span>
<span class="lineNum">     857 </span><span class="lineCov">         64 :   [(plus &quot;add&quot;) (ss_plus &quot;adds&quot;) (us_plus &quot;addus&quot;)</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :    (minus &quot;sub&quot;) (ss_minus &quot;subs&quot;) (us_minus &quot;subus&quot;)])</span>
<span class="lineNum">     859 </span><span class="lineCov">  100013629 : (define_code_attr multdiv_mnemonic</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :   [(mult &quot;mul&quot;) (div &quot;div&quot;)])</span>
<span class="lineNum">     861 </span><span class="lineCov">       4843 : </span>
<span class="lineNum">     862 </span><span class="lineCov">       4843 : ;; Mark commutative operators as such in constraints.</span>
<span class="lineNum">     863 </span><span class="lineCov">         16 : (define_code_attr comm [(plus &quot;%&quot;) (ss_plus &quot;%&quot;) (us_plus &quot;%&quot;)</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         (minus &quot;&quot;) (ss_minus &quot;&quot;) (us_minus &quot;&quot;)])</span>
<span class="lineNum">     865 </span><span class="lineCov">  100013629 : </span>
<span class="lineNum">     866 </span><span class="lineCov">      26920 : ;; Mapping of max and min</span>
<span class="lineNum">     867 </span><span class="lineCov">     605025 : (define_code_iterator maxmin [smax smin umax umin])</span>
<span class="lineNum">     868 </span><span class="lineCov">     582941 : </span>
<span class="lineNum">     869 </span><span class="lineCov">       5521 : ;; Mapping of signed max and min</span>
<span class="lineNum">     870 </span><span class="lineCov">         43 : (define_code_iterator smaxmin [smax smin])</span>
<span class="lineNum">     871 </span><span class="lineCov">      18180 : </span>
<span class="lineNum">     872 </span><span class="lineCov">      18180 : ;; Mapping of unsigned max and min</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 : (define_code_iterator umaxmin [umax umin])</span>
<span class="lineNum">     874 </span><span class="lineCov">       7325 : </span>
<span class="lineNum">     875 </span><span class="lineCov">       6126 : ;; Base name for integer and FP insn mnemonic</span>
<span class="lineNum">     876 </span><span class="lineCov">       6126 : (define_code_attr maxmin_int [(smax &quot;maxs&quot;) (smin &quot;mins&quot;)</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                               (umax &quot;maxu&quot;) (umin &quot;minu&quot;)])</span>
<span class="lineNum">     878 </span><span class="lineCov">      62753 : (define_code_attr maxmin_float [(smax &quot;max&quot;) (smin &quot;min&quot;)])</span>
<span class="lineNum">     879 </span><span class="lineCov">      60674 : </span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 : (define_int_iterator IEEE_MAXMIN</span>
<span class="lineNum">     881 </span><span class="lineCov">   99871191 :         [UNSPEC_IEEE_MAX</span>
<span class="lineNum">     882 </span><span class="lineCov">         30 :          UNSPEC_IEEE_MIN])</span>
<span class="lineNum">     883 </span><span class="lineCov">      56662 : </span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 : (define_int_attr ieee_maxmin</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         [(UNSPEC_IEEE_MAX &quot;max&quot;)</span>
<span class="lineNum">     886 </span><span class="lineCov">     486877 :          (UNSPEC_IEEE_MIN &quot;min&quot;)])</span>
<span class="lineNum">     887 </span><span class="lineCov">     543539 : </span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 : ;; Mapping of logic operators</span>
<span class="lineNum">     889 </span><span class="lineCov">   99384314 : (define_code_iterator any_logic [and ior xor])</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 : (define_code_iterator any_or [ior xor])</span>
<span class="lineNum">     891 </span><span class="lineCov">      46298 : (define_code_iterator fpint_logic [and xor])</span>
<span class="lineNum">     892 </span><span class="lineCov">       9805 : </span>
<span class="lineNum">     893 </span><span class="lineCov">     459879 : ;; Base name for insn mnemonic.</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 : (define_code_attr logic [(and &quot;and&quot;) (ior &quot;or&quot;) (xor &quot;xor&quot;)])</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 : ;; Mapping of logic-shift operators</span>
<span class="lineNum">     897 </span><span class="lineCov">   67209563 : (define_code_iterator any_lshift [ashift lshiftrt])</span>
<span class="lineNum">     898 </span><span class="lineCov">   67203643 : </span>
<span class="lineNum">     899 </span><span class="lineCov">   32180671 : ;; Mapping of shift-right operators</span>
<span class="lineNum">     900 </span><span class="lineCov">   32180671 : (define_code_iterator any_shiftrt [lshiftrt ashiftrt])</span>
<a name="901"><span class="lineNum">     901 </span><span class="lineCov">       5785 : </span></a>
<span class="lineNum">     902 </span><span class="lineCov">   67203643 : ;; Mapping of all shift operators</span>
<span class="lineNum">     903 </span><span class="lineCov">   32180671 : (define_code_iterator any_shift [ashift lshiftrt ashiftrt])</span>
<span class="lineNum">     904 </span><span class="lineCov">   32180671 : </span>
<span class="lineNum">     905 </span><span class="lineCov">       1314 : ;; Base name for define_insn</span>
<span class="lineNum">     906 </span><span class="lineCov">   67203643 : (define_code_attr shift_insn</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :   [(ashift &quot;ashl&quot;) (lshiftrt &quot;lshr&quot;) (ashiftrt &quot;ashr&quot;)])</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     909 </span><span class="lineCov">       1293 : ;; Base name for insn mnemonic.</span>
<span class="lineNum">     910 </span><span class="lineCov">   32180671 : (define_code_attr shift [(ashift &quot;sll&quot;) (lshiftrt &quot;shr&quot;) (ashiftrt &quot;sar&quot;)])</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 : (define_code_attr vshift [(ashift &quot;sll&quot;) (lshiftrt &quot;srl&quot;) (ashiftrt &quot;sra&quot;)])</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     913 </span><span class="lineCov">        917 : ;; Mapping of rotate operators</span>
<span class="lineNum">     914 </span><span class="lineCov">   32180671 : (define_code_iterator any_rotate [rotate rotatert])</span>
<span class="lineNum">     915 </span><span class="lineCov">   32180671 : </span>
<span class="lineNum">     916 </span><span class="lineCov">   32182728 : ;; Base name for define_insn</span>
<span class="lineNum">     917 </span><span class="lineCov">       2057 : (define_code_attr rotate_insn [(rotate &quot;rotl&quot;) (rotatert &quot;rotr&quot;)])</span>
<span class="lineNum">     918 </span><span class="lineCov">       2057 : </span>
<span class="lineNum">     919 </span><span class="lineCov">        914 : ;; Base name for insn mnemonic.</span>
<span class="lineNum">     920 </span><span class="lineCov">   32180671 : (define_code_attr rotate [(rotate &quot;rol&quot;) (rotatert &quot;ror&quot;)])</span>
<span class="lineNum">     921 </span><span class="lineCov">   32180671 : </span>
<span class="lineNum">     922 </span><span class="lineCov">        330 : ;; Mapping of abs neg operators</span>
<span class="lineNum">     923 </span><span class="lineCov">      10491 : (define_code_iterator absneg [abs neg])</span>
<span class="lineNum">     924 </span><span class="lineCov">      10491 : </span>
<span class="lineNum">     925 </span><span class="lineCov">   32180671 : ;; Base name for x87 insn mnemonic.</span>
<span class="lineNum">     926 </span><span class="lineCov">        186 : (define_code_attr absneg_mnemonic [(abs &quot;abs&quot;) (neg &quot;chs&quot;)])</span>
<span class="lineNum">     927 </span><span class="lineCov">   32180671 : </span>
<span class="lineNum">     928 </span><span class="lineCov">         50 : ;; Used in signed and unsigned widening multiplications.</span>
<span class="lineNum">     929 </span><span class="lineCov">   32180671 : (define_code_iterator any_extend [sign_extend zero_extend])</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     931 </span><span class="lineCov">   32180671 : ;; Prefix for insn menmonic.</span>
<span class="lineNum">     932 </span><span class="lineCov">        230 : (define_code_attr sgnprefix [(sign_extend &quot;i&quot;) (zero_extend &quot;&quot;)])</span>
<span class="lineNum">     933 </span><span class="lineCov">   32180671 : </span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 : ;; Prefix for define_insn</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 : (define_code_attr u [(sign_extend &quot;&quot;) (zero_extend &quot;u&quot;)])</span>
<span class="lineNum">     936 </span><span class="lineCov">        138 : (define_code_attr s [(sign_extend &quot;s&quot;) (zero_extend &quot;u&quot;)])</span>
<span class="lineNum">     937 </span><span class="lineCov">         94 : (define_code_attr u_bool [(sign_extend &quot;false&quot;) (zero_extend &quot;true&quot;)])</span>
<span class="lineNum">     938 </span><span class="lineCov">   32180671 : </span>
<span class="lineNum">     939 </span><span class="lineCov">   32180671 : ;; Used in signed and unsigned truncations.</span>
<span class="lineNum">     940 </span><span class="lineCov">   32180671 : (define_code_iterator any_truncate [ss_truncate truncate us_truncate])</span>
<span class="lineNum">     941 </span><span class="lineCov">      28490 : ;; Instruction suffix for truncations.</span>
<span class="lineNum">     942 </span><span class="lineCov">      28399 : (define_code_attr trunsuffix [(ss_truncate &quot;s&quot;) (truncate &quot;&quot;) (us_truncate &quot;us&quot;)])</span>
<span class="lineNum">     943 </span><span class="lineCov">   32152275 : </span>
<span class="lineNum">     944 </span><span class="lineCov">      10064 : ;; Used in signed and unsigned fix.</span>
<span class="lineNum">     945 </span><span class="lineCov">          8 : (define_code_iterator any_fix [fix unsigned_fix])</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 : (define_code_attr fixsuffix [(fix &quot;&quot;) (unsigned_fix &quot;u&quot;)])</span>
<span class="lineNum">     947 </span><span class="lineCov">      99341 : (define_code_attr fixunssuffix [(fix &quot;&quot;) (unsigned_fix &quot;uns&quot;)])</span>
<span class="lineNum">     948 </span><span class="lineCov">      99341 : (define_code_attr fixprefix [(fix &quot;s&quot;) (unsigned_fix &quot;u&quot;)])</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     950 </span><span class="lineCov">   32152275 : ;; Used in signed and unsigned float.</span>
<span class="lineNum">     951 </span><span class="lineCov">   10509484 : (define_code_iterator any_float [float unsigned_float])</span>
<span class="lineNum">     952 </span><span class="lineCov">   10509484 : (define_code_attr floatsuffix [(float &quot;&quot;) (unsigned_float &quot;u&quot;)])</span>
<span class="lineNum">     953 </span><span class="lineCov">   21642791 : (define_code_attr floatunssuffix [(float &quot;&quot;) (unsigned_float &quot;uns&quot;)])</span>
<span class="lineNum">     954 </span><span class="lineCov">    2145124 : (define_code_attr floatprefix [(float &quot;s&quot;) (unsigned_float &quot;u&quot;)])</span>
<span class="lineNum">     955 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 : ;; All integer modes.</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 : (define_mode_iterator SWI1248x [QI HI SI DI])</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     959 </span><span class="lineCov">        158 : ;; All integer modes without QImode.</span>
<span class="lineNum">     960 </span><span class="lineCov">        158 : (define_mode_iterator SWI248x [HI SI DI])</span>
<span class="lineNum">     961 </span><span class="lineCov">   21642791 : </span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 : ;; All integer modes without QImode and HImode.</span>
<span class="lineNum">     963 </span><span class="lineNoCov">          0 : (define_mode_iterator SWI48x [SI DI])</span>
<span class="lineNum">     964 </span><span class="lineCov">   20595159 : </span>
<span class="lineNum">     965 </span><span class="lineCov">   20595103 : ;; All integer modes without SImode and DImode.</span>
<span class="lineNum">     966 </span><span class="lineCov">    1047688 : (define_mode_iterator SWI12 [QI HI])</span>
<span class="lineNum">     967 </span><span class="lineCov">    7896092 : </span>
<span class="lineNum">     968 </span><span class="lineCov">    1047688 : ;; All integer modes without DImode.</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 : (define_mode_iterator SWI124 [QI HI SI])</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     971 </span><span class="lineCov">    1047688 : ;; All integer modes without QImode and DImode.</span>
<span class="lineNum">     972 </span><span class="lineCov">    1058953 : (define_mode_iterator SWI24 [HI SI])</span>
<span class="lineNum">     973 </span><span class="lineCov">    1084376 : </span>
<span class="lineNum">     974 </span><span class="lineCov">      25423 : ;; Single word integer modes.</span>
<span class="lineNum">     975 </span><span class="lineCov">      46285 : (define_mode_iterator SWI [QI HI SI (DI &quot;TARGET_64BIT&quot;)])</span>
<span class="lineNum">     976 </span><span class="lineCov">    4437571 : </span>
<span class="lineNum">     977 </span><span class="lineCov">     714466 : ;; Single word integer modes without QImode.</span>
<span class="lineNum">     978 </span><span class="lineCov">    2948521 : (define_mode_iterator SWI248 [HI SI (DI &quot;TARGET_64BIT&quot;)])</span>
<span class="lineNum">     979 </span><span class="lineCov">    5058602 : </span>
<span class="lineNum">     980 </span><span class="lineCov">    1315811 : ;; Single word integer modes without QImode and HImode.</span>
<span class="lineNum">     981 </span><span class="lineCov">     782820 : (define_mode_iterator SWI48 [SI (DI &quot;TARGET_64BIT&quot;)])</span>
<span class="lineNum">     982 </span><span class="lineCov">    3532269 : </span>
<a name="983"><span class="lineNum">     983 </span><span class="lineCov">    2720603 : ;; All math-dependant single and double word integer modes.</span></a>
<a name="984"><span class="lineNum">     984 </span><span class="lineCov">    2902095 : (define_mode_iterator SDWIM [(QI &quot;TARGET_QIMODE_MATH&quot;)</span></a>
<span class="lineNum">     985 </span><span class="lineCov">    1936835 :                              (HI &quot;TARGET_HIMODE_MATH&quot;)</span>
<a name="986"><span class="lineNum">     986 </span><span class="lineCov">   43423897 :                              SI DI (TI &quot;TARGET_64BIT&quot;)])</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineCov">    8227760 : </span></a>
<a name="988"><span class="lineNum">     988 </span><span class="lineCov">  381981261 : ;; Math-dependant single word integer modes.</span></a>
<a name="989"><span class="lineNum">     989 </span><span class="lineCov">   47779026 : (define_mode_iterator SWIM [(QI &quot;TARGET_QIMODE_MATH&quot;)</span></a>
<span class="lineNum">     990 </span><span class="lineCov">   24368531 :                             (HI &quot;TARGET_HIMODE_MATH&quot;)</span>
<span class="lineNum">     991 </span><span class="lineCov">    5167965 :                             SI (DI &quot;TARGET_64BIT&quot;)])</span>
<span class="lineNum">     992 </span><span class="lineCov">    5786460 : </span>
<a name="993"><span class="lineNum">     993 </span><span class="lineCov">   35666468 : ;; Math-dependant integer modes without DImode.</span></a>
<a name="994"><span class="lineNum">     994 </span><span class="lineCov">  236893005 : (define_mode_iterator SWIM124 [(QI &quot;TARGET_QIMODE_MATH&quot;)</span></a>
<a name="995"><span class="lineNum">     995 </span><span class="lineCov">  263830153 :                                (HI &quot;TARGET_HIMODE_MATH&quot;)</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineCov">   36754134 :                                SI])</span></a>
<a name="997"><span class="lineNum">     997 </span><span class="lineCov">  212610710 : </span></a>
<a name="998"><span class="lineNum">     998 </span><span class="lineCov">    2915322 : ;; Math-dependant integer modes with DImode.</span></a>
<span class="lineNum">     999 </span><span class="lineCov">   37484422 : (define_mode_iterator SWIM1248x [(QI &quot;TARGET_QIMODE_MATH&quot;)</span>
<span class="lineNum">    1000 </span><span class="lineCov">    6802604 :                                  (HI &quot;TARGET_HIMODE_MATH&quot;)</span>
<span class="lineNum">    1001 </span><span class="lineCov">   17852195 :                                  SI (DI &quot;(TARGET_STV &amp;&amp; TARGET_SSE2) || TARGET_64BIT&quot;)])</span>
<span class="lineNum">    1002 </span><span class="lineCov">   20411123 : </span>
<span class="lineNum">    1003 </span><span class="lineCov">    7042754 : ;; Math-dependant single word integer modes without QImode.</span>
<span class="lineNum">    1004 </span><span class="lineCov">    8127022 : (define_mode_iterator SWIM248 [(HI &quot;TARGET_HIMODE_MATH&quot;)</span>
<span class="lineNum">    1005 </span><span class="lineCov">   29247422 :                                SI (DI &quot;TARGET_64BIT&quot;)])</span>
<span class="lineNum">    1006 </span><span class="lineCov">   29805197 : </span>
<span class="lineNum">    1007 </span><span class="lineCov">    4538530 : ;; Double word integer modes.</span>
<span class="lineNum">    1008 </span><span class="lineCov">   29220799 : (define_mode_iterator DWI [(DI &quot;!TARGET_64BIT&quot;)</span>
<span class="lineNum">    1009 </span><span class="lineCov">   28918260 :                            (TI &quot;TARGET_64BIT&quot;)])</span>
<span class="lineNum">    1010 </span><span class="lineCov">    9489745 : </span>
<span class="lineNum">    1011 </span><span class="lineCov">    4937218 : ;; GET_MODE_SIZE for selected modes.  As GET_MODE_SIZE is not</span>
<span class="lineNum">    1012 </span><span class="lineCov">   48884667 : ;; compile time constant, it is faster to use &lt;MODE_SIZE&gt; than</span>
<span class="lineNum">    1013 </span><span class="lineCov">   17652527 : ;; GET_MODE_SIZE (&lt;MODE&gt;mode).  For XFmode which depends on</span>
<span class="lineNum">    1014 </span><span class="lineCov">    4930809 : ;; command line options just use GET_MODE_SIZE macro.</span>
<span class="lineNum">    1015 </span><span class="lineCov">    5388412 : (define_mode_attr MODE_SIZE [(QI &quot;1&quot;) (HI &quot;2&quot;) (SI &quot;4&quot;) (DI &quot;8&quot;) (TI &quot;16&quot;)</span>
<span class="lineNum">    1016 </span><span class="lineCov">    2122278 :                              (SF &quot;4&quot;) (DF &quot;8&quot;) (XF &quot;GET_MODE_SIZE (XFmode)&quot;)</span>
<span class="lineNum">    1017 </span><span class="lineCov">    8424101 :                              (V16QI &quot;16&quot;) (V32QI &quot;32&quot;) (V64QI &quot;64&quot;)</span>
<span class="lineNum">    1018 </span><span class="lineCov">   72286836 :                              (V8HI &quot;16&quot;) (V16HI &quot;32&quot;) (V32HI &quot;64&quot;)</span>
<span class="lineNum">    1019 </span><span class="lineCov">    1735190 :                              (V4SI &quot;16&quot;) (V8SI &quot;32&quot;) (V16SI &quot;64&quot;)</span>
<span class="lineNum">    1020 </span><span class="lineCov">    2028028 :                              (V2DI &quot;16&quot;) (V4DI &quot;32&quot;) (V8DI &quot;64&quot;)</span>
<span class="lineNum">    1021 </span><span class="lineCov">    3643269 :                              (V1TI &quot;16&quot;) (V2TI &quot;32&quot;) (V4TI &quot;64&quot;)</span>
<span class="lineNum">    1022 </span><span class="lineCov">    1297486 :                              (V2DF &quot;16&quot;) (V4DF &quot;32&quot;) (V8DF &quot;64&quot;)</span>
<span class="lineNum">    1023 </span><span class="lineCov">     819198 :                              (V4SF &quot;16&quot;) (V8SF &quot;32&quot;) (V16SF &quot;64&quot;)])</span>
<span class="lineNum">    1024 </span><span class="lineCov">     863788 : </span>
<span class="lineNum">    1025 </span><span class="lineCov">   28045296 : ;; Double word integer modes as mode attribute.</span>
<span class="lineNum">    1026 </span><span class="lineCov">      81788 : (define_mode_attr DWI [(QI &quot;HI&quot;) (HI &quot;SI&quot;) (SI &quot;DI&quot;) (DI &quot;TI&quot;)])</span>
<span class="lineNum">    1027 </span><span class="lineCov">   13570138 : (define_mode_attr dwi [(QI &quot;hi&quot;) (HI &quot;si&quot;) (SI &quot;di&quot;) (DI &quot;ti&quot;)])</span>
<span class="lineNum">    1028 </span><span class="lineCov">    9780960 : </span>
<span class="lineNum">    1029 </span><span class="lineCov">     359346 : ;; LEA mode corresponding to an integer mode</span>
<span class="lineNum">    1030 </span><span class="lineCov">    1311351 : (define_mode_attr LEAMODE [(QI &quot;SI&quot;) (HI &quot;SI&quot;) (SI &quot;SI&quot;) (DI &quot;DI&quot;)])</span>
<span class="lineNum">    1031 </span><span class="lineCov">    1095259 : </span>
<span class="lineNum">    1032 </span><span class="lineCov">      15169 : ;; Half mode for double word integer modes.</span>
<span class="lineNum">    1033 </span><span class="lineCov">      93983 : (define_mode_iterator DWIH [(SI &quot;!TARGET_64BIT&quot;)</span>
<span class="lineNum">    1034 </span><span class="lineCov">   27159101 :                             (DI &quot;TARGET_64BIT&quot;)])</span>
<span class="lineNum">    1035 </span><span class="lineCov">    7205766 : </span>
<span class="lineNum">    1036 </span><span class="lineCov">   20666675 : ;; Instruction suffix for integer modes.</span>
<span class="lineNum">    1037 </span><span class="lineCov">   33751894 : (define_mode_attr imodesuffix [(QI &quot;b&quot;) (HI &quot;w&quot;) (SI &quot;l&quot;) (DI &quot;q&quot;)])</span>
<span class="lineNum">    1038 </span><span class="lineCov">     829052 : </span>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineCov">   34827040 : ;; Instruction suffix for masks.</span></a>
<span class="lineNum">    1040 </span><span class="lineCov">   51348618 : (define_mode_attr mskmodesuffix [(QI &quot;b&quot;) (HI &quot;w&quot;) (SI &quot;d&quot;) (DI &quot;q&quot;)])</span>
<span class="lineNum">    1041 </span><span class="lineCov">   23569941 : </span>
<a name="1042"><span class="lineNum">    1042 </span><span class="lineCov">       9498 : ;; Pointer size prefix for integer modes (Intel asm dialect)</span></a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineCov">    1896975 : (define_mode_attr iptrsize [(QI &quot;BYTE&quot;)</span></a>
<span class="lineNum">    1044 </span><span class="lineCov">   22037233 :                             (HI &quot;WORD&quot;)</span>
<span class="lineNum">    1045 </span><span class="lineCov">    2150490 :                             (SI &quot;DWORD&quot;)</span>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineCov">    1879286 :                             (DI &quot;QWORD&quot;)])</span></a>
<span class="lineNum">    1047 </span><span class="lineCov">    1347180 : </span>
<span class="lineNum">    1048 </span><span class="lineCov">   93778929 : ;; Register class for integer modes.</span>
<span class="lineNum">    1049 </span><span class="lineCov">    1757711 : (define_mode_attr r [(QI &quot;q&quot;) (HI &quot;r&quot;) (SI &quot;r&quot;) (DI &quot;r&quot;)])</span>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineCov">    3348290 : </span></a>
<span class="lineNum">    1051 </span><span class="lineCov">   35218034 : ;; Immediate operand constraint for integer modes.</span>
<span class="lineNum">    1052 </span><span class="lineCov">   48716925 : (define_mode_attr i [(QI &quot;n&quot;) (HI &quot;n&quot;) (SI &quot;e&quot;) (DI &quot;e&quot;)])</span>
<span class="lineNum">    1053 </span><span class="lineCov">   58025704 : </span>
<span class="lineNum">    1054 </span><span class="lineCov">     711694 : ;; General operand constraint for word modes.</span>
<span class="lineNum">    1055 </span><span class="lineCov">    9372658 : (define_mode_attr g [(QI &quot;qmn&quot;) (HI &quot;rmn&quot;) (SI &quot;rme&quot;) (DI &quot;rme&quot;)])</span>
<span class="lineNum">    1056 </span><span class="lineCov">     339387 : </span>
<span class="lineNum">    1057 </span><span class="lineCov">    1047364 : ;; Immediate operand constraint for double integer modes.</span>
<span class="lineNum">    1058 </span><span class="lineCov">     142073 : (define_mode_attr di [(SI &quot;nF&quot;) (DI &quot;Wd&quot;)])</span>
<span class="lineNum">    1059 </span><span class="lineCov">    6404566 : </span>
<span class="lineNum">    1060 </span><span class="lineCov">     442943 : ;; Immediate operand constraint for shifts.</span>
<span class="lineNum">    1061 </span><span class="lineCov">     882015 : (define_mode_attr S [(QI &quot;I&quot;) (HI &quot;I&quot;) (SI &quot;I&quot;) (DI &quot;J&quot;) (TI &quot;O&quot;)])</span>
<span class="lineNum">    1062 </span><span class="lineCov">    2307296 : </span>
<span class="lineNum">    1063 </span><span class="lineCov">   12580310 : ;; Print register name in the specified mode.</span>
<span class="lineNum">    1064 </span><span class="lineCov">     833210 : (define_mode_attr k [(QI &quot;b&quot;) (HI &quot;w&quot;) (SI &quot;k&quot;) (DI &quot;q&quot;)])</span>
<span class="lineNum">    1065 </span><span class="lineCov">     431758 : </span>
<span class="lineNum">    1066 </span><span class="lineCov">     874550 : ;; General operand predicate for integer modes.</span>
<span class="lineNum">    1067 </span><span class="lineCov">     835090 : (define_mode_attr general_operand</span>
<span class="lineNum">    1068 </span><span class="lineCov">     700830 :         [(QI &quot;general_operand&quot;)</span>
<span class="lineNum">    1069 </span><span class="lineCov">   11469241 :          (HI &quot;general_operand&quot;)</span>
<span class="lineNum">    1070 </span><span class="lineCov">        303 :          (SI &quot;x86_64_general_operand&quot;)</span>
<span class="lineNum">    1071 </span><span class="lineCov">     888289 :          (DI &quot;x86_64_general_operand&quot;)</span>
<span class="lineNum">    1072 </span><span class="lineCov">   12770005 :          (TI &quot;x86_64_general_operand&quot;)])</span>
<span class="lineNum">    1073 </span><span class="lineCov">     109890 : </span>
<span class="lineNum">    1074 </span><span class="lineCov">   13601595 : ;; General operand predicate for integer modes, where for TImode</span>
<span class="lineNum">    1075 </span><span class="lineCov">   13645986 : ;; we need both words of the operand to be general operands.</span>
<span class="lineNum">    1076 </span><span class="lineCov">     899022 : (define_mode_attr general_hilo_operand</span>
<span class="lineNum">    1077 </span><span class="lineCov">    1056047 :         [(QI &quot;general_operand&quot;)</span>
<span class="lineNum">    1078 </span><span class="lineCov">     376464 :          (HI &quot;general_operand&quot;)</span>
<span class="lineNum">    1079 </span><span class="lineCov">   11721146 :          (SI &quot;x86_64_general_operand&quot;)</span>
<span class="lineNum">    1080 </span><span class="lineCov">     832132 :          (DI &quot;x86_64_general_operand&quot;)</span>
<span class="lineNum">    1081 </span><span class="lineCov">      14219 :          (TI &quot;x86_64_hilo_general_operand&quot;)])</span>
<span class="lineNum">    1082 </span><span class="lineCov">     347246 : </span>
<span class="lineNum">    1083 </span><span class="lineCov">      10827 : ;; General sign extend operand predicate for integer modes,</span>
<span class="lineNum">    1084 </span><span class="lineCov">   22498985 : ;; which disallows VOIDmode operands and thus it is suitable</span>
<span class="lineNum">    1085 </span><span class="lineCov">   21992313 : ;; for use inside sign_extend.</span>
<span class="lineNum">    1086 </span><span class="lineCov">       9270 : (define_mode_attr general_sext_operand</span>
<span class="lineNum">    1087 </span><span class="lineCov">   10982952 :         [(QI &quot;sext_operand&quot;)</span>
<span class="lineNum">    1088 </span><span class="lineCov">       4442 :          (HI &quot;sext_operand&quot;)</span>
<span class="lineNum">    1089 </span><span class="lineCov">    7724277 :          (SI &quot;x86_64_sext_operand&quot;)</span>
<span class="lineNum">    1090 </span><span class="lineCov">    6815457 :          (DI &quot;x86_64_sext_operand&quot;)])</span>
<span class="lineNum">    1091 </span><span class="lineCov">    7201260 : </span>
<span class="lineNum">    1092 </span><span class="lineCov">   14489092 : ;; General sign/zero extend operand predicate for integer modes.</span>
<span class="lineNum">    1093 </span><span class="lineCov">     349288 : (define_mode_attr general_szext_operand</span>
<span class="lineNum">    1094 </span><span class="lineCov">    7195562 :         [(QI &quot;general_operand&quot;)</span>
<span class="lineNum">    1095 </span><span class="lineCov">   13890879 :          (HI &quot;general_operand&quot;)</span>
<span class="lineNum">    1096 </span><span class="lineCov">     347887 :          (SI &quot;x86_64_szext_general_operand&quot;)</span>
<span class="lineNum">    1097 </span><span class="lineCov">    1034788 :          (DI &quot;x86_64_szext_general_operand&quot;)])</span>
<span class="lineNum">    1098 </span><span class="lineCov">     391163 : </span>
<span class="lineNum">    1099 </span><span class="lineCov">     694829 : ;; Immediate operand predicate for integer modes.</span>
<span class="lineNum">    1100 </span><span class="lineCov">     698238 : (define_mode_attr immediate_operand</span>
<span class="lineNum">    1101 </span><span class="lineCov">      43356 :         [(QI &quot;immediate_operand&quot;)</span>
<span class="lineNum">    1102 </span><span class="lineCov">      34252 :          (HI &quot;immediate_operand&quot;)</span>
<span class="lineNum">    1103 </span><span class="lineCov">     339515 :          (SI &quot;x86_64_immediate_operand&quot;)</span>
<span class="lineNum">    1104 </span><span class="lineCov">     339515 :          (DI &quot;x86_64_immediate_operand&quot;)])</span>
<span class="lineNum">    1105 </span><span class="lineCov">         58 : </span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 : ;; Nonmemory operand predicate for integer modes.</span>
<span class="lineNum">    1107 </span><span class="lineCov">     510419 : (define_mode_attr nonmemory_operand</span>
<span class="lineNum">    1108 </span><span class="lineCov">     510419 :         [(QI &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">    1109 </span><span class="lineCov">     510419 :          (HI &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :          (SI &quot;x86_64_nonmemory_operand&quot;)</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :          (DI &quot;x86_64_nonmemory_operand&quot;)])</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1113 </span><span class="lineCov">     510419 : ;; Operand predicate for shifts.</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 : (define_mode_attr shift_operand</span>
<span class="lineNum">    1115 </span><span class="lineCov">         70 :         [(QI &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1116 </span><span class="lineCov">         70 :          (HI &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1117 </span><span class="lineCov">     510419 :          (SI &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :          (DI &quot;shiftdi_operand&quot;)</span>
<span class="lineNum">    1119 </span><span class="lineCov">     510419 :          (TI &quot;register_operand&quot;)])</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1121 </span><span class="lineCov">     510419 : ;; Operand predicate for shift argument.</span>
<span class="lineNum">    1122 </span><span class="lineCov">     510419 : (define_mode_attr shift_immediate_operand</span>
<span class="lineNum">    1123 </span><span class="lineCov">     510419 :         [(QI &quot;const_1_to_31_operand&quot;)</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :          (HI &quot;const_1_to_31_operand&quot;)</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :          (SI &quot;const_1_to_31_operand&quot;)</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :          (DI &quot;const_1_to_63_operand&quot;)])</span>
<span class="lineNum">    1127 </span><span class="lineCov">     510419 : </span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 : ;; Input operand predicate for arithmetic left shifts.</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 : (define_mode_attr ashl_input_operand</span>
<span class="lineNum">    1130 </span><span class="lineCov">     511662 :         [(QI &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1131 </span><span class="lineCov">     511662 :          (HI &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1132 </span><span class="lineCov">     511662 :          (SI &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1133 </span><span class="lineCov">       1243 :          (DI &quot;ashldi_input_operand&quot;)</span>
<span class="lineNum">    1134 </span><span class="lineCov">       1243 :          (TI &quot;reg_or_pm1_operand&quot;)])</span>
<span class="lineNum">    1135 </span><span class="lineCov">       3303 : </span>
<span class="lineNum">    1136 </span><span class="lineCov">       3303 : ;; SSE and x87 SFmode and DFmode floating point modes</span>
<span class="lineNum">    1137 </span><span class="lineCov">     507116 : (define_mode_iterator MODEF [SF DF])</span>
<span class="lineNum">    1138 </span><span class="lineCov">     507116 : </span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 : ;; All x87 floating point modes</span>
<span class="lineNum">    1140 </span><span class="lineCov">         43 : (define_mode_iterator X87MODEF [SF DF XF])</span>
<span class="lineNum">    1141 </span><span class="lineCov">     170933 : </span>
<span class="lineNum">    1142 </span><span class="lineCov">     172419 : ;; SSE instruction suffix for various modes</span>
<span class="lineNum">    1143 </span><span class="lineCov">     340164 : (define_mode_attr ssemodesuffix</span>
<span class="lineNum">    1144 </span><span class="lineCov">     340164 :   [(SF &quot;ss&quot;) (DF &quot;sd&quot;)</span>
<span class="lineNum">    1145 </span><span class="lineCov">     340164 :    (V16SF &quot;ps&quot;) (V8DF &quot;pd&quot;)</span>
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :    (V8SF &quot;ps&quot;) (V4DF &quot;pd&quot;)</span>
<span class="lineNum">    1147 </span><span class="lineCov">       3981 :    (V4SF &quot;ps&quot;) (V2DF &quot;pd&quot;)</span>
<span class="lineNum">    1148 </span><span class="lineCov">      29680 :    (V16QI &quot;b&quot;) (V8HI &quot;w&quot;) (V4SI &quot;d&quot;) (V2DI &quot;q&quot;)</span>
<span class="lineNum">    1149 </span><span class="lineCov">     336183 :    (V32QI &quot;b&quot;) (V16HI &quot;w&quot;) (V8SI &quot;d&quot;) (V4DI &quot;q&quot;)</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :    (V64QI &quot;b&quot;) (V32HI &quot;w&quot;) (V16SI &quot;d&quot;) (V8DI &quot;q&quot;)])</span>
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 : ;; SSE vector suffix for floating point modes</span>
<span class="lineNum">    1153 </span><span class="lineCov">          4 : (define_mode_attr ssevecmodesuffix [(SF &quot;ps&quot;) (DF &quot;pd&quot;)])</span>
<span class="lineNum">    1154 </span><span class="lineCov">          4 : </span>
<span class="lineNum">    1155 </span><span class="lineCov">     336183 : ;; SSE vector mode corresponding to a scalar mode</span>
<span class="lineNum">    1156 </span><span class="lineCov">     336183 : (define_mode_attr ssevecmode</span>
<span class="lineNum">    1157 </span><span class="lineCov">     336183 :   [(QI &quot;V16QI&quot;) (HI &quot;V8HI&quot;) (SI &quot;V4SI&quot;) (DI &quot;V2DI&quot;) (SF &quot;V4SF&quot;) (DF &quot;V2DF&quot;)])</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 : (define_mode_attr ssevecmodelower</span>
<span class="lineNum">    1159 </span><span class="lineCov">     336183 :   [(QI &quot;v16qi&quot;) (HI &quot;v8hi&quot;) (SI &quot;v4si&quot;) (DI &quot;v2di&quot;) (SF &quot;v4sf&quot;) (DF &quot;v2df&quot;)])</span>
<span class="lineNum">    1160 </span><span class="lineCov">     336183 : </span>
<span class="lineNum">    1161 </span><span class="lineCov">     336183 : ;; AVX512F vector mode corresponding to a scalar mode</span>
<span class="lineNum">    1162 </span><span class="lineCov">     336183 : (define_mode_attr avx512fvecmode</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :   [(QI &quot;V64QI&quot;) (HI &quot;V32HI&quot;) (SI &quot;V16SI&quot;) (DI &quot;V8DI&quot;) (SF &quot;V16SF&quot;) (DF &quot;V8DF&quot;)])</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1165 </span><span class="lineCov">     336183 : ;; Instruction suffix for REX 64bit operators.</span>
<span class="lineNum">    1166 </span><span class="lineCov">     336183 : (define_mode_attr rex64suffix [(SI &quot;&quot;) (DI &quot;{q}&quot;)])</span>
<span class="lineNum">    1167 </span><span class="lineCov">     485811 : (define_mode_attr rex64namesuffix [(SI &quot;&quot;) (DI &quot;q&quot;)])</span>
<span class="lineNum">    1168 </span><span class="lineCov">     485811 : </span>
<span class="lineNum">    1169 </span><span class="lineCov">     485811 : ;; This mode iterator allows :P to be used for patterns that operate on</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 : ;; pointer-sized quantities.  Exactly one of the two alternatives will match.</span>
<span class="lineNum">    1171 </span><span class="lineCov">    1599357 : (define_mode_iterator P [(SI &quot;Pmode == SImode&quot;) (DI &quot;Pmode == DImode&quot;)])</span>
<span class="lineNum">    1172 </span><span class="lineCov">    1527883 : </span>
<span class="lineNum">    1173 </span><span class="lineCov">     151022 : ;; This mode iterator allows :W to be used for patterns that operate on</span>
<span class="lineNum">    1174 </span><span class="lineCov">      97717 : ;; word_mode sized quantities.</span>
<span class="lineNum">    1175 </span><span class="lineCov">      97766 : (define_mode_iterator W</span>
<span class="lineNum">    1176 </span><span class="lineCov">   17753505 :   [(SI &quot;word_mode == SImode&quot;) (DI &quot;word_mode == DImode&quot;)])</span>
<span class="lineNum">    1177 </span><span class="lineCov">    2206257 : </span>
<span class="lineNum">    1178 </span><span class="lineCov">    3434302 : ;; This mode iterator allows :PTR to be used for patterns that operate on</span>
<span class="lineNum">    1179 </span><span class="lineCov">   78448636 : ;; ptr_mode sized quantities.</span>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineCov">  132920523 : (define_mode_iterator PTR</span></a>
<span class="lineNum">    1181 </span><span class="lineCov">   50366380 :   [(SI &quot;ptr_mode == SImode&quot;) (DI &quot;ptr_mode == DImode&quot;)])</span>
<span class="lineNum">    1182 </span><span class="lineCov">   26317252 : </span>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineCov">     607689 : ;; Scheduling descriptions</span></a>
<span class="lineNum">    1184 </span><span class="lineCov">   86550227 : </span>
<span class="lineNum">    1185 </span><span class="lineCov">   80897268 : (include &quot;pentium.md&quot;)</span>
<span class="lineNum">    1186 </span><span class="lineCov">    8520627 : (include &quot;ppro.md&quot;)</span>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineCov">     867840 : (include &quot;k6.md&quot;)</span></a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineCov">    3909503 : (include &quot;athlon.md&quot;)</span></a>
<span class="lineNum">    1189 </span><span class="lineCov">  219060397 : (include &quot;bdver1.md&quot;)</span>
<span class="lineNum">    1190 </span><span class="lineCov">    2569424 : (include &quot;bdver3.md&quot;)</span>
<span class="lineNum">    1191 </span><span class="lineCov">     748623 : (include &quot;btver2.md&quot;)</span>
<span class="lineNum">    1192 </span><span class="lineCov">     344338 : (include &quot;znver1.md&quot;)</span>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineCov">   24544148 : (include &quot;geode.md&quot;)</span></a>
<span class="lineNum">    1194 </span><span class="lineCov">     653222 : (include &quot;atom.md&quot;)</span>
<span class="lineNum">    1195 </span><span class="lineCov">   78657533 : (include &quot;slm.md&quot;)</span>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineCov">     364005 : (include &quot;glm.md&quot;)</span></a>
<span class="lineNum">    1197 </span><span class="lineCov">    1283864 : (include &quot;core2.md&quot;)</span>
<span class="lineNum">    1198 </span><span class="lineCov">    1371959 : (include &quot;haswell.md&quot;)</span>
<span class="lineNum">    1199 </span><span class="lineCov">  218543770 : </span>
<span class="lineNum">    1200 </span><span class="lineCov">  546918364 : </span>
<span class="lineNum">    1201 </span><span class="lineCov">     620983 : ;; Operand and operator predicates and constraints</span>
<span class="lineNum">    1202 </span><span class="lineCov">     205262 : </span>
<span class="lineNum">    1203 </span><span class="lineCov">  424338387 : (include &quot;predicates.md&quot;)</span>
<span class="lineNum">    1204 </span><span class="lineCov">     960112 : (include &quot;constraints.md&quot;)</span>
<span class="lineNum">    1205 </span><span class="lineCov">     655918 : </span>
<span class="lineNum">    1206 </span><span class="lineCov">  394695353 : </span>
<span class="lineNum">    1207 </span><span class="lineCov">    3145923 : ;; Compare and branch/compare and store instructions.</span>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineCov">     395969 : </span></a>
<span class="lineNum">    1209 </span><span class="lineCov">   71624254 : (define_expand &quot;cbranch&lt;mode&gt;4&quot;</span>
<span class="lineNum">    1210 </span><span class="lineCov">   72167164 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1211 </span><span class="lineCov">      63708 :         (compare:CC (match_operand:SDWIM 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1212 </span><span class="lineCov">    2876227 :                     (match_operand:SDWIM 2 &quot;&lt;general_operand&gt;&quot;)))</span>
<span class="lineNum">    1213 </span><span class="lineCov">     272044 :    (set (pc) (if_then_else</span>
<span class="lineNum">    1214 </span><span class="lineCov">     382031 :                (match_operator 0 &quot;ordered_comparison_operator&quot;</span>
<span class="lineNum">    1215 </span><span class="lineCov">    4247111 :                 [(reg:CC FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">    1216 </span><span class="lineCov">    7182778 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    1217 </span><span class="lineCov">    3302960 :                (pc)))]</span>
<span class="lineNum">    1218 </span><span class="lineCov">    3464649 :   &quot;&quot;</span>
<span class="lineNum">    1219 </span><span class="lineCov">    3901608 : {</span>
<span class="lineNum">    1220 </span><span class="lineCov">    1478359 :   if (MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">    1221 </span><span class="lineCov">    1234946 :     operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">    1222 </span><span class="lineCov">    4352133 :   ix86_expand_branch (GET_CODE (operands[0]),</span>
<span class="lineNum">    1223 </span><span class="lineCov">     656798 :                       operands[1], operands[2], operands[3]);</span>
<span class="lineNum">    1224 </span><span class="lineCov">    6650235 :   DONE;</span>
<span class="lineNum">    1225 </span><span class="lineCov">     339848 : })</span>
<span class="lineNum">    1226 </span><span class="lineCov">      91963 : </span>
<span class="lineNum">    1227 </span><span class="lineCov">     748358 : (define_expand &quot;cstore&lt;mode&gt;4&quot;</span>
<span class="lineNum">    1228 </span><span class="lineCov">    2008964 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1229 </span><span class="lineCov">    1260804 :         (compare:CC (match_operand:SWIM 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1230 </span><span class="lineCov">     337364 :                     (match_operand:SWIM 3 &quot;&lt;general_operand&gt;&quot;)))</span>
<span class="lineNum">    1231 </span><span class="lineCov">     336183 :    (set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1232 </span><span class="lineCov">     918118 :         (match_operator 1 &quot;ordered_comparison_operator&quot;</span>
<span class="lineNum">    1233 </span><span class="lineCov">     581935 :           [(reg:CC FLAGS_REG) (const_int 0)]))]</span>
<span class="lineNum">    1234 </span><span class="lineCov">     918118 :   &quot;&quot;</span>
<span class="lineNum">    1235 </span><span class="lineCov">     214995 : {</span>
<span class="lineNum">    1236 </span><span class="lineCov">     358017 :   if (MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))</span>
<span class="lineNum">    1237 </span><span class="lineCov">       6868 :     operands[2] = force_reg (&lt;MODE&gt;mode, operands[2]);</span>
<span class="lineNum">    1238 </span><span class="lineCov">     236848 :   ix86_expand_setcc (operands[0], GET_CODE (operands[1]),</span>
<span class="lineNum">    1239 </span><span class="lineCov">   44558124 :                      operands[2], operands[3]);</span>
<span class="lineNum">    1240 </span><span class="lineCov">   44988114 :   DONE;</span>
<span class="lineNum">    1241 </span><span class="lineCov">     336183 : })</span>
<span class="lineNum">    1242 </span><span class="lineCov">     336183 : </span>
<span class="lineNum">    1243 </span><span class="lineCov">     336183 : (define_expand &quot;cmp&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    1244 </span><span class="lineCov">     358177 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1245 </span><span class="lineCov">     358177 :         (compare:CC (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1246 </span><span class="lineCov">   44215368 :                     (match_operand:SWI48 1 &quot;&lt;general_operand&gt;&quot;)))])</span>
<span class="lineNum">    1247 </span><span class="lineCov">     336183 : </span>
<span class="lineNum">    1248 </span><span class="lineCov">     336183 : (define_mode_iterator SWI1248_AVX512BWDQ2_64</span>
<span class="lineNum">    1249 </span><span class="lineCov">   99782766 :   [(QI &quot;TARGET_AVX512DQ&quot;) (HI &quot;TARGET_AVX512DQ&quot;)</span>
<span class="lineNum">    1250 </span><span class="lineCov">  100184601 :    (SI &quot;TARGET_AVX512BW&quot;) (DI &quot;TARGET_AVX512BW &amp;&amp; TARGET_64BIT&quot;)])</span>
<span class="lineNum">    1251 </span><span class="lineCov">   99455773 : </span>
<span class="lineNum">    1252 </span><span class="lineCov">    1256348 : (define_insn &quot;*cmp&lt;mode&gt;_ccz_1&quot;</span>
<span class="lineNum">    1253 </span><span class="lineCov">   17162916 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    1254 </span><span class="lineCov">   17162916 :         (compare (match_operand:SWI1248_AVX512BWDQ2_64 0</span>
<span class="lineNum">    1255 </span><span class="lineCov">     152935 :                         &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;,?m&lt;r&gt;,$k&quot;)</span>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineCov">   16979668 :                  (match_operand:SWI1248_AVX512BWDQ2_64 1 &quot;const0_operand&quot;)))]</span></a>
<span class="lineNum">    1257 </span><span class="lineCov">  117468606 :   &quot;ix86_match_ccmode (insn, CCZmode)&quot;</span>
<span class="lineNum">    1258 </span><span class="lineCov">    2673843 :   &quot;@</span>
<span class="lineNum">    1259 </span><span class="lineCov">     183403 :    test{&lt;imodesuffix&gt;}\t%0, %0</span>
<span class="lineNum">    1260 </span><span class="lineCov">     538276 :    cmp{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}</span>
<span class="lineNum">    1261 </span><span class="lineCov">     354873 :    ktest&lt;mskmodesuffix&gt;\t%0, %0&quot;</span>
<span class="lineNum">    1262 </span><span class="lineCov">     355010 :   [(set_attr &quot;type&quot; &quot;test,icmp,msklog&quot;)</span>
<span class="lineNum">    1263 </span><span class="lineCov">    2776188 :    (set_attr &quot;length_immediate&quot; &quot;0,1,*&quot;)</span>
<span class="lineNum">    1264 </span><span class="lineCov">    2776051 :    (set_attr &quot;prefix&quot; &quot;*,*,vex&quot;)</span>
<span class="lineNum">    1265 </span><span class="lineCov">    2776188 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1266 </span><span class="lineCov">    2592803 : </span>
<span class="lineNum">    1267 </span><span class="lineCov">    2592876 : (define_insn &quot;*cmp&lt;mode&gt;_ccno_1&quot;</span>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineCov">    2592876 :   [(set (reg FLAGS_REG)</span></a>
<span class="lineNum">    1269 </span><span class="lineCov">    2776124 :         (compare (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;,?m&lt;r&gt;&quot;)</span>
<span class="lineNum">    1270 </span><span class="lineCov">    2971189 :                  (match_operand:SWI 1 &quot;const0_operand&quot;)))]</span>
<span class="lineNum">    1271 </span><span class="lineCov">    3527131 :   &quot;ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">    1272 </span><span class="lineCov">    1054753 :   &quot;@</span>
<span class="lineNum">    1273 </span><span class="lineCov">       8118 :    test{&lt;imodesuffix&gt;}\t%0, %0</span>
<span class="lineNum">    1274 </span><span class="lineCov">    2746217 :    cmp{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1275 </span><span class="lineCov">    4600175 :   [(set_attr &quot;type&quot; &quot;test,icmp&quot;)</span>
<span class="lineNum">    1276 </span><span class="lineCov">    1241773 :    (set_attr &quot;length_immediate&quot; &quot;0,1&quot;)</span>
<span class="lineNum">    1277 </span><span class="lineCov">    1241773 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1278 </span><span class="lineCov">    1241773 : </span>
<span class="lineNum">    1279 </span><span class="lineCov">    1062871 : (define_insn &quot;*cmp&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         (compare (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    1282 </span><span class="lineCov">    1062871 :                  (match_operand:SWI 1 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;)))]</span>
<span class="lineNum">    1283 </span><span class="lineCov">    5836769 :   &quot;ix86_match_ccmode (insn, CCmode)&quot;</span>
<span class="lineNum">    1284 </span><span class="lineCov">    1054753 :   &quot;cmp{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1285 </span><span class="lineCov">    1054753 :   [(set_attr &quot;type&quot; &quot;icmp&quot;)</span>
<span class="lineNum">    1286 </span><span class="lineCov">    1054753 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1288 </span><span class="lineCov">    6031956 : (define_insn &quot;*cmp&lt;mode&gt;_minus_1&quot;</span>
<span class="lineNum">    1289 </span><span class="lineCov">    6133783 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    1290 </span><span class="lineCov">    1241773 :         (compare</span>
<span class="lineNum">    1291 </span><span class="lineCov">    6055992 :           (minus:SWI (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    1292 </span><span class="lineCov">    1241773 :                      (match_operand:SWI 1 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;))</span>
<span class="lineNum">    1293 </span><span class="lineCov">    1805667 :           (const_int 0)))]</span>
<span class="lineNum">    1294 </span><span class="lineCov">       6173 :   &quot;ix86_match_ccmode (insn, CCGOCmode)&quot;</span>
<span class="lineNum">    1295 </span><span class="lineCov">    1065464 :   &quot;cmp{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1296 </span><span class="lineCov">    1054753 :   [(set_attr &quot;type&quot; &quot;icmp&quot;)</span>
<span class="lineNum">    1297 </span><span class="lineCov">    1054753 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1298 </span><span class="lineCov">    1063369 : </span>
<span class="lineNum">    1299 </span><span class="lineCov">    1063369 : (define_insn &quot;*cmpqi_ext_1&quot;</span>
<span class="lineNum">    1300 </span><span class="lineCov">       6266 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    1301 </span><span class="lineCov">    1069532 :         (compare</span>
<span class="lineNum">    1302 </span><span class="lineCov">    1054753 :           (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;QBc,m&quot;)</span>
<span class="lineNum">    1303 </span><span class="lineCov">    1054753 :           (subreg:QI</span>
<span class="lineNum">    1304 </span><span class="lineCov">    1055066 :             (zero_extract:SI</span>
<span class="lineNum">    1305 </span><span class="lineCov">    1054753 :               (match_operand 1 &quot;ext_register_operand&quot; &quot;Q,Q&quot;)</span>
<span class="lineNum">    1306 </span><span class="lineCov">    1054753 :               (const_int 8)</span>
<span class="lineNum">    1307 </span><span class="lineCov">        939 :               (const_int 8)) 0)))]</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :   &quot;ix86_match_ccmode (insn, CCmode)&quot;</span>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineCov">    1351330 :   &quot;cmp{b}\t{%h1, %0|%0, %h1}&quot;</span></a>
<span class="lineNum">    1310 </span><span class="lineCov">    1054753 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<span class="lineNum">    1311 </span><span class="lineCov">    1054753 :    (set_attr &quot;type&quot; &quot;icmp&quot;)</span>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineCov">    1054753 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span></a>
<span class="lineNum">    1313 </span><span class="lineCov">    1054753 : </span>
<span class="lineNum">    1314 </span><span class="lineCov">    9078272 : (define_insn &quot;*cmpqi_ext_2&quot;</span>
<span class="lineNum">    1315 </span><span class="lineCov">    1054753 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    1316 </span><span class="lineCov">    1054753 :         (compare</span>
<span class="lineNum">    1317 </span><span class="lineCov">    1054753 :           (subreg:QI</span>
<span class="lineNum">    1318 </span><span class="lineCov">    9078272 :             (zero_extract:SI</span>
<span class="lineNum">    1319 </span><span class="lineCov">    9078272 :               (match_operand 0 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    1320 </span><span class="lineCov">    9078272 :               (const_int 8)</span>
<span class="lineNum">    1321 </span><span class="lineCov">    9160828 :               (const_int 8)) 0)</span>
<span class="lineNum">    1322 </span><span class="lineCov">    9078272 :           (match_operand:QI 1 &quot;const0_operand&quot;)))]</span>
<span class="lineNum">    1323 </span><span class="lineCov">    1054761 :   &quot;ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">    1324 </span><span class="lineCov">    9078272 :   &quot;test{b}\t%h0, %h0&quot;</span>
<span class="lineNum">    1325 </span><span class="lineCov">    9078622 :   [(set_attr &quot;type&quot; &quot;test&quot;)</span>
<span class="lineNum">    1326 </span><span class="lineCov">    1138009 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    1327 </span><span class="lineCov">    9121190 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    1328 </span><span class="lineCov">    9121190 : </span>
<span class="lineNum">    1329 </span><span class="lineCov">    9121190 : (define_expand &quot;cmpqi_ext_3&quot;</span>
<span class="lineNum">    1330 </span><span class="lineCov">    1137309 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1331 </span><span class="lineCov">    7211570 :         (compare:CC</span>
<span class="lineNum">    1332 </span><span class="lineCov">    7211570 :           (subreg:QI</span>
<span class="lineNum">    1333 </span><span class="lineCov">    7211570 :             (zero_extract:SI</span>
<span class="lineNum">    1334 </span><span class="lineCov">    7129014 :               (match_operand 0 &quot;ext_register_operand&quot;)</span>
<span class="lineNum">    1335 </span><span class="lineCov">    7129014 :               (const_int 8)</span>
<span class="lineNum">    1336 </span><span class="lineCov">    7129014 :               (const_int 8)) 0)</span>
<span class="lineNum">    1337 </span><span class="lineCov">    1054753 :           (match_operand:QI 1 &quot;const_int_operand&quot;)))])</span>
<span class="lineNum">    1338 </span><span class="lineCov">    1351330 : </span>
<span class="lineNum">    1339 </span><span class="lineCov">     892713 : (define_insn &quot;*cmpqi_ext_3&quot;</span>
<span class="lineNum">    1340 </span><span class="lineCov">    1187975 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    1341 </span><span class="lineCov">     183248 :         (compare</span>
<span class="lineNum">    1342 </span><span class="lineCov">     191453 :           (subreg:QI</span>
<span class="lineNum">    1343 </span><span class="lineCov">     199658 :             (zero_extract:SI</span>
<span class="lineNum">    1344 </span><span class="lineCov">     191453 :               (match_operand 0 &quot;ext_register_operand&quot; &quot;Q,Q&quot;)</span>
<span class="lineNum">    1345 </span><span class="lineCov">     183248 :               (const_int 8)</span>
<span class="lineNum">    1346 </span><span class="lineCov">     148278 :               (const_int 8)) 0)</span>
<span class="lineNum">    1347 </span><span class="lineCov">     183646 :           (match_operand:QI 1 &quot;general_operand&quot; &quot;QnBc,m&quot;)))]</span>
<span class="lineNum">    1348 </span><span class="lineCov">     183598 :   &quot;ix86_match_ccmode (insn, CCmode)&quot;</span>
<span class="lineNum">    1349 </span><span class="lineCov">    2787339 :   &quot;cmp{b}\t{%1, %h0|%h0, %1}&quot;</span>
<span class="lineNum">    1350 </span><span class="lineCov">    2604091 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<span class="lineNum">    1351 </span><span class="lineCov">    2603696 :    (set_attr &quot;type&quot; &quot;icmp&quot;)</span>
<span class="lineNum">    1352 </span><span class="lineCov">     183248 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    1353 </span><span class="lineCov">     183606 : </span>
<span class="lineNum">    1354 </span><span class="lineCov">     183606 : (define_insn &quot;*cmpqi_ext_4&quot;</span>
<span class="lineNum">    1355 </span><span class="lineCov">     183248 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    1356 </span><span class="lineCov">     183606 :         (compare</span>
<span class="lineNum">    1357 </span><span class="lineCov">    2583212 :           (subreg:QI</span>
<span class="lineNum">    1358 </span><span class="lineCov">     183606 :             (zero_extract:SI</span>
<span class="lineNum">    1359 </span><span class="lineCov">     183614 :               (match_operand 0 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    1360 </span><span class="lineCov">    5981184 :               (const_int 8)</span>
<span class="lineNum">    1361 </span><span class="lineCov">    5797936 :               (const_int 8)) 0)</span>
<span class="lineNum">    1362 </span><span class="lineCov">    5797936 :           (subreg:QI</span>
<span class="lineNum">    1363 </span><span class="lineCov">     183248 :             (zero_extract:SI</span>
<span class="lineNum">    1364 </span><span class="lineCov">     183248 :               (match_operand 1 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    1365 </span><span class="lineCov">     183248 :               (const_int 8)</span>
<span class="lineNum">    1366 </span><span class="lineCov">     183248 :               (const_int 8)) 0)))]</span>
<span class="lineNum">    1367 </span><span class="lineCov">     183248 :   &quot;ix86_match_ccmode (insn, CCmode)&quot;</span>
<span class="lineNum">    1368 </span><span class="lineCov">    5745369 :   &quot;cmp{b}\t{%h1, %h0|%h0, %h1}&quot;</span>
<span class="lineNum">    1369 </span><span class="lineCov">     183248 :   [(set_attr &quot;type&quot; &quot;icmp&quot;)</span>
<span class="lineNum">    1370 </span><span class="lineCov">     183248 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    1371 </span><span class="lineCov">     473386 : </span>
<span class="lineNum">    1372 </span><span class="lineCov">     290138 : ;; These implement float point compares.</span>
<span class="lineNum">    1373 </span><span class="lineCov">     250534 : ;; %%% See if we can get away with VOIDmode operands on the actual insns,</span>
<span class="lineNum">    1374 </span><span class="lineCov">     183248 : ;; which would allow mix and match FP modes on the compares.  Which is what</span>
<span class="lineNum">    1375 </span><span class="lineCov">     191876 : ;; the old patterns did, but with many more of them.</span>
<span class="lineNum">    1376 </span><span class="lineCov">     191876 : </span>
<span class="lineNum">    1377 </span><span class="lineCov">     191876 : (define_expand &quot;cbranchxf4&quot;</span>
<span class="lineNum">    1378 </span><span class="lineCov">     227134 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1379 </span><span class="lineCov">     191876 :         (compare:CC (match_operand:XF 1 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">    1380 </span><span class="lineCov">     183248 :                     (match_operand:XF 2 &quot;nonmemory_operand&quot;)))</span>
<span class="lineNum">    1381 </span><span class="lineCov">     238713 :    (set (pc) (if_then_else</span>
<span class="lineNum">    1382 </span><span class="lineCov">     238713 :               (match_operator 0 &quot;ix86_fp_comparison_operator&quot;</span>
<span class="lineNum">    1383 </span><span class="lineCov">      55463 :                [(reg:CC FLAGS_REG)</span>
<span class="lineNum">    1384 </span><span class="lineCov">      55475 :                 (const_int 0)])</span>
<span class="lineNum">    1385 </span><span class="lineCov">     183248 :               (label_ref (match_operand 3))</span>
<span class="lineNum">    1386 </span><span class="lineCov">     183248 :               (pc)))]</span>
<span class="lineNum">    1387 </span><span class="lineCov">     183248 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    1388 </span><span class="lineCov">     183248 : {</span>
<span class="lineNum">    1389 </span><span class="lineCov">     183248 :   ix86_expand_branch (GET_CODE (operands[0]),</span>
<span class="lineNum">    1390 </span><span class="lineCov">      55453 :                       operands[1], operands[2], operands[3]);</span>
<span class="lineNum">    1391 </span><span class="lineCov">     183248 :   DONE;</span>
<span class="lineNum">    1392 </span><span class="lineCov">     183248 : })</span>
<span class="lineNum">    1393 </span><span class="lineCov">     183433 : </span>
<span class="lineNum">    1394 </span><span class="lineCov">     183433 : (define_expand &quot;cstorexf4&quot;</span>
<span class="lineNum">    1395 </span><span class="lineCov">        185 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1396 </span><span class="lineCov">        185 :         (compare:CC (match_operand:XF 2 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">    1397 </span><span class="lineCov">     183248 :                     (match_operand:XF 3 &quot;nonmemory_operand&quot;)))</span>
<span class="lineNum">    1398 </span><span class="lineCov">     265804 :    (set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1399 </span><span class="lineCov">     265804 :               (match_operator 1 &quot;ix86_fp_comparison_operator&quot;</span>
<span class="lineNum">    1400 </span><span class="lineCov">     183248 :                [(reg:CC FLAGS_REG)</span>
<span class="lineNum">    1401 </span><span class="lineCov">     348360 :                 (const_int 0)]))]</span>
<span class="lineNum">    1402 </span><span class="lineCov">        119 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    1403 </span><span class="lineCov">     183248 : {</span>
<span class="lineNum">    1404 </span><span class="lineCov">     183248 :   ix86_expand_setcc (operands[0], GET_CODE (operands[1]),</span>
<span class="lineNum">    1405 </span><span class="lineCov">     190690 :                      operands[2], operands[3]);</span>
<span class="lineNum">    1406 </span><span class="lineCov">     190690 :   DONE;</span>
<span class="lineNum">    1407 </span><span class="lineCov">     190690 : })</span>
<span class="lineNum">    1408 </span><span class="lineCov">     190690 : </span>
<span class="lineNum">    1409 </span><span class="lineCov">       7442 : (define_expand &quot;cbranch&lt;mode&gt;4&quot;</span>
<span class="lineNum">    1410 </span><span class="lineCov">       7442 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1411 </span><span class="lineCov">     183248 :         (compare:CC (match_operand:MODEF 1 &quot;cmp_fp_expander_operand&quot;)</span>
<span class="lineNum">    1412 </span><span class="lineCov">     183248 :                     (match_operand:MODEF 2 &quot;cmp_fp_expander_operand&quot;)))</span>
<span class="lineNum">    1413 </span><span class="lineCov">     206865 :    (set (pc) (if_then_else</span>
<span class="lineNum">    1414 </span><span class="lineCov">      24888 :               (match_operator 0 &quot;ix86_fp_comparison_operator&quot;</span>
<span class="lineNum">    1415 </span><span class="lineCov">     183248 :                [(reg:CC FLAGS_REG)</span>
<span class="lineNum">    1416 </span><span class="lineCov">     230482 :                 (const_int 0)])</span>
<span class="lineNum">    1417 </span><span class="lineCov">     183248 :               (label_ref (match_operand 3))</span>
<span class="lineNum">    1418 </span><span class="lineCov">        478 :               (pc)))]</span>
<span class="lineNum">    1419 </span><span class="lineCov">     183248 :   &quot;TARGET_80387 || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    1420 </span><span class="lineCov">     183248 : {</span>
<span class="lineNum">    1421 </span><span class="lineCov">     183248 :   ix86_expand_branch (GET_CODE (operands[0]),</span>
<span class="lineNum">    1422 </span><span class="lineCov">         54 :                       operands[1], operands[2], operands[3]);</span>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineCov">     183248 :   DONE;</span></a>
<span class="lineNum">    1424 </span><span class="lineCov">     183248 : })</span>
<span class="lineNum">    1425 </span><span class="lineCov">     183248 : </span>
<span class="lineNum">    1426 </span><span class="lineCov">     183248 : (define_expand &quot;cstore&lt;mode&gt;4&quot;</span>
<span class="lineNum">    1427 </span><span class="lineCov">     183248 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1428 </span><span class="lineCov">         17 :         (compare:CC (match_operand:MODEF 2 &quot;cmp_fp_expander_operand&quot;)</span>
<span class="lineNum">    1429 </span><span class="lineCov">     183248 :                     (match_operand:MODEF 3 &quot;cmp_fp_expander_operand&quot;)))</span>
<span class="lineNum">    1430 </span><span class="lineCov">     417103 :    (set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1431 </span><span class="lineCov">     424850 :               (match_operator 1 &quot;ix86_fp_comparison_operator&quot;</span>
<span class="lineNum">    1432 </span><span class="lineCov">       7747 :                [(reg:CC FLAGS_REG)</span>
<span class="lineNum">    1433 </span><span class="lineCov">     475457 :                 (const_int 0)]))]</span>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineCov">     183248 :   &quot;TARGET_80387 || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span></a>
<span class="lineNum">    1435 </span><span class="lineCov">     206865 : {</span>
<span class="lineNum">    1436 </span><span class="lineCov">     183248 :   ix86_expand_setcc (operands[0], GET_CODE (operands[1]),</span>
<span class="lineNum">    1437 </span><span class="lineCov">          9 :                      operands[2], operands[3]);</span>
<span class="lineNum">    1438 </span><span class="lineCov">     183248 :   DONE;</span>
<span class="lineNum">    1439 </span><span class="lineCov">     183248 : })</span>
<span class="lineNum">    1440 </span><span class="lineCov">     206865 : </span>
<span class="lineNum">    1441 </span><span class="lineCov">     206865 : (define_expand &quot;cbranchcc4&quot;</span>
<span class="lineNum">    1442 </span><span class="lineCov">     206865 :   [(set (pc) (if_then_else</span>
<span class="lineNum">    1443 </span><span class="lineCov">      23626 :               (match_operator 0 &quot;comparison_operator&quot;</span>
<span class="lineNum">    1444 </span><span class="lineCov">     206865 :                [(match_operand 1 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">    1445 </span><span class="lineCov">     269180 :                 (match_operand 2 &quot;const0_operand&quot;)])</span>
<span class="lineNum">    1446 </span><span class="lineCov">     388548 :               (label_ref (match_operand 3))</span>
<span class="lineNum">    1447 </span><span class="lineCov">      27862 :               (pc)))]</span>
<span class="lineNum">    1448 </span><span class="lineCov">     128875 :   &quot;&quot;</span>
<span class="lineNum">    1449 </span><span class="lineCov">     183248 : {</span>
<span class="lineNum">    1450 </span><span class="lineCov">     183248 :   ix86_expand_branch (GET_CODE (operands[0]),</span>
<span class="lineNum">    1451 </span><span class="lineCov">     298371 :                       operands[1], operands[2], operands[3]);</span>
<span class="lineNum">    1452 </span><span class="lineCov">     117314 :   DONE;</span>
<span class="lineNum">    1453 </span><span class="lineCov">     298371 : })</span>
<span class="lineNum">    1454 </span><span class="lineCov">     298371 : </span>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineCov">     298371 : (define_expand &quot;cstorecc4&quot;</span></a>
<span class="lineNum">    1456 </span><span class="lineCov">     115144 :   [(set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    1457 </span><span class="lineCov">     298371 :               (match_operator 1 &quot;comparison_operator&quot;</span>
<span class="lineNum">    1458 </span><span class="lineCov">     298371 :                [(match_operand 2 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">    1459 </span><span class="lineCov">     183384 :                 (match_operand 3 &quot;const0_operand&quot;)]))]</span>
<span class="lineNum">    1460 </span><span class="lineCov">     183384 :   &quot;&quot;</span>
<span class="lineNum">    1461 </span><span class="lineCov">     183248 : {</span>
<span class="lineNum">    1462 </span><span class="lineCov">        287 :   ix86_expand_setcc (operands[0], GET_CODE (operands[1]),</span>
<span class="lineNum">    1463 </span><span class="lineCov">     183248 :                      operands[2], operands[3]);</span>
<span class="lineNum">    1464 </span><span class="lineCov">     183248 :   DONE;</span>
<span class="lineNum">    1465 </span><span class="lineCov">     198031 : })</span>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineCov">     198031 : </span></a>
<span class="lineNum">    1467 </span><span class="lineCov">     153841 : </span>
<span class="lineNum">    1468 </span><span class="lineCov">      14783 : ;; FP compares, step 1:</span>
<span class="lineNum">    1469 </span><span class="lineCov">     183248 : ;; Set the FP condition codes.</span>
<span class="lineNum">    1470 </span><span class="lineCov">     183248 : </span>
<span class="lineNum">    1471 </span><span class="lineCov">     183260 : ;; We may not use &quot;#&quot; to split and emit these, since the REG_DEAD notes</span>
<span class="lineNum">    1472 </span><span class="lineCov">     149789 : ;; used to manage the reg stack popping would not be preserved.</span>
<span class="lineNum">    1473 </span><span class="lineCov">     322306 : </span>
<span class="lineNum">    1474 </span><span class="lineCov">     183272 : (define_insn &quot;*cmp&lt;mode&gt;_0_i387&quot;</span>
<span class="lineNum">    1475 </span><span class="lineCov">     322306 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    1476 </span><span class="lineCov">     148273 :         (unspec:HI</span>
<span class="lineNum">    1477 </span><span class="lineCov">     322306 :           [(compare:CCFP</span>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineCov">     364431 :              (match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span></a>
<span class="lineNum">    1479 </span><span class="lineCov">     322306 :              (match_operand:X87MODEF 2 &quot;const0_operand&quot;))]</span>
<span class="lineNum">    1480 </span><span class="lineCov">       9215 :         UNSPEC_FNSTSW))]</span>
<span class="lineNum">    1481 </span><span class="lineCov">     183248 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    1482 </span><span class="lineCov">     183248 :   &quot;* return output_fp_compare (insn, operands, false, false);&quot;</span>
<span class="lineNum">    1483 </span><span class="lineCov">     225373 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineCov">      46836 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span></a>
<span class="lineNum">    1485 </span><span class="lineCov">     225373 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1486 </span><span class="lineCov">     225373 : </span>
<span class="lineNum">    1487 </span><span class="lineCov">     225373 : (define_insn_and_split &quot;*cmp&lt;mode&gt;_0_cc_i387&quot;</span>
<span class="lineNum">    1488 </span><span class="lineCov">     225373 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    1489 </span><span class="lineCov">     225373 :         (compare:CCFP</span>
<span class="lineNum">    1490 </span><span class="lineCov">      42125 :           (match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1491 </span><span class="lineCov">     183248 :           (match_operand:X87MODEF 2 &quot;const0_operand&quot;)))</span>
<span class="lineNum">    1492 </span><span class="lineCov">     183248 :    (clobber (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;))]</span>
<span class="lineNum">    1493 </span><span class="lineCov">     184196 :   &quot;TARGET_80387 &amp;&amp; TARGET_SAHF &amp;&amp; !TARGET_CMOVE&quot;</span>
<span class="lineNum">    1494 </span><span class="lineCov">        948 :   &quot;#&quot;</span>
<span class="lineNum">    1495 </span><span class="lineCov">        960 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1496 </span><span class="lineCov">     183260 :   [(set (match_dup 0)</span>
<span class="lineNum">    1497 </span><span class="lineCov">     183260 :         (unspec:HI</span>
<span class="lineNum">    1498 </span><span class="lineCov">     183260 :           [(compare:CCFP (match_dup 1)(match_dup 2))]</span>
<span class="lineNum">    1499 </span><span class="lineCov">        287 :         UNSPEC_FNSTSW))</span>
<span class="lineNum">    1500 </span><span class="lineCov">     183260 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1501 </span><span class="lineCov">     183260 :         (unspec:CC [(match_dup 0)] UNSPEC_SAHF))]</span>
<span class="lineNum">    1502 </span><span class="lineCov">     183260 :   &quot;&quot;</span>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineCov">     191502 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span></a>
<span class="lineNum">    1504 </span><span class="lineCov">     183248 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    1505 </span><span class="lineCov">     985740 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1506 </span><span class="lineCov">     187878 : </span>
<span class="lineNum">    1507 </span><span class="lineCov">     699338 : (define_insn &quot;*cmpxf_i387&quot;</span>
<span class="lineNum">    1508 </span><span class="lineCov">     196942 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    1509 </span><span class="lineCov">     201554 :         (unspec:HI</span>
<span class="lineNum">    1510 </span><span class="lineCov">    1173331 :           [(compare:CCFP</span>
<span class="lineNum">    1511 </span><span class="lineCov">     192496 :              (match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1512 </span><span class="lineCov">    1071034 :              (match_operand:XF 2 &quot;register_operand&quot; &quot;f&quot;))]</span>
<span class="lineNum">    1513 </span><span class="lineCov">    1071034 :           UNSPEC_FNSTSW))]</span>
<span class="lineNum">    1514 </span><span class="lineCov">     192496 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    1515 </span><span class="lineCov">    1071034 :   &quot;* return output_fp_compare (insn, operands, false, false);&quot;</span>
<span class="lineNum">    1516 </span><span class="lineCov">     192496 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineCov">    1014173 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span></a>
<span class="lineNum">    1518 </span><span class="lineCov">     830925 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">    1519 </span><span class="lineCov">       9248 : </span>
<span class="lineNum">    1520 </span><span class="lineCov">     183248 : (define_insn_and_split &quot;*cmpxf_cc_i387&quot;</span>
<span class="lineNum">    1521 </span><span class="lineCov">         19 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    1522 </span><span class="lineCov">    1004906 :         (compare:CCFP</span>
<span class="lineNum">    1523 </span><span class="lineCov">     824438 :           (match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1524 </span><span class="lineCov">     887206 :           (match_operand:XF 2 &quot;register_operand&quot; &quot;f&quot;)))</span>
<span class="lineNum">    1525 </span><span class="lineCov">    1004906 :    (clobber (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;))]</span>
<span class="lineNum">    1526 </span><span class="lineCov">     183229 :   &quot;TARGET_80387 &amp;&amp; TARGET_SAHF &amp;&amp; !TARGET_CMOVE&quot;</span>
<span class="lineNum">    1527 </span><span class="lineCov">    1004906 :   &quot;#&quot;</span>
<a name="1528"><span class="lineNum">    1528 </span><span class="lineCov">    1004906 :   &quot;&amp;&amp; reload_completed&quot;</span></a>
<span class="lineNum">    1529 </span><span class="lineCov">     821703 :   [(set (match_dup 0)</span>
<span class="lineNum">    1530 </span><span class="lineCov">     183229 :         (unspec:HI</span>
<span class="lineNum">    1531 </span><span class="lineCov">    1004906 :           [(compare:CCFP (match_dup 1)(match_dup 2))]</span>
<span class="lineNum">    1532 </span><span class="lineCov">     821677 :         UNSPEC_FNSTSW))</span>
<span class="lineNum">    1533 </span><span class="lineCov">     903121 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1534 </span><span class="lineCov">      81444 :         (unspec:CC [(match_dup 0)] UNSPEC_SAHF))]</span>
<span class="lineNum">    1535 </span><span class="lineCov">     436887 :   &quot;&quot;</span>
<span class="lineNum">    1536 </span><span class="lineCov">     436887 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    1537 </span><span class="lineCov">     436884 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    1538 </span><span class="lineCov">     579027 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">    1539 </span><span class="lineCov">     183229 : </span>
<span class="lineNum">    1540 </span><span class="lineCov">     436464 : (define_insn &quot;*cmp&lt;mode&gt;_i387&quot;</span>
<span class="lineNum">    1541 </span><span class="lineCov">     436464 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    1542 </span><span class="lineCov">      71714 :         (unspec:HI</span>
<span class="lineNum">    1543 </span><span class="lineCov">     183229 :           [(compare:CCFP</span>
<span class="lineNum">    1544 </span><span class="lineCov">     183229 :              (match_operand:MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1545 </span><span class="lineCov">     183229 :              (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;fm&quot;))]</span>
<span class="lineNum">    1546 </span><span class="lineCov">     183229 :           UNSPEC_FNSTSW))]</span>
<span class="lineNum">    1547 </span><span class="lineCov">     183229 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    1548 </span><span class="lineCov">       9110 :   &quot;* return output_fp_compare (insn, operands, false, false);&quot;</span>
<span class="lineNum">    1549 </span><span class="lineCov">     183229 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineCov">     183229 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span></a>
<span class="lineNum">    1551 </span><span class="lineCov">     898090 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1552 </span><span class="lineCov">     898090 : </span>
<span class="lineNum">    1553 </span><span class="lineCov">     898090 : (define_insn_and_split &quot;*cmp&lt;mode&gt;_cc_i387&quot;</span>
<span class="lineNum">    1554 </span><span class="lineCov">     898090 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    1555 </span><span class="lineCov">     898090 :         (compare:CCFP</span>
<span class="lineNum">    1556 </span><span class="lineCov">     898090 :           (match_operand:MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1557 </span><span class="lineCov">     898090 :           (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;fm&quot;)))</span>
<span class="lineNum">    1558 </span><span class="lineCov">     898090 :    (clobber (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;))]</span>
<span class="lineNum">    1559 </span><span class="lineCov">     898090 :   &quot;TARGET_80387 &amp;&amp; TARGET_SAHF &amp;&amp; !TARGET_CMOVE&quot;</span>
<span class="lineNum">    1560 </span><span class="lineCov">     898090 :   &quot;#&quot;</span>
<span class="lineNum">    1561 </span><span class="lineCov">     898090 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1562 </span><span class="lineCov">     898090 :   [(set (match_dup 0)</span>
<span class="lineNum">    1563 </span><span class="lineCov">     714861 :         (unspec:HI</span>
<span class="lineNum">    1564 </span><span class="lineCov">     714861 :           [(compare:CCFP (match_dup 1)(match_dup 2))]</span>
<span class="lineNum">    1565 </span><span class="lineCov">     183229 :         UNSPEC_FNSTSW))</span>
<span class="lineNum">    1566 </span><span class="lineCov">     183229 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1567 </span><span class="lineCov">     183229 :         (unspec:CC [(match_dup 0)] UNSPEC_SAHF))]</span>
<span class="lineNum">    1568 </span><span class="lineCov">     183229 :   &quot;&quot;</span>
<span class="lineNum">    1569 </span><span class="lineCov">     183229 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    1570 </span><span class="lineCov">     603438 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    1571 </span><span class="lineCov">    1303609 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1572 </span><span class="lineCov">    1303609 : </span>
<span class="lineNum">    1573 </span><span class="lineCov">    1303654 : (define_insn &quot;*cmpu&lt;mode&gt;_i387&quot;</span>
<span class="lineNum">    1574 </span><span class="lineCov">     183274 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    1575 </span><span class="lineCov">    1302017 :         (unspec:HI</span>
<span class="lineNum">    1576 </span><span class="lineCov">    1302017 :           [(unspec:CCFP</span>
<span class="lineNum">    1577 </span><span class="lineCov">    1118788 :              [(compare:CCFP</span>
<span class="lineNum">    1578 </span><span class="lineCov">    1118788 :                 (match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1579 </span><span class="lineCov">     183229 :                 (match_operand:X87MODEF 2 &quot;register_operand&quot; &quot;f&quot;))]</span>
<span class="lineNum">    1580 </span><span class="lineCov">     203158 :              UNSPEC_NOTRAP)]</span>
<span class="lineNum">    1581 </span><span class="lineCov">     203158 :           UNSPEC_FNSTSW))]</span>
<span class="lineNum">    1582 </span><span class="lineCov">      19948 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    1583 </span><span class="lineCov">     183229 :   &quot;* return output_fp_compare (insn, operands, false, true);&quot;</span>
<span class="lineNum">    1584 </span><span class="lineCov">     197517 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="1585"><span class="lineNum">    1585 </span><span class="lineCov">     197517 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span></a>
<span class="lineNum">    1586 </span><span class="lineCov">     183229 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1587 </span><span class="lineCov">     197144 : </span>
<span class="lineNum">    1588 </span><span class="lineCov">          9 : (define_insn_and_split &quot;*cmpu&lt;mode&gt;_cc_i387&quot;</span>
<span class="lineNum">    1589 </span><span class="lineCov">     183229 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    1590 </span><span class="lineCov">     184084 :         (unspec:CCFP</span>
<span class="lineNum">    1591 </span><span class="lineCov">     224609 :           [(compare:CCFP</span>
<span class="lineNum">    1592 </span><span class="lineCov">      38815 :              (match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1593 </span><span class="lineCov">      38783 :              (match_operand:X87MODEF 2 &quot;register_operand&quot; &quot;f&quot;))]</span>
<span class="lineNum">    1594 </span><span class="lineCov">     183229 :           UNSPEC_NOTRAP))</span>
<span class="lineNum">    1595 </span><span class="lineCov">     183229 :    (clobber (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;))]</span>
<span class="lineNum">    1596 </span><span class="lineCov">     183229 :   &quot;TARGET_80387 &amp;&amp; TARGET_SAHF &amp;&amp; !TARGET_CMOVE&quot;</span>
<span class="lineNum">    1597 </span><span class="lineCov">      26481 :   &quot;#&quot;</span>
<span class="lineNum">    1598 </span><span class="lineCov">     183229 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1599 </span><span class="lineCov">     183229 :   [(set (match_dup 0)</span>
<span class="lineNum">    1600 </span><span class="lineCov">     183229 :         (unspec:HI</span>
<span class="lineNum">    1601 </span><span class="lineCov">      26475 :           [(unspec:CCFP</span>
<span class="lineNum">    1602 </span><span class="lineCov">     183229 :              [(compare:CCFP (match_dup 1)(match_dup 2))]</span>
<span class="lineNum">    1603 </span><span class="lineCov">     183229 :              UNSPEC_NOTRAP)]</span>
<span class="lineNum">    1604 </span><span class="lineCov">     213109 :           UNSPEC_FNSTSW))</span>
<span class="lineNum">    1605 </span><span class="lineCov">      56064 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1606 </span><span class="lineCov">     213109 :         (unspec:CC [(match_dup 0)] UNSPEC_SAHF))]</span>
<span class="lineNum">    1607 </span><span class="lineCov">     183400 :   &quot;&quot;</span>
<span class="lineNum">    1608 </span><span class="lineCov">     213109 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    1609 </span><span class="lineCov">     213109 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    1610 </span><span class="lineCov">     183430 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1611 </span><span class="lineCov">      51703 : </span>
<span class="lineNum">    1612 </span><span class="lineCov">     213109 : (define_insn &quot;*cmp&lt;X87MODEF:mode&gt;_&lt;SWI24:mode&gt;_i387&quot;</span>
<span class="lineNum">    1613 </span><span class="lineCov">     213109 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    1614 </span><span class="lineCov">     184070 :         (unspec:HI</span>
<span class="lineNum">    1615 </span><span class="lineCov">     184070 :           [(compare:CCFP</span>
<span class="lineNum">    1616 </span><span class="lineCov">     184070 :              (match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1617 </span><span class="lineCov">     184070 :              (float:X87MODEF</span>
<span class="lineNum">    1618 </span><span class="lineCov">     184070 :                (match_operand:SWI24 2 &quot;memory_operand&quot; &quot;m&quot;)))]</span>
<span class="lineNum">    1619 </span><span class="lineCov">     184070 :           UNSPEC_FNSTSW))]</span>
<span class="lineNum">    1620 </span><span class="lineCov">     184070 :   &quot;TARGET_80387</span>
<span class="lineNum">    1621 </span><span class="lineCov">     184070 :    &amp;&amp; (TARGET_USE_&lt;SWI24:MODE&gt;MODE_FIOP</span>
<span class="lineNum">    1622 </span><span class="lineCov">     184070 :        || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">    1623 </span><span class="lineCov">     184070 :   &quot;* return output_fp_compare (insn, operands, false, false);&quot;</span>
<span class="lineNum">    1624 </span><span class="lineCov">     184070 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineCov">     184070 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span></a>
<span class="lineNum">    1626 </span><span class="lineCov">     184070 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)</span>
<span class="lineNum">    1627 </span><span class="lineCov">     184070 :    (set_attr &quot;mode&quot; &quot;&lt;SWI24:MODE&gt;&quot;)])</span>
<span class="lineNum">    1628 </span><span class="lineCov">     184070 : </span>
<span class="lineNum">    1629 </span><span class="lineCov">     184070 : (define_insn_and_split &quot;*cmp&lt;X87MODEF:mode&gt;_&lt;SWI24:mode&gt;_cc_i387&quot;</span>
<span class="lineNum">    1630 </span><span class="lineCov">     184070 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    1631 </span><span class="lineCov">        841 :         (compare:CCFP</span>
<span class="lineNum">    1632 </span><span class="lineCov">        841 :           (match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1633 </span><span class="lineCov">     183229 :           (float:X87MODEF</span>
<span class="lineNum">    1634 </span><span class="lineCov">     183229 :             (match_operand:SWI24 2 &quot;memory_operand&quot; &quot;m&quot;))))</span>
<span class="lineNum">    1635 </span><span class="lineCov">     183229 :    (clobber (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;))]</span>
<span class="lineNum">    1636 </span><span class="lineCov">     183229 :   &quot;TARGET_80387 &amp;&amp; TARGET_SAHF &amp;&amp; !TARGET_CMOVE</span>
<span class="lineNum">    1637 </span><span class="lineCov">     183229 :    &amp;&amp; (TARGET_USE_&lt;SWI24:MODE&gt;MODE_FIOP</span>
<span class="lineNum">    1638 </span><span class="lineCov">        841 :        || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">    1639 </span><span class="lineCov">     183229 :   &quot;#&quot;</span>
<span class="lineNum">    1640 </span><span class="lineCov">     183229 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    1641 </span><span class="lineCov">     487010 :   [(set (match_dup 0)</span>
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         (unspec:HI</span>
<span class="lineNum">    1643 </span><span class="lineCov">     487010 :           [(compare:CCFP</span>
<span class="lineNum">    1644 </span><span class="lineCov">     487010 :              (match_dup 1)</span>
<span class="lineNum">    1645 </span><span class="lineCov">     487010 :              (float:X87MODEF (match_dup 2)))]</span>
<span class="lineNum">    1646 </span><span class="lineCov">    1615566 :         UNSPEC_FNSTSW))</span>
<span class="lineNum">    1647 </span><span class="lineCov">    1615566 :    (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1648 </span><span class="lineCov">    1615566 :         (unspec:CC [(match_dup 0)] UNSPEC_SAHF))]</span>
<span class="lineNum">    1649 </span><span class="lineCov">    1128556 :   &quot;&quot;</span>
<span class="lineNum">    1650 </span><span class="lineCov">     487010 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    1651 </span><span class="lineCov">    1615566 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    1652 </span><span class="lineCov">    1128793 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)</span>
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;SWI24:MODE&gt;&quot;)])</span>
<span class="lineNum">    1654 </span><span class="lineCov">        237 : </span>
<span class="lineNum">    1655 </span><span class="lineCov">     487010 : ;; FP compares, step 2</span>
<span class="lineNum">    1656 </span><span class="lineCov">    1615583 : ;; Move the fpsw to ax.</span>
<span class="lineNum">    1657 </span><span class="lineCov">     487027 : </span>
<span class="lineNum">    1658 </span><span class="lineCov">    1615566 : (define_insn &quot;x86_fnstsw_1&quot;</span>
<span class="lineNum">    1659 </span><span class="lineCov">    1615566 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    1660 </span><span class="lineCov">     487027 :         (unspec:HI [(reg:CCFP FPSR_REG)] UNSPEC_FNSTSW))]</span>
<a name="1661"><span class="lineNum">    1661 </span><span class="lineCov">     487059 :   &quot;TARGET_80387&quot;</span></a>
<span class="lineNum">    1662 </span><span class="lineCov">     487010 :   &quot;fnstsw\t%0&quot;</span>
<span class="lineNum">    1663 </span><span class="lineCov">    1177471 :   [(set_attr &quot;length&quot; &quot;2&quot;)</span>
<span class="lineNum">    1664 </span><span class="lineCov">     487027 :    (set_attr &quot;mode&quot; &quot;SI&quot;)</span>
<span class="lineNum">    1665 </span><span class="lineCov">     690444 :    (set_attr &quot;unit&quot; &quot;i387&quot;)])</span>
<span class="lineNum">    1666 </span><span class="lineCov">    1177471 : </span>
<span class="lineNum">    1667 </span><span class="lineCov">    1177454 : ;; FP compares, step 3</span>
<span class="lineNum">    1668 </span><span class="lineCov">    1177454 : ;; Get ax into flags, general case.</span>
<span class="lineNum">    1669 </span><span class="lineCov">     487027 : </span>
<span class="lineNum">    1670 </span><span class="lineCov">     487027 : (define_insn &quot;x86_sahf_1&quot;</span>
<span class="lineNum">    1671 </span><span class="lineCov">     487027 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    1672 </span><span class="lineCov">     925122 :         (unspec:CC [(match_operand:HI 0 &quot;register_operand&quot; &quot;a&quot;)]</span>
<span class="lineNum">    1673 </span><span class="lineCov">     925139 :                    UNSPEC_SAHF))]</span>
<span class="lineNum">    1674 </span><span class="lineCov">     487010 :   &quot;TARGET_SAHF&quot;</span>
<span class="lineNum">    1675 </span><span class="lineCov">     926089 : {</span>
<span class="lineNum">    1676 </span><span class="lineCov">     507017 : #ifndef HAVE_AS_IX86_SAHF</span>
<span class="lineNum">    1677 </span><span class="lineCov">     487027 :   if (TARGET_64BIT)</span>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineCov">     487010 :     return ASM_BYTE &quot;0x9e&quot;;</span></a>
<span class="lineNum">    1679 </span><span class="lineCov">    2226507 :   else</span>
<span class="lineNum">    1680 </span><span class="lineCov">     487010 : #endif</span>
<span class="lineNum">    1681 </span><span class="lineCov">     487010 :   return &quot;sahf&quot;;</span>
<span class="lineNum">    1682 </span><span class="lineCov">     487010 : }</span>
<span class="lineNum">    1683 </span><span class="lineCov">    2246514 :   [(set_attr &quot;length&quot; &quot;1&quot;)</span>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineCov">     487010 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span></a>
<span class="lineNum">    1685 </span><span class="lineCov">    2227529 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    1686 </span><span class="lineCov">    2248381 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    1687 </span><span class="lineCov">    3967026 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    1688 </span><span class="lineCov">    3452598 : </span>
<span class="lineNum">    1689 </span><span class="lineCov">     487990 : ;; Pentium Pro can do steps 1 through 3 in one go.</span>
<span class="lineNum">    1690 </span><span class="lineCov">    2308995 : ;; (these instructions set flags directly)</span>
<span class="lineNum">    1691 </span><span class="lineCov">    2179499 : </span>
<span class="lineNum">    1692 </span><span class="lineCov">     616815 : (define_subst_attr &quot;unord&quot; &quot;unord_subst&quot; &quot;&quot; &quot;u&quot;)</span>
<span class="lineNum">    1693 </span><span class="lineCov">    2029802 : (define_subst_attr &quot;unordered&quot; &quot;unord_subst&quot; &quot;false&quot; &quot;true&quot;)</span>
<span class="lineNum">    1694 </span><span class="lineCov">    1900434 : </span>
<span class="lineNum">    1695 </span><span class="lineCov">    2029930 : (define_subst &quot;unord_subst&quot;</span>
<a name="1696"><span class="lineNum">    1696 </span><span class="lineCov">    1900434 :   [(set (match_operand:CCFP 0)</span></a>
<span class="lineNum">    1697 </span><span class="lineCov">    1900434 :         (match_operand:CCFP 1))]</span>
<span class="lineNum">    1698 </span><span class="lineCov">    1985111 :   &quot;&quot;</span>
<span class="lineNum">    1699 </span><span class="lineCov">     487173 :   [(set (match_dup 0)</span>
<span class="lineNum">    1700 </span><span class="lineCov">    1071617 :         (unspec:CCFP</span>
<span class="lineNum">    1701 </span><span class="lineCov">     986684 :           [(match_dup 1)]</span>
<span class="lineNum">    1702 </span><span class="lineCov">     986957 :           UNSPEC_NOTRAP))])</span>
<span class="lineNum">    1703 </span><span class="lineCov">     987085 : </span>
<span class="lineNum">    1704 </span><span class="lineCov">     487045 : (define_insn &quot;*cmpi&lt;unord&gt;&lt;MODEF:mode&gt;&quot;</span>
<span class="lineNum">    1705 </span><span class="lineCov">     487109 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    1706 </span><span class="lineCov">     303845 :         (compare:CCFP</span>
<span class="lineNum">    1707 </span><span class="lineCov">     303843 :           (match_operand:MODEF 0 &quot;register_operand&quot; &quot;f,v&quot;)</span>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineCov">        126 :           (match_operand:MODEF 1 &quot;register_ssemem_operand&quot; &quot;f,vm&quot;)))]</span></a>
<span class="lineNum">    1709 </span><span class="lineCov">     917580 :   &quot;(SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">    1710 </span><span class="lineCov">     206188 :    || (TARGET_80387 &amp;&amp; TARGET_CMOVE)&quot;</span>
<span class="lineNum">    1711 </span><span class="lineCov">     644695 :   &quot;@</span>
<span class="lineNum">    1712 </span><span class="lineCov">     199352 :    * return output_fp_compare (insn, operands, true, &lt;unordered&gt;);</span>
<span class="lineNum">    1713 </span><span class="lineCov">      46509 :    %v&lt;unord&gt;comi&lt;MODEF:ssemodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    1714 </span><span class="lineCov">       1057 :   [(set_attr &quot;type&quot; &quot;fcmp,ssecomi&quot;)</span>
<span class="lineNum">    1715 </span><span class="lineCov">    1154318 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_vex&quot;)</span>
<span class="lineNum">    1716 </span><span class="lineCov">    2421034 :    (set_attr &quot;mode&quot; &quot;&lt;MODEF:MODE&gt;&quot;)</span>
<span class="lineNum">    1717 </span><span class="lineCov">    2429612 :    (set_attr &quot;prefix_rep&quot; &quot;*,0&quot;)</span>
<span class="lineNum">    1718 </span><span class="lineCov">    1455615 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    1719 </span><span class="lineCov">    1455615 :         (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineCov">    1455615 :                  (const_string &quot;*&quot;)</span></a>
<span class="lineNum">    1721 </span><span class="lineCov">    1455615 :                (eq_attr &quot;mode&quot; &quot;DF&quot;)</span>
<span class="lineNum">    1722 </span><span class="lineCov">     115356 :                  (const_string &quot;1&quot;)</span>
<span class="lineNum">    1723 </span><span class="lineCov">    1455615 :               ]</span>
<span class="lineNum">    1724 </span><span class="lineCov">    1570971 :               (const_string &quot;0&quot;)))</span>
<span class="lineNum">    1725 </span><span class="lineCov">    1455615 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    1726 </span><span class="lineCov">    1456679 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    1727 </span><span class="lineCov">    1456679 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    1728 </span><span class="lineCov">    1455615 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    1729 </span><span class="lineCov">    1455615 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    1730 </span><span class="lineCov">    1455615 :      (if_then_else</span>
<span class="lineNum">    1731 </span><span class="lineCov">    1455615 :        (match_test (&quot;SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;))</span>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineCov">    1455615 :        (if_then_else</span></a>
<span class="lineNum">    1733 </span><span class="lineCov">    1455615 :          (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    1734 </span><span class="lineCov">    1459714 :          (symbol_ref &quot;TARGET_MIX_SSE_I387&quot;)</span>
<span class="lineNum">    1735 </span><span class="lineCov">    1455615 :          (symbol_ref &quot;true&quot;))</span>
<span class="lineNum">    1736 </span><span class="lineCov">    1455615 :        (if_then_else</span>
<span class="lineNum">    1737 </span><span class="lineCov">    1455615 :          (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    1738 </span><span class="lineCov">    1455615 :          (symbol_ref &quot;true&quot;)</span>
<span class="lineNum">    1739 </span><span class="lineCov">    1455615 :          (symbol_ref &quot;false&quot;))))])</span>
<span class="lineNum">    1740 </span><span class="lineCov">    1455615 : </span>
<span class="lineNum">    1741 </span><span class="lineCov">    1455615 : (define_insn &quot;*cmpi&lt;unord&gt;xf_i387&quot;</span>
<span class="lineNum">    1742 </span><span class="lineCov">    1455615 :   [(set (reg:CCFP FLAGS_REG)</span>
<span class="lineNum">    1743 </span><span class="lineCov">    1455615 :         (compare:CCFP</span>
<span class="lineNum">    1744 </span><span class="lineCov">    1455615 :           (match_operand:XF 0 &quot;register_operand&quot; &quot;f&quot;)</span>
<span class="lineNum">    1745 </span><span class="lineCov">    1455615 :           (match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)))]</span>
<span class="lineNum">    1746 </span><span class="lineCov">    1704482 :   &quot;TARGET_80387 &amp;&amp; TARGET_CMOVE&quot;</span>
<span class="lineNum">    1747 </span><span class="lineCov">    1507626 :   &quot;* return output_fp_compare (insn, operands, true, &lt;unordered&gt;);&quot;</span>
<span class="lineNum">    1748 </span><span class="lineCov">    1455615 :   [(set_attr &quot;type&quot; &quot;fcmp&quot;)</span>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineCov">    1455615 :    (set_attr &quot;mode&quot; &quot;XF&quot;)</span></a>
<span class="lineNum">    1750 </span><span class="lineCov">    1455615 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    1751 </span><span class="lineCov">    1538253 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    1752 </span><span class="lineCov">    1455615 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    1753 </span><span class="lineCov">    1455615 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)])</span>
<a name="1754"><span class="lineNum">    1754 </span><span class="lineCov">     593154 : </span></a>
<span class="lineNum">    1755 </span><span class="lineCov">    1473070 : ;; Push/pop instructions.</span>
<span class="lineNum">    1756 </span><span class="lineCov">    1456355 : </span>
<span class="lineNum">    1757 </span><span class="lineCov">    1752192 : (define_insn &quot;*push&lt;mode&gt;2&quot;</span>
<a name="1758"><span class="lineNum">    1758 </span><span class="lineCov">    1455938 :   [(set (match_operand:DWI 0 &quot;push_operand&quot; &quot;=&lt;&quot;)</span></a>
<span class="lineNum">    1759 </span><span class="lineCov">    1455938 :         (match_operand:DWI 1 &quot;general_no_elim_operand&quot; &quot;riF*o&quot;))]</span>
<span class="lineNum">    1760 </span><span class="lineCov">    2438358 :   &quot;&quot;</span>
<span class="lineNum">    1761 </span><span class="lineCov">    1455938 :   &quot;#&quot;</span>
<span class="lineNum">    1762 </span><span class="lineCov">     982743 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    1763 </span><span class="lineCov">    1455615 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1764 </span><span class="lineCov">    1455782 : </span>
<span class="lineNum">    1765 </span><span class="lineCov">        167 : (define_split</span>
<span class="lineNum">    1766 </span><span class="lineCov">        150 :   [(set (match_operand:DWI 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    1767 </span><span class="lineCov">        150 :         (match_operand:DWI 1 &quot;general_gr_operand&quot;))]</span>
<span class="lineNum">    1768 </span><span class="lineCov">    2956500 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    1769 </span><span class="lineCov">    2438035 :   [(const_int 0)]</span>
<span class="lineNum">    1770 </span><span class="lineCov">    2438035 :   &quot;ix86_split_long_move (operands); DONE;&quot;)</span>
<span class="lineNum">    1771 </span><span class="lineCov">    1455615 : </span>
<span class="lineNum">    1772 </span><span class="lineCov">    1455615 : (define_insn &quot;*pushdi2_rex64&quot;</span>
<span class="lineNum">    1773 </span><span class="lineCov">    1455615 :   [(set (match_operand:DI 0 &quot;push_operand&quot; &quot;=&lt;,!&lt;&quot;)</span>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineCov">    1455615 :         (match_operand:DI 1 &quot;general_no_elim_operand&quot; &quot;re*m,n&quot;))]</span></a>
<span class="lineNum">    1775 </span><span class="lineCov">    1455615 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    1776 </span><span class="lineCov">    7187388 :   &quot;@</span>
<span class="lineNum">    1777 </span><span class="lineCov">    1455615 :    push{q}\t%1</span>
<span class="lineNum">    1778 </span><span class="lineCov">   44655700 :    #&quot;</span>
<span class="lineNum">    1779 </span><span class="lineCov">   42262433 :   [(set_attr &quot;type&quot; &quot;push,multi&quot;)</span>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineCov">   43773260 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span></a>
<span class="lineNum">    1781 </span><span class="lineCov">    1457606 : </span>
<span class="lineNum">    1782 </span><span class="lineCov">       1991 : ;; Convert impossible pushes of immediate to existing instructions.</span>
<span class="lineNum">    1783 </span><span class="lineCov">       1991 : ;; First try to get scratch register and go through it.  In case this</span>
<span class="lineNum">    1784 </span><span class="lineCov">    1455615 : ;; fails, push sign extended lower part first and then overwrite</span>
<span class="lineNum">    1785 </span><span class="lineCov">         61 : ;; upper part by 32bit move.</span>
<span class="lineNum">    1786 </span><span class="lineCov">    1455615 : (define_peephole2</span>
<span class="lineNum">    1787 </span><span class="lineCov">    1455615 :   [(match_scratch:DI 2 &quot;r&quot;)</span>
<span class="lineNum">    1788 </span><span class="lineCov">    1455615 :    (set (match_operand:DI 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    1789 </span><span class="lineCov">    1455615 :         (match_operand:DI 1 &quot;immediate_operand&quot;))]</span>
<span class="lineNum">    1790 </span><span class="lineCov">    1508109 :   &quot;TARGET_64BIT &amp;&amp; !symbolic_operand (operands[1], DImode)</span>
<span class="lineNum">    1791 </span><span class="lineCov">    1526220 :    &amp;&amp; !x86_64_immediate_operand (operands[1], DImode)&quot;</span>
<span class="lineNum">    1792 </span><span class="lineCov">    1882445 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">    1793 </span><span class="lineCov">    1457136 :    (set (match_dup 0) (match_dup 2))])</span>
<span class="lineNum">    1794 </span><span class="lineCov">    1883966 : </span>
<span class="lineNum">    1795 </span><span class="lineCov">    1883966 : ;; We need to define this as both peepholer and splitter for case</span>
<span class="lineNum">    1796 </span><span class="lineCov">    1457136 : ;; peephole2 pass is not run.</span>
<span class="lineNum">    1797 </span><span class="lineCov">    1882445 : ;; &quot;&amp;&amp; 1&quot; is needed to keep it from matching the previous pattern.</span>
<span class="lineNum">    1798 </span><span class="lineCov">      26247 : (define_peephole2</span>
<span class="lineNum">    1799 </span><span class="lineCov">       1521 :   [(set (match_operand:DI 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    1800 </span><span class="lineCov">       3042 :         (match_operand:DI 1 &quot;immediate_operand&quot;))]</span>
<span class="lineNum">    1801 </span><span class="lineCov">    1505067 :   &quot;TARGET_64BIT &amp;&amp; !symbolic_operand (operands[1], DImode)</span>
<span class="lineNum">    1802 </span><span class="lineCov">      67563 :    &amp;&amp; !x86_64_immediate_operand (operands[1], DImode) &amp;&amp; 1&quot;</span>
<span class="lineNum">    1803 </span><span class="lineCov">    1455615 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    1804 </span><span class="lineCov">    1457136 :    (set (match_dup 2) (match_dup 3))]</span>
<span class="lineNum">    1805 </span><span class="lineCov">    1457136 : {</span>
<span class="lineNum">    1806 </span><span class="lineCov">       1521 :   split_double_mode (DImode, &amp;operands[1], 1, &amp;operands[2], &amp;operands[3]);</span>
<span class="lineNum">    1807 </span><span class="lineCov">    1457136 : </span>
<span class="lineNum">    1808 </span><span class="lineCov">       1556 :   operands[1] = gen_lowpart (DImode, operands[2]);</span>
<span class="lineNum">    1809 </span><span class="lineCov">    1457101 :   operands[2] = gen_rtx_MEM (SImode, gen_rtx_PLUS (Pmode, stack_pointer_rtx,</span>
<span class="lineNum">    1810 </span><span class="lineCov">       1521 :                                                    GEN_INT (4)));</span>
<span class="lineNum">    1811 </span><span class="lineCov">   29495490 : })</span>
<span class="lineNum">    1812 </span><span class="lineCov">    2818849 : </span>
<span class="lineNum">    1813 </span><span class="lineCov">   32314339 : (define_split</span>
<span class="lineNum">    1814 </span><span class="lineCov">   32312818 :   [(set (match_operand:DI 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    1815 </span><span class="lineCov">   31278350 :         (match_operand:DI 1 &quot;immediate_operand&quot;))]</span>
<span class="lineNum">    1816 </span><span class="lineCov">   32482513 :   &quot;TARGET_64BIT &amp;&amp; ((optimize &gt; 0 &amp;&amp; flag_peephole2)</span>
<span class="lineNum">    1817 </span><span class="lineCov">   29656841 :                     ? epilogue_completed : reload_completed)</span>
<span class="lineNum">    1818 </span><span class="lineCov">   29641955 :    &amp;&amp; !symbolic_operand (operands[1], DImode)</span>
<span class="lineNum">    1819 </span><span class="lineCov">  108468295 :    &amp;&amp; !x86_64_immediate_operand (operands[1], DImode)&quot;</span>
<span class="lineNum">    1820 </span><span class="lineCov">   80524509 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    1821 </span><span class="lineCov">   29506149 :    (set (match_dup 2) (match_dup 3))]</span>
<span class="lineNum">    1822 </span><span class="lineCov">   29495490 : {</span>
<span class="lineNum">    1823 </span><span class="lineCov">   30814138 :   split_double_mode (DImode, &amp;operands[1], 1, &amp;operands[2], &amp;operands[3]);</span>
<a name="1824"><span class="lineNum">    1824 </span><span class="lineCov">   30814138 : </span></a>
<span class="lineNum">    1825 </span><span class="lineCov">   30347680 :   operands[1] = gen_lowpart (DImode, operands[2]);</span>
<span class="lineNum">    1826 </span><span class="lineCov">   31656226 :   operands[2] = gen_rtx_MEM (SImode, gen_rtx_PLUS (Pmode, stack_pointer_rtx,</span>
<span class="lineNum">    1827 </span><span class="lineCov">   29497011 :                                                    GEN_INT (4)));</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    1829 </span><span class="lineCov">   29495490 : </span>
<span class="lineNum">    1830 </span><span class="lineCov">   29493969 : (define_insn &quot;*pushsi2&quot;</span>
<span class="lineNum">    1831 </span><span class="lineCov">       1521 :   [(set (match_operand:SI 0 &quot;push_operand&quot; &quot;=&lt;&quot;)</span>
<span class="lineNum">    1832 </span><span class="lineCov">       1521 :         (match_operand:SI 1 &quot;general_no_elim_operand&quot; &quot;ri*m&quot;))]</span>
<span class="lineNum">    1833 </span><span class="lineCov">    2582781 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">    1834 </span><span class="lineCov">   29495490 :   &quot;push{l}\t%1&quot;</span>
<span class="lineNum">    1835 </span><span class="lineCov">   29583355 :   [(set_attr &quot;type&quot; &quot;push&quot;)</span>
<span class="lineNum">    1836 </span><span class="lineCov">   29583355 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    1837 </span><span class="lineCov">   29495490 : </span>
<span class="lineNum">    1838 </span><span class="lineCov">   29495490 : ;; emit_push_insn when it calls move_by_pieces requires an insn to</span>
<span class="lineNum">    1839 </span><span class="lineCov">   29493969 : ;; &quot;push a byte/word&quot;.  But actually we use pushl, which has the effect</span>
<a name="1840"><span class="lineNum">    1840 </span><span class="lineCov">   29495490 : ;; of rounding the amount pushed up to a word.</span></a>
<span class="lineNum">    1841 </span><span class="lineCov">   29493969 : </span>
<span class="lineNum">    1842 </span><span class="lineCov">   29495490 : ;; For TARGET_64BIT we always round up to 8 bytes.</span>
<span class="lineNum">    1843 </span><span class="lineCov">   29495490 : (define_insn &quot;*push&lt;mode&gt;2_rex64&quot;</span>
<span class="lineNum">    1844 </span><span class="lineCov">       1521 :   [(set (match_operand:SWI124 0 &quot;push_operand&quot; &quot;=X&quot;)</span>
<span class="lineNum">    1845 </span><span class="lineCov">   29493969 :         (match_operand:SWI124 1 &quot;nonmemory_no_elim_operand&quot; &quot;r&lt;i&gt;&quot;))]</span>
<span class="lineNum">    1846 </span><span class="lineCov">   29975266 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :   &quot;push{q}\t%q1&quot;</span>
<span class="lineNum">    1848 </span><span class="lineCov">      10081 :   [(set_attr &quot;type&quot; &quot;push&quot;)</span>
<span class="lineNum">    1849 </span><span class="lineCov">   26152465 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    1850 </span><span class="lineCov">   55458562 : </span>
<span class="lineNum">    1851 </span><span class="lineCov">   55891304 : (define_insn &quot;*push&lt;mode&gt;2&quot;</span>
<span class="lineNum">    1852 </span><span class="lineCov">   29493969 :   [(set (match_operand:SWI12 0 &quot;push_operand&quot; &quot;=X&quot;)</span>
<span class="lineNum">    1853 </span><span class="lineCov">   29493969 :         (match_operand:SWI12 1 &quot;nonmemory_no_elim_operand&quot; &quot;rn&quot;))]</span>
<span class="lineNum">    1854 </span><span class="lineCov">   29493969 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">    1855 </span><span class="lineCov">   29504050 :   &quot;push{l}\t%k1&quot;</span>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineCov">   29493969 :   [(set_attr &quot;type&quot; &quot;push&quot;)</span></a>
<span class="lineNum">    1857 </span><span class="lineCov">   41779103 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    1858 </span><span class="lineCov">   41485673 : </span>
<span class="lineNum">    1859 </span><span class="lineCov">   41779103 : (define_insn &quot;*push&lt;mode&gt;2_prologue&quot;</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :   [(set (match_operand:W 0 &quot;push_operand&quot; &quot;=&lt;&quot;)</span>
<span class="lineNum">    1861 </span><span class="lineCov">   29515287 :         (match_operand:W 1 &quot;general_no_elim_operand&quot; &quot;r&lt;i&gt;*m&quot;))</span>
<span class="lineNum">    1862 </span><span class="lineCov">   29493969 :    (clobber (mem:BLK (scratch)))]</span>
<span class="lineNum">    1863 </span><span class="lineCov">      21318 :   &quot;&quot;</span>
<span class="lineNum">    1864 </span><span class="lineCov">      10659 :   &quot;push{&lt;imodesuffix&gt;}\t%1&quot;</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;push&quot;)</span>
<span class="lineNum">    1866 </span><span class="lineCov">   29493969 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1867 </span><span class="lineCov">   29493969 : </span>
<span class="lineNum">    1868 </span><span class="lineCov">   29493969 : (define_insn &quot;*pop&lt;mode&gt;1&quot;</span>
<span class="lineNum">    1869 </span><span class="lineCov">   29504628 :   [(set (match_operand:W 0 &quot;nonimmediate_operand&quot; &quot;=r*m&quot;)</span>
<span class="lineNum">    1870 </span><span class="lineCov">   29504628 :         (match_operand:W 1 &quot;pop_operand&quot; &quot;&gt;&quot;))]</span>
<span class="lineNum">    1871 </span><span class="lineCov">   29504628 :   &quot;&quot;</span>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineCov">   29515287 :   &quot;pop{&lt;imodesuffix&gt;}\t%0&quot;</span></a>
<span class="lineNum">    1873 </span><span class="lineCov">   29504628 :   [(set_attr &quot;type&quot; &quot;pop&quot;)</span>
<span class="lineNum">    1874 </span><span class="lineCov">   29515287 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1875 </span><span class="lineCov">   29515287 : </span>
<span class="lineNum">    1876 </span><span class="lineCov">      21318 : (define_insn &quot;*pop&lt;mode&gt;1_epilogue&quot;</span>
<span class="lineNum">    1877 </span><span class="lineCov">   29504628 :   [(set (match_operand:W 0 &quot;nonimmediate_operand&quot; &quot;=r*m&quot;)</span>
<span class="lineNum">    1878 </span><span class="lineCov">   29504628 :         (match_operand:W 1 &quot;pop_operand&quot; &quot;&gt;&quot;))</span>
<span class="lineNum">    1879 </span><span class="lineCov">      21318 :    (clobber (mem:BLK (scratch)))]</span>
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    1881 </span><span class="lineCov">      21318 :   &quot;pop{&lt;imodesuffix&gt;}\t%0&quot;</span>
<span class="lineNum">    1882 </span><span class="lineCov">   29504628 :   [(set_attr &quot;type&quot; &quot;pop&quot;)</span>
<span class="lineNum">    1883 </span><span class="lineCov">   29504628 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1884 </span><span class="lineCov">   29493969 : </span>
<span class="lineNum">    1885 </span><span class="lineCov">   29493969 : (define_insn &quot;*pushfl&lt;mode&gt;2&quot;</span>
<span class="lineNum">    1886 </span><span class="lineCov">   29493969 :   [(set (match_operand:W 0 &quot;push_operand&quot; &quot;=&lt;&quot;)</span>
<span class="lineNum">    1887 </span><span class="lineCov">   29493969 :         (match_operand:W 1 &quot;flags_reg_operand&quot;))]</span>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineCov">   29493969 :   &quot;&quot;</span></a>
<span class="lineNum">    1889 </span><span class="lineCov">   29493969 :   &quot;pushf{&lt;imodesuffix&gt;}&quot;</span>
<span class="lineNum">    1890 </span><span class="lineCov">   29493969 :   [(set_attr &quot;type&quot; &quot;push&quot;)</span>
<span class="lineNum">    1891 </span><span class="lineCov">   29493969 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1893 </span><span class="lineCov">   29493969 : (define_insn &quot;*popfl&lt;mode&gt;1&quot;</span>
<span class="lineNum">    1894 </span><span class="lineCov">   29493969 :   [(set (match_operand:W 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         (match_operand:W 1 &quot;pop_operand&quot; &quot;&gt;&quot;))]</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :   &quot;popf{&lt;imodesuffix&gt;}&quot;</span>
<span class="lineNum">    1898 </span><span class="lineCov">   29493969 :   [(set_attr &quot;type&quot; &quot;pop&quot;)</span>
<span class="lineNum">    1899 </span><span class="lineCov">   29493969 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    1900 </span><span class="lineCov">   29493969 : </span>
<span class="lineNum">    1901 </span><span class="lineCov">   29493969 : </span>
<span class="lineNum">    1902 </span><span class="lineCov">   29493969 : ;; Reload patterns to support multi-word load/store</span>
<span class="lineNum">    1903 </span><span class="lineCov">   29493969 : ;; with non-offsetable address.</span>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineCov">   29493969 : (define_expand &quot;reload_noff_store&quot;</span></a>
<span class="lineNum">    1905 </span><span class="lineCov">   29493969 :   [(parallel [(match_operand 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    1906 </span><span class="lineCov">   29493969 :               (match_operand 1 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">    1907 </span><span class="lineCov">   29493969 :               (match_operand:DI 2 &quot;register_operand&quot; &quot;=&amp;r&quot;)])]</span>
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    1909 </span><span class="lineCov">   29493969 : {</span>
<span class="lineNum">    1910 </span><span class="lineCov">   29493969 :   rtx mem = operands[0];</span>
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :   rtx addr = XEXP (mem, 0);</span>
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :   emit_move_insn (operands[2], addr);</span>
<span class="lineNum">    1914 </span><span class="lineCov">   29493969 :   mem = replace_equiv_address_nv (mem, operands[2]);</span>
<span class="lineNum">    1915 </span><span class="lineCov">    1272351 : </span>
<span class="lineNum">    1916 </span><span class="lineCov">    1272351 :   emit_insn (gen_rtx_SET (mem, operands[1]));</span>
<span class="lineNum">    1917 </span><span class="lineCov">   28221618 :   DONE;</span>
<span class="lineNum">    1918 </span><span class="lineCov">   28221618 : })</span>
<span class="lineNum">    1919 </span><span class="lineCov">   28221618 : </span>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineCov">   28221618 : (define_expand &quot;reload_noff_load&quot;</span></a>
<span class="lineNum">    1921 </span><span class="lineCov">   28221618 :   [(parallel [(match_operand 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    1922 </span><span class="lineCov">     394669 :               (match_operand 1 &quot;memory_operand&quot; &quot;m&quot;)</span>
<span class="lineNum">    1923 </span><span class="lineCov">   28221618 :               (match_operand:DI 2 &quot;register_operand&quot; &quot;=r&quot;)])]</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    1925 </span><span class="lineCov">   28231696 : {</span>
<span class="lineNum">    1926 </span><span class="lineCov">      10078 :   rtx mem = operands[1];</span>
<span class="lineNum">    1927 </span><span class="lineCov">      10078 :   rtx addr = XEXP (mem, 0);</span>
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :   emit_move_insn (operands[2], addr);</span>
<span class="lineNum">    1930 </span><span class="lineCov">   28221618 :   mem = replace_equiv_address_nv (mem, operands[2]);</span>
<span class="lineNum">    1931 </span><span class="lineCov">       2035 : </span>
<span class="lineNum">    1932 </span><span class="lineCov">   28221618 :   emit_insn (gen_rtx_SET (operands[0], mem));</span>
<span class="lineNum">    1933 </span><span class="lineCov">   28221618 :   DONE;</span>
<span class="lineNum">    1934 </span><span class="lineCov">   28221618 : })</span>
<span class="lineNum">    1935 </span><span class="lineCov">   28221618 : </span>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineCov">   28221618 : ;; Move instructions.</span></a>
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    1938 </span><span class="lineCov"> 1285102582 : (define_expand &quot;movxi&quot;</span>
<span class="lineNum">    1939 </span><span class="lineCov">   28221618 :   [(set (match_operand:XI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1940 </span><span class="lineCov"> 1256881071 :         (match_operand:XI 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">    1941 </span><span class="lineCov">       2851 :   &quot;TARGET_AVX512F&quot;</span>
<span class="lineNum">    1942 </span><span class="lineCov">       2851 :   &quot;ix86_expand_vector_move (XImode, operands); DONE;&quot;)</span>
<span class="lineNum">    1943 </span><span class="lineCov">        112 : </span>
<span class="lineNum">    1944 </span><span class="lineCov">        112 : (define_expand &quot;movoi&quot;</span>
<span class="lineNum">    1945 </span><span class="lineCov">   28221618 :   [(set (match_operand:OI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1946 </span><span class="lineCov">        521 :         (match_operand:OI 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">    1947 </span><span class="lineCov">   28221618 :   &quot;TARGET_AVX&quot;</span>
<span class="lineNum">    1948 </span><span class="lineCov">   28221618 :   &quot;ix86_expand_vector_move (OImode, operands); DONE;&quot;)</span>
<span class="lineNum">    1949 </span><span class="lineCov">   28221618 : </span>
<span class="lineNum">    1950 </span><span class="lineCov">        560 : (define_expand &quot;movti&quot;</span>
<span class="lineNum">    1951 </span><span class="lineCov">   28221618 :   [(set (match_operand:TI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1952 </span><span class="lineCov">   28221618 :         (match_operand:TI 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">    1953 </span><span class="lineCov">   28222701 :   &quot;TARGET_64BIT || TARGET_SSE&quot;</span>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineCov">   28222701 : {</span></a>
<span class="lineNum">    1955 </span><span class="lineCov">   28222701 :   if (TARGET_64BIT)</span>
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :     ix86_expand_move (TImode, operands);</span>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineCov">   28222701 :   else</span></a>
<span class="lineNum">    1958 </span><span class="lineCov">   28222701 :     ix86_expand_vector_move (TImode, operands);</span>
<span class="lineNum">    1959 </span><span class="lineCov">       1083 :   DONE;</span>
<span class="lineNum">    1960 </span><span class="lineCov">       1083 : })</span>
<span class="lineNum">    1961 </span><span class="lineCov">   28459534 : </span>
<span class="lineNum">    1962 </span><span class="lineCov">   28459534 : ;; This expands to what emit_move_complex would generate if we didn't</span>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineCov">   28459534 : ;; have a movti pattern.  Having this avoids problems with reload on</span></a>
<span class="lineNum">    1964 </span><span class="lineCov">        956 : ;; 32-bit targets when SSE is present, but doesn't seem to be harmful</span>
<span class="lineNum">    1965 </span><span class="lineCov">   28459534 : ;; to have around all the time.</span>
<span class="lineNum">    1966 </span><span class="lineCov">   28459534 : (define_expand &quot;movcdi&quot;</span>
<span class="lineNum">    1967 </span><span class="lineCov">   28459534 :   [(set (match_operand:CDI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1968 </span><span class="lineCov">         72 :         (match_operand:CDI 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">    1969 </span><span class="lineCov">   28459534 :   &quot;&quot;</span>
<span class="lineNum">    1970 </span><span class="lineCov">   28459534 : {</span>
<span class="lineNum">    1971 </span><span class="lineCov">   28459534 :   if (push_operand (operands[0], CDImode))</span>
<span class="lineNum">    1972 </span><span class="lineCov">         48 :     emit_move_complex_push (CDImode, operands[0], operands[1]);</span>
<span class="lineNum">    1973 </span><span class="lineCov">   28459534 :   else</span>
<span class="lineNum">    1974 </span><span class="lineCov">   28459534 :     emit_move_complex_parts (operands[0], operands[1]);</span>
<a name="1975"><span class="lineNum">    1975 </span><span class="lineCov">   28459534 :   DONE;</span></a>
<span class="lineNum">    1976 </span><span class="lineCov">         36 : })</span>
<span class="lineNum">    1977 </span><span class="lineCov">   28459534 : </span>
<span class="lineNum">    1978 </span><span class="lineCov">   28459534 : (define_expand &quot;mov&lt;mode&gt;&quot;</span>
<span class="lineNum">    1979 </span><span class="lineCov">   28459534 :   [(set (match_operand:SWI1248x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    1980 </span><span class="lineCov">   28460913 :         (match_operand:SWI1248x 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">    1981 </span><span class="lineCov">   28459534 :   &quot;&quot;</span>
<span class="lineNum">    1982 </span><span class="lineCov">         12 :   &quot;ix86_expand_move (&lt;MODE&gt;mode, operands); DONE;&quot;)</span>
<span class="lineNum">    1983 </span><span class="lineCov">   28459534 : </span>
<span class="lineNum">    1984 </span><span class="lineCov">   28459534 : (define_insn &quot;*mov&lt;mode&gt;_xor&quot;</span>
<span class="lineNum">    1985 </span><span class="lineCov">   28471668 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    1986 </span><span class="lineCov">      12830 :         (match_operand:SWI48 1 &quot;const0_operand&quot;))</span>
<span class="lineNum">    1987 </span><span class="lineCov">      12134 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    1988 </span><span class="lineCov">   29335907 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    1989 </span><span class="lineCov">   28459534 :   &quot;xor{l}\t%k0, %k0&quot;</span>
<span class="lineNum">    1990 </span><span class="lineCov">   28554394 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<a name="1991"><span class="lineNum">    1991 </span><span class="lineCov">   28554394 :    (set_attr &quot;mode&quot; &quot;SI&quot;)</span></a>
<span class="lineNum">    1992 </span><span class="lineCov">   30411143 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])</span>
<span class="lineNum">    1993 </span><span class="lineCov">    3574456 : </span>
<span class="lineNum">    1994 </span><span class="lineCov">   33984063 : (define_insn &quot;*mov&lt;mode&gt;_or&quot;</span>
<span class="lineNum">    1995 </span><span class="lineCov">   28459534 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    1996 </span><span class="lineCov">   28793292 :         (match_operand:SWI48 1 &quot;constm1_operand&quot;))</span>
<a name="1997"><span class="lineNum">    1997 </span><span class="lineCov">   32694974 :    (clobber (reg:CC FLAGS_REG))]</span></a>
<span class="lineNum">    1998 </span><span class="lineCov">   28795062 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    1999 </span><span class="lineCov">   28884572 :   &quot;or{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    2000 </span><span class="lineCov">   28793831 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    2001 </span><span class="lineCov">   28792452 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    2002 </span><span class="lineCov">   29910720 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)])</span>
<span class="lineNum">    2003 </span><span class="lineCov">   31861646 : </span>
<span class="lineNum">    2004 </span><span class="lineCov">   54700047 : (define_insn &quot;*movxi_internal_avx512f&quot;</span>
<span class="lineNum">    2005 </span><span class="lineCov">   55629758 :   [(set (match_operand:XI 0 &quot;nonimmediate_operand&quot;            &quot;=v,v ,v ,m&quot;)</span>
<span class="lineNum">    2006 </span><span class="lineCov">   57768543 :         (match_operand:XI 1 &quot;nonimmediate_or_sse_const_operand&quot; &quot; C,BC,vm,v&quot;))]</span>
<span class="lineNum">    2007 </span><span class="lineCov">   30847724 :   &quot;TARGET_AVX512F</span>
<span class="lineNum">    2008 </span><span class="lineCov">   30850060 :    &amp;&amp; (register_operand (operands[0], XImode)</span>
<span class="lineNum">    2009 </span><span class="lineCov">     346882 :        || register_operand (operands[1], XImode))&quot;</span>
<span class="lineNum">    2010 </span><span class="lineCov">     438077 : {</span>
<span class="lineNum">    2011 </span><span class="lineCov">   30411423 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2012 </span><span class="lineCov">   28461262 :     {</span>
<span class="lineNum">    2013 </span><span class="lineCov">   28589115 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    2014 </span><span class="lineCov">   28584443 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    2015 </span><span class="lineCov">   28586779 : </span>
<span class="lineNum">    2016 </span><span class="lineCov">     137002 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    2017 </span><span class="lineCov">   28460094 :       if (misaligned_operand (operands[0], XImode)</span>
<span class="lineNum">    2018 </span><span class="lineCov">   28462150 :           || misaligned_operand (operands[1], XImode))</span>
<span class="lineNum">    2019 </span><span class="lineCov">   28513072 :         return &quot;vmovdqu32\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2020 </span><span class="lineCov">   37534815 :       else</span>
<span class="lineNum">    2021 </span><span class="lineCov">      53538 :         return &quot;vmovdqa32\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2022 </span><span class="lineCov">   28461870 : </span>
<span class="lineNum">    2023 </span><span class="lineCov">   28461870 :     default:</span>
<span class="lineNum">    2024 </span><span class="lineCov">   28459534 :       gcc_unreachable ();</span>
<span class="lineNum">    2025 </span><span class="lineCov">   28459534 :     }</span>
<span class="lineNum">    2026 </span><span class="lineCov">   28459534 : }</span>
<span class="lineNum">    2027 </span><span class="lineCov">        162 :   [(set_attr &quot;type&quot; &quot;sselog1,sselog1,ssemov,ssemov&quot;)</span>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineCov">   28459534 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span></a>
<span class="lineNum">    2029 </span><span class="lineCov">   28459534 :    (set_attr &quot;mode&quot; &quot;XI&quot;)])</span>
<span class="lineNum">    2030 </span><span class="lineCov">   28460071 : </span>
<span class="lineNum">    2031 </span><span class="lineCov">    1959505 : (define_insn &quot;*movoi_internal_avx&quot;</span>
<span class="lineNum">    2032 </span><span class="lineCov">        304 :   [(set (match_operand:OI 0 &quot;nonimmediate_operand&quot;            &quot;=v,v ,v ,m&quot;)</span>
<span class="lineNum">    2033 </span><span class="lineCov">   28459534 :         (match_operand:OI 1 &quot;nonimmediate_or_sse_const_operand&quot; &quot; C,BC,vm,v&quot;))]</span>
<span class="lineNum">    2034 </span><span class="lineCov">   30543643 :   &quot;TARGET_AVX</span>
<span class="lineNum">    2035 </span><span class="lineCov">   30543643 :    &amp;&amp; (register_operand (operands[0], OImode)</span>
<span class="lineNum">    2036 </span><span class="lineCov">    1981319 :        || register_operand (operands[1], OImode))&quot;</span>
<span class="lineNum">    2037 </span><span class="lineCov">   66068288 : {</span>
<span class="lineNum">    2038 </span><span class="lineCov">   30418976 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2039 </span><span class="lineCov">   30418735 :     {</span>
<span class="lineNum">    2040 </span><span class="lineCov">   41674590 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    2041 </span><span class="lineCov">   70134116 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    2042 </span><span class="lineCov">   70134124 : </span>
<span class="lineNum">    2043 </span><span class="lineCov">   35762569 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    2044 </span><span class="lineCov">   35762802 :       if (misaligned_operand (operands[0], OImode)</span>
<span class="lineNum">    2045 </span><span class="lineCov">   63746271 :           || misaligned_operand (operands[1], OImode))</span>
<span class="lineNum">    2046 </span><span class="lineCov">   39676561 :         {</span>
<span class="lineNum">    2047 </span><span class="lineCov">   39676583 :           if (get_attr_mode (insn) == MODE_V8SF)</span>
<span class="lineNum">    2048 </span><span class="lineCov">   10785821 :             return &quot;vmovups\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2049 </span><span class="lineCov">   44596112 :           else if (get_attr_mode (insn) == MODE_XI)</span>
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :             return &quot;vmovdqu32\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2051 </span><span class="lineCov">   28297228 :           else</span>
<span class="lineNum">    2052 </span><span class="lineCov">   28297242 :             return &quot;vmovdqu\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2053 </span><span class="lineCov">   28357125 :         }</span>
<span class="lineNum">    2054 </span><span class="lineCov">      59954 :       else</span>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineCov">      59897 :         {</span></a>
<span class="lineNum">    2056 </span><span class="lineCov">   28297447 :           if (get_attr_mode (insn) == MODE_V8SF)</span>
<span class="lineNum">    2057 </span><span class="lineCov">   28339920 :             return &quot;vmovaps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2058 </span><span class="lineCov">   28340106 :           else if (get_attr_mode (insn) == MODE_XI)</span>
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :             return &quot;vmovdqa32\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2060 </span><span class="lineCov">   28339920 :           else</span>
<span class="lineNum">    2061 </span><span class="lineCov">   28340106 :             return &quot;vmovdqa\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2062 </span><span class="lineCov">   28339920 :         }</span>
<span class="lineNum">    2063 </span><span class="lineCov">   28339920 : </span>
<span class="lineNum">    2064 </span><span class="lineCov">   28339920 :     default:</span>
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    2066 </span><span class="lineCov">   28339920 :     }</span>
<span class="lineNum">    2067 </span><span class="lineCov">   28339920 : }</span>
<span class="lineNum">    2068 </span><span class="lineCov">   28393442 :   [(set_attr &quot;isa&quot; &quot;*,avx2,*,*&quot;)</span>
<a name="2069"><span class="lineNum">    2069 </span><span class="lineCov">      53522 :    (set_attr &quot;type&quot; &quot;sselog1,sselog1,ssemov,ssemov&quot;)</span></a>
<span class="lineNum">    2070 </span><span class="lineCov">      53522 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    2071 </span><span class="lineCov">   28420288 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    2072 </span><span class="lineCov">   28339920 :         (cond [(ior (match_operand 0 &quot;ext_sse_reg_operand&quot;)</span>
<span class="lineNum">    2073 </span><span class="lineCov">   28339920 :                     (match_operand 1 &quot;ext_sse_reg_operand&quot;))</span>
<span class="lineNum">    2074 </span><span class="lineCov">      15668 :                  (const_string &quot;XI&quot;)</span>
<span class="lineNum">    2075 </span><span class="lineCov">   28339920 :                (and (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    2076 </span><span class="lineCov">   28339920 :                     (match_test &quot;TARGET_AVX512VL&quot;))</span>
<span class="lineNum">    2077 </span><span class="lineCov">   28339920 :                  (const_string &quot;XI&quot;)</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                (ior (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;)</span>
<span class="lineNum">    2079 </span><span class="lineCov">   28339920 :                     (and (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    2080 </span><span class="lineCov">   28339920 :                          (match_test &quot;TARGET_SSE_TYPELESS_STORES&quot;)))</span>
<span class="lineNum">    2081 </span><span class="lineCov">   28339920 :                  (const_string &quot;V8SF&quot;)</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :               ]</span>
<span class="lineNum">    2083 </span><span class="lineCov">      75610 :               (const_string &quot;OI&quot;)))])</span>
<span class="lineNum">    2084 </span><span class="lineCov">      42692 : </span>
<span class="lineNum">    2085 </span><span class="lineCov">      42692 : (define_insn &quot;*movti_internal&quot;</span>
<span class="lineNum">    2086 </span><span class="lineCov">   28274932 :   [(set (match_operand:TI 0 &quot;nonimmediate_operand&quot; &quot;=!r ,o ,v,v ,v ,m,?r,?Yd&quot;)</span>
<span class="lineNum">    2087 </span><span class="lineCov">   28274932 :         (match_operand:TI 1 &quot;general_operand&quot;    &quot;riFo,re,C,BC,vm,v,Yd,r&quot;))]</span>
<span class="lineNum">    2088 </span><span class="lineCov">    7126102 :   &quot;(TARGET_64BIT</span>
<span class="lineNum">    2089 </span><span class="lineCov">   35295081 :     &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1])))</span>
<span class="lineNum">    2090 </span><span class="lineCov">   28393480 :    || (TARGET_SSE</span>
<span class="lineNum">    2091 </span><span class="lineCov">     191582 :        &amp;&amp; nonimmediate_or_sse_const_operand (operands[1], TImode)</span>
<span class="lineNum">    2092 </span><span class="lineCov">   28526314 :        &amp;&amp; (register_operand (operands[0], TImode)</span>
<span class="lineNum">    2093 </span><span class="lineCov">     103248 :            || register_operand (operands[1], TImode)))&quot;</span>
<span class="lineNum">    2094 </span><span class="lineCov">    7230836 : {</span>
<span class="lineNum">    2095 </span><span class="lineCov">   28566418 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2096 </span><span class="lineCov">   28486050 :     {</span>
<span class="lineNum">    2097 </span><span class="lineCov">   57219347 :     case TYPE_MULTI:</span>
<span class="lineNum">    2098 </span><span class="lineCov">   57219347 :       return &quot;#&quot;;</span>
<span class="lineNum">    2099 </span><span class="lineCov">   28486050 : </span>
<span class="lineNum">    2100 </span><span class="lineCov">    2651684 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    2101 </span><span class="lineCov">   31098817 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    2102 </span><span class="lineCov">   28486050 : </span>
<span class="lineNum">    2103 </span><span class="lineCov">   28626032 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    2104 </span><span class="lineCov">      59672 :       /* TDmode values are passed as TImode on the stack.  Moving them</span>
<span class="lineNum">    2105 </span><span class="lineCov">      59672 :          to stack may result in unaligned memory access.  */</span>
<span class="lineNum">    2106 </span><span class="lineCov">   28646670 :       if (misaligned_operand (operands[0], TImode)</span>
<span class="lineNum">    2107 </span><span class="lineCov">   28566360 :           || misaligned_operand (operands[1], TImode))</span>
<span class="lineNum">    2108 </span><span class="lineCov">   28486050 :         {</span>
<a name="2109"><span class="lineNum">    2109 </span><span class="lineCov">   28501486 :           if (get_attr_mode (insn) == MODE_V4SF)</span></a>
<span class="lineNum">    2110 </span><span class="lineCov">   28486050 :             return &quot;%vmovups\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2111 </span><span class="lineCov">       5855 :           else if (get_attr_mode (insn) == MODE_XI)</span>
<span class="lineNum">    2112 </span><span class="lineCov">   28486050 :             return &quot;vmovdqu32\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2113 </span><span class="lineCov">   28486050 :           else</span>
<span class="lineNum">    2114 </span><span class="lineCov">   28491991 :             return &quot;%vmovdqu\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2115 </span><span class="lineCov">         86 :         }</span>
<span class="lineNum">    2116 </span><span class="lineCov">         86 :       else</span>
<span class="lineNum">    2117 </span><span class="lineCov">   28486050 :         {</span>
<span class="lineNum">    2118 </span><span class="lineCov">   28550924 :           if (get_attr_mode (insn) == MODE_V4SF)</span>
<span class="lineNum">    2119 </span><span class="lineCov">   28486050 :             return &quot;%vmovaps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2120 </span><span class="lineCov">   28528581 :           else if (get_attr_mode (insn) == MODE_XI)</span>
<span class="lineNum">    2121 </span><span class="lineCov">   28486050 :             return &quot;vmovdqa32\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2122 </span><span class="lineCov">         86 :           else</span>
<span class="lineNum">    2123 </span><span class="lineCov">   28528566 :             return &quot;%vmovdqa\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2124 </span><span class="lineCov">   28486050 :         }</span>
<span class="lineNum">    2125 </span><span class="lineCov">   28486062 : </span>
<span class="lineNum">    2126 </span><span class="lineCov">         12 :     default:</span>
<span class="lineNum">    2127 </span><span class="lineCov">         12 :       gcc_unreachable ();</span>
<span class="lineNum">    2128 </span><span class="lineCov">   28486050 :     }</span>
<span class="lineNum">    2129 </span><span class="lineCov">   28486050 : }</span>
<span class="lineNum">    2130 </span><span class="lineCov">   28486050 :   [(set (attr &quot;isa&quot;)</span>
<a name="2131"><span class="lineNum">    2131 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,6,7&quot;)</span></a>
<span class="lineNum">    2132 </span><span class="lineCov">   28486050 :               (const_string &quot;x64&quot;)</span>
<span class="lineNum">    2133 </span><span class="lineCov">   40364229 :             (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    2134 </span><span class="lineCov">   28486050 :               (const_string &quot;sse2&quot;)</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    2136 </span><span class="lineCov">   28486050 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2137 </span><span class="lineCov">   28486050 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    2138 </span><span class="lineCov">   28486050 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,6,7&quot;)</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :               (const_string &quot;multi&quot;)</span>
<span class="lineNum">    2140 </span><span class="lineCov">   28486050 :             (eq_attr &quot;alternative&quot; &quot;2,3&quot;)</span>
<span class="lineNum">    2141 </span><span class="lineCov">   28486050 :               (const_string &quot;sselog1&quot;)</span>
<span class="lineNum">    2142 </span><span class="lineCov">   28486050 :            ]</span>
<span class="lineNum">    2143 </span><span class="lineCov">   28486050 :            (const_string &quot;ssemov&quot;)))</span>
<span class="lineNum">    2144 </span><span class="lineCov">   28486050 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :      (if_then_else (eq_attr &quot;type&quot; &quot;sselog1,ssemov&quot;)</span>
<span class="lineNum">    2146 </span><span class="lineCov">   28486050 :        (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    2147 </span><span class="lineCov">   28486050 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    2148 </span><span class="lineCov">     211118 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    2149 </span><span class="lineCov">     212825 :         (cond [(eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">    2150 </span><span class="lineCov">       1707 :                  (const_string &quot;DI&quot;)</span>
<span class="lineNum">    2151 </span><span class="lineCov">   28274932 :                (ior (match_operand 0 &quot;ext_sse_reg_operand&quot;)</span>
<span class="lineNum">    2152 </span><span class="lineCov">   28274932 :                     (match_operand 1 &quot;ext_sse_reg_operand&quot;))</span>
<span class="lineNum">    2153 </span><span class="lineCov">      25373 :                  (const_string &quot;XI&quot;)</span>
<span class="lineNum">    2154 </span><span class="lineCov">   28274932 :                (and (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    2155 </span><span class="lineCov">   28274932 :                     (match_test &quot;TARGET_AVX512VL&quot;))</span>
<span class="lineNum">    2156 </span><span class="lineCov">       1332 :                  (const_string &quot;XI&quot;)</span>
<span class="lineNum">    2157 </span><span class="lineCov">   28274932 :                (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    2158 </span><span class="lineCov">   28274932 :                     (ior (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;)</span>
<span class="lineNum">    2159 </span><span class="lineCov">        175 :                          (and (eq_attr &quot;alternative&quot; &quot;5&quot;)</span>
<span class="lineNum">    2160 </span><span class="lineCov">       5238 :                               (match_test &quot;TARGET_SSE_TYPELESS_STORES&quot;))))</span>
<span class="lineNum">    2161 </span><span class="lineCov">       5238 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    2162 </span><span class="lineCov">   28274932 :                (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                  (const_string &quot;TI&quot;)</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    2165 </span><span class="lineCov">       4577 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    2166 </span><span class="lineCov">   28274932 :                ]</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                (const_string &quot;TI&quot;)))</span>
<span class="lineNum">    2168 </span><span class="lineCov">   28274932 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    2169 </span><span class="lineCov">   28274932 :      (cond [(eq_attr &quot;alternative&quot; &quot;6&quot;)</span>
<span class="lineNum">    2170 </span><span class="lineCov">   28274932 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">    2171 </span><span class="lineCov">       4577 :             (eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">    2172 </span><span class="lineCov">   28274932 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">    2173 </span><span class="lineCov">   28274932 :            ]</span>
<span class="lineNum">    2174 </span><span class="lineCov">   28274988 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    2175 </span><span class="lineCov">   28274988 : </span>
<span class="lineNum">    2176 </span><span class="lineCov">         56 : (define_split</span>
<span class="lineNum">    2177 </span><span class="lineCov">         56 :   [(set (match_operand:TI 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    2178 </span><span class="lineCov">   28274932 :         (match_operand:TI 1 &quot;general_reg_operand&quot;))]</span>
<span class="lineNum">    2179 </span><span class="lineCov">   28274940 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SSE4_1</span>
<span class="lineNum">    2180 </span><span class="lineCov">   28274940 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    2181 </span><span class="lineCov">   28274940 :   [(set (match_dup 2)</span>
<span class="lineNum">    2182 </span><span class="lineCov">   29730432 :         (vec_merge:V2DI</span>
<span class="lineNum">    2183 </span><span class="lineCov">     317170 :           (vec_duplicate:V2DI (match_dup 3))</span>
<span class="lineNum">    2184 </span><span class="lineCov">   29002682 :           (match_dup 2)</span>
<span class="lineNum">    2185 </span><span class="lineCov">   28274932 :           (const_int 2)))]</span>
<span class="lineNum">    2186 </span><span class="lineCov">   30362848 : {</span>
<span class="lineNum">    2187 </span><span class="lineCov">   30362848 :   operands[2] = lowpart_subreg (V2DImode, operands[0], TImode);</span>
<span class="lineNum">    2188 </span><span class="lineCov">    2087916 :   operands[3] = gen_highpart (DImode, operands[1]);</span>
<span class="lineNum">    2189 </span><span class="lineCov">    2087916 : </span>
<span class="lineNum">    2190 </span><span class="lineCov">   28274932 :   emit_move_insn (gen_lowpart (DImode, operands[0]),</span>
<span class="lineNum">    2191 </span><span class="lineCov">   28274932 :                   gen_lowpart (DImode, operands[1]));</span>
<span class="lineNum">    2192 </span><span class="lineCov">   28274932 : })</span>
<span class="lineNum">    2193 </span><span class="lineCov">   28274932 : </span>
<span class="lineNum">    2194 </span><span class="lineCov">   28274932 : (define_insn &quot;*movdi_internal&quot;</span>
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    2196 </span><span class="lineCov">   28274932 :     &quot;=r  ,o  ,r,r  ,r,m ,*y,*y,?*y,?m,?r,?*y,*v,*v,*v,m ,m,?r ,?*Yd,?r,?*v,?*y,?*x,*k,*k ,*r,*m&quot;)</span>
<span class="lineNum">    2197 </span><span class="lineCov">   28274932 :         (match_operand:DI 1 &quot;general_operand&quot;</span>
<span class="lineNum">    2198 </span><span class="lineCov">   31265473 :     &quot;riFo,riF,Z,rem,i,re,C ,*y,m  ,*y,*y,r  ,C ,*v,m ,*v,v,*Yd,r   ,*v,r  ,*x ,*y ,*r,*km,*k,*k&quot;))]</span>
<span class="lineNum">    2199 </span><span class="lineCov">   42770203 :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    2200 </span><span class="lineCov">   14868720 : {</span>
<span class="lineNum">    2201 </span><span class="lineCov">   40153111 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2202 </span><span class="lineCov">   28274932 :     {</span>
<span class="lineNum">    2203 </span><span class="lineCov">   36241183 :     case TYPE_MSKMOV:</span>
<span class="lineNum">    2204 </span><span class="lineCov">   36241183 :       return &quot;kmovq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2205 </span><span class="lineCov">   28986113 : </span>
<span class="lineNum">    2206 </span><span class="lineCov">    8673529 :     case TYPE_MULTI:</span>
<span class="lineNum">    2207 </span><span class="lineCov">   28274932 :       return &quot;#&quot;;</span>
<span class="lineNum">    2208 </span><span class="lineCov">   28274932 : </span>
<span class="lineNum">    2209 </span><span class="lineCov">   28384748 :     case TYPE_MMX:</span>
<span class="lineNum">    2210 </span><span class="lineCov">   28384748 :       return &quot;pxor\t%0, %0&quot;;</span>
<span class="lineNum">    2211 </span><span class="lineCov">   28384748 : </span>
<span class="lineNum">    2212 </span><span class="lineCov">   28385077 :     case TYPE_MMXMOV:</span>
<span class="lineNum">    2213 </span><span class="lineCov">     109816 :       /* Handle broken assemblers that require movd instead of movq.  */</span>
<span class="lineNum">    2214 </span><span class="lineCov">     110145 :       if (!HAVE_AS_IX86_INTERUNIT_MOVQ</span>
<span class="lineNum">    2215 </span><span class="lineCov">   28274932 :           &amp;&amp; (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))</span>
<span class="lineNum">    2216 </span><span class="lineCov">   28274932 :         return &quot;movd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2217 </span><span class="lineCov">   28275261 :       return &quot;movq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2218 </span><span class="lineCov">   28274932 : </span>
<span class="lineNum">    2219 </span><span class="lineCov">   28274953 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    2220 </span><span class="lineCov">     106976 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    2221 </span><span class="lineCov">      53314 : </span>
<span class="lineNum">    2222 </span><span class="lineCov">   28324399 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    2223 </span><span class="lineCov">   28525854 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">    2224 </span><span class="lineCov">   28423081 :         {</span>
<span class="lineNum">    2225 </span><span class="lineCov">     167708 :         case MODE_DI:</span>
<span class="lineNum">    2226 </span><span class="lineCov">     167708 :           /* Handle broken assemblers that require movd instead of movq.  */</span>
<span class="lineNum">    2227 </span><span class="lineCov">   28255381 :           if (!HAVE_AS_IX86_INTERUNIT_MOVQ</span>
<span class="lineNum">    2228 </span><span class="lineCov">   28255389 :               &amp;&amp; (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))</span>
<span class="lineNum">    2229 </span><span class="lineCov">   28255389 :             return &quot;%vmovd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2230 </span><span class="lineCov">   28255381 :           return &quot;%vmovq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2231 </span><span class="lineCov">   28255381 : </span>
<span class="lineNum">    2232 </span><span class="lineCov">     116930 :         case MODE_TI:</span>
<span class="lineNum">    2233 </span><span class="lineCov">   28255389 :           /* Handle AVX512 registers set.  */</span>
<span class="lineNum">    2234 </span><span class="lineCov">   28256103 :           if (EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    2235 </span><span class="lineCov">   33591755 :               || EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    2236 </span><span class="lineCov">    5335662 :             return &quot;vmovdqa64\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2237 </span><span class="lineCov">    5335660 :           return &quot;%vmovdqa\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2238 </span><span class="lineCov">   28255389 : </span>
<span class="lineNum">    2239 </span><span class="lineCov">   28255390 :         case MODE_V2SF:</span>
<span class="lineNum">    2240 </span><span class="lineCov">   28255390 :           gcc_assert (!TARGET_AVX);</span>
<span class="lineNum">    2241 </span><span class="lineCov">    5250082 :           return &quot;movlps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2242 </span><span class="lineCov">   28255381 :         case MODE_V4SF:</span>
<span class="lineNum">    2243 </span><span class="lineCov">   28255381 :           return &quot;%vmovaps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2244 </span><span class="lineCov">   28255381 : </span>
<span class="lineNum">    2245 </span><span class="lineCov">      33763 :         default:</span>
<span class="lineNum">    2246 </span><span class="lineCov">   28221618 :           gcc_unreachable ();</span>
<span class="lineNum">    2247 </span><span class="lineCov">          8 :         }</span>
<span class="lineNum">    2248 </span><span class="lineCov">   29141600 : </span>
<span class="lineNum">    2249 </span><span class="lineCov">   29141618 :     case TYPE_SSECVT:</span>
<span class="lineNum">    2250 </span><span class="lineCov">   84234999 :       if (SSE_REG_P (operands[0]))</span>
<span class="lineNum">    2251 </span><span class="lineCov">   84234981 :         return &quot;movq2dq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2252 </span><span class="lineCov">   84234981 :       else</span>
<span class="lineNum">    2253 </span><span class="lineCov">   84234993 :         return &quot;movdq2q\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2254 </span><span class="lineCov">   84234981 : </span>
<span class="lineNum">    2255 </span><span class="lineCov">   84285899 :     case TYPE_LEA:</span>
<span class="lineNum">    2256 </span><span class="lineCov">   84285899 :       return &quot;lea{q}\t{%E1, %0|%0, %E1}&quot;;</span>
<span class="lineNum">    2257 </span><span class="lineCov">   84234981 : </span>
<span class="lineNum">    2258 </span><span class="lineCov">   95957125 :     case TYPE_IMOV:</span>
<span class="lineNum">    2259 </span><span class="lineCov">   95957125 :       gcc_assert (!flag_pic || LEGITIMATE_PIC_OPERAND_P (operands[1]));</span>
<span class="lineNum">    2260 </span><span class="lineCov">   95957125 :       if (get_attr_mode (insn) == MODE_SI)</span>
<span class="lineNum">    2261 </span><span class="lineCov">   84234981 :         return &quot;mov{l}\t{%k1, %k0|%k0, %k1}&quot;;</span>
<span class="lineNum">    2262 </span><span class="lineCov">   94029040 :       else if (which_alternative == 4)</span>
<span class="lineNum">    2263 </span><span class="lineCov">   84234981 :         return &quot;movabs{q}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2264 </span><span class="lineCov">    9608677 :       else if (ix86_use_lea_for_mov (insn, operands))</span>
<span class="lineNum">    2265 </span><span class="lineCov">   84234981 :         return &quot;lea{q}\t{%E1, %0|%0, %E1}&quot;;</span>
<span class="lineNum">    2266 </span><span class="lineCov">   84234981 :       else</span>
<span class="lineNum">    2267 </span><span class="lineCov">   93843514 :         return &quot;mov{q}\t{%1, %0|%0, %1}&quot;;</span>
<a name="2268"><span class="lineNum">    2268 </span><span class="lineCov">   84234981 : </span></a>
<span class="lineNum">    2269 </span><span class="lineCov">   84234981 :     default:</span>
<span class="lineNum">    2270 </span><span class="lineCov">  372183085 :       gcc_unreachable ();</span>
<span class="lineNum">    2271 </span><span class="lineCov">   84234981 :     }</span>
<span class="lineNum">    2272 </span><span class="lineCov">  287948104 : }</span>
<span class="lineNum">    2273 </span><span class="lineCov">   55093389 :   [(set (attr &quot;isa&quot;)</span>
<a name="2274"><span class="lineNum">    2274 </span><span class="lineCov">   55093389 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,17,18&quot;)</span></a>
<span class="lineNum">    2275 </span><span class="lineCov">    3321853 :               (const_string &quot;nox64&quot;)</span>
<span class="lineNum">    2276 </span><span class="lineCov">    9572983 :             (eq_attr &quot;alternative&quot; &quot;2,3,4,5,10,11,23,25&quot;)</span>
<span class="lineNum">    2277 </span><span class="lineCov">   29141592 :               (const_string &quot;x64&quot;)</span>
<span class="lineNum">    2278 </span><span class="lineCov">     415030 :             (eq_attr &quot;alternative&quot; &quot;19,20&quot;)</span>
<span class="lineNum">    2279 </span><span class="lineCov">   29141592 :               (const_string &quot;x64_sse2&quot;)</span>
<span class="lineNum">    2280 </span><span class="lineCov">   52561243 :             (eq_attr &quot;alternative&quot; &quot;21,22&quot;)</span>
<span class="lineNum">    2281 </span><span class="lineCov">   29141592 :               (const_string &quot;sse2&quot;)</span>
<span class="lineNum">    2282 </span><span class="lineCov">   29141592 :            ]</span>
<span class="lineNum">    2283 </span><span class="lineCov">   29162750 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2284 </span><span class="lineCov">   29162750 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    2285 </span><span class="lineCov">   29162750 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,17,18&quot;)</span>
<span class="lineNum">    2286 </span><span class="lineCov">   29162750 :               (const_string &quot;multi&quot;)</span>
<span class="lineNum">    2287 </span><span class="lineCov">      21158 :             (eq_attr &quot;alternative&quot; &quot;6&quot;)</span>
<span class="lineNum">    2288 </span><span class="lineCov">      21158 :               (const_string &quot;mmx&quot;)</span>
<span class="lineNum">    2289 </span><span class="lineCov">   29141592 :             (eq_attr &quot;alternative&quot; &quot;7,8,9,10,11&quot;)</span>
<span class="lineNum">    2290 </span><span class="lineCov">   29141592 :               (const_string &quot;mmxmov&quot;)</span>
<span class="lineNum">    2291 </span><span class="lineCov">   29141592 :             (eq_attr &quot;alternative&quot; &quot;12&quot;)</span>
<span class="lineNum">    2292 </span><span class="lineCov">       3872 :               (const_string &quot;sselog1&quot;)</span>
<span class="lineNum">    2293 </span><span class="lineCov">   29141592 :             (eq_attr &quot;alternative&quot; &quot;13,14,15,16,19,20&quot;)</span>
<span class="lineNum">    2294 </span><span class="lineCov">   29141592 :               (const_string &quot;ssemov&quot;)</span>
<span class="lineNum">    2295 </span><span class="lineCov">   29141592 :             (eq_attr &quot;alternative&quot; &quot;21,22&quot;)</span>
<span class="lineNum">    2296 </span><span class="lineCov">   29141592 :               (const_string &quot;ssecvt&quot;)</span>
<span class="lineNum">    2297 </span><span class="lineCov">     919974 :             (eq_attr &quot;alternative&quot; &quot;23,24,25,26&quot;)</span>
<span class="lineNum">    2298 </span><span class="lineCov">       3772 :               (const_string &quot;mskmov&quot;)</span>
<span class="lineNum">    2299 </span><span class="lineCov">   28221618 :             (and (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                  (match_operand 1 &quot;pic_32bit_operand&quot;))</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :               (const_string &quot;lea&quot;)</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    2303 </span><span class="lineCov">   36744535 :            (const_string &quot;imov&quot;)))</span>
<span class="lineNum">    2304 </span><span class="lineCov">  110841549 :    (set (attr &quot;modrm&quot;)</span>
<span class="lineNum">    2305 </span><span class="lineCov">   82619931 :      (if_then_else</span>
<span class="lineNum">    2306 </span><span class="lineCov">   82619931 :        (and (eq_attr &quot;alternative&quot; &quot;4&quot;) (eq_attr &quot;type&quot; &quot;imov&quot;))</span>
<span class="lineNum">    2307 </span><span class="lineCov">   28221618 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">    2308 </span><span class="lineCov">   28221618 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2309 </span><span class="lineCov">   28221618 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    2310 </span><span class="lineCov">   74096980 :      (if_then_else</span>
<span class="lineNum">    2311 </span><span class="lineCov">   28221618 :        (and (eq_attr &quot;alternative&quot; &quot;4&quot;) (eq_attr &quot;type&quot; &quot;imov&quot;))</span>
<span class="lineNum">    2312 </span><span class="lineCov">    1050582 :        (const_string &quot;8&quot;)</span>
<span class="lineNum">    2313 </span><span class="lineCov">   28221618 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2314 </span><span class="lineCov">   73917233 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">    2315 </span><span class="lineCov">   30727983 :      (if_then_else</span>
<span class="lineNum">    2316 </span><span class="lineCov">   30727983 :        (eq_attr &quot;alternative&quot; &quot;10,11,19,20&quot;)</span>
<span class="lineNum">    2317 </span><span class="lineCov">   30727983 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    2318 </span><span class="lineCov">   73917233 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2319 </span><span class="lineCov">    2506365 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    2320 </span><span class="lineCov">    2506365 :      (if_then_else (eq_attr &quot;type&quot; &quot;sselog1,ssemov&quot;)</span>
<span class="lineNum">    2321 </span><span class="lineCov">   28221618 :        (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    2322 </span><span class="lineCov">   73917233 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    2323 </span><span class="lineCov">   28221618 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    2324 </span><span class="lineCov">    2484892 :      (if_then_else (and (eq_attr &quot;type&quot; &quot;ssemov&quot;) (eq_attr &quot;mode&quot; &quot;DI&quot;))</span>
<span class="lineNum">    2325 </span><span class="lineCov">   28221618 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    2326 </span><span class="lineCov">    2464739 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2327 </span><span class="lineCov">   28221618 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    2328 </span><span class="lineCov">   28221618 :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    2329 </span><span class="lineCov">   41838845 :               (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2330 </span><span class="lineCov">   15452660 :             (eq_attr &quot;alternative&quot; &quot;12,13&quot;)</span>
<span class="lineNum">    2331 </span><span class="lineCov">   13617227 :               (cond [(ior (match_operand 0 &quot;ext_sse_reg_operand&quot;)</span>
<span class="lineNum">    2332 </span><span class="lineCov">   28221618 :                           (match_operand 1 &quot;ext_sse_reg_operand&quot;))</span>
<span class="lineNum">    2333 </span><span class="lineCov">   71432341 :                        (const_string &quot;TI&quot;)</span>
<span class="lineNum">    2334 </span><span class="lineCov">   28221618 :                      (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                           (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))</span>
<span class="lineNum">    2336 </span><span class="lineCov">   28221618 :                        (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                      (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    2338 </span><span class="lineCov">   28221618 :                        (const_string &quot;TI&quot;)</span>
<span class="lineNum">    2339 </span><span class="lineCov">   28221618 :                      (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    2340 </span><span class="lineCov">   29462613 :                        (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    2341 </span><span class="lineCov">    1240995 :                     ]</span>
<span class="lineNum">    2342 </span><span class="lineCov">    1240995 :                     (const_string &quot;TI&quot;))</span>
<span class="lineNum">    2343 </span><span class="lineCov">   28221618 : </span>
<span class="lineNum">    2344 </span><span class="lineCov">   71432341 :             (and (eq_attr &quot;alternative&quot; &quot;14,15,16&quot;)</span>
<span class="lineNum">    2345 </span><span class="lineCov">   28221618 :                  (not (match_test &quot;TARGET_SSE2&quot;)))</span>
<span class="lineNum">    2346 </span><span class="lineCov">    1240348 :               (const_string &quot;V2SF&quot;)</span>
<span class="lineNum">    2347 </span><span class="lineCov">   28221618 :            ]</span>
<span class="lineNum">    2348 </span><span class="lineCov">   28221618 :            (const_string &quot;DI&quot;)))</span>
<span class="lineNum">    2349 </span><span class="lineCov">   28221618 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    2350 </span><span class="lineCov">   28221618 :      (cond [(eq_attr &quot;alternative&quot; &quot;10,17,19&quot;)</span>
<span class="lineNum">    2351 </span><span class="lineCov">   28221618 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">    2352 </span><span class="lineCov">    1238769 :             (eq_attr &quot;alternative&quot; &quot;11,18,20&quot;)</span>
<span class="lineNum">    2353 </span><span class="lineCov">   28221618 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">    2354 </span><span class="lineCov">   28221618 :            ]</span>
<span class="lineNum">    2355 </span><span class="lineCov">   71432341 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    2356 </span><span class="lineCov">  549302915 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    2357 </span><span class="lineCov">  549307049 :      (cond [(eq_attr &quot;alternative&quot; &quot;15&quot;)</span>
<span class="lineNum">    2358 </span><span class="lineCov">   28221618 :               (if_then_else</span>
<span class="lineNum">    2359 </span><span class="lineCov">   38955041 :                 (match_test &quot;TARGET_STV &amp;&amp; TARGET_SSE2&quot;)</span>
<span class="lineNum">    2360 </span><span class="lineCov">   28221618 :                 (symbol_ref &quot;false&quot;)</span>
<span class="lineNum">    2361 </span><span class="lineCov">  549302911 :                 (const_string &quot;*&quot;))</span>
<span class="lineNum">    2362 </span><span class="lineCov">   28221618 :             (eq_attr &quot;alternative&quot; &quot;16&quot;)</span>
<span class="lineNum">    2363 </span><span class="lineCov">   28221618 :               (if_then_else</span>
<span class="lineNum">    2364 </span><span class="lineCov">   28221618 :                 (match_test &quot;TARGET_STV &amp;&amp; TARGET_SSE2&quot;)</span>
<span class="lineNum">    2365 </span><span class="lineCov">  549302911 :                 (symbol_ref &quot;true&quot;)</span>
<span class="lineNum">    2366 </span><span class="lineCov">   71459733 :                 (symbol_ref &quot;false&quot;))</span>
<span class="lineNum">    2367 </span><span class="lineCov">   28221618 :            ]</span>
<span class="lineNum">    2368 </span><span class="lineCov">       9696 :            (const_string &quot;*&quot;)))])</span>
<span class="lineNum">    2369 </span><span class="lineCov">  549298646 : </span>
<span class="lineNum">    2370 </span><span class="lineCov">   28221618 : (define_split</span>
<span class="lineNum">    2371 </span><span class="lineCov">   28221618 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">    2372 </span><span class="lineCov">   28221618 :         (match_operand:&lt;DWI&gt; 1 &quot;sse_reg_operand&quot;))]</span>
<span class="lineNum">    2373 </span><span class="lineCov">  549322993 :   &quot;TARGET_SSE4_1</span>
<span class="lineNum">    2374 </span><span class="lineCov">       6614 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    2375 </span><span class="lineCov">   28221618 :   [(set (match_dup 2)</span>
<span class="lineNum">    2376 </span><span class="lineCov">   28221618 :         (vec_select:DWIH</span>
<span class="lineNum">    2377 </span><span class="lineCov">  616846606 :           (match_dup 3)</span>
<span class="lineNum">    2378 </span><span class="lineCov">   28221618 :           (parallel [(const_int 1)])))]</span>
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    2380 </span><span class="lineCov">   44682517 :   operands[2] = gen_highpart (&lt;MODE&gt;mode, operands[0]);</span>
<span class="lineNum">    2381 </span><span class="lineCov">  545427855 :   operands[3] = lowpart_subreg (&lt;ssevecmode&gt;mode, operands[1], &lt;DWI&gt;mode);</span>
<span class="lineNum">    2382 </span><span class="lineCov">   44871454 : </span>
<span class="lineNum">    2383 </span><span class="lineCov">   44871454 :   emit_move_insn (gen_lowpart (&lt;MODE&gt;mode, operands[0]),</span>
<span class="lineNum">    2384 </span><span class="lineCov">   44871454 :                   gen_lowpart (&lt;MODE&gt;mode, operands[1]));</span>
<span class="lineNum">    2385 </span><span class="lineCov">  545592446 : })</span>
<span class="lineNum">    2386 </span><span class="lineCov">     188937 : </span>
<span class="lineNum">    2387 </span><span class="lineCov">   44682517 : (define_split</span>
<span class="lineNum">    2388 </span><span class="lineCov">   71418511 :   [(set (match_operand:DWI 0 &quot;nonimmediate_gr_operand&quot;)</span>
<span class="lineNum">    2389 </span><span class="lineCov">   44682517 :         (match_operand:DWI 1 &quot;general_gr_operand&quot;))]</span>
<span class="lineNum">    2390 </span><span class="lineCov">   19904253 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    2391 </span><span class="lineCov">  539674881 :   [(const_int 0)]</span>
<span class="lineNum">    2392 </span><span class="lineCov">   44682517 :   &quot;ix86_split_long_move (operands); DONE;&quot;)</span>
<span class="lineNum">    2393 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2394 </span><span class="lineCov">  305164431 : (define_split</span>
<span class="lineNum">    2395 </span><span class="lineCov">  260481914 :   [(set (match_operand:DI 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    2396 </span><span class="lineCov">  260481914 :         (match_operand:DI 1 &quot;general_reg_operand&quot;))]</span>
<span class="lineNum">    2397 </span><span class="lineCov">   44684012 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_SSE4_1</span>
<span class="lineNum">    2398 </span><span class="lineCov">   44682517 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    2399 </span><span class="lineCov">   71418511 :   [(set (match_dup 2)</span>
<span class="lineNum">    2400 </span><span class="lineCov">  260481914 :         (vec_merge:V4SI</span>
<span class="lineNum">    2401 </span><span class="lineCov">   44682517 :           (vec_duplicate:V4SI (match_dup 3))</span>
<a name="2402"><span class="lineNum">    2402 </span><span class="lineCov">   46318784 :           (match_dup 2)</span></a>
<span class="lineNum">    2403 </span><span class="lineCov">   73051479 :           (const_int 2)))]</span>
<span class="lineNum">    2404 </span><span class="lineCov">  261275314 : {</span>
<span class="lineNum">    2405 </span><span class="lineCov">   46858758 :   operands[2] = lowpart_subreg (V4SImode, operands[0], DImode);</span>
<span class="lineNum">    2406 </span><span class="lineCov">   44682517 :   operands[3] = gen_highpart (SImode, operands[1]);</span>
<span class="lineNum">    2407 </span><span class="lineCov">   71123641 : </span>
<a name="2408"><span class="lineNum">    2408 </span><span class="lineCov">  260475195 :   emit_move_insn (gen_lowpart (SImode, operands[0]),</span></a>
<span class="lineNum">    2409 </span><span class="lineCov">   44682517 :                   gen_lowpart (SImode, operands[1]));</span>
<span class="lineNum">    2410 </span><span class="lineCov">   44682517 : })</span>
<span class="lineNum">    2411 </span><span class="lineCov">   48651182 : </span>
<span class="lineNum">    2412 </span><span class="lineCov">  258453309 : ;; movabsq $0x0012345678000000, %rax is longer</span>
<span class="lineNum">    2413 </span><span class="lineCov">   44682517 : ;; than movl $0x12345678, %eax; shlq $24, %rax.</span>
<span class="lineNum">    2414 </span><span class="lineCov">   44682517 : (define_peephole2</span>
<span class="lineNum">    2415 </span><span class="lineCov">   31877256 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2416 </span><span class="lineCov">  258403744 :         (match_operand:DI 1 &quot;const_int_operand&quot;))]</span>
<span class="lineNum">    2417 </span><span class="lineCov">   45605040 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    2418 </span><span class="lineCov">   45605098 :    &amp;&amp; optimize_insn_for_size_p ()</span>
<span class="lineNum">    2419 </span><span class="lineCov">   31164530 :    &amp;&amp; LEGACY_INT_REG_P (operands[0])</span>
<span class="lineNum">    2420 </span><span class="lineCov">   44880895 :    &amp;&amp; !x86_64_immediate_operand (operands[1], DImode)</span>
<span class="lineNum">    2421 </span><span class="lineCov">   44703276 :    &amp;&amp; !x86_64_zext_immediate_operand (operands[1], DImode)</span>
<span class="lineNum">    2422 </span><span class="lineCov">  258413816 :    &amp;&amp; !((UINTVAL (operands[1]) &gt;&gt; ctz_hwi (UINTVAL (operands[1])))</span>
<span class="lineNum">    2423 </span><span class="lineCov">   44692565 :         &amp; ~(HOST_WIDE_INT) 0xffffffff)</span>
<span class="lineNum">    2424 </span><span class="lineCov">   44686759 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">    2425 </span><span class="lineCov">   30868493 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    2426 </span><span class="lineCov">   25032053 :    (parallel [(set (match_dup 0) (ashift:DI (match_dup 0) (match_dup 2)))</span>
<span class="lineNum">    2427 </span><span class="lineCov">   25032053 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    2428 </span><span class="lineCov">   44686815 : {</span>
<span class="lineNum">    2429 </span><span class="lineCov">   44682576 :   int shift = ctz_hwi (UINTVAL (operands[1]));</span>
<a name="2430"><span class="lineNum">    2430 </span><span class="lineCov">   45320392 :   operands[1] = gen_int_mode (UINTVAL (operands[1]) &gt;&gt; shift, DImode);</span></a>
<span class="lineNum">    2431 </span><span class="lineCov">   24872408 :   operands[2] = gen_int_mode (shift, QImode);</span>
<span class="lineNum">    2432 </span><span class="lineCov">  301628704 : })</span>
<span class="lineNum">    2433 </span><span class="lineCov">   44682576 : </span>
<span class="lineNum">    2434 </span><span class="lineCov">  301628704 : (define_insn &quot;*movsi_internal&quot;</span>
<span class="lineNum">    2435 </span><span class="lineCov">   44682517 :   [(set (match_operand:SI 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    2436 </span><span class="lineCov">  262845876 :     &quot;=r,m ,*y,*y,?*y,?m,?r,?*y,*v,*v,*v,m ,?r,?*v,*k,*k ,*rm&quot;)</span>
<span class="lineNum">    2437 </span><span class="lineCov">   44682517 :         (match_operand:SI 1 &quot;general_operand&quot;</span>
<span class="lineNum">    2438 </span><span class="lineCov">   48371377 :     &quot;g ,re,C ,*y,m  ,*y,*y,r  ,C ,*v,m ,*v,*v,r  ,*r,*km,*k&quot;))]</span>
<span class="lineNum">    2439 </span><span class="lineCov">   27694875 :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    2440 </span><span class="lineCov">   56073976 : {</span>
<span class="lineNum">    2441 </span><span class="lineCov">   51593810 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2442 </span><span class="lineCov">   45838420 :     {</span>
<span class="lineNum">    2443 </span><span class="lineCov">   45342673 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    2444 </span><span class="lineCov">   51917534 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    2445 </span><span class="lineCov">   52413222 : </span>
<span class="lineNum">    2446 </span><span class="lineCov">   44750696 :     case TYPE_MSKMOV:</span>
<span class="lineNum">    2447 </span><span class="lineCov">   45327619 :       return &quot;kmovd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2448 </span><span class="lineCov">   44824711 : </span>
<span class="lineNum">    2449 </span><span class="lineCov">   44736253 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    2450 </span><span class="lineCov">   44736253 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">    2451 </span><span class="lineCov">   44824652 :         {</span>
<span class="lineNum">    2452 </span><span class="lineCov">   44682517 :         case MODE_SI:</span>
<span class="lineNum">    2453 </span><span class="lineCov">   44824652 :           return &quot;%vmovd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2454 </span><span class="lineCov">   44682801 :         case MODE_TI:</span>
<span class="lineNum">    2455 </span><span class="lineCov">   44682801 :           return &quot;%vmovdqa\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2456 </span><span class="lineCov">   44682519 :         case MODE_XI:</span>
<span class="lineNum">    2457 </span><span class="lineCov">   44682578 :           return &quot;vmovdqa32\t{%g1, %g0|%g0, %g1}&quot;;</span>
<span class="lineNum">    2458 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2459 </span><span class="lineCov">   44682523 :         case MODE_V4SF:</span>
<span class="lineNum">    2460 </span><span class="lineCov">   44682523 :           return &quot;%vmovaps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2461 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2462 </span><span class="lineCov">   44682517 :         case MODE_SF:</span>
<span class="lineNum">    2463 </span><span class="lineCov">   44682517 :           gcc_assert (!TARGET_AVX);</span>
<span class="lineNum">    2464 </span><span class="lineCov">   44682517 :           return &quot;movss\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2465 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2466 </span><span class="lineCov">   44682517 :         default:</span>
<span class="lineNum">    2467 </span><span class="lineCov">   44686756 :           gcc_unreachable ();</span>
<span class="lineNum">    2468 </span><span class="lineCov">   44695234 :         }</span>
<span class="lineNum">    2469 </span><span class="lineCov">   44695234 : </span>
<span class="lineNum">    2470 </span><span class="lineCov">   44682517 :     case TYPE_MMX:</span>
<span class="lineNum">    2471 </span><span class="lineCov">   44682517 :       return &quot;pxor\t%0, %0&quot;;</span>
<span class="lineNum">    2472 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2473 </span><span class="lineCov">   44691051 :     case TYPE_MMXMOV:</span>
<span class="lineNum">    2474 </span><span class="lineCov">   44686812 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">    2475 </span><span class="lineCov">   44690995 :         {</span>
<span class="lineNum">    2476 </span><span class="lineCov">   44690995 :         case MODE_DI:</span>
<span class="lineNum">    2477 </span><span class="lineCov">   44690995 :           return &quot;movq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2478 </span><span class="lineCov">   44691051 :         case MODE_SI:</span>
<span class="lineNum">    2479 </span><span class="lineCov">   44691051 :           return &quot;movd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2480 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2481 </span><span class="lineCov">   44690995 :         default:</span>
<span class="lineNum">    2482 </span><span class="lineCov">   44682517 :           gcc_unreachable ();</span>
<span class="lineNum">    2483 </span><span class="lineCov">   44682517 :         }</span>
<span class="lineNum">    2484 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2485 </span><span class="lineCov">   44682521 :     case TYPE_LEA:</span>
<span class="lineNum">    2486 </span><span class="lineCov">   44682521 :       return &quot;lea{l}\t{%E1, %0|%0, %E1}&quot;;</span>
<span class="lineNum">    2487 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2488 </span><span class="lineCov">   50880097 :     case TYPE_IMOV:</span>
<span class="lineNum">    2489 </span><span class="lineCov">   50880097 :       gcc_assert (!flag_pic || LEGITIMATE_PIC_OPERAND_P (operands[1]));</span>
<span class="lineNum">    2490 </span><span class="lineCov">   50880097 :       if (ix86_use_lea_for_mov (insn, operands))</span>
<span class="lineNum">    2491 </span><span class="lineCov">   44682517 :         return &quot;lea{l}\t{%E1, %0|%0, %E1}&quot;;</span>
<span class="lineNum">    2492 </span><span class="lineCov">   44682517 :       else</span>
<span class="lineNum">    2493 </span><span class="lineCov">   50875653 :         return &quot;mov{l}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2494 </span><span class="lineCov">   44682517 : </span>
<span class="lineNum">    2495 </span><span class="lineCov">   44685571 :     default:</span>
<span class="lineNum">    2496 </span><span class="lineCov">   44682517 :       gcc_unreachable ();</span>
<span class="lineNum">    2497 </span><span class="lineCov">   44682517 :     }</span>
<span class="lineNum">    2498 </span><span class="lineCov">   44685571 : }</span>
<span class="lineNum">    2499 </span><span class="lineCov">   44685571 :   [(set (attr &quot;isa&quot;)</span>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineCov">   44685571 :      (cond [(eq_attr &quot;alternative&quot; &quot;12,13&quot;)</span></a>
<span class="lineNum">    2501 </span><span class="lineCov">   44685571 :               (const_string &quot;sse2&quot;)</span>
<span class="lineNum">    2502 </span><span class="lineCov">   45037564 :            ]</span>
<span class="lineNum">    2503 </span><span class="lineCov">   44685571 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2504 </span><span class="lineCov">   44682517 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    2505 </span><span class="lineCov">   44682517 :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    2506 </span><span class="lineCov">   44682517 :               (const_string &quot;mmx&quot;)</span>
<span class="lineNum">    2507 </span><span class="lineCov">   44682517 :             (eq_attr &quot;alternative&quot; &quot;3,4,5,6,7&quot;)</span>
<span class="lineNum">    2508 </span><span class="lineCov">   44682517 :               (const_string &quot;mmxmov&quot;)</span>
<span class="lineNum">    2509 </span><span class="lineCov">   44682517 :             (eq_attr &quot;alternative&quot; &quot;8&quot;)</span>
<span class="lineNum">    2510 </span><span class="lineCov">   44682517 :               (const_string &quot;sselog1&quot;)</span>
<span class="lineNum">    2511 </span><span class="lineCov">   44682517 :             (eq_attr &quot;alternative&quot; &quot;9,10,11,12,13&quot;)</span>
<span class="lineNum">    2512 </span><span class="lineCov">   44682517 :               (const_string &quot;ssemov&quot;)</span>
<span class="lineNum">    2513 </span><span class="lineCov">   44682517 :             (eq_attr &quot;alternative&quot; &quot;14,15,16&quot;)</span>
<span class="lineNum">    2514 </span><span class="lineCov">   44682517 :               (const_string &quot;mskmov&quot;)</span>
<span class="lineNum">    2515 </span><span class="lineCov">   44682517 :             (and (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2516 </span><span class="lineCov">   44682517 :                  (match_operand 1 &quot;pic_32bit_operand&quot;))</span>
<span class="lineNum">    2517 </span><span class="lineCov">   44682517 :               (const_string &quot;lea&quot;)</span>
<span class="lineNum">    2518 </span><span class="lineCov">   44682517 :            ]</span>
<span class="lineNum">    2519 </span><span class="lineCov">   44682517 :            (const_string &quot;imov&quot;)))</span>
<span class="lineNum">    2520 </span><span class="lineCov">   44682517 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    2521 </span><span class="lineCov">   44682517 :      (if_then_else (eq_attr &quot;type&quot; &quot;sselog1,ssemov&quot;)</span>
<span class="lineNum">    2522 </span><span class="lineCov">   44682517 :        (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    2523 </span><span class="lineCov">   44682517 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    2524 </span><span class="lineCov">   44682517 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    2525 </span><span class="lineCov">   28038389 :      (if_then_else (and (eq_attr &quot;type&quot; &quot;ssemov&quot;) (eq_attr &quot;mode&quot; &quot;SI&quot;))</span>
<span class="lineNum">    2526 </span><span class="lineCov">   16644128 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    2527 </span><span class="lineCov">   35950968 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2528 </span><span class="lineCov">   19306840 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    2529 </span><span class="lineCov">   16644128 :      (cond [(eq_attr &quot;alternative&quot; &quot;2,3&quot;)</span>
<span class="lineNum">    2530 </span><span class="lineCov">   16644128 :               (const_string &quot;DI&quot;)</span>
<span class="lineNum">    2531 </span><span class="lineCov">   16644128 :             (eq_attr &quot;alternative&quot; &quot;8,9&quot;)</span>
<a name="2532"><span class="lineNum">    2532 </span><span class="lineCov">   16644128 :               (cond [(ior (match_operand 0 &quot;ext_sse_reg_operand&quot;)</span></a>
<span class="lineNum">    2533 </span><span class="lineCov">   16644128 :                           (match_operand 1 &quot;ext_sse_reg_operand&quot;))</span>
<span class="lineNum">    2534 </span><span class="lineCov">   16644128 :                        (const_string &quot;XI&quot;)</span>
<span class="lineNum">    2535 </span><span class="lineCov">   16644128 :                      (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                           (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))</span>
<span class="lineNum">    2537 </span><span class="lineCov">   16644128 :                        (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    2538 </span><span class="lineCov">   16644128 :                      (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    2539 </span><span class="lineCov">   16644128 :                        (const_string &quot;TI&quot;)</span>
<span class="lineNum">    2540 </span><span class="lineCov">   16644128 :                      (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    2541 </span><span class="lineCov">   16644128 :                        (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                     ]</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                     (const_string &quot;TI&quot;))</span>
<span class="lineNum">    2544 </span><span class="lineCov">   16644128 : </span>
<span class="lineNum">    2545 </span><span class="lineCov">   16644128 :             (and (eq_attr &quot;alternative&quot; &quot;10,11&quot;)</span>
<span class="lineNum">    2546 </span><span class="lineCov">   16644128 :                  (not (match_test &quot;TARGET_SSE2&quot;)))</span>
<span class="lineNum">    2547 </span><span class="lineCov">   16644128 :               (const_string &quot;SF&quot;)</span>
<span class="lineNum">    2548 </span><span class="lineCov">   16644128 :            ]</span>
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :            (const_string &quot;SI&quot;)))</span>
<span class="lineNum">    2550 </span><span class="lineCov">   16644128 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    2551 </span><span class="lineCov">   16644128 :      (cond [(eq_attr &quot;alternative&quot; &quot;6,12&quot;)</span>
<span class="lineNum">    2552 </span><span class="lineCov">   16644128 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :             (eq_attr &quot;alternative&quot; &quot;7,13&quot;)</span>
<span class="lineNum">    2554 </span><span class="lineCov">   16644128 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">    2555 </span><span class="lineCov">   16644128 :            ]</span>
<span class="lineNum">    2556 </span><span class="lineCov">   16644128 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    2557 </span><span class="lineCov">   16644128 : </span>
<span class="lineNum">    2558 </span><span class="lineCov">   16644128 : (define_insn &quot;*movhi_internal&quot;</span>
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :   [(set (match_operand:HI 0 &quot;nonimmediate_operand&quot; &quot;=r,r ,r ,m ,k,k ,r,m&quot;)</span>
<span class="lineNum">    2560 </span><span class="lineCov">   16644128 :         (match_operand:HI 1 &quot;general_operand&quot;      &quot;r ,rn,rm,rn,r,km,k,k&quot;))]</span>
<span class="lineNum">    2561 </span><span class="lineCov">   21553849 :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    2562 </span><span class="lineCov">   16996121 : {</span>
<span class="lineNum">    2563 </span><span class="lineCov">   16996121 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2564 </span><span class="lineCov">   16644128 :     {</span>
<span class="lineNum">    2565 </span><span class="lineCov">   22708931 :     case TYPE_IMOVX:</span>
<span class="lineNum">    2566 </span><span class="lineCov">   22708931 :       /* movzwl is faster than movw on p2 due to partial word stalls,</span>
<span class="lineNum">    2567 </span><span class="lineCov">   16684981 :          though not as fast as an aligned movl.  */</span>
<span class="lineNum">    2568 </span><span class="lineCov">   22708931 :       return &quot;movz{wl|x}\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    2569 </span><span class="lineCov">   16644128 : </span>
<span class="lineNum">    2570 </span><span class="lineCov">   16653772 :     case TYPE_MSKMOV:</span>
<span class="lineNum">    2571 </span><span class="lineCov">   16653772 :       switch (which_alternative)</span>
<span class="lineNum">    2572 </span><span class="lineCov">   16644128 :         {</span>
<span class="lineNum">    2573 </span><span class="lineCov">   16644128 :         case 4:</span>
<span class="lineNum">    2574 </span><span class="lineCov">   16644128 :           return &quot;kmovw\t{%k1, %0|%0, %k1}&quot;;</span>
<span class="lineNum">    2575 </span><span class="lineCov">   16462409 :         case 6:</span>
<span class="lineNum">    2576 </span><span class="lineCov">     184739 :           return &quot;kmovw\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    2577 </span><span class="lineCov">     184169 :         case 5:</span>
<span class="lineNum">    2578 </span><span class="lineCov">     184169 :         case 7:</span>
<span class="lineNum">    2579 </span><span class="lineCov">     184169 :           return &quot;kmovw\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2580 </span><span class="lineCov">     183538 :         default:</span>
<span class="lineNum">    2581 </span><span class="lineCov">     183538 :           gcc_unreachable ();</span>
<span class="lineNum">    2582 </span><span class="lineCov">     183538 :         }</span>
<span class="lineNum">    2583 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2584 </span><span class="lineCov">     405141 :     default:</span>
<span class="lineNum">    2585 </span><span class="lineCov">     405141 :       if (get_attr_mode (insn) == MODE_SI)</span>
<span class="lineNum">    2586 </span><span class="lineCov">     183538 :         return &quot;mov{l}\t{%k1, %k0|%k0, %k1}&quot;;</span>
<span class="lineNum">    2587 </span><span class="lineCov">     183538 :       else</span>
<span class="lineNum">    2588 </span><span class="lineCov">     330754 :         return &quot;mov{w}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2589 </span><span class="lineCov">     183538 :     }</span>
<span class="lineNum">    2590 </span><span class="lineCov">     183538 : }</span>
<span class="lineNum">    2591 </span><span class="lineCov">     183538 :   [(set (attr &quot;type&quot;)</span>
<a name="2592"><span class="lineNum">    2592 </span><span class="lineCov">     183538 :      (cond [(eq_attr &quot;alternative&quot; &quot;4,5,6,7&quot;)</span></a>
<span class="lineNum">    2593 </span><span class="lineCov">     183538 :               (const_string &quot;mskmov&quot;)</span>
<span class="lineNum">    2594 </span><span class="lineCov">    1150627 :             (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    2595 </span><span class="lineCov">     183538 :               (const_string &quot;imov&quot;)</span>
<span class="lineNum">    2596 </span><span class="lineCov">     183538 :             (and (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    2597 </span><span class="lineCov">     183538 :                  (ior (not (match_test &quot;TARGET_PARTIAL_REG_STALL&quot;))</span>
<span class="lineNum">    2598 </span><span class="lineCov">     183538 :                       (not (match_test &quot;TARGET_HIMODE_MATH&quot;))))</span>
<span class="lineNum">    2599 </span><span class="lineCov">     183538 :               (const_string &quot;imov&quot;)</span>
<span class="lineNum">    2600 </span><span class="lineCov">     183538 :             (and (eq_attr &quot;alternative&quot; &quot;1,2&quot;)</span>
<span class="lineNum">    2601 </span><span class="lineCov">     183538 :                  (match_operand:HI 1 &quot;aligned_operand&quot;))</span>
<span class="lineNum">    2602 </span><span class="lineCov">   21222212 :               (const_string &quot;imov&quot;)</span>
<span class="lineNum">    2603 </span><span class="lineCov">     183538 :             (and (match_test &quot;TARGET_MOVX&quot;)</span>
<span class="lineNum">    2604 </span><span class="lineCov">    3462693 :                  (eq_attr &quot;alternative&quot; &quot;0,2&quot;))</span>
<span class="lineNum">    2605 </span><span class="lineCov">     183538 :               (const_string &quot;imovx&quot;)</span>
<span class="lineNum">    2606 </span><span class="lineCov">   29059656 :            ]</span>
<span class="lineNum">    2607 </span><span class="lineCov">   13687586 :            (const_string &quot;imov&quot;)))</span>
<span class="lineNum">    2608 </span><span class="lineCov">   13504048 :     (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    2609 </span><span class="lineCov">   13504048 :       (if_then_else (eq_attr &quot;alternative&quot; &quot;4,5,6,7&quot;)</span>
<span class="lineNum">    2610 </span><span class="lineCov">     183538 :         (const_string &quot;vex&quot;)</span>
<span class="lineNum">    2611 </span><span class="lineCov">     183538 :         (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    2612 </span><span class="lineCov">     183538 :     (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    2613 </span><span class="lineCov">   13448821 :       (cond [(eq_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    2614 </span><span class="lineCov">     183538 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2615 </span><span class="lineCov">     183538 :              (and (eq_attr &quot;alternative&quot; &quot;1,2&quot;)</span>
<span class="lineNum">    2616 </span><span class="lineCov">     183538 :                   (match_operand:HI 1 &quot;aligned_operand&quot;))</span>
<span class="lineNum">    2617 </span><span class="lineCov">    3293055 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2618 </span><span class="lineCov">     183538 :              (and (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    2619 </span><span class="lineCov">     183538 :                   (ior (not (match_test &quot;TARGET_PARTIAL_REG_STALL&quot;))</span>
<span class="lineNum">    2620 </span><span class="lineCov">     183538 :                        (not (match_test &quot;TARGET_HIMODE_MATH&quot;))))</span>
<span class="lineNum">    2621 </span><span class="lineCov">     183538 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :             ]</span>
<span class="lineNum">    2623 </span><span class="lineCov">     183538 :             (const_string &quot;HI&quot;)))])</span>
<span class="lineNum">    2624 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 : ;; Situation is quite tricky about when to choose full sized (SImode) move</span>
<span class="lineNum">    2626 </span><span class="lineNoCov">          0 : ;; over QImode moves.  For Q_REG -&gt; Q_REG move we use full size only for</span>
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 : ;; partial register dependency machines (such as AMD Athlon), where QImode</span>
<span class="lineNum">    2628 </span><span class="lineCov">     183538 : ;; moves issue extra dependency and for partial register stalls machines</span>
<span class="lineNum">    2629 </span><span class="lineCov">     183538 : ;; that don't use QImode patterns (and QImode move cause stall on the next</span>
<span class="lineNum">    2630 </span><span class="lineCov">     183538 : ;; instruction).</span>
<span class="lineNum">    2631 </span><span class="lineCov">     183538 : ;;</span>
<span class="lineNum">    2632 </span><span class="lineCov">     183538 : ;; For loads of Q_REG to NONQ_REG we use full sized moves except for partial</span>
<span class="lineNum">    2633 </span><span class="lineCov">     183538 : ;; register stall machines with, where we use QImode instructions, since</span>
<a name="2634"><span class="lineNum">    2634 </span><span class="lineCov">     183538 : ;; partial register stall can be caused there.  Then we use movzx.</span></a>
<span class="lineNum">    2635 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2636 </span><span class="lineCov">     183538 : (define_insn &quot;*movqi_internal&quot;</span>
<span class="lineNum">    2637 </span><span class="lineCov">     183538 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    2638 </span><span class="lineCov">     183538 :                         &quot;=Q,R,r,q,q,r,r ,?r,m ,k,k,r,m,k&quot;)</span>
<span class="lineNum">    2639 </span><span class="lineCov">     183538 :         (match_operand:QI 1 &quot;general_operand&quot;</span>
<span class="lineNum">    2640 </span><span class="lineCov">     183538 :                         &quot;Q ,R,r,n,m,q,rn, m,qn,r,k,k,k,m&quot;))]</span>
<span class="lineNum">    2641 </span><span class="lineCov">    6958746 :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    2642 </span><span class="lineCov">    1150627 : {</span>
<span class="lineNum">    2643 </span><span class="lineCov">     967089 :   static char buf[128];</span>
<span class="lineNum">    2644 </span><span class="lineCov">    1150627 :   const char *ops;</span>
<span class="lineNum">    2645 </span><span class="lineCov">    6034436 :   const char *suffix;</span>
<span class="lineNum">    2646 </span><span class="lineCov">    5250885 : </span>
<span class="lineNum">    2647 </span><span class="lineCov">    6217974 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2648 </span><span class="lineCov">     183538 :     {</span>
<span class="lineNum">    2649 </span><span class="lineCov">     483832 :     case TYPE_IMOVX:</span>
<span class="lineNum">    2650 </span><span class="lineCov">     482823 :       gcc_assert (ANY_QI_REG_P (operands[1]) || MEM_P (operands[1]));</span>
<span class="lineNum">    2651 </span><span class="lineCov">     183538 :       return &quot;movz{bl|x}\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    2653 </span><span class="lineCov">     209850 :     case TYPE_MSKMOV:</span>
<span class="lineNum">    2654 </span><span class="lineCov">     209850 :       switch (which_alternative)</span>
<a name="2655"><span class="lineNum">    2655 </span><span class="lineCov">     183538 :         {</span></a>
<span class="lineNum">    2656 </span><span class="lineCov">     183538 :         case 9:</span>
<span class="lineNum">    2657 </span><span class="lineCov">     183538 :           ops = &quot;kmov%s\t{%%k1, %%0|%%0, %%k1}&quot;;</span>
<span class="lineNum">    2658 </span><span class="lineCov">     183538 :           break;</span>
<span class="lineNum">    2659 </span><span class="lineCov">     186870 :         case 11:</span>
<span class="lineNum">    2660 </span><span class="lineCov">     186870 :           ops = &quot;kmov%s\t{%%1, %%k0|%%k0, %%1}&quot;;</span>
<span class="lineNum">    2661 </span><span class="lineCov">     186870 :           break;</span>
<span class="lineNum">    2662 </span><span class="lineCov">     183761 :         case 12:</span>
<span class="lineNum">    2663 </span><span class="lineCov">     183761 :         case 13:</span>
<a name="2664"><span class="lineNum">    2664 </span><span class="lineCov">     183761 :           gcc_assert (TARGET_AVX512DQ);</span></a>
<span class="lineNum">    2665 </span><span class="lineCov">     183538 :           /* FALLTHRU */</span>
<span class="lineNum">    2666 </span><span class="lineCov">     183872 :         case 10:</span>
<span class="lineNum">    2667 </span><span class="lineCov">     183872 :           ops = &quot;kmov%s\t{%%1, %%0|%%0, %%1}&quot;;</span>
<span class="lineNum">    2668 </span><span class="lineCov">     183872 :           break;</span>
<span class="lineNum">    2669 </span><span class="lineCov">     183538 :         default:</span>
<span class="lineNum">    2670 </span><span class="lineCov">     183538 :           gcc_unreachable ();</span>
<span class="lineNum">    2671 </span><span class="lineCov">     183538 :         }</span>
<span class="lineNum">    2672 </span><span class="lineCov">     183538 : </span>
<a name="2673"><span class="lineNum">    2673 </span><span class="lineCov">     209850 :       suffix = (get_attr_mode (insn) == MODE_HI) ? &quot;w&quot; : &quot;b&quot;;</span></a>
<span class="lineNum">    2674 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2675 </span><span class="lineCov">     209850 :       snprintf (buf, sizeof (buf), ops, suffix);</span>
<span class="lineNum">    2676 </span><span class="lineCov">     209850 :       return buf;</span>
<span class="lineNum">    2677 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    2678 </span><span class="lineCov">     825030 :     default:</span>
<span class="lineNum">    2679 </span><span class="lineCov">     825030 :       if (get_attr_mode (insn) == MODE_SI)</span>
<span class="lineNum">    2680 </span><span class="lineCov">     183538 :         return &quot;mov{l}\t{%k1, %k0|%k0, %k1}&quot;;</span>
<span class="lineNum">    2681 </span><span class="lineCov">     183538 :       else</span>
<span class="lineNum">    2682 </span><span class="lineCov">     575575 :         return &quot;mov{b}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2683 </span><span class="lineCov">     183538 :     }</span>
<span class="lineNum">    2684 </span><span class="lineCov">     183538 : }</span>
<span class="lineNum">    2685 </span><span class="lineCov">     183538 :   [(set (attr &quot;isa&quot;)</span>
<a name="2686"><span class="lineNum">    2686 </span><span class="lineCov">     183538 :      (cond [(eq_attr &quot;alternative&quot; &quot;1,2&quot;)</span></a>
<span class="lineNum">    2687 </span><span class="lineCov">     183538 :               (const_string &quot;x64&quot;)</span>
<span class="lineNum">    2688 </span><span class="lineCov">     183539 :             (eq_attr &quot;alternative&quot; &quot;12,13&quot;)</span>
<span class="lineNum">    2689 </span><span class="lineCov">     183538 :               (const_string &quot;avx512dq&quot;)</span>
<span class="lineNum">    2690 </span><span class="lineCov">     183538 :            ]</span>
<span class="lineNum">    2691 </span><span class="lineCov">     183538 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">    2692 </span><span class="lineCov">     183538 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    2693 </span><span class="lineCov">     183538 :      (cond [(eq_attr &quot;alternative&quot; &quot;9,10,11,12,13&quot;)</span>
<span class="lineNum">    2694 </span><span class="lineCov">     183538 :               (const_string &quot;mskmov&quot;)</span>
<span class="lineNum">    2695 </span><span class="lineCov">     183538 :             (and (eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">    2696 </span><span class="lineCov">     183538 :                  (not (match_operand:QI 1 &quot;aligned_operand&quot;)))</span>
<span class="lineNum">    2697 </span><span class="lineCov">     183538 :               (const_string &quot;imovx&quot;)</span>
<span class="lineNum">    2698 </span><span class="lineCov">     183538 :             (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    2699 </span><span class="lineCov">     183538 :               (const_string &quot;imov&quot;)</span>
<span class="lineNum">    2700 </span><span class="lineCov">     183538 :             (and (eq_attr &quot;alternative&quot; &quot;5&quot;)</span>
<span class="lineNum">    2701 </span><span class="lineCov">     849156 :                  (ior (not (match_test &quot;TARGET_PARTIAL_REG_STALL&quot;))</span>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :                       (not (match_test &quot;TARGET_QIMODE_MATH&quot;))))</span>
<span class="lineNum">    2703 </span><span class="lineCov">     183538 :               (const_string &quot;imov&quot;)</span>
<span class="lineNum">    2704 </span><span class="lineCov">     183538 :             (eq_attr &quot;alternative&quot; &quot;5,7&quot;)</span>
<span class="lineNum">    2705 </span><span class="lineCov">      95833 :               (const_string &quot;imovx&quot;)</span>
<span class="lineNum">    2706 </span><span class="lineCov">   44224303 :             (and (match_test &quot;TARGET_MOVX&quot;)</span>
<span class="lineNum">    2707 </span><span class="lineCov">     183538 :                  (eq_attr &quot;alternative&quot; &quot;4&quot;))</span>
<span class="lineNum">    2708 </span><span class="lineCov">      95833 :               (const_string &quot;imovx&quot;)</span>
<span class="lineNum">    2709 </span><span class="lineCov">     183538 :            ]</span>
<span class="lineNum">    2710 </span><span class="lineCov">   88632144 :            (const_string &quot;imov&quot;)))</span>
<span class="lineNum">    2711 </span><span class="lineCov">     184845 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    2712 </span><span class="lineCov">       1307 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;9,10,11&quot;)</span>
<span class="lineNum">    2713 </span><span class="lineCov">     183538 :        (const_string &quot;vex&quot;)</span>
<span class="lineNum">    2714 </span><span class="lineCov">     183538 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    2715 </span><span class="lineCov">     183538 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    2716 </span><span class="lineCov">     183538 :       (cond [(eq_attr &quot;alternative&quot; &quot;5,6,7&quot;)</span>
<span class="lineNum">    2717 </span><span class="lineCov">     183538 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2718 </span><span class="lineCov">       1133 :              (eq_attr &quot;alternative&quot; &quot;8&quot;)</span>
<span class="lineNum">    2719 </span><span class="lineCov">     183538 :                (const_string &quot;QI&quot;)</span>
<span class="lineNum">    2720 </span><span class="lineCov">     183538 :              (and (eq_attr &quot;alternative&quot; &quot;9,10,11&quot;)</span>
<span class="lineNum">    2721 </span><span class="lineCov">     183538 :                   (not (match_test &quot;TARGET_AVX512DQ&quot;)))</span>
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :                (const_string &quot;HI&quot;)</span>
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :              (eq_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    2724 </span><span class="lineCov">     183538 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2725 </span><span class="lineCov">     183538 :              ;; For -Os, 8-bit immediates are always shorter than 32-bit</span>
<span class="lineNum">    2726 </span><span class="lineCov">     183538 :              ;; ones.</span>
<span class="lineNum">    2727 </span><span class="lineCov">     183538 :              (and (eq_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2728 </span><span class="lineCov">     183538 :                   (and (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                        (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))</span>
<span class="lineNum">    2730 </span><span class="lineCov">     183538 :                (const_string &quot;QI&quot;)</span>
<span class="lineNum">    2731 </span><span class="lineCov">     183538 :              ;; For -Os, movl where one or both operands are NON_Q_REGS</span>
<span class="lineNum">    2732 </span><span class="lineCov">     183538 :              ;; and both are LEGACY_REGS is shorter than movb.</span>
<span class="lineNum">    2733 </span><span class="lineCov">     183538 :              ;; Otherwise movb and movl sizes are the same, so decide purely</span>
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :              ;; based on speed factors.</span>
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :              (and (eq_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2736 </span><span class="lineCov">     183538 :                   (and (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    2737 </span><span class="lineCov">     183538 :                        (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))</span>
<span class="lineNum">    2738 </span><span class="lineCov">     183538 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2739 </span><span class="lineCov">     183538 :              (and (eq_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2740 </span><span class="lineCov">     183538 :                   (and (eq_attr &quot;alternative&quot; &quot;0,1,2,3&quot;)</span>
<span class="lineNum">    2741 </span><span class="lineCov">    2186499 :                        (and (match_test &quot;TARGET_PARTIAL_REG_DEPENDENCY&quot;)</span>
<span class="lineNum">    2742 </span><span class="lineCov">     183538 :                             (not (match_test &quot;TARGET_PARTIAL_REG_STALL&quot;)))))</span>
<span class="lineNum">    2743 </span><span class="lineCov">     183538 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2744 </span><span class="lineCov">     183538 :              ;; Avoid partial register stalls when not using QImode arithmetic</span>
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :              (and (eq_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                   (and (eq_attr &quot;alternative&quot; &quot;0,1,2,3&quot;)</span>
<span class="lineNum">    2747 </span><span class="lineCov">     183538 :                        (and (match_test &quot;TARGET_PARTIAL_REG_STALL&quot;)</span>
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :                             (not (match_test &quot;TARGET_QIMODE_MATH&quot;)))))</span>
<span class="lineNum">    2749 </span><span class="lineCov">     183538 :                (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2750 </span><span class="lineCov">     183538 :            ]</span>
<span class="lineNum">    2751 </span><span class="lineCov">     183538 :            (const_string &quot;QI&quot;)))])</span>
<span class="lineNum">    2752 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2753 </span><span class="lineCov">     183538 : ;; Stores and loads of ax to arbitrary constant address.</span>
<span class="lineNum">    2754 </span><span class="lineCov">     183538 : ;; We fake an second form of instruction to force reload to load address</span>
<span class="lineNum">    2755 </span><span class="lineCov">     183538 : ;; into register when rax is not available</span>
<span class="lineNum">    2756 </span><span class="lineCov">     183538 : (define_insn &quot;*movabs&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    2757 </span><span class="lineCov">     183538 :   [(set (mem:SWI1248x (match_operand:DI 0 &quot;x86_64_movabs_operand&quot; &quot;i,r&quot;))</span>
<span class="lineNum">    2758 </span><span class="lineCov">     183538 :         (match_operand:SWI1248x 1 &quot;nonmemory_operand&quot; &quot;a,r&lt;i&gt;&quot;))]</span>
<span class="lineNum">    2759 </span><span class="lineCov">     184215 :   &quot;TARGET_LP64 &amp;&amp; ix86_check_movabs (insn, 0)&quot;</span>
<span class="lineNum">    2760 </span><span class="lineCov">     183545 : {</span>
<span class="lineNum">    2761 </span><span class="lineCov">     183538 :   /* Recover the full memory rtx.  */</span>
<span class="lineNum">    2762 </span><span class="lineCov">     183539 :   operands[0] = SET_DEST (PATTERN (insn));</span>
<span class="lineNum">    2763 </span><span class="lineCov">     315339 :   switch (which_alternative)</span>
<span class="lineNum">    2764 </span><span class="lineCov">     315332 :     {</span>
<span class="lineNum">    2765 </span><span class="lineCov">     315332 :     case 0:</span>
<span class="lineNum">    2766 </span><span class="lineCov">     183538 :       return &quot;movabs{&lt;imodesuffix&gt;}\t{%1, %P0|&lt;iptrsize&gt; PTR [%P0], %1}&quot;;</span>
<span class="lineNum">    2767 </span><span class="lineCov">     183545 :     case 1:</span>
<span class="lineNum">    2768 </span><span class="lineCov">     183545 :       return &quot;mov{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2769 </span><span class="lineCov">     185893 :     default:</span>
<span class="lineNum">    2770 </span><span class="lineCov">     185893 :       gcc_unreachable ();</span>
<span class="lineNum">    2771 </span><span class="lineCov">     185893 :     }</span>
<span class="lineNum">    2772 </span><span class="lineCov">     183538 : }</span>
<span class="lineNum">    2773 </span><span class="lineCov">     183539 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<a name="2774"><span class="lineNum">    2774 </span><span class="lineCov">     183538 :    (set_attr &quot;modrm&quot; &quot;0,*&quot;)</span></a>
<span class="lineNum">    2775 </span><span class="lineCov">     183538 :    (set_attr &quot;length_address&quot; &quot;8,0&quot;)</span>
<span class="lineNum">    2776 </span><span class="lineCov">     183556 :    (set_attr &quot;length_immediate&quot; &quot;0,*&quot;)</span>
<span class="lineNum">    2777 </span><span class="lineCov">     183538 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">    2778 </span><span class="lineCov">     183538 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2779 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2780 </span><span class="lineCov">     183538 : (define_insn &quot;*movabs&lt;mode&gt;_2&quot;</span>
<span class="lineNum">    2781 </span><span class="lineCov">     183538 :   [(set (match_operand:SWI1248x 0 &quot;register_operand&quot; &quot;=a,r&quot;)</span>
<span class="lineNum">    2782 </span><span class="lineCov">     183538 :         (mem:SWI1248x (match_operand:DI 1 &quot;x86_64_movabs_operand&quot; &quot;i,r&quot;)))]</span>
<span class="lineNum">    2783 </span><span class="lineCov">     196634 :   &quot;TARGET_LP64 &amp;&amp; ix86_check_movabs (insn, 1)&quot;</span>
<span class="lineNum">    2784 </span><span class="lineCov">     183577 : {</span>
<span class="lineNum">    2785 </span><span class="lineCov">     183538 :   /* Recover the full memory rtx.  */</span>
<span class="lineNum">    2786 </span><span class="lineCov">     183550 :   operands[1] = SET_SRC (PATTERN (insn));</span>
<span class="lineNum">    2787 </span><span class="lineCov">     338540 :   switch (which_alternative)</span>
<span class="lineNum">    2788 </span><span class="lineCov">     338501 :     {</span>
<span class="lineNum">    2789 </span><span class="lineCov">     195507 :     case 0:</span>
<span class="lineNum">    2790 </span><span class="lineCov">     350470 :       return &quot;movabs{&lt;imodesuffix&gt;}\t{%P1, %0|%0, &lt;iptrsize&gt; PTR [%P1]}&quot;;</span>
<span class="lineNum">    2791 </span><span class="lineCov">     183568 :     case 1:</span>
<span class="lineNum">    2792 </span><span class="lineCov">     183568 :       return &quot;mov{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    2793 </span><span class="lineCov">     476148 :     default:</span>
<span class="lineNum">    2794 </span><span class="lineCov">     476148 :       gcc_unreachable ();</span>
<span class="lineNum">    2795 </span><span class="lineCov">     476148 :     }</span>
<span class="lineNum">    2796 </span><span class="lineCov">     183538 : }</span>
<span class="lineNum">    2797 </span><span class="lineCov">     183538 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<a name="2798"><span class="lineNum">    2798 </span><span class="lineCov">     183538 :    (set_attr &quot;modrm&quot; &quot;0,*&quot;)</span></a>
<span class="lineNum">    2799 </span><span class="lineCov">     215623 :    (set_attr &quot;length_address&quot; &quot;8,0&quot;)</span>
<span class="lineNum">    2800 </span><span class="lineCov">     215650 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    2801 </span><span class="lineCov">     215623 :    (set_attr &quot;memory&quot; &quot;load&quot;)</span>
<span class="lineNum">    2802 </span><span class="lineCov">     183538 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2803 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2804 </span><span class="lineCov">     183538 : (define_insn &quot;*swap&lt;mode&gt;&quot;</span>
<span class="lineNum">    2805 </span><span class="lineCov">     183538 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;+r&quot;)</span>
<span class="lineNum">    2806 </span><span class="lineCov">     183538 :         (match_operand:SWI48 1 &quot;register_operand&quot; &quot;+r&quot;))</span>
<span class="lineNum">    2807 </span><span class="lineCov">     183538 :    (set (match_dup 1)</span>
<a name="2808"><span class="lineNum">    2808 </span><span class="lineCov">     183538 :         (match_dup 0))]</span></a>
<span class="lineNum">    2809 </span><span class="lineCov">     183538 :   &quot;&quot;</span>
<span class="lineNum">    2810 </span><span class="lineCov">     183736 :   &quot;xchg{&lt;imodesuffix&gt;}\t%1, %0&quot;</span>
<span class="lineNum">    2811 </span><span class="lineCov">     183538 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2812 </span><span class="lineCov">     183538 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    2813 </span><span class="lineCov">     183538 :    (set_attr &quot;pent_pair&quot; &quot;np&quot;)</span>
<span class="lineNum">    2814 </span><span class="lineCov">     183538 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    2815 </span><span class="lineCov">     183538 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    2816 </span><span class="lineCov">     183538 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)])</span>
<span class="lineNum">    2817 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2818 </span><span class="lineCov">     183538 : (define_insn &quot;*swap&lt;mode&gt;&quot;</span>
<span class="lineNum">    2819 </span><span class="lineCov">     183538 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;+&lt;r&gt;,r&quot;)</span>
<span class="lineNum">    2820 </span><span class="lineCov">     183538 :         (match_operand:SWI12 1 &quot;register_operand&quot; &quot;+&lt;r&gt;,r&quot;))</span>
<span class="lineNum">    2821 </span><span class="lineCov">     183538 :    (set (match_dup 1)</span>
<span class="lineNum">    2822 </span><span class="lineCov">     183538 :         (match_dup 0))]</span>
<span class="lineNum">    2823 </span><span class="lineCov">     183538 :   &quot;&quot;</span>
<span class="lineNum">    2824 </span><span class="lineCov">     183538 :   &quot;@</span>
<span class="lineNum">    2825 </span><span class="lineCov">     183538 :    xchg{&lt;imodesuffix&gt;}\t%1, %0</span>
<span class="lineNum">    2826 </span><span class="lineCov">     183538 :    xchg{l}\t%k1, %k0&quot;</span>
<span class="lineNum">    2827 </span><span class="lineCov">     183538 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2828 </span><span class="lineCov">     183538 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;,SI&quot;)</span>
<span class="lineNum">    2829 </span><span class="lineCov">     183538 :    (set (attr &quot;preferred_for_size&quot;)</span>
<span class="lineNum">    2830 </span><span class="lineCov">     183538 :      (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    2831 </span><span class="lineCov">     183538 :               (symbol_ref &quot;false&quot;)]</span>
<span class="lineNum">    2832 </span><span class="lineCov">     183538 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    2833 </span><span class="lineCov">     183538 :    ;; Potential partial reg stall on alternative 1.</span>
<span class="lineNum">    2834 </span><span class="lineCov">     183538 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    2835 </span><span class="lineCov">     183538 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    2836 </span><span class="lineCov">     183538 :               (symbol_ref &quot;!TARGET_PARTIAL_REG_STALL&quot;)]</span>
<span class="lineNum">    2837 </span><span class="lineCov">     183538 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    2838 </span><span class="lineCov">     183538 :    (set_attr &quot;pent_pair&quot; &quot;np&quot;)</span>
<span class="lineNum">    2839 </span><span class="lineCov">     183538 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    2840 </span><span class="lineCov">     183538 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    2841 </span><span class="lineCov">     183538 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)])</span>
<span class="lineNum">    2842 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2843 </span><span class="lineCov">     183538 : (define_expand &quot;movstrict&lt;mode&gt;&quot;</span>
<span class="lineNum">    2844 </span><span class="lineCov">     183538 :   [(set (strict_low_part (match_operand:SWI12 0 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    2845 </span><span class="lineCov">     183538 :         (match_operand:SWI12 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">    2846 </span><span class="lineCov">     183538 :   &quot;&quot;</span>
<span class="lineNum">    2847 </span><span class="lineCov">     183538 : {</span>
<span class="lineNum">    2848 </span><span class="lineCov">     183538 :   if (TARGET_PARTIAL_REG_STALL &amp;&amp; optimize_function_for_speed_p (cfun))</span>
<span class="lineNum">    2849 </span><span class="lineCov">     183538 :     FAIL;</span>
<span class="lineNum">    2850 </span><span class="lineCov">     183538 :   if (SUBREG_P (operands[0])</span>
<span class="lineNum">    2851 </span><span class="lineCov">     183538 :       &amp;&amp; GET_MODE_CLASS (GET_MODE (SUBREG_REG (operands[0]))) != MODE_INT)</span>
<span class="lineNum">    2852 </span><span class="lineCov">     183538 :     FAIL;</span>
<span class="lineNum">    2853 </span><span class="lineCov">     183538 :   /* Don't generate memory-&gt;memory moves, go through a register */</span>
<span class="lineNum">    2854 </span><span class="lineCov">     183538 :   if (MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    2855 </span><span class="lineCov">     183538 :     operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">    2856 </span><span class="lineCov">     183538 : })</span>
<span class="lineNum">    2857 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2858 </span><span class="lineCov">     183538 : (define_insn &quot;*movstrict&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    2859 </span><span class="lineCov">     183538 :   [(set (strict_low_part</span>
<span class="lineNum">    2860 </span><span class="lineCov">     183538 :           (match_operand:SWI12 0 &quot;nonimmediate_operand&quot; &quot;+&lt;r&gt;m,&lt;r&gt;&quot;))</span>
<span class="lineNum">    2861 </span><span class="lineCov">     183538 :         (match_operand:SWI12 1 &quot;general_operand&quot; &quot;&lt;r&gt;n,m&quot;))]</span>
<span class="lineNum">    2862 </span><span class="lineCov">     183538 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    2863 </span><span class="lineCov">     183687 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    2864 </span><span class="lineCov">     183538 :   &quot;mov{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    2865 </span><span class="lineCov">     183708 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2866 </span><span class="lineCov">     183708 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    2867 </span><span class="lineCov">     183708 : </span>
<span class="lineNum">    2868 </span><span class="lineCov">     183708 : (define_insn &quot;*movstrict&lt;mode&gt;_xor&quot;</span>
<span class="lineNum">    2869 </span><span class="lineCov">     183538 :   [(set (strict_low_part (match_operand:SWI12 0 &quot;register_operand&quot; &quot;+&lt;r&gt;&quot;))</span>
<span class="lineNum">    2870 </span><span class="lineCov">     183538 :         (match_operand:SWI12 1 &quot;const0_operand&quot;))</span>
<span class="lineNum">    2871 </span><span class="lineCov">     183538 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    2872 </span><span class="lineCov">     183538 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    2873 </span><span class="lineCov">     183538 :   &quot;xor{&lt;imodesuffix&gt;}\t%0, %0&quot;</span>
<span class="lineNum">    2874 </span><span class="lineCov">     183538 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    2875 </span><span class="lineCov">     183538 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    2876 </span><span class="lineCov">     183634 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])</span>
<span class="lineNum">    2877 </span><span class="lineCov">     183634 : </span>
<span class="lineNum">    2878 </span><span class="lineCov">     183634 : (define_expand &quot;extv&lt;mode&gt;&quot;</span>
<span class="lineNum">    2879 </span><span class="lineCov">     183725 :   [(set (match_operand:SWI24 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2880 </span><span class="lineCov">     186000 :         (sign_extract:SWI24 (match_operand:SWI24 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    2881 </span><span class="lineCov">     186000 :                             (match_operand:SI 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">    2882 </span><span class="lineCov">     188384 :                             (match_operand:SI 3 &quot;const_int_operand&quot;)))]</span>
<span class="lineNum">    2883 </span><span class="lineCov">     198054 :   &quot;&quot;</span>
<span class="lineNum">    2884 </span><span class="lineCov">     198054 : {</span>
<span class="lineNum">    2885 </span><span class="lineCov">     194147 :   /* Handle extractions from %ah et al.  */</span>
<span class="lineNum">    2886 </span><span class="lineCov">     192283 :   if (INTVAL (operands[2]) != 8 || INTVAL (operands[3]) != 8)</span>
<span class="lineNum">    2887 </span><span class="lineCov">     183538 :     FAIL;</span>
<span class="lineNum">    2888 </span><span class="lineCov">     188456 : </span>
<span class="lineNum">    2889 </span><span class="lineCov">     188456 :   unsigned int regno = reg_or_subregno (operands[1]);</span>
<span class="lineNum">    2890 </span><span class="lineCov">    4662998 : </span>
<span class="lineNum">    2891 </span><span class="lineCov">    6494784 :   /* Be careful to expand only with registers having upper parts.  */</span>
<span class="lineNum">    2892 </span><span class="lineCov">    2020242 :   if (regno &lt;= LAST_VIRTUAL_REGISTER &amp;&amp; !QI_REGNO_P (regno))</span>
<span class="lineNum">    2893 </span><span class="lineCov">    4662969 :     operands[1] = copy_to_reg (operands[1]);</span>
<span class="lineNum">    2894 </span><span class="lineCov">     738026 : })</span>
<span class="lineNum">    2895 </span><span class="lineCov">     738026 : </span>
<span class="lineNum">    2896 </span><span class="lineCov">     249216 : (define_insn &quot;*extv&lt;mode&gt;&quot;</span>
<span class="lineNum">    2897 </span><span class="lineCov">     254105 :   [(set (match_operand:SWI24 0 &quot;register_operand&quot; &quot;=R&quot;)</span>
<span class="lineNum">    2898 </span><span class="lineCov">     217925 :         (sign_extract:SWI24 (match_operand 1 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    2899 </span><span class="lineCov">     188427 :                             (const_int 8)</span>
<span class="lineNum">    2900 </span><span class="lineCov">     210629 :                             (const_int 8)))]</span>
<span class="lineNum">    2901 </span><span class="lineCov">     205740 :   &quot;&quot;</span>
<span class="lineNum">    2902 </span><span class="lineCov">     188427 :   &quot;movs{bl|x}\t{%h1, %k0|%k0, %h1}&quot;</span>
<span class="lineNum">    2903 </span><span class="lineCov">     183539 :   [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    2904 </span><span class="lineCov">     183539 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    2905 </span><span class="lineCov">     188427 : </span>
<span class="lineNum">    2906 </span><span class="lineCov">     188428 : (define_expand &quot;extzv&lt;mode&gt;&quot;</span>
<span class="lineNum">    2907 </span><span class="lineCov">     188428 :   [(set (match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2908 </span><span class="lineCov">     183539 :         (zero_extract:SWI248 (match_operand:SWI248 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    2909 </span><span class="lineCov">     183539 :                              (match_operand:SI 2 &quot;const_int_operand&quot;)</span>
<span class="lineNum">    2910 </span><span class="lineCov">     183538 :                              (match_operand:SI 3 &quot;const_int_operand&quot;)))]</span>
<span class="lineNum">    2911 </span><span class="lineCov">     183538 :   &quot;&quot;</span>
<span class="lineNum">    2912 </span><span class="lineCov">     201257 : {</span>
<span class="lineNum">    2913 </span><span class="lineCov">     183538 :   if (ix86_expand_pextr (operands))</span>
<span class="lineNum">    2914 </span><span class="lineCov">     183538 :     DONE;</span>
<span class="lineNum">    2915 </span><span class="lineCov">     185402 : </span>
<span class="lineNum">    2916 </span><span class="lineCov">     185402 :   /* Handle extractions from %ah et al.  */</span>
<span class="lineNum">    2917 </span><span class="lineCov">     201257 :   if (INTVAL (operands[2]) != 8 || INTVAL (operands[3]) != 8)</span>
<span class="lineNum">    2918 </span><span class="lineCov">     199393 :     FAIL;</span>
<span class="lineNum">    2919 </span><span class="lineCov">     201257 : </span>
<span class="lineNum">    2920 </span><span class="lineCov">     185402 :   unsigned int regno = reg_or_subregno (operands[1]);</span>
<span class="lineNum">    2921 </span><span class="lineCov">     199393 : </span>
<span class="lineNum">    2922 </span><span class="lineCov">     227621 :   /* Be careful to expand only with registers having upper parts.  */</span>
<span class="lineNum">    2923 </span><span class="lineCov">     199393 :   if (regno &lt;= LAST_VIRTUAL_REGISTER &amp;&amp; !QI_REGNO_P (regno))</span>
<span class="lineNum">    2924 </span><span class="lineCov">     199678 :     operands[1] = copy_to_reg (operands[1]);</span>
<span class="lineNum">    2925 </span><span class="lineCov">     211594 : })</span>
<span class="lineNum">    2926 </span><span class="lineCov">     183538 : </span>
<span class="lineNum">    2927 </span><span class="lineCov">     183710 : (define_insn &quot;*extzvqi_mem_rex64&quot;</span>
<span class="lineNum">    2928 </span><span class="lineCov">     183538 :   [(set (match_operand:QI 0 &quot;norex_memory_operand&quot; &quot;=Bn&quot;)</span>
<span class="lineNum">    2929 </span><span class="lineCov">     183538 :         (subreg:QI</span>
<span class="lineNum">    2930 </span><span class="lineCov">     183710 :           (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    2931 </span><span class="lineCov">     183538 :                            (const_int 8)</span>
<span class="lineNum">    2932 </span><span class="lineCov">     183538 :                            (const_int 8)) 0))]</span>
<span class="lineNum">    2933 </span><span class="lineCov">     184030 :   &quot;TARGET_64BIT &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    2934 </span><span class="lineCov">     183538 :   &quot;mov{b}\t{%h1, %0|%0, %h1}&quot;</span>
<span class="lineNum">    2935 </span><span class="lineCov">     184501 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    2936 </span><span class="lineCov">     183758 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    2937 </span><span class="lineCov">     183710 : </span>
<span class="lineNum">    2938 </span><span class="lineCov">     183710 : (define_insn &quot;*extzv&lt;mode&gt;&quot;</span>
<span class="lineNum">    2939 </span><span class="lineCov">     187884 :   [(set (match_operand:SWI248 0 &quot;register_operand&quot; &quot;=R&quot;)</span>
<span class="lineNum">    2940 </span><span class="lineCov">     187884 :         (zero_extract:SWI248 (match_operand 1 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    2941 </span><span class="lineCov">     187884 :                              (const_int 8)</span>
<span class="lineNum">    2942 </span><span class="lineCov">     187884 :                              (const_int 8)))]</span>
<span class="lineNum">    2943 </span><span class="lineCov">     183538 :   &quot;&quot;</span>
<span class="lineNum">    2944 </span><span class="lineCov">     184058 :   &quot;movz{bl|x}\t{%h1, %k0|%k0, %h1}&quot;</span>
<span class="lineNum">    2945 </span><span class="lineCov">     183714 :   [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    2946 </span><span class="lineCov">     183577 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    2947 </span><span class="lineCov">     183714 : </span>
<span class="lineNum">    2948 </span><span class="lineCov">     183538 : (define_insn &quot;*extzvqi&quot;</span>
<span class="lineNum">    2949 </span><span class="lineCov">     183710 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=QBc,?R,m&quot;)</span>
<span class="lineNum">    2950 </span><span class="lineCov">     238602 :         (subreg:QI</span>
<span class="lineNum">    2951 </span><span class="lineCov">     238602 :           (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;Q,Q,Q&quot;)</span>
<span class="lineNum">    2952 </span><span class="lineCov">     237658 :                            (const_int 8)</span>
<span class="lineNum">    2953 </span><span class="lineCov">     183538 :                            (const_int 8)) 0))]</span>
<span class="lineNum">    2954 </span><span class="lineCov">     183538 :   &quot;&quot;</span>
<span class="lineNum">    2955 </span><span class="lineCov">     238440 : {</span>
<span class="lineNum">    2956 </span><span class="lineCov">     249853 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    2957 </span><span class="lineCov">     183538 :     {</span>
<span class="lineNum">    2958 </span><span class="lineCov">     184498 :     case TYPE_IMOVX:</span>
<span class="lineNum">    2959 </span><span class="lineCov">     183538 :       return &quot;movz{bl|x}\t{%h1, %k0|%k0, %h1}&quot;;</span>
<span class="lineNum">    2960 </span><span class="lineCov">     183671 :     default:</span>
<span class="lineNum">    2961 </span><span class="lineCov">     184631 :       return &quot;mov{b}\t{%h1, %0|%0, %h1}&quot;;</span>
<span class="lineNum">    2962 </span><span class="lineCov">     221957 :     }</span>
<span class="lineNum">    2963 </span><span class="lineCov">     221957 : }</span>
<span class="lineNum">    2964 </span><span class="lineCov">     221957 :   [(set_attr &quot;isa&quot; &quot;*,*,nox64&quot;)</span>
<a name="2965"><span class="lineNum">    2965 </span><span class="lineCov">     221957 :    (set (attr &quot;type&quot;)</span></a>
<span class="lineNum">    2966 </span><span class="lineCov">     222917 :      (if_then_else (and (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2967 </span><span class="lineCov">     223255 :                         (ior (not (match_operand:QI 0 &quot;QIreg_operand&quot;))</span>
<span class="lineNum">    2968 </span><span class="lineCov">   58700781 :                              (match_test &quot;TARGET_MOVX&quot;)))</span>
<span class="lineNum">    2969 </span><span class="lineCov">     184498 :         (const_string &quot;imovx&quot;)</span>
<span class="lineNum">    2970 </span><span class="lineCov">     184498 :         (const_string &quot;imov&quot;)))</span>
<span class="lineNum">    2971 </span><span class="lineCov">     184498 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    2972 </span><span class="lineCov">     184498 :      (if_then_else (eq_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    2973 </span><span class="lineCov">       1269 :         (const_string &quot;SI&quot;)</span>
<span class="lineNum">    2974 </span><span class="lineCov">   46638609 :         (const_string &quot;QI&quot;)))])</span>
<span class="lineNum">    2975 </span><span class="lineCov">     188751 : </span>
<span class="lineNum">    2976 </span><span class="lineCov">     186831 : (define_peephole2</span>
<a name="2977"><span class="lineNum">    2977 </span><span class="lineCov">   46206795 :   [(set (match_operand:QI 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">    2978 </span><span class="lineCov">   46007949 :         (subreg:QI</span>
<span class="lineNum">    2979 </span><span class="lineCov">   46029759 :           (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot;)</span>
<span class="lineNum">    2980 </span><span class="lineCov">      12975 :                            (const_int 8)</span>
<span class="lineNum">    2981 </span><span class="lineCov">     187791 :                            (const_int 8)) 0))</span>
<span class="lineNum">    2982 </span><span class="lineCov">     187791 :    (set (match_operand:QI 2 &quot;norex_memory_operand&quot;) (match_dup 0))]</span>
<span class="lineNum">    2983 </span><span class="lineCov">   45630382 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    2984 </span><span class="lineCov">      12133 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])&quot;</span>
<span class="lineNum">    2985 </span><span class="lineCov">     186832 :   [(set (match_dup 2)</span>
<span class="lineNum">    2986 </span><span class="lineCov">     186949 :         (subreg:QI</span>
<span class="lineNum">    2987 </span><span class="lineCov">   45577379 :           (zero_extract:SI (match_dup 1)</span>
<span class="lineNum">    2988 </span><span class="lineCov">     186949 :                            (const_int 8)</span>
<a name="2989"><span class="lineNum">    2989 </span><span class="lineCov">     186831 :                            (const_int 8)) 0))])</span></a>
<span class="lineNum">    2990 </span><span class="lineCov">        118 : </span>
<span class="lineNum">    2991 </span><span class="lineCov">     322963 : (define_expand &quot;insv&lt;mode&gt;&quot;</span>
<span class="lineNum">    2992 </span><span class="lineCov">     215795 :   [(set (zero_extract:SWI248 (match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    2993 </span><span class="lineCov">    5288519 :                              (match_operand:SI 1 &quot;const_int_operand&quot;)</span>
<span class="lineNum">    2994 </span><span class="lineCov">    5072960 :                              (match_operand:SI 2 &quot;const_int_operand&quot;))</span>
<span class="lineNum">    2995 </span><span class="lineCov">    5208860 :         (match_operand:SWI248 3 &quot;register_operand&quot;))]</span>
<span class="lineNum">    2996 </span><span class="lineCov">     322963 :   &quot;&quot;</span>
<span class="lineNum">    2997 </span><span class="lineCov">     351809 : {</span>
<span class="lineNum">    2998 </span><span class="lineCov">     351809 :   rtx dst;</span>
<span class="lineNum">    2999 </span><span class="lineCov">     351691 : </span>
<span class="lineNum">    3000 </span><span class="lineCov">     186949 :   if (ix86_expand_pinsr (operands))</span>
<span class="lineNum">    3001 </span><span class="lineCov">    5194568 :     DONE;</span>
<span class="lineNum">    3002 </span><span class="lineCov">     308557 : </span>
<span class="lineNum">    3003 </span><span class="lineCov">     187187 :   /* Handle insertions to %ah et al.  */</span>
<span class="lineNum">    3004 </span><span class="lineCov">   16577356 :   if (INTVAL (operands[1]) != 8 || INTVAL (operands[2]) != 8)</span>
<span class="lineNum">    3005 </span><span class="lineCov">   16268915 :     FAIL;</span>
<span class="lineNum">    3006 </span><span class="lineCov">   16268917 : </span>
<span class="lineNum">    3007 </span><span class="lineCov">     186835 :   unsigned int regno = reg_or_subregno (operands[0]);</span>
<span class="lineNum">    3008 </span><span class="lineCov">     186833 : </span>
<span class="lineNum">    3009 </span><span class="lineCov">     186831 :   /* Be careful to expand only with registers having upper parts.  */</span>
<span class="lineNum">    3010 </span><span class="lineCov">   15736133 :   if (regno &lt;= LAST_VIRTUAL_REGISTER &amp;&amp; !QI_REGNO_P (regno))</span>
<span class="lineNum">    3011 </span><span class="lineCov">     186951 :     dst = copy_to_reg (operands[0]);</span>
<span class="lineNum">    3012 </span><span class="lineCov">     186949 :   else</span>
<span class="lineNum">    3013 </span><span class="lineCov">     186833 :     dst = operands[0];</span>
<span class="lineNum">    3014 </span><span class="lineCov">   15736015 : </span>
<span class="lineNum">    3015 </span><span class="lineCov">     186831 :   emit_insn (gen_insv&lt;mode&gt;_1 (dst, operands[3]));</span>
<span class="lineNum">    3016 </span><span class="lineCov">     186833 : </span>
<span class="lineNum">    3017 </span><span class="lineCov">     208387 :   /* Fix up the destination if needed.  */</span>
<span class="lineNum">    3018 </span><span class="lineCov">   14682400 :   if (dst != operands[0])</span>
<span class="lineNum">    3019 </span><span class="lineCov">     186831 :     emit_move_insn (operands[0], dst);</span>
<span class="lineNum">    3020 </span><span class="lineCov">     186833 : </span>
<span class="lineNum">    3021 </span><span class="lineCov">     186833 :   DONE;</span>
<span class="lineNum">    3022 </span><span class="lineCov">     208389 : })</span>
<span class="lineNum">    3023 </span><span class="lineCov">     208385 : </span>
<span class="lineNum">    3024 </span><span class="lineCov">   14225091 : (define_insn &quot;*insvqi_1_mem_rex64&quot;</span>
<span class="lineNum">    3025 </span><span class="lineCov">     208385 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q&quot;)</span>
<span class="lineNum">    3026 </span><span class="lineCov">     208385 :                          (const_int 8)</span>
<span class="lineNum">    3027 </span><span class="lineCov">   13187368 :                          (const_int 8))</span>
<span class="lineNum">    3028 </span><span class="lineCov">   13000537 :         (subreg:SI</span>
<span class="lineNum">    3029 </span><span class="lineCov">   13000537 :           (match_operand:QI 1 &quot;norex_memory_operand&quot; &quot;Bn&quot;) 0))]</span>
<span class="lineNum">    3030 </span><span class="lineCov">     186841 :   &quot;TARGET_64BIT &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    3031 </span><span class="lineCov">     187005 :   &quot;mov{b}\t{%1, %h0|%h0, %1}&quot;</span>
<span class="lineNum">    3032 </span><span class="lineCov">     186831 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    3033 </span><span class="lineCov">   12662668 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    3034 </span><span class="lineCov">     186831 : </span>
<span class="lineNum">    3035 </span><span class="lineCov">     241053 : (define_insn &quot;insv&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    3036 </span><span class="lineCov">     241053 :   [(set (zero_extract:SWI248 (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q,Q&quot;)</span>
<span class="lineNum">    3037 </span><span class="lineCov">   11948542 :                              (const_int 8)</span>
<a name="3038"><span class="lineNum">    3038 </span><span class="lineCov">     241053 :                              (const_int 8))</span></a>
<span class="lineNum">    3039 </span><span class="lineCov">     189987 :         (match_operand:SWI248 1 &quot;general_operand&quot; &quot;QnBc,m&quot;))]</span>
<span class="lineNum">    3040 </span><span class="lineCov">  362651305 :   &quot;&quot;</span>
<span class="lineNum">    3041 </span><span class="lineCov">   11654353 : {</span>
<span class="lineNum">    3042 </span><span class="lineCov">     239813 :   if (CONST_INT_P (operands[1]))</span>
<span class="lineNum">    3043 </span><span class="lineCov">     238889 :     operands[1] = gen_int_mode (INTVAL (operands[1]), QImode);</span>
<a name="3044"><span class="lineNum">    3044 </span><span class="lineCov">   73303765 :   return &quot;mov{b}\t{%b1, %h0|%h0, %b1}&quot;;</span></a>
<span class="lineNum">    3045 </span><span class="lineCov">  362652032 : }</span>
<span class="lineNum">    3046 </span><span class="lineCov">  362651305 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<a name="3047"><span class="lineNum">    3047 </span><span class="lineCov">  374118151 :    (set_attr &quot;type&quot; &quot;imov&quot;)</span></a>
<span class="lineNum">    3048 </span><span class="lineCov">  362652032 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    3049 </span><span class="lineCov">     187324 : </span>
<span class="lineNum">    3050 </span><span class="lineCov">  359274995 : (define_insn &quot;*insvqi_1&quot;</span>
<span class="lineNum">    3051 </span><span class="lineCov">  359088736 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q,Q&quot;)</span>
<span class="lineNum">    3052 </span><span class="lineCov">  359088164 :                          (const_int 8)</span>
<span class="lineNum">    3053 </span><span class="lineCov">  358158345 :                          (const_int 8))</span>
<span class="lineNum">    3054 </span><span class="lineCov">  358157618 :         (subreg:SI</span>
<span class="lineNum">    3055 </span><span class="lineCov">     186831 :           (match_operand:QI 1 &quot;general_operand&quot; &quot;QnBc,m&quot;) 0))]</span>
<span class="lineNum">    3056 </span><span class="lineCov">    1118104 :   &quot;&quot;</span>
<span class="lineNum">    3057 </span><span class="lineCov">     186986 :   &quot;mov{b}\t{%1, %h0|%h0, %1}&quot;</span>
<span class="lineNum">    3058 </span><span class="lineCov">     195396 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<span class="lineNum">    3059 </span><span class="lineCov">     193248 :    (set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    3060 </span><span class="lineCov">    1309171 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    3061 </span><span class="lineCov">      12167 : </span>
<span class="lineNum">    3062 </span><span class="lineCov">      19656 : (define_peephole2</span>
<span class="lineNum">    3063 </span><span class="lineCov">      12167 :   [(set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    3064 </span><span class="lineCov">       3602 :         (match_operand:QI 1 &quot;norex_memory_operand&quot;))</span>
<span class="lineNum">    3065 </span><span class="lineCov">       9705 :    (set (zero_extract:SI (match_operand 2 &quot;ext_register_operand&quot;)</span>
<span class="lineNum">    3066 </span><span class="lineCov">       9705 :                          (const_int 8)</span>
<span class="lineNum">    3067 </span><span class="lineCov">       9705 :                          (const_int 8))</span>
<span class="lineNum">    3068 </span><span class="lineCov">      15716 :         (subreg:SI (match_dup 0) 0))]</span>
<span class="lineNum">    3069 </span><span class="lineCov">       3604 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    3070 </span><span class="lineCov">       3604 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])&quot;</span>
<span class="lineNum">    3071 </span><span class="lineCov">       3602 :   [(set (zero_extract:SI (match_dup 2)</span>
<span class="lineNum">    3072 </span><span class="lineCov">       3604 :                          (const_int 8)</span>
<span class="lineNum">    3073 </span><span class="lineCov">       3604 :                          (const_int 8))</span>
<span class="lineNum">    3074 </span><span class="lineCov">       3602 :            (subreg:SI (match_dup 1) 0))])</span>
<span class="lineNum">    3075 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3076 </span><span class="lineCov">       3602 : (define_code_iterator any_extract [sign_extract zero_extract])</span>
<span class="lineNum">    3077 </span><span class="lineCov">    5529792 : </span>
<span class="lineNum">    3078 </span><span class="lineCov">       3602 : (define_insn &quot;*insvqi_2&quot;</span>
<span class="lineNum">    3079 </span><span class="lineCov">       3602 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q&quot;)</span>
<span class="lineNum">    3080 </span><span class="lineCov">       3602 :                          (const_int 8)</span>
<span class="lineNum">    3081 </span><span class="lineCov">       5559 :                          (const_int 8))</span>
<span class="lineNum">    3082 </span><span class="lineCov">    5529792 :         (any_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    3083 </span><span class="lineCov">    5529792 :                         (const_int 8)</span>
<span class="lineNum">    3084 </span><span class="lineCov">    5562460 :                         (const_int 8)))]</span>
<span class="lineNum">    3085 </span><span class="lineCov">    5529794 :   &quot;&quot;</span>
<span class="lineNum">    3086 </span><span class="lineCov">    5529792 :   &quot;mov{b}\t{%h1, %h0|%h0, %h1}&quot;</span>
<span class="lineNum">    3087 </span><span class="lineCov">    5529794 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    3088 </span><span class="lineCov">       3604 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    3089 </span><span class="lineCov">    4929056 : </span>
<span class="lineNum">    3090 </span><span class="lineCov">    4929054 : (define_insn &quot;*insvqi_3&quot;</span>
<span class="lineNum">    3091 </span><span class="lineCov">       3604 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q&quot;)</span>
<span class="lineNum">    3092 </span><span class="lineCov">       3602 :                          (const_int 8)</span>
<span class="lineNum">    3093 </span><span class="lineCov">    5529676 :                          (const_int 8))</span>
<span class="lineNum">    3094 </span><span class="lineCov">    5562344 :         (any_shiftrt:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    3095 </span><span class="lineCov">    5562344 :                         (const_int 8)))]</span>
<span class="lineNum">    3096 </span><span class="lineCov">    5562342 :   &quot;&quot;</span>
<span class="lineNum">    3097 </span><span class="lineCov">    5529676 :   &quot;mov{b}\t{%h1, %h0|%h0, %h1}&quot;</span>
<span class="lineNum">    3098 </span><span class="lineCov">       3604 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">    3099 </span><span class="lineCov">    4976515 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    3100 </span><span class="lineCov">    4976519 : </span>
<span class="lineNum">    3101 </span><span class="lineCov">    4976513 : ;; Floating point push instructions.</span>
<span class="lineNum">    3102 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3103 </span><span class="lineCov">    4350231 : (define_insn &quot;*pushtf&quot;</span>
<span class="lineNum">    3104 </span><span class="lineCov">       3602 :   [(set (match_operand:TF 0 &quot;push_operand&quot; &quot;=&lt;,&lt;&quot;)</span>
<span class="lineNum">    3105 </span><span class="lineCov">     165241 :         (match_operand:TF 1 &quot;general_no_elim_operand&quot; &quot;v,*roC&quot;))]</span>
<span class="lineNum">    3106 </span><span class="lineCov">     205830 :   &quot;TARGET_64BIT || TARGET_SSE&quot;</span>
<span class="lineNum">    3107 </span><span class="lineCov">       3604 : {</span>
<span class="lineNum">    3108 </span><span class="lineCov">    6189457 :   /* This insn should be already split before reg-stack.  */</span>
<span class="lineNum">    3109 </span><span class="lineCov">    5900427 :   gcc_unreachable ();</span>
<span class="lineNum">    3110 </span><span class="lineCov">    6163830 : }</span>
<span class="lineNum">    3111 </span><span class="lineCov">     139616 :   [(set_attr &quot;isa&quot; &quot;*,x64&quot;)</span>
<a name="3112"><span class="lineNum">    3112 </span><span class="lineCov">       3602 :    (set_attr &quot;type&quot; &quot;multi&quot;)</span></a>
<span class="lineNum">    3113 </span><span class="lineCov">       3602 :    (set_attr &quot;unit&quot; &quot;sse,*&quot;)</span>
<span class="lineNum">    3114 </span><span class="lineCov">     165239 :    (set_attr &quot;mode&quot; &quot;TF,DI&quot;)])</span>
<span class="lineNum">    3115 </span><span class="lineCov">      27318 : </span>
<span class="lineNum">    3116 </span><span class="lineCov">     155661 : ;; %%% Kill this when call knows how to work this out.</span>
<span class="lineNum">    3117 </span><span class="lineCov">     179377 : (define_split</span>
<span class="lineNum">    3118 </span><span class="lineCov">      27318 :   [(set (match_operand:TF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    3119 </span><span class="lineCov">      27321 :         (match_operand:TF 1 &quot;sse_reg_operand&quot;))]</span>
<span class="lineNum">    3120 </span><span class="lineCov">      74849 :   &quot;TARGET_SSE &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    3121 </span><span class="lineCov">       3602 :   [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (const_int -16)))</span>
<span class="lineNum">    3122 </span><span class="lineCov">      27318 :    (set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    3123 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    3124 </span><span class="lineCov">       3602 :   /* Preserve memory attributes. */</span>
<span class="lineNum">    3125 </span><span class="lineCov">       3602 :   operands[0] = replace_equiv_address (operands[0], stack_pointer_rtx);</span>
<span class="lineNum">    3126 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    3127 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3128 </span><span class="lineCov">       3602 : (define_insn_and_split &quot;*pushxf_rounded&quot;</span>
<span class="lineNum">    3129 </span><span class="lineCov">       3602 :   [(set (mem:XF</span>
<span class="lineNum">    3130 </span><span class="lineCov">       3602 :           (pre_modify:P</span>
<span class="lineNum">    3131 </span><span class="lineCov">       3602 :             (reg:P SP_REG)</span>
<span class="lineNum">    3132 </span><span class="lineCov">       3602 :             (plus:P (reg:P SP_REG) (const_int -16))))</span>
<span class="lineNum">    3133 </span><span class="lineCov">       3602 :         (match_operand:XF 0 &quot;nonmemory_no_elim_operand&quot; &quot;f,r,*r,C&quot;))]</span>
<span class="lineNum">    3134 </span><span class="lineCov">       3605 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    3135 </span><span class="lineCov">       3602 :   &quot;#&quot;</span>
<span class="lineNum">    3136 </span><span class="lineCov">       3602 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">    3137 </span><span class="lineCov">       3603 :   [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (const_int -16)))</span>
<span class="lineNum">    3138 </span><span class="lineCov">       3602 :    (set (match_dup 1) (match_dup 0))]</span>
<span class="lineNum">    3139 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    3140 </span><span class="lineCov">       3603 :   rtx pat = PATTERN (curr_insn);</span>
<span class="lineNum">    3141 </span><span class="lineCov">       3603 :   operands[1] = SET_DEST (pat);</span>
<span class="lineNum">    3142 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3143 </span><span class="lineCov">       3602 :   /* Preserve memory attributes. */</span>
<span class="lineNum">    3144 </span><span class="lineCov">       3602 :   operands[1] = replace_equiv_address (operands[1], stack_pointer_rtx);</span>
<span class="lineNum">    3145 </span><span class="lineCov">   24862800 : }</span>
<span class="lineNum">    3146 </span><span class="lineCov">   24862800 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    3147 </span><span class="lineCov">       3602 :    (set_attr &quot;unit&quot; &quot;i387,*,*,*&quot;)</span>
<span class="lineNum">    3148 </span><span class="lineCov">      58134 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3149 </span><span class="lineCov">      58134 :         (cond [(eq_attr &quot;alternative&quot; &quot;1,2,3&quot;)</span>
<span class="lineNum">    3150 </span><span class="lineCov">      58134 :                  (const_string &quot;DI&quot;)</span>
<span class="lineNum">    3151 </span><span class="lineCov">       3602 :               ]</span>
<a name="3152"><span class="lineNum">    3152 </span><span class="lineCov">      21905 :               (const_string &quot;XF&quot;)))</span></a>
<a name="3153"><span class="lineNum">    3153 </span><span class="lineCov">       3602 :    (set (attr &quot;preferred_for_size&quot;)</span></a>
<span class="lineNum">    3154 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    3155 </span><span class="lineCov">       3602 :               (symbol_ref &quot;false&quot;)]</span>
<span class="lineNum">    3156 </span><span class="lineCov">       3602 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    3157 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3158 </span><span class="lineCov">       3602 : (define_insn &quot;*pushxf&quot;</span>
<span class="lineNum">    3159 </span><span class="lineCov">       3602 :   [(set (match_operand:XF 0 &quot;push_operand&quot; &quot;=&lt;,&lt;,&lt;,&lt;,&lt;&quot;)</span>
<span class="lineNum">    3160 </span><span class="lineCov">       3602 :         (match_operand:XF 1 &quot;general_no_elim_operand&quot; &quot;f,r,*r,oF,oC&quot;))]</span>
<span class="lineNum">    3161 </span><span class="lineCov">      27350 :   &quot;&quot;</span>
<span class="lineNum">    3162 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    3163 </span><span class="lineCov">      27350 :   /* This insn should be already split before reg-stack.  */</span>
<span class="lineNum">    3164 </span><span class="lineCov">       3602 :   gcc_unreachable ();</span>
<span class="lineNum">    3165 </span><span class="lineCov">       3602 : }</span>
<span class="lineNum">    3166 </span><span class="lineCov">       3602 :   [(set_attr &quot;isa&quot; &quot;*,*,*,nox64,x64&quot;)</span>
<a name="3167"><span class="lineNum">    3167 </span><span class="lineCov">      27350 :    (set_attr &quot;type&quot; &quot;multi&quot;)</span></a>
<span class="lineNum">    3168 </span><span class="lineCov">      27350 :    (set_attr &quot;unit&quot; &quot;i387,*,*,*,*&quot;)</span>
<span class="lineNum">    3169 </span><span class="lineCov">      27350 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3170 </span><span class="lineCov">      27350 :         (cond [(eq_attr &quot;alternative&quot; &quot;1,2,3,4&quot;)</span>
<span class="lineNum">    3171 </span><span class="lineCov">      51098 :                  (if_then_else (match_test &quot;TARGET_64BIT&quot;)</span>
<span class="lineNum">    3172 </span><span class="lineCov">       3602 :                    (const_string &quot;DI&quot;)</span>
<span class="lineNum">    3173 </span><span class="lineCov">       3602 :                    (const_string &quot;SI&quot;))</span>
<span class="lineNum">    3174 </span><span class="lineCov">       3602 :               ]</span>
<span class="lineNum">    3175 </span><span class="lineCov">       3602 :               (const_string &quot;XF&quot;)))</span>
<span class="lineNum">    3176 </span><span class="lineCov">       3602 :    (set (attr &quot;preferred_for_size&quot;)</span>
<span class="lineNum">    3177 </span><span class="lineCov">      27350 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    3178 </span><span class="lineCov">       3603 :               (symbol_ref &quot;false&quot;)]</span>
<span class="lineNum">    3179 </span><span class="lineCov">      27350 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    3180 </span><span class="lineCov">      27350 : </span>
<span class="lineNum">    3181 </span><span class="lineCov">      27350 : ;; %%% Kill this when call knows how to work this out.</span>
<span class="lineNum">    3182 </span><span class="lineCov">       3603 : (define_split</span>
<span class="lineNum">    3183 </span><span class="lineCov">       3602 :   [(set (match_operand:XF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    3184 </span><span class="lineCov">       3602 :         (match_operand:XF 1 &quot;fp_register_operand&quot;))]</span>
<span class="lineNum">    3185 </span><span class="lineCov">      58193 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    3186 </span><span class="lineCov">       3603 :   [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (match_dup 2)))</span>
<span class="lineNum">    3187 </span><span class="lineCov">       3635 :    (set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    3188 </span><span class="lineCov">       3603 : {</span>
<span class="lineNum">    3189 </span><span class="lineCov">       3635 :   operands[2] = GEN_INT (-PUSH_ROUNDING (GET_MODE_SIZE (XFmode)));</span>
<span class="lineNum">    3190 </span><span class="lineCov">       3604 :   /* Preserve memory attributes. */</span>
<span class="lineNum">    3191 </span><span class="lineCov">       3634 :   operands[0] = replace_equiv_address (operands[0], stack_pointer_rtx);</span>
<span class="lineNum">    3192 </span><span class="lineCov">       3634 : })</span>
<span class="lineNum">    3193 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3194 </span><span class="lineCov">       3634 : (define_insn &quot;*pushdf&quot;</span>
<span class="lineNum">    3195 </span><span class="lineCov">       3602 :   [(set (match_operand:DF 0 &quot;push_operand&quot; &quot;=&lt;,&lt;,&lt;,&lt;,&lt;,&lt;&quot;)</span>
<span class="lineNum">    3196 </span><span class="lineCov">       3603 :         (match_operand:DF 1 &quot;general_no_elim_operand&quot; &quot;f,r,*r,oF,rmC,x&quot;))]</span>
<span class="lineNum">    3197 </span><span class="lineCov">       3602 :   &quot;&quot;</span>
<span class="lineNum">    3198 </span><span class="lineCov">       3603 : {</span>
<span class="lineNum">    3199 </span><span class="lineCov">       3603 :   /* This insn should be already split before reg-stack.  */</span>
<span class="lineNum">    3200 </span><span class="lineCov">       3603 :   gcc_unreachable ();</span>
<span class="lineNum">    3201 </span><span class="lineCov">       3602 : }</span>
<span class="lineNum">    3202 </span><span class="lineCov">       3602 :   [(set_attr &quot;isa&quot; &quot;*,nox64,nox64,nox64,x64,sse2&quot;)</span>
<a name="3203"><span class="lineNum">    3203 </span><span class="lineCov">       3602 :    (set_attr &quot;type&quot; &quot;multi&quot;)</span></a>
<span class="lineNum">    3204 </span><span class="lineCov">       3602 :    (set_attr &quot;unit&quot; &quot;i387,*,*,*,*,sse&quot;)</span>
<span class="lineNum">    3205 </span><span class="lineCov">       3844 :    (set_attr &quot;mode&quot; &quot;DF,SI,SI,SI,DI,DF&quot;)</span>
<span class="lineNum">    3206 </span><span class="lineCov">       3921 :    (set (attr &quot;preferred_for_size&quot;)</span>
<span class="lineNum">    3207 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    3208 </span><span class="lineCov">       3921 :               (symbol_ref &quot;false&quot;)]</span>
<span class="lineNum">    3209 </span><span class="lineCov">       3921 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    3210 </span><span class="lineCov">       3921 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    3211 </span><span class="lineCov">       3603 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    3212 </span><span class="lineCov">       3920 :               (symbol_ref &quot;TARGET_INTEGER_DFMODE_MOVES&quot;)]</span>
<span class="lineNum">    3213 </span><span class="lineCov">       3603 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    3214 </span><span class="lineCov">       3920 :    </span>
<span class="lineNum">    3215 </span><span class="lineCov">       3602 : ;; %%% Kill this when call knows how to work this out.</span>
<span class="lineNum">    3216 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    3217 </span><span class="lineCov">       3602 :   [(set (match_operand:DF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    3218 </span><span class="lineCov">       3602 :         (match_operand:DF 1 &quot;any_fp_register_operand&quot;))]</span>
<span class="lineNum">    3219 </span><span class="lineCov">       7458 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    3220 </span><span class="lineCov">       3602 :   [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (const_int -8)))</span>
<span class="lineNum">    3221 </span><span class="lineCov">       3602 :    (set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    3222 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    3223 </span><span class="lineCov">       3602 :   /* Preserve memory attributes. */</span>
<span class="lineNum">    3224 </span><span class="lineCov">       3602 :   operands[0] = replace_equiv_address (operands[0], stack_pointer_rtx);</span>
<span class="lineNum">    3225 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    3226 </span><span class="lineCov">      21905 : </span>
<span class="lineNum">    3227 </span><span class="lineCov">      76814 : (define_insn &quot;*pushsf_rex64&quot;</span>
<span class="lineNum">    3228 </span><span class="lineCov">       3602 :   [(set (match_operand:SF 0 &quot;push_operand&quot; &quot;=X,X,X&quot;)</span>
<span class="lineNum">    3229 </span><span class="lineCov">      21905 :         (match_operand:SF 1 &quot;nonmemory_no_elim_operand&quot; &quot;f,rF,x&quot;))]</span>
<span class="lineNum">    3230 </span><span class="lineCov">       4425 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    3231 </span><span class="lineCov">       3844 : {</span>
<span class="lineNum">    3232 </span><span class="lineCov">       4308 :   /* Anything else should be already split before reg-stack.  */</span>
<span class="lineNum">    3233 </span><span class="lineCov">      22853 :   gcc_assert (which_alternative == 1);</span>
<span class="lineNum">    3234 </span><span class="lineCov">      22147 :   return &quot;push{q}\t%q1&quot;;</span>
<span class="lineNum">    3235 </span><span class="lineCov">      21905 : }</span>
<span class="lineNum">    3236 </span><span class="lineCov">      21905 :   [(set_attr &quot;type&quot; &quot;multi,push,multi&quot;)</span>
<a name="3237"><span class="lineNum">    3237 </span><span class="lineCov">      21905 :    (set_attr &quot;unit&quot; &quot;i387,*,*&quot;)</span></a>
<span class="lineNum">    3238 </span><span class="lineCov">      21905 :    (set_attr &quot;mode&quot; &quot;SF,DI,SF&quot;)])</span>
<span class="lineNum">    3239 </span><span class="lineCov">      40406 : </span>
<span class="lineNum">    3240 </span><span class="lineCov">       3602 : (define_insn &quot;*pushsf&quot;</span>
<span class="lineNum">    3241 </span><span class="lineCov">       3602 :   [(set (match_operand:SF 0 &quot;push_operand&quot; &quot;=&lt;,&lt;,&lt;&quot;)</span>
<span class="lineNum">    3242 </span><span class="lineCov">       3602 :         (match_operand:SF 1 &quot;general_no_elim_operand&quot; &quot;f,rmF,x&quot;))]</span>
<span class="lineNum">    3243 </span><span class="lineCov">       4093 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">    3244 </span><span class="lineCov">       3800 : {</span>
<span class="lineNum">    3245 </span><span class="lineCov">      21905 :   /* Anything else should be already split before reg-stack.  */</span>
<span class="lineNum">    3246 </span><span class="lineCov">    9127792 :   gcc_assert (which_alternative == 1);</span>
<span class="lineNum">    3247 </span><span class="lineCov">    9006602 :   return &quot;push{l}\t%1&quot;;</span>
<span class="lineNum">    3248 </span><span class="lineCov">    9145897 : }</span>
<span class="lineNum">    3249 </span><span class="lineCov">      21905 :   [(set_attr &quot;type&quot; &quot;multi,push,multi&quot;)</span>
<a name="3250"><span class="lineNum">    3250 </span><span class="lineCov">       3602 :    (set_attr &quot;unit&quot; &quot;i387,*,*&quot;)</span></a>
<span class="lineNum">    3251 </span><span class="lineCov">       3602 :    (set_attr &quot;mode&quot; &quot;SF,SI,SF&quot;)])</span>
<span class="lineNum">    3252 </span><span class="lineCov">     179036 : </span>
<span class="lineNum">    3253 </span><span class="lineCov">       3602 : ;; %%% Kill this when call knows how to work this out.</span>
<span class="lineNum">    3254 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    3255 </span><span class="lineCov">      22850 :   [(set (match_operand:SF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    3256 </span><span class="lineCov">       3602 :         (match_operand:SF 1 &quot;any_fp_register_operand&quot;))]</span>
<span class="lineNum">    3257 </span><span class="lineCov">      23467 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    3258 </span><span class="lineCov">      22850 :   [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (match_dup 2)))</span>
<span class="lineNum">    3259 </span><span class="lineCov">      22850 :    (set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">    3260 </span><span class="lineCov">       4865 : {</span>
<span class="lineNum">    3261 </span><span class="lineCov">      21587 :   rtx op = XEXP (operands[0], 0);</span>
<span class="lineNum">    3262 </span><span class="lineCov">       5528 :   if (GET_CODE (op) == PRE_DEC)</span>
<span class="lineNum">    3263 </span><span class="lineCov">      21587 :     {</span>
<span class="lineNum">    3264 </span><span class="lineCov">       3602 :       gcc_assert (!TARGET_64BIT);</span>
<span class="lineNum">    3265 </span><span class="lineCov">       3602 :       op = GEN_INT (-4);</span>
<span class="lineNum">    3266 </span><span class="lineCov">       5528 :     }</span>
<span class="lineNum">    3267 </span><span class="lineCov">       5528 :   else</span>
<span class="lineNum">    3268 </span><span class="lineCov">       5528 :     {</span>
<span class="lineNum">    3269 </span><span class="lineCov">       5528 :       op = XEXP (XEXP (op, 1), 1);</span>
<span class="lineNum">    3270 </span><span class="lineCov">       7454 :       gcc_assert (CONST_INT_P (op));</span>
<span class="lineNum">    3271 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    3272 </span><span class="lineCov">       3602 :   operands[2] = op;</span>
<span class="lineNum">    3273 </span><span class="lineCov">       3602 :   /* Preserve memory attributes. */</span>
<span class="lineNum">    3274 </span><span class="lineCov">       3602 :   operands[0] = replace_equiv_address (operands[0], stack_pointer_rtx);</span>
<span class="lineNum">    3275 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    3276 </span><span class="lineCov">       5528 : </span>
<span class="lineNum">    3277 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    3278 </span><span class="lineCov">       5528 :   [(set (match_operand:SF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    3279 </span><span class="lineCov">       5528 :         (match_operand:SF 1 &quot;memory_operand&quot;))]</span>
<span class="lineNum">    3280 </span><span class="lineCov">       5528 :   &quot;reload_completed</span>
<span class="lineNum">    3281 </span><span class="lineCov">       4077 :    &amp;&amp; find_constant_src (insn)&quot;</span>
<span class="lineNum">    3282 </span><span class="lineCov">       5206 :   [(set (match_dup 0) (match_dup 2))]</span>
<span class="lineNum">    3283 </span><span class="lineCov">       3605 :   &quot;operands[2] = find_constant_src (curr_insn);&quot;)</span>
<span class="lineNum">    3284 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3285 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    3286 </span><span class="lineCov">       4380 :   [(set (match_operand 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    3287 </span><span class="lineCov">       3602 :         (match_operand 1 &quot;general_gr_operand&quot;))]</span>
<span class="lineNum">    3288 </span><span class="lineCov">       4380 :   &quot;reload_completed</span>
<a name="3289"><span class="lineNum">    3289 </span><span class="lineCov">    4179972 :    &amp;&amp; (GET_MODE (operands[0]) == TFmode</span></a>
<span class="lineNum">    3290 </span><span class="lineCov">    8355472 :        || GET_MODE (operands[0]) == XFmode</span>
<span class="lineNum">    3291 </span><span class="lineCov">   13573001 :        || GET_MODE (operands[0]) == DFmode)&quot;</span>
<span class="lineNum">    3292 </span><span class="lineCov">      15679 :   [(const_int 0)]</span>
<span class="lineNum">    3293 </span><span class="lineCov">  177819728 :   &quot;ix86_split_long_move (operands); DONE;&quot;)</span>
<span class="lineNum">    3294 </span><span class="lineCov">   70996937 : </span>
<span class="lineNum">    3295 </span><span class="lineCov">   71518502 : ;; Floating point move instructions.</span>
<span class="lineNum">    3296 </span><span class="lineCov">     525282 : </span>
<span class="lineNum">    3297 </span><span class="lineCov">   71132372 : (define_expand &quot;movtf&quot;</span>
<span class="lineNum">    3298 </span><span class="lineCov">     525526 :   [(set (match_operand:TF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3299 </span><span class="lineCov">   25454430 :         (match_operand:TF 1 &quot;nonimmediate_operand&quot;))]</span>
<a name="3300"><span class="lineNum">    3300 </span><span class="lineCov">   25454430 :   &quot;TARGET_64BIT || TARGET_SSE&quot;</span></a>
<span class="lineNum">    3301 </span><span class="lineCov">   25454186 :   &quot;ix86_expand_move (TFmode, operands); DONE;&quot;)</span>
<a name="3302"><span class="lineNum">    3302 </span><span class="lineCov">   25454301 : </span></a>
<span class="lineNum">    3303 </span><span class="lineCov">       3717 : (define_expand &quot;mov&lt;mode&gt;&quot;</span>
<span class="lineNum">    3304 </span><span class="lineCov">   24862801 :   [(set (match_operand:X87MODEF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3305 </span><span class="lineCov">       3602 :         (match_operand:X87MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">    3306 </span><span class="lineCov">     232001 :   &quot;&quot;</span>
<span class="lineNum">    3307 </span><span class="lineCov">     232130 :   &quot;ix86_expand_move (&lt;MODE&gt;mode, operands); DONE;&quot;)</span>
<span class="lineNum">    3308 </span><span class="lineCov">     232130 : </span>
<span class="lineNum">    3309 </span><span class="lineCov">       3602 : (define_insn &quot;*movtf_internal&quot;</span>
<span class="lineNum">    3310 </span><span class="lineCov">       3847 :   [(set (match_operand:TF 0 &quot;nonimmediate_operand&quot; &quot;=v,v ,m,?*r ,!o&quot;)</span>
<span class="lineNum">    3311 </span><span class="lineCov">       3602 :         (match_operand:TF 1 &quot;general_operand&quot;    &quot;C ,vm,v,*roF,*rC&quot;))]</span>
<span class="lineNum">    3312 </span><span class="lineCov">    5896899 :   &quot;(TARGET_64BIT || TARGET_SSE)</span>
<span class="lineNum">    3313 </span><span class="lineCov">    5873855 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    3314 </span><span class="lineCov">    5868836 :    &amp;&amp; (lra_in_progress || reload_completed</span>
<span class="lineNum">    3315 </span><span class="lineCov">    5329389 :        || !CONST_DOUBLE_P (operands[1])</span>
<a name="3316"><span class="lineNum">    3316 </span><span class="lineCov">     195268 :        || ((optimize_function_for_size_p (cfun)</span></a>
<span class="lineNum">    3317 </span><span class="lineCov">     178452 :             || (ix86_cmodel == CM_LARGE || ix86_cmodel == CM_LARGE_PIC))</span>
<span class="lineNum">    3318 </span><span class="lineCov">      37478 :            &amp;&amp; standard_sse_constant_p (operands[1], TFmode) == 1</span>
<span class="lineNum">    3319 </span><span class="lineCov">       5328 :            &amp;&amp; !memory_operand (operands[0], TFmode))</span>
<span class="lineNum">    3320 </span><span class="lineCov">     194977 :        || (!TARGET_MEMORY_MISMATCH_STALL</span>
<span class="lineNum">    3321 </span><span class="lineCov">       3605 :            &amp;&amp; memory_operand (operands[0], TFmode)))&quot;</span>
<a name="3322"><span class="lineNum">    3322 </span><span class="lineCov">    5853627 : {</span></a>
<a name="3323"><span class="lineNum">    3323 </span><span class="lineCov">     179036 :   switch (get_attr_type (insn))</span></a>
<span class="lineNum">    3324 </span><span class="lineCov">       3605 :     {</span>
<span class="lineNum">    3325 </span><span class="lineCov">    8103062 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    3326 </span><span class="lineCov">    8103062 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    3327 </span><span class="lineCov">    8099691 : </span>
<span class="lineNum">    3328 </span><span class="lineCov">     175909 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    3329 </span><span class="lineCov">    8090986 :       /* Handle misaligned load/store since we</span>
<span class="lineNum">    3330 </span><span class="lineCov">    7955522 :          don't have movmisaligntf pattern. */</span>
<span class="lineNum">    3331 </span><span class="lineCov">    8447315 :       if (misaligned_operand (operands[0], TFmode)</span>
<span class="lineNum">    3332 </span><span class="lineCov">     175668 :           || misaligned_operand (operands[1], TFmode))</span>
<span class="lineNum">    3333 </span><span class="lineCov">       3605 :         {</span>
<span class="lineNum">    3334 </span><span class="lineCov">      26255 :           if (get_attr_mode (insn) == MODE_V4SF)</span>
<span class="lineNum">    3335 </span><span class="lineCov">       3602 :             return &quot;%vmovups\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3336 </span><span class="lineCov">       3602 :           else if (TARGET_AVX512VL</span>
<span class="lineNum">    3337 </span><span class="lineCov">       3602 :                    &amp;&amp; (EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    3338 </span><span class="lineCov">       3734 :                        || EXT_REX_SSE_REG_P (operands[1])))</span>
<span class="lineNum">    3339 </span><span class="lineCov">     282984 :             return &quot;vmovdqu64\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3340 </span><span class="lineCov">      15696 :           else</span>
<span class="lineNum">    3341 </span><span class="lineCov">       3734 :             return &quot;%vmovdqu\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3342 </span><span class="lineCov">     295078 :         }</span>
<span class="lineNum">    3343 </span><span class="lineCov">      15564 :       else</span>
<span class="lineNum">    3344 </span><span class="lineCov">       3734 :         {</span>
<span class="lineNum">    3345 </span><span class="lineCov">    2389039 :           if (get_attr_mode (insn) == MODE_V4SF)</span>
<span class="lineNum">    3346 </span><span class="lineCov">     283116 :             return &quot;%vmovaps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3347 </span><span class="lineCov">     389848 :           else if (TARGET_AVX512VL</span>
<span class="lineNum">    3348 </span><span class="lineCov">     389848 :                    &amp;&amp; (EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    3349 </span><span class="lineCov">     282992 :                        || EXT_REX_SSE_REG_P (operands[1])))</span>
<span class="lineNum">    3350 </span><span class="lineCov">     282984 :             return &quot;vmovdqa64\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3351 </span><span class="lineCov">       3602 :           else</span>
<span class="lineNum">    3352 </span><span class="lineCov">     110462 :             return &quot;%vmovdqa\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3353 </span><span class="lineCov">       3602 :         }</span>
<span class="lineNum">    3354 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3355 </span><span class="lineCov">       3602 :     case TYPE_MULTI:</span>
<span class="lineNum">    3356 </span><span class="lineCov">     764624 :         return &quot;#&quot;;</span>
<span class="lineNum">    3357 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3358 </span><span class="lineCov">       3602 :     default:</span>
<span class="lineNum">    3359 </span><span class="lineCov">     764624 :       gcc_unreachable ();</span>
<span class="lineNum">    3360 </span><span class="lineCov">     764624 :     }</span>
<span class="lineNum">    3361 </span><span class="lineCov">     764624 : }</span>
<span class="lineNum">    3362 </span><span class="lineCov">    2227664 :   [(set_attr &quot;isa&quot; &quot;*,*,*,x64,x64&quot;)</span>
<a name="3363"><span class="lineNum">    3363 </span><span class="lineCov">     765256 :    (set_attr &quot;type&quot; &quot;sselog1,ssemov,ssemov,multi,multi&quot;)</span></a>
<span class="lineNum">    3364 </span><span class="lineCov">     764624 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    3365 </span><span class="lineCov">    2068364 :      (if_then_else (eq_attr &quot;type&quot; &quot;sselog1,ssemov&quot;)</span>
<span class="lineNum">    3366 </span><span class="lineCov">    1467274 :        (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    3367 </span><span class="lineCov">       3602 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    3368 </span><span class="lineCov">       4234 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3369 </span><span class="lineCov">    1466642 :         (cond [(eq_attr &quot;alternative&quot; &quot;3,4&quot;)</span>
<span class="lineNum">    3370 </span><span class="lineCov">    1466642 :                  (const_string &quot;DI&quot;)</span>
<span class="lineNum">    3371 </span><span class="lineCov">       3602 :                (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;)</span>
<span class="lineNum">    3372 </span><span class="lineCov">       3602 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3373 </span><span class="lineCov">       3602 :                (and (eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    3374 </span><span class="lineCov">       3602 :                     (match_test &quot;TARGET_SSE_TYPELESS_STORES&quot;))</span>
<span class="lineNum">    3375 </span><span class="lineCov">       3602 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3376 </span><span class="lineCov">       3602 :                (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3377 </span><span class="lineCov">       3602 :                  (const_string &quot;TI&quot;)</span>
<span class="lineNum">    3378 </span><span class="lineCov">       3602 :                (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    3379 </span><span class="lineCov">       3602 :                     (match_test &quot;optimize_function_for_size_p (cfun)&quot;))</span>
<span class="lineNum">    3380 </span><span class="lineCov">       3602 :                  (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3381 </span><span class="lineCov">       3602 :                ]</span>
<span class="lineNum">    3382 </span><span class="lineCov">       3602 :                (const_string &quot;TI&quot;)))])</span>
<span class="lineNum">    3383 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3384 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    3385 </span><span class="lineCov">       3602 :   [(set (match_operand:TF 0 &quot;nonimmediate_gr_operand&quot;)</span>
<span class="lineNum">    3386 </span><span class="lineCov">       3602 :         (match_operand:TF 1 &quot;general_gr_operand&quot;))]</span>
<span class="lineNum">    3387 </span><span class="lineCov">       4240 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    3388 </span><span class="lineCov">       4234 :   [(const_int 0)]</span>
<span class="lineNum">    3389 </span><span class="lineCov">       3602 :   &quot;ix86_split_long_move (operands); DONE;&quot;)</span>
<span class="lineNum">    3390 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3391 </span><span class="lineCov">     848289 : ;; Possible store forwarding (partial memory) stall</span>
<span class="lineNum">    3392 </span><span class="lineCov">     848289 : ;; in alternatives 4, 6, 7 and 8.</span>
<span class="lineNum">    3393 </span><span class="lineCov">     182298 : (define_insn &quot;*movxf_internal&quot;</span>
<span class="lineNum">    3394 </span><span class="lineCov">     848289 :   [(set (match_operand:XF 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    3395 </span><span class="lineCov">       3602 :          &quot;=f,m,f,?r ,!o,?*r ,!o,!o,!o,r  ,o ,o&quot;)</span>
<span class="lineNum">    3396 </span><span class="lineCov">       3602 :         (match_operand:XF 1 &quot;general_operand&quot;</span>
<span class="lineNum">    3397 </span><span class="lineCov">       3602 :          &quot;fm,f,G,roF,r ,*roF,*r,F ,C ,roF,rF,rC&quot;))]</span>
<span class="lineNum">    3398 </span><span class="lineCov">    5472525 :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<a name="3399"><span class="lineNum">    3399 </span><span class="lineCov">    5464316 :    &amp;&amp; (lra_in_progress || reload_completed</span></a>
<span class="lineNum">    3400 </span><span class="lineCov">    4767614 :        || !CONST_DOUBLE_P (operands[1])</span>
<span class="lineNum">    3401 </span><span class="lineCov">     333481 :        || ((optimize_function_for_size_p (cfun)</span>
<span class="lineNum">    3402 </span><span class="lineCov">     292132 :             || (ix86_cmodel == CM_LARGE || ix86_cmodel == CM_LARGE_PIC))</span>
<span class="lineNum">    3403 </span><span class="lineCov">      44951 :            &amp;&amp; standard_80387_constant_p (operands[1]) &gt; 0</span>
<span class="lineNum">    3404 </span><span class="lineCov">      51174 :            &amp;&amp; !memory_operand (operands[0], XFmode))</span>
<span class="lineNum">    3405 </span><span class="lineCov">     310403 :        || (!TARGET_MEMORY_MISMATCH_STALL</span>
<span class="lineNum">    3406 </span><span class="lineCov">       3602 :            &amp;&amp; memory_operand (operands[0], XFmode))</span>
<span class="lineNum">    3407 </span><span class="lineCov">     310403 :        || !TARGET_HARD_XF_REGS)&quot;</span>
<span class="lineNum">    3408 </span><span class="lineCov">     932295 : {</span>
<span class="lineNum">    3409 </span><span class="lineCov">     604692 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    3410 </span><span class="lineCov">       3602 :     {</span>
<a name="3411"><span class="lineNum">    3411 </span><span class="lineCov">     604692 :     case TYPE_FMOV:</span></a>
<span class="lineNum">    3412 </span><span class="lineCov">     604692 :       if (which_alternative == 2)</span>
<span class="lineNum">    3413 </span><span class="lineCov">      51004 :         return standard_80387_constant_opcode (operands[1]);</span>
<span class="lineNum">    3414 </span><span class="lineCov">     562981 :       return output_387_reg_move (insn, operands);</span>
<span class="lineNum">    3415 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3416 </span><span class="lineCov">       3602 :     case TYPE_MULTI:</span>
<span class="lineNum">    3417 </span><span class="lineCov">       9293 :       return &quot;#&quot;;</span>
<span class="lineNum">    3418 </span><span class="lineCov">       9293 : </span>
<span class="lineNum">    3419 </span><span class="lineCov">       9293 :     default:</span>
<span class="lineNum">    3420 </span><span class="lineCov">       9293 :       gcc_unreachable ();</span>
<span class="lineNum">    3421 </span><span class="lineCov">       9293 :     }</span>
<span class="lineNum">    3422 </span><span class="lineCov">       9293 : }</span>
<span class="lineNum">    3423 </span><span class="lineCov">       3602 :   [(set (attr &quot;isa&quot;)</span>
<a name="3424"><span class="lineNum">    3424 </span><span class="lineCov">       5248 :         (cond [(eq_attr &quot;alternative&quot; &quot;7,10&quot;)</span></a>
<span class="lineNum">    3425 </span><span class="lineCov">       5248 :                  (const_string &quot;nox64&quot;)</span>
<span class="lineNum">    3426 </span><span class="lineCov">     569429 :                (eq_attr &quot;alternative&quot; &quot;8,11&quot;)</span>
<span class="lineNum">    3427 </span><span class="lineCov">       5878 :                  (const_string &quot;x64&quot;)</span>
<span class="lineNum">    3428 </span><span class="lineCov">       5246 :               ]</span>
<span class="lineNum">    3429 </span><span class="lineCov">       5246 :               (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3430 </span><span class="lineCov">       3602 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    3431 </span><span class="lineCov">       5246 :         (cond [(eq_attr &quot;alternative&quot; &quot;3,4,5,6,7,8,9,10,11&quot;)</span>
<span class="lineNum">    3432 </span><span class="lineCov">       5246 :                  (const_string &quot;multi&quot;)</span>
<span class="lineNum">    3433 </span><span class="lineCov">       5246 :               ]</span>
<span class="lineNum">    3434 </span><span class="lineCov">       3602 :               (const_string &quot;fmov&quot;)))</span>
<span class="lineNum">    3435 </span><span class="lineCov">       4084 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3436 </span><span class="lineCov">       4084 :         (cond [(eq_attr &quot;alternative&quot; &quot;3,4,5,6,7,8,9,10,11&quot;)</span>
<span class="lineNum">    3437 </span><span class="lineCov">       3649 :                  (if_then_else (match_test &quot;TARGET_64BIT&quot;)</span>
<span class="lineNum">    3438 </span><span class="lineCov">       3602 :                    (const_string &quot;DI&quot;)</span>
<span class="lineNum">    3439 </span><span class="lineCov">       6635 :                    (const_string &quot;SI&quot;))</span>
<span class="lineNum">    3440 </span><span class="lineCov">       3911 :               ]</span>
<span class="lineNum">    3441 </span><span class="lineCov">       6944 :               (const_string &quot;XF&quot;)))</span>
<span class="lineNum">    3442 </span><span class="lineCov">       6944 :    (set (attr &quot;preferred_for_size&quot;)</span>
<span class="lineNum">    3443 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;3,4&quot;)</span>
<span class="lineNum">    3444 </span><span class="lineCov">       6635 :               (symbol_ref &quot;false&quot;)]</span>
<span class="lineNum">    3445 </span><span class="lineCov">       3602 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    3446 </span><span class="lineCov">       3602 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    3447 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;9,10,11&quot;)</span>
<span class="lineNum">    3448 </span><span class="lineCov">       3602 :               (if_then_else</span>
<span class="lineNum">    3449 </span><span class="lineCov">    8469936 :                 (match_test &quot;TARGET_HARD_XF_REGS&quot;)</span>
<span class="lineNum">    3450 </span><span class="lineCov">       3602 :                 (symbol_ref &quot;false&quot;)</span>
<span class="lineNum">    3451 </span><span class="lineCov">       3602 :                 (const_string &quot;*&quot;))</span>
<span class="lineNum">    3452 </span><span class="lineCov">       3602 :             (not (match_test &quot;TARGET_HARD_XF_REGS&quot;))</span>
<span class="lineNum">    3453 </span><span class="lineCov">       3602 :               (symbol_ref &quot;false&quot;)</span>
<span class="lineNum">    3454 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3455 </span><span class="lineCov">       3602 :            (const_string &quot;*&quot;)))])</span>
<span class="lineNum">    3456 </span><span class="lineCov">       3602 :    </span>
<span class="lineNum">    3457 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    3458 </span><span class="lineCov">       3602 :   [(set (match_operand:XF 0 &quot;nonimmediate_gr_operand&quot;)</span>
<span class="lineNum">    3459 </span><span class="lineCov">       3602 :         (match_operand:XF 1 &quot;general_gr_operand&quot;))]</span>
<span class="lineNum">    3460 </span><span class="lineCov">       6802 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    3461 </span><span class="lineCov">       6635 :   [(const_int 0)]</span>
<span class="lineNum">    3462 </span><span class="lineCov">       3602 :   &quot;ix86_split_long_move (operands); DONE;&quot;)</span>
<span class="lineNum">    3463 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3464 </span><span class="lineCov">    1477482 : ;; Possible store forwarding (partial memory) stall in alternatives 4, 6 and 7.</span>
<span class="lineNum">    3465 </span><span class="lineCov">    1477482 : (define_insn &quot;*movdf_internal&quot;</span>
<span class="lineNum">    3466 </span><span class="lineCov">     415518 :   [(set (match_operand:DF 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    3467 </span><span class="lineCov">    1477482 :     &quot;=Yf*f,m   ,Yf*f,?r ,!o,?*r ,!o,!o,?r,?m,?r,?r,v,v,v,m,*x,*x,*x,m ,r ,v,r  ,o ,r  ,m&quot;)</span>
<span class="lineNum">    3468 </span><span class="lineCov">       3602 :         (match_operand:DF 1 &quot;general_operand&quot;</span>
<span class="lineNum">    3469 </span><span class="lineCov">       3602 :     &quot;Yf*fm,Yf*f,G   ,roF,r ,*roF,*r,F ,rm,rC,C ,F ,C,v,m,v,C ,*x,m ,*x,v,r ,roF,rF,rmF,rC&quot;))]</span>
<span class="lineNum">    3470 </span><span class="lineCov">    7935710 :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    3471 </span><span class="lineCov">    7923454 :    &amp;&amp; (lra_in_progress || reload_completed</span>
<a name="3472"><span class="lineNum">    3472 </span><span class="lineCov">    7287864 :        || !CONST_DOUBLE_P (operands[1])</span></a>
<span class="lineNum">    3473 </span><span class="lineCov">     218819 :        || ((optimize_function_for_size_p (cfun)</span>
<span class="lineNum">    3474 </span><span class="lineCov">     201807 :             || (ix86_cmodel == CM_LARGE || ix86_cmodel == CM_LARGE_PIC))</span>
<span class="lineNum">    3475 </span><span class="lineCov">      20614 :            &amp;&amp; ((IS_STACK_MODE (DFmode)</span>
<span class="lineNum">    3476 </span><span class="lineCov">       3605 :                 &amp;&amp; standard_80387_constant_p (operands[1]) &gt; 0)</span>
<span class="lineNum">    3477 </span><span class="lineCov">      20614 :                || (TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">    3478 </span><span class="lineCov">      37620 :                    &amp;&amp; standard_sse_constant_p (operands[1], DFmode) == 1))</span>
<span class="lineNum">    3479 </span><span class="lineCov">      15926 :            &amp;&amp; !memory_operand (operands[0], DFmode))</span>
<span class="lineNum">    3480 </span><span class="lineCov">     213188 :        || ((TARGET_64BIT || !TARGET_MEMORY_MISMATCH_STALL)</span>
<span class="lineNum">    3481 </span><span class="lineCov">     363964 :            &amp;&amp; memory_operand (operands[0], DFmode))</span>
<span class="lineNum">    3482 </span><span class="lineCov">     204787 :        || !TARGET_HARD_DF_REGS)&quot;</span>
<span class="lineNum">    3483 </span><span class="lineCov">    8288096 : {</span>
<span class="lineNum">    3484 </span><span class="lineCov">     569429 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    3485 </span><span class="lineCov">       3602 :     {</span>
<span class="lineNum">    3486 </span><span class="lineCov">    9148697 :     case TYPE_FMOV:</span>
<span class="lineNum">    3487 </span><span class="lineCov">    9148697 :       if (which_alternative == 2)</span>
<span class="lineNum">    3488 </span><span class="lineCov">       4657 :         return standard_80387_constant_opcode (operands[1]);</span>
<span class="lineNum">    3489 </span><span class="lineCov">      23907 :       return output_387_reg_move (insn, operands);</span>
<span class="lineNum">    3490 </span><span class="lineCov">       4861 : </span>
<span class="lineNum">    3491 </span><span class="lineCov">       3602 :     case TYPE_MULTI:</span>
<span class="lineNum">    3492 </span><span class="lineCov">       3602 :       return &quot;#&quot;;</span>
<span class="lineNum">    3493 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3494 </span><span class="lineCov">      36707 :     case TYPE_IMOV:</span>
<span class="lineNum">    3495 </span><span class="lineCov">      36707 :       if (get_attr_mode (insn) == MODE_SI)</span>
<span class="lineNum">    3496 </span><span class="lineCov">       3602 :         return &quot;mov{l}\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    3497 </span><span class="lineCov">      36707 :       else if (which_alternative == 11)</span>
<span class="lineNum">    3498 </span><span class="lineCov">       3602 :         return &quot;movabs{q}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3499 </span><span class="lineCov">       3602 :       else</span>
<span class="lineNum">    3500 </span><span class="lineCov">      39721 :         return &quot;mov{q}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3501 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3502 </span><span class="lineCov">      24074 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    3503 </span><span class="lineCov">      24074 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    3504 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3505 </span><span class="lineCov">     495751 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    3506 </span><span class="lineCov">     495751 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">    3507 </span><span class="lineCov">       3602 :         {</span>
<span class="lineNum">    3508 </span><span class="lineCov">     436657 :         case MODE_DF:</span>
<span class="lineNum">    3509 </span><span class="lineCov">     436657 :           if (TARGET_AVX &amp;&amp; REG_P (operands[0]) &amp;&amp; REG_P (operands[1]))</span>
<span class="lineNum">    3510 </span><span class="lineCov">       3614 :             return &quot;vmovsd\t{%d1, %0|%0, %d1}&quot;;</span>
<span class="lineNum">    3511 </span><span class="lineCov">       3602 :           return &quot;%vmovsd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3512 </span><span class="lineCov">       4045 : </span>
<span class="lineNum">    3513 </span><span class="lineCov">       3602 :         case MODE_V4SF:</span>
<span class="lineNum">    3514 </span><span class="lineCov">       4045 :           return &quot;%vmovaps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3515 </span><span class="lineCov">       4069 :         case MODE_V8DF:</span>
<span class="lineNum">    3516 </span><span class="lineCov">       3626 :           return &quot;vmovapd\t{%g1, %g0|%g0, %g1}&quot;;</span>
<span class="lineNum">    3517 </span><span class="lineCov">      49276 :         case MODE_V2DF:</span>
<span class="lineNum">    3518 </span><span class="lineCov">      48833 :           return &quot;%vmovapd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3519 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3520 </span><span class="lineCov">       3793 :         case MODE_V2SF:</span>
<span class="lineNum">    3521 </span><span class="lineCov">       3793 :           gcc_assert (!TARGET_AVX);</span>
<span class="lineNum">    3522 </span><span class="lineCov">       3602 :           return &quot;movlps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3523 </span><span class="lineCov">       3632 :         case MODE_V1DF:</span>
<span class="lineNum">    3524 </span><span class="lineCov">       3632 :           gcc_assert (!TARGET_AVX);</span>
<span class="lineNum">    3525 </span><span class="lineCov">       3602 :           return &quot;movlpd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3526 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3527 </span><span class="lineCov">      17220 :         case MODE_DI:</span>
<span class="lineNum">    3528 </span><span class="lineCov">       3602 :           /* Handle broken assemblers that require movd instead of movq.  */</span>
<span class="lineNum">    3529 </span><span class="lineCov">      17220 :           if (!HAVE_AS_IX86_INTERUNIT_MOVQ</span>
<span class="lineNum">    3530 </span><span class="lineCov">       3602 :               &amp;&amp; (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))</span>
<span class="lineNum">    3531 </span><span class="lineCov">       3602 :             return &quot;%vmovd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3532 </span><span class="lineCov">      17220 :           return &quot;%vmovq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3533 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3534 </span><span class="lineCov">       3602 :         default:</span>
<span class="lineNum">    3535 </span><span class="lineCov">       3602 :           gcc_unreachable ();</span>
<span class="lineNum">    3536 </span><span class="lineCov">       3602 :         }</span>
<span class="lineNum">    3537 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3538 </span><span class="lineCov">       3602 :     default:</span>
<span class="lineNum">    3539 </span><span class="lineCov">       3602 :       gcc_unreachable ();</span>
<span class="lineNum">    3540 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    3541 </span><span class="lineCov">       3602 : }</span>
<span class="lineNum">    3542 </span><span class="lineCov">       3602 :   [(set (attr &quot;isa&quot;)</span>
<a name="3543"><span class="lineNum">    3543 </span><span class="lineCov">       3602 :         (cond [(eq_attr &quot;alternative&quot; &quot;3,4,5,6,7,22,23&quot;)</span></a>
<span class="lineNum">    3544 </span><span class="lineCov">       3602 :                  (const_string &quot;nox64&quot;)</span>
<span class="lineNum">    3545 </span><span class="lineCov">     424806 :                (eq_attr &quot;alternative&quot; &quot;8,9,10,11,24,25&quot;)</span>
<span class="lineNum">    3546 </span><span class="lineNoCov">          0 :                  (const_string &quot;x64&quot;)</span>
<span class="lineNum">    3547 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;12,13,14,15&quot;)</span>
<span class="lineNum">    3548 </span><span class="lineCov">       3602 :                  (const_string &quot;sse2&quot;)</span>
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :                (eq_attr &quot;alternative&quot; &quot;20,21&quot;)</span>
<span class="lineNum">    3550 </span><span class="lineCov">       3602 :                  (const_string &quot;x64_sse2&quot;)</span>
<span class="lineNum">    3551 </span><span class="lineCov">       3602 :               ]</span>
<span class="lineNum">    3552 </span><span class="lineCov">       3602 :               (const_string &quot;*&quot;)))</span>
<a name="3553"><span class="lineNum">    3553 </span><span class="lineCov">       3602 :    (set (attr &quot;type&quot;)</span></a>
<span class="lineNum">    3554 </span><span class="lineCov">       3602 :         (cond [(eq_attr &quot;alternative&quot; &quot;0,1,2&quot;)</span>
<span class="lineNum">    3555 </span><span class="lineCov">  512814590 :                  (const_string &quot;fmov&quot;)</span>
<span class="lineNum">    3556 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;3,4,5,6,7,22,23&quot;)</span>
<span class="lineNum">    3557 </span><span class="lineCov">  512814590 :                  (const_string &quot;multi&quot;)</span>
<span class="lineNum">    3558 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;8,9,10,11,24,25&quot;)</span>
<span class="lineNum">    3559 </span><span class="lineCov">       3602 :                  (const_string &quot;imov&quot;)</span>
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :                (eq_attr &quot;alternative&quot; &quot;12,16&quot;)</span>
<span class="lineNum">    3561 </span><span class="lineCov">       3602 :                  (const_string &quot;sselog1&quot;)</span>
<span class="lineNum">    3562 </span><span class="lineCov">       3602 :               ]</span>
<span class="lineNum">    3563 </span><span class="lineCov">       3602 :               (const_string &quot;ssemov&quot;)))</span>
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :    (set (attr &quot;modrm&quot;)</span>
<span class="lineNum">    3565 </span><span class="lineNoCov">          0 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;11&quot;)</span>
<span class="lineNum">    3566 </span><span class="lineCov">       3602 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">    3567 </span><span class="lineCov">       3602 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3568 </span><span class="lineCov">       3602 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    3569 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;11&quot;)</span>
<span class="lineNum">    3570 </span><span class="lineCov">       3602 :        (const_string &quot;8&quot;)</span>
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3572 </span><span class="lineCov">       3602 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    3573 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;type&quot; &quot;sselog1,ssemov&quot;)</span>
<span class="lineNum">    3574 </span><span class="lineCov">       3602 :        (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    3577 </span><span class="lineCov">       3602 :      (if_then_else</span>
<span class="lineNum">    3578 </span><span class="lineCov">       3602 :        (ior (and (eq_attr &quot;type&quot; &quot;ssemov&quot;) (eq_attr &quot;mode&quot; &quot;DI&quot;))</span>
<span class="lineNum">    3579 </span><span class="lineCov">       3602 :             (eq_attr &quot;mode&quot; &quot;V1DF&quot;))</span>
<span class="lineNum">    3580 </span><span class="lineCov">       3602 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    3581 </span><span class="lineCov">       3602 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3583 </span><span class="lineCov">       3602 :         (cond [(eq_attr &quot;alternative&quot; &quot;3,4,5,6,7,10,22,23&quot;)</span>
<span class="lineNum">    3584 </span><span class="lineCov">       3602 :                  (const_string &quot;SI&quot;)</span>
<span class="lineNum">    3585 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;8,9,11,20,21,24,25&quot;)</span>
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :                  (const_string &quot;DI&quot;)</span>
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3588 </span><span class="lineCov">       3602 :                /* xorps is one byte shorter for non-AVX targets.  */</span>
<span class="lineNum">    3589 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;12,16&quot;)</span>
<span class="lineNum">    3590 </span><span class="lineCov">       3602 :                  (cond [(not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    3591 </span><span class="lineCov">       3602 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3592 </span><span class="lineCov">       3602 :                         (and (match_test &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :                           (not (match_test &quot;TARGET_PREFER_AVX256&quot;)))</span>
<span class="lineNum">    3594 </span><span class="lineCov">       3602 :                           (const_string &quot;XI&quot;)</span>
<span class="lineNum">    3595 </span><span class="lineCov">       3602 :                         (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3596 </span><span class="lineCov">       3602 :                           (const_string &quot;V2DF&quot;)</span>
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :                         (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3599 </span><span class="lineCov">       3602 :                         (match_test &quot;TARGET_SSE_LOAD0_BY_PXOR&quot;)</span>
<span class="lineNum">    3600 </span><span class="lineCov">       3602 :                           (const_string &quot;TI&quot;)</span>
<span class="lineNum">    3601 </span><span class="lineCov">       3602 :                        ]</span>
<span class="lineNum">    3602 </span><span class="lineCov">       3602 :                        (const_string &quot;V2DF&quot;))</span>
<span class="lineNum">    3603 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3604 </span><span class="lineNoCov">          0 :                /* For architectures resolving dependencies on</span>
<span class="lineNum">    3605 </span><span class="lineCov">       3602 :                   whole SSE registers use movapd to break dependency</span>
<span class="lineNum">    3606 </span><span class="lineCov">       3602 :                   chains, otherwise use short move to avoid extra work.  */</span>
<span class="lineNum">    3607 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :                /* movaps is one byte shorter for non-AVX targets.  */</span>
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :                (eq_attr &quot;alternative&quot; &quot;13,17&quot;)</span>
<span class="lineNum">    3610 </span><span class="lineCov">       3602 :                  (cond [(and (ior (not (match_test &quot;TARGET_PREFER_AVX256&quot;))</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :                                   (not (match_test &quot;TARGET_AVX512VL&quot;)))</span>
<span class="lineNum">    3612 </span><span class="lineCov">       3602 :                              (ior (match_operand 0 &quot;ext_sse_reg_operand&quot;)</span>
<span class="lineNum">    3613 </span><span class="lineCov">       3602 :                                   (match_operand 1 &quot;ext_sse_reg_operand&quot;)))</span>
<span class="lineNum">    3614 </span><span class="lineCov">       3602 :                           (const_string &quot;V8DF&quot;)</span>
<span class="lineNum">    3615 </span><span class="lineCov">       3602 :                         (ior (not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    3616 </span><span class="lineCov">       3602 :                              (match_test &quot;TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL&quot;))</span>
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3618 </span><span class="lineCov">       3602 :                         (match_test &quot;TARGET_SSE_PARTIAL_REG_DEPENDENCY&quot;)</span>
<span class="lineNum">    3619 </span><span class="lineCov">       3602 :                           (const_string &quot;V2DF&quot;)</span>
<span class="lineNum">    3620 </span><span class="lineCov">       3602 :                         (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3621 </span><span class="lineCov">       3602 :                           (const_string &quot;DF&quot;)</span>
<span class="lineNum">    3622 </span><span class="lineCov">       3602 :                         (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    3623 </span><span class="lineCov">       3602 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3624 </span><span class="lineCov">       3602 :                        ]</span>
<span class="lineNum">    3625 </span><span class="lineCov">       3602 :                        (const_string &quot;DF&quot;))</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :                /* For architectures resolving dependencies on register</span>
<span class="lineNum">    3628 </span><span class="lineCov">       3602 :                   parts we may avoid extra work to zero out upper part</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :                   of register.  */</span>
<span class="lineNum">    3630 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;14,18&quot;)</span>
<span class="lineNum">    3631 </span><span class="lineCov">       3602 :                  (cond [(not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    3632 </span><span class="lineCov">       3602 :                           (const_string &quot;V2SF&quot;)</span>
<span class="lineNum">    3633 </span><span class="lineCov">       3602 :                         (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3634 </span><span class="lineCov">       3602 :                           (const_string &quot;DF&quot;)</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :                         (match_test &quot;TARGET_SSE_SPLIT_REGS&quot;)</span>
<span class="lineNum">    3636 </span><span class="lineCov">       3602 :                           (const_string &quot;V1DF&quot;)</span>
<span class="lineNum">    3637 </span><span class="lineCov">       3602 :                        ]</span>
<span class="lineNum">    3638 </span><span class="lineCov">       3602 :                        (const_string &quot;DF&quot;))</span>
<span class="lineNum">    3639 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3640 </span><span class="lineCov">       3602 :                (and (eq_attr &quot;alternative&quot; &quot;15,19&quot;)</span>
<span class="lineNum">    3641 </span><span class="lineCov">       3602 :                     (not (match_test &quot;TARGET_SSE2&quot;)))</span>
<span class="lineNum">    3642 </span><span class="lineCov">       3602 :                  (const_string &quot;V2SF&quot;)</span>
<span class="lineNum">    3643 </span><span class="lineCov">       3602 :               ]</span>
<span class="lineNum">    3644 </span><span class="lineCov">       3602 :               (const_string &quot;DF&quot;)))</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :    (set (attr &quot;preferred_for_size&quot;)</span>
<span class="lineNum">    3646 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;3,4&quot;)</span>
<span class="lineNum">    3647 </span><span class="lineCov">       3602 :               (symbol_ref &quot;false&quot;)]</span>
<span class="lineNum">    3648 </span><span class="lineCov">       3602 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    3649 </span><span class="lineCov">       3602 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    3650 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;3,4&quot;)</span>
<span class="lineNum">    3651 </span><span class="lineCov">       1603 :               (symbol_ref &quot;TARGET_INTEGER_DFMODE_MOVES&quot;)</span>
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :             (eq_attr &quot;alternative&quot; &quot;20&quot;)</span>
<span class="lineNum">    3653 </span><span class="lineCov">    6799605 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">    3654 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;21&quot;)</span>
<span class="lineNum">    3655 </span><span class="lineCov">     373238 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">    3656 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3657 </span><span class="lineCov">       3602 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;22,23,24,25&quot;)</span>
<span class="lineNum">    3660 </span><span class="lineCov">    6863839 :               (if_then_else</span>
<span class="lineNum">    3661 </span><span class="lineCov">   37444077 :                 (match_test &quot;TARGET_HARD_DF_REGS&quot;)</span>
<span class="lineNum">    3662 </span><span class="lineCov">       3602 :                 (symbol_ref &quot;false&quot;)</span>
<span class="lineNum">    3663 </span><span class="lineCov">      64234 :                 (const_string &quot;*&quot;))</span>
<span class="lineNum">    3664 </span><span class="lineCov">       3602 :             (not (match_test &quot;TARGET_HARD_DF_REGS&quot;))</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :               (symbol_ref &quot;false&quot;)</span>
<span class="lineNum">    3666 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3667 </span><span class="lineCov">       3602 :            (const_string &quot;*&quot;)))])</span>
<span class="lineNum">    3668 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    3670 </span><span class="lineNoCov">          0 :   [(set (match_operand:DF 0 &quot;nonimmediate_gr_operand&quot;)</span>
<span class="lineNum">    3671 </span><span class="lineCov">       3602 :         (match_operand:DF 1 &quot;general_gr_operand&quot;))]</span>
<span class="lineNum">    3672 </span><span class="lineCov">      76936 :   &quot;!TARGET_64BIT &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    3673 </span><span class="lineCov">       4045 :   [(const_int 0)]</span>
<span class="lineNum">    3674 </span><span class="lineCov">       3602 :   &quot;ix86_split_long_move (operands); DONE;&quot;)</span>
<span class="lineNum">    3675 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3676 </span><span class="lineNoCov">          0 : (define_insn &quot;*movsf_internal&quot;</span>
<span class="lineNum">    3677 </span><span class="lineCov">       3602 :   [(set (match_operand:SF 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    3678 </span><span class="lineCov">       3602 :           &quot;=Yf*f,m   ,Yf*f,?r ,?m,v,v,v,m,?r,?v,!*y,!*y,!m,!r,!*y,r  ,m&quot;)</span>
<span class="lineNum">    3679 </span><span class="lineCov">   69733121 :         (match_operand:SF 1 &quot;general_operand&quot;</span>
<span class="lineNum">    3680 </span><span class="lineCov">    3179050 :           &quot;Yf*fm,Yf*f,G   ,rmF,rF,C,v,m,v,v ,r ,*y ,m  ,*y,*y,r  ,rmF,rF&quot;))]</span>
<span class="lineNum">    3681 </span><span class="lineCov">   78696230 :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    3682 </span><span class="lineCov">    8929898 :    &amp;&amp; (lra_in_progress || reload_completed</span>
<span class="lineNum">    3683 </span><span class="lineCov">    8426474 :        || !CONST_DOUBLE_P (operands[1])</span>
<span class="lineNum">    3684 </span><span class="lineCov">     375870 :        || ((optimize_function_for_size_p (cfun)</span>
<span class="lineNum">    3685 </span><span class="lineCov">     347005 :             || (ix86_cmodel == CM_LARGE || ix86_cmodel == CM_LARGE_PIC))</span>
<span class="lineNum">    3686 </span><span class="lineCov">      32467 :            &amp;&amp; ((IS_STACK_MODE (SFmode)</span>
<span class="lineNum">    3687 </span><span class="lineCov">          3 :                 &amp;&amp; standard_80387_constant_p (operands[1]) &gt; 0)</span>
<span class="lineNum">    3688 </span><span class="lineCov">      32467 :                || (TARGET_SSE &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">    3689 </span><span class="lineCov">      61326 :                    &amp;&amp; standard_sse_constant_p (operands[1], SFmode) == 1)))</span>
<span class="lineNum">    3690 </span><span class="lineCov">     731642 :        || memory_operand (operands[0], SFmode)</span>
<span class="lineNum">    3691 </span><span class="lineCov">     356657 :        || !TARGET_HARD_SF_REGS)&quot;</span>
<span class="lineNum">    3692 </span><span class="lineCov">    8990843 : {</span>
<span class="lineNum">    3693 </span><span class="lineCov">     424806 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    3694 </span><span class="lineCov">       3602 :     {</span>
<span class="lineNum">    3695 </span><span class="lineCov">    6431128 :     case TYPE_FMOV:</span>
<span class="lineNum">    3696 </span><span class="lineCov">    6427526 :       if (which_alternative == 2)</span>
<span class="lineNum">    3697 </span><span class="lineCov">    6286288 :         return standard_80387_constant_opcode (operands[1]);</span>
<span class="lineNum">    3698 </span><span class="lineCov">   12699467 :       return output_387_reg_move (insn, operands);</span>
<span class="lineNum">    3699 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3700 </span><span class="lineCov">       3602 :     case TYPE_IMOV:</span>
<span class="lineNum">    3701 </span><span class="lineCov">       3602 :       return &quot;mov{l}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3702 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3703 </span><span class="lineCov">      17763 :     case TYPE_SSELOG1:</span>
<span class="lineNum">    3704 </span><span class="lineCov">      14161 :       return standard_sse_constant_opcode (insn, operands);</span>
<span class="lineNum">    3705 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3706 </span><span class="lineCov">     378513 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    3707 </span><span class="lineCov">     378513 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">    3708 </span><span class="lineCov">       3602 :         {</span>
<span class="lineNum">    3709 </span><span class="lineCov">     343802 :         case MODE_SF:</span>
<span class="lineNum">    3710 </span><span class="lineCov">     343802 :           if (TARGET_AVX &amp;&amp; REG_P (operands[0]) &amp;&amp; REG_P (operands[1]))</span>
<span class="lineNum">    3711 </span><span class="lineCov">       3638 :             return &quot;vmovss\t{%d1, %0|%0, %d1}&quot;;</span>
<span class="lineNum">    3712 </span><span class="lineCov">       4045 :           return &quot;%vmovss\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3714 </span><span class="lineNoCov">          0 :         case MODE_V16SF:</span>
<span class="lineNum">    3715 </span><span class="lineCov">       3602 :           return &quot;vmovaps\t{%g1, %g0|%g0, %g1}&quot;;</span>
<span class="lineNum">    3716 </span><span class="lineCov">      36146 :         case MODE_V4SF:</span>
<span class="lineNum">    3717 </span><span class="lineCov">      36146 :           return &quot;%vmovaps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3718 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3719 </span><span class="lineCov">       5716 :         case MODE_SI:</span>
<span class="lineNum">    3720 </span><span class="lineCov">       2114 :           return &quot;%vmovd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3721 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3722 </span><span class="lineCov">       3602 :         default:</span>
<span class="lineNum">    3723 </span><span class="lineCov">       3602 :           gcc_unreachable ();</span>
<span class="lineNum">    3724 </span><span class="lineCov">      75037 :         }</span>
<span class="lineNum">    3725 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3726 </span><span class="lineCov">      71435 :     case TYPE_MMXMOV:</span>
<span class="lineNum">    3727 </span><span class="lineCov">      75037 :       switch (get_attr_mode (insn))</span>
<span class="lineNum">    3728 </span><span class="lineCov">      75037 :         {</span>
<span class="lineNum">    3729 </span><span class="lineCov">      75037 :         case MODE_DI:</span>
<span class="lineNum">    3730 </span><span class="lineCov">      75037 :           return &quot;movq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3731 </span><span class="lineCov">       3602 :         case MODE_SI:</span>
<span class="lineNum">    3732 </span><span class="lineCov">      75037 :           return &quot;movd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3733 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3734 </span><span class="lineCov">       3602 :         default:</span>
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :           gcc_unreachable ();</span>
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3737 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3738 </span><span class="lineCov">       3602 :     default:</span>
<span class="lineNum">    3739 </span><span class="lineCov">       3602 :       gcc_unreachable ();</span>
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3741 </span><span class="lineCov">       3602 : }</span>
<span class="lineNum">    3742 </span><span class="lineNoCov">          0 :   [(set (attr &quot;isa&quot;)</span>
<a name="3743"><span class="lineNum">    3743 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;14,15&quot;)</span></a>
<span class="lineNum">    3744 </span><span class="lineCov">       3602 :               (const_string &quot;sse2&quot;)</span>
<span class="lineNum">    3745 </span><span class="lineCov">      54472 :            ]</span>
<span class="lineNum">    3746 </span><span class="lineCov">       3602 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3747 </span><span class="lineCov">       3602 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :         (cond [(eq_attr &quot;alternative&quot; &quot;0,1,2&quot;)</span>
<span class="lineNum">    3749 </span><span class="lineCov">       3602 :                  (const_string &quot;fmov&quot;)</span>
<span class="lineNum">    3750 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;3,4,16,17&quot;)</span>
<span class="lineNum">    3751 </span><span class="lineCov">       3602 :                  (const_string &quot;imov&quot;)</span>
<span class="lineNum">    3752 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;5&quot;)</span>
<span class="lineNum">    3753 </span><span class="lineCov">       3602 :                  (const_string &quot;sselog1&quot;)</span>
<span class="lineNum">    3754 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;11,12,13,14,15&quot;)</span>
<span class="lineNum">    3755 </span><span class="lineCov">       3602 :                  (const_string &quot;mmxmov&quot;)</span>
<span class="lineNum">    3756 </span><span class="lineCov">       3602 :               ]</span>
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :               (const_string &quot;ssemov&quot;)))</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    3759 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;type&quot; &quot;sselog1,ssemov&quot;)</span>
<span class="lineNum">    3760 </span><span class="lineCov">       3602 :        (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    3761 </span><span class="lineCov">       3602 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    3762 </span><span class="lineNoCov">          0 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">    3763 </span><span class="lineCov">       3602 :      (if_then_else (and (eq_attr &quot;type&quot; &quot;ssemov&quot;) (eq_attr &quot;mode&quot; &quot;SI&quot;))</span>
<span class="lineNum">    3764 </span><span class="lineNoCov">          0 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    3765 </span><span class="lineCov">       3602 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3766 </span><span class="lineCov">       3602 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3767 </span><span class="lineCov">       3602 :         (cond [(eq_attr &quot;alternative&quot; &quot;3,4,9,10,12,13,14,15,16,17&quot;)</span>
<span class="lineNum">    3768 </span><span class="lineCov">       3602 :                  (const_string &quot;SI&quot;)</span>
<span class="lineNum">    3769 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;11&quot;)</span>
<span class="lineNum">    3770 </span><span class="lineNoCov">          0 :                  (const_string &quot;DI&quot;)</span>
<span class="lineNum">    3771 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;5&quot;)</span>
<span class="lineNum">    3772 </span><span class="lineCov">       3602 :                  (cond [(not (match_test &quot;TARGET_SSE2&quot;))</span>
<span class="lineNum">    3773 </span><span class="lineCov">       3602 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3774 </span><span class="lineCov">       3602 :                         (and (match_test &quot;TARGET_AVX512F&quot;)</span>
<span class="lineNum">    3775 </span><span class="lineCov">    1942546 :                           (not (match_test &quot;TARGET_PREFER_AVX256&quot;)))</span>
<span class="lineNum">    3776 </span><span class="lineCov">       3602 :                           (const_string &quot;V16SF&quot;)</span>
<span class="lineNum">    3777 </span><span class="lineCov">       3602 :                         (match_test &quot;TARGET_AVX&quot;)</span>
<span class="lineNum">    3778 </span><span class="lineCov">       3602 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3779 </span><span class="lineCov">     599529 :                         (match_test &quot;optimize_function_for_size_p (cfun)&quot;)</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :                         (match_test &quot;TARGET_SSE_LOAD0_BY_PXOR&quot;)</span>
<span class="lineNum">    3782 </span><span class="lineCov">       3602 :                           (const_string &quot;TI&quot;)</span>
<span class="lineNum">    3783 </span><span class="lineCov">       3602 :                        ]</span>
<span class="lineNum">    3784 </span><span class="lineCov">       3602 :                        (const_string &quot;V4SF&quot;))</span>
<span class="lineNum">    3785 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3786 </span><span class="lineCov">       3602 :                /* For architectures resolving dependencies on</span>
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :                   whole SSE registers use APS move to break dependency</span>
<span class="lineNum">    3788 </span><span class="lineCov">       3602 :                   chains, otherwise use short move to avoid extra work.</span>
<span class="lineNum">    3789 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3790 </span><span class="lineCov">       3602 :                   Do the same for architectures resolving dependencies on</span>
<span class="lineNum">    3791 </span><span class="lineNoCov">          0 :                   the parts.  While in DF mode it is better to always handle</span>
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                   just register parts, the SF mode is different due to lack</span>
<span class="lineNum">    3793 </span><span class="lineCov">       3602 :                   of instructions to load just part of the register.  It is</span>
<span class="lineNum">    3794 </span><span class="lineCov">       3602 :                   better to maintain the whole registers in single format</span>
<span class="lineNum">    3795 </span><span class="lineCov">       3602 :                   to avoid problems on using packed logical operations.  */</span>
<span class="lineNum">    3796 </span><span class="lineCov">       3602 :                (eq_attr &quot;alternative&quot; &quot;6&quot;)</span>
<span class="lineNum">    3797 </span><span class="lineCov">       3602 :                  (cond [(and (ior (not (match_test &quot;TARGET_PREFER_AVX256&quot;))</span>
<span class="lineNum">    3798 </span><span class="lineNoCov">          0 :                                   (not (match_test &quot;TARGET_AVX512VL&quot;)))</span>
<span class="lineNum">    3799 </span><span class="lineCov">       3602 :                              (ior (match_operand 0 &quot;ext_sse_reg_operand&quot;)</span>
<span class="lineNum">    3800 </span><span class="lineCov">       3602 :                                   (match_operand 1 &quot;ext_sse_reg_operand&quot;)))</span>
<span class="lineNum">    3801 </span><span class="lineCov">       3602 :                           (const_string &quot;V16SF&quot;)</span>
<span class="lineNum">    3802 </span><span class="lineCov">    1937295 :                         (ior (match_test &quot;TARGET_SSE_PARTIAL_REG_DEPENDENCY&quot;)</span>
<span class="lineNum">    3803 </span><span class="lineCov">    7047812 :                              (match_test &quot;TARGET_SSE_SPLIT_REGS&quot;))</span>
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :                           (const_string &quot;V4SF&quot;)</span>
<span class="lineNum">    3805 </span><span class="lineCov">       3602 :                        ]</span>
<span class="lineNum">    3806 </span><span class="lineCov">        328 :                        (const_string &quot;SF&quot;))</span>
<span class="lineNum">    3807 </span><span class="lineCov">       3602 :               ]</span>
<span class="lineNum">    3808 </span><span class="lineCov">       3602 :               (const_string &quot;SF&quot;)))</span>
<span class="lineNum">    3809 </span><span class="lineCov">    7047180 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    3810 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;9,14&quot;)</span>
<span class="lineNum">    3811 </span><span class="lineCov">       3602 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">    3812 </span><span class="lineCov">    3657071 :             (eq_attr &quot;alternative&quot; &quot;10,15&quot;)</span>
<span class="lineNum">    3813 </span><span class="lineCov">       3602 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">    3814 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3815 </span><span class="lineNoCov">          0 :            (symbol_ref &quot;true&quot;)))</span>
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    3817 </span><span class="lineCov">      12559 :      (cond [(eq_attr &quot;alternative&quot; &quot;16,17&quot;)</span>
<span class="lineNum">    3818 </span><span class="lineCov">       8957 :               (if_then_else</span>
<span class="lineNum">    3819 </span><span class="lineCov">   15020975 :                 (match_test &quot;TARGET_HARD_SF_REGS&quot;)</span>
<span class="lineNum">    3820 </span><span class="lineCov">       3602 :                 (symbol_ref &quot;false&quot;)</span>
<span class="lineNum">    3821 </span><span class="lineCov">       3602 :                 (const_string &quot;*&quot;))</span>
<span class="lineNum">    3822 </span><span class="lineNoCov">          0 :             (not (match_test &quot;TARGET_HARD_SF_REGS&quot;))</span>
<span class="lineNum">    3823 </span><span class="lineCov">       8957 :               (symbol_ref &quot;false&quot;)</span>
<span class="lineNum">    3824 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3825 </span><span class="lineCov">       3602 :            (const_string &quot;*&quot;)))])</span>
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    3827 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    3828 </span><span class="lineCov">       3602 :   [(set (match_operand 0 &quot;any_fp_register_operand&quot;)</span>
<span class="lineNum">    3829 </span><span class="lineCov">       3602 :         (match_operand 1 &quot;memory_operand&quot;))]</span>
<span class="lineNum">    3830 </span><span class="lineCov">       3602 :   &quot;reload_completed</span>
<span class="lineNum">    3831 </span><span class="lineCov">    4614834 :    &amp;&amp; (GET_MODE (operands[0]) == TFmode</span>
<span class="lineNum">    3832 </span><span class="lineCov">    4212510 :        || GET_MODE (operands[0]) == XFmode</span>
<span class="lineNum">    3833 </span><span class="lineCov">    3594472 :        || GET_MODE (operands[0]) == DFmode</span>
<span class="lineNum">    3834 </span><span class="lineCov">    4932618 :        || GET_MODE (operands[0]) == SFmode)</span>
<span class="lineNum">    3835 </span><span class="lineCov">    1427701 :    &amp;&amp; ix86_standard_x87sse_constant_load_p (insn, operands[0])&quot;</span>
<span class="lineNum">    3836 </span><span class="lineCov">      75037 :   [(set (match_dup 0) (match_dup 2))]</span>
<span class="lineNum">    3837 </span><span class="lineCov">   69658084 :   &quot;operands[2] = find_constant_src (curr_insn);&quot;)</span>
<span class="lineNum">    3838 </span><span class="lineCov">      30907 : </span>
<span class="lineNum">    3839 </span><span class="lineCov">   69661686 : (define_split</span>
<span class="lineNum">    3840 </span><span class="lineCov">       3602 :   [(set (match_operand 0 &quot;any_fp_register_operand&quot;)</span>
<span class="lineNum">    3841 </span><span class="lineCov">       3602 :         (float_extend (match_operand 1 &quot;memory_operand&quot;)))]</span>
<span class="lineNum">    3842 </span><span class="lineCov">       3602 :   &quot;reload_completed</span>
<span class="lineNum">    3843 </span><span class="lineCov">      56026 :    &amp;&amp; (GET_MODE (operands[0]) == TFmode</span>
<span class="lineNum">    3844 </span><span class="lineCov">      59628 :        || GET_MODE (operands[0]) == XFmode</span>
<span class="lineNum">    3845 </span><span class="lineCov">      48504 :        || GET_MODE (operands[0]) == DFmode)</span>
<span class="lineNum">    3846 </span><span class="lineCov">      31577 :    &amp;&amp; ix86_standard_x87sse_constant_load_p (insn, operands[0])&quot;</span>
<span class="lineNum">    3847 </span><span class="lineCov">       6533 :   [(set (match_dup 0) (match_dup 2))]</span>
<span class="lineNum">    3848 </span><span class="lineCov">       3602 :   &quot;operands[2] = find_constant_src (curr_insn);&quot;)</span>
<span class="lineNum">    3849 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3850 </span><span class="lineCov">      69211 : ;; Split the load of -0.0 or -1.0 into fldz;fchs or fld1;fchs sequence</span>
<span class="lineNum">    3851 </span><span class="lineCov">      69211 : (define_split</span>
<span class="lineNum">    3852 </span><span class="lineCov">      65609 :   [(set (match_operand:X87MODEF 0 &quot;fp_register_operand&quot;)</span>
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :         (match_operand:X87MODEF 1 &quot;immediate_operand&quot;))]</span>
<span class="lineNum">    3854 </span><span class="lineCov">       3602 :   &quot;reload_completed</span>
<span class="lineNum">    3855 </span><span class="lineCov">      92856 :    &amp;&amp; (standard_80387_constant_p (operands[1]) == 8</span>
<span class="lineNum">    3856 </span><span class="lineCov">      98231 :        || standard_80387_constant_p (operands[1]) == 9)&quot;</span>
<span class="lineNum">    3857 </span><span class="lineCov">   69643665 :   [(set (match_dup 0)(match_dup 1))</span>
<span class="lineNum">    3858 </span><span class="lineCov">  139333926 :    (set (match_dup 0)</span>
<span class="lineNum">    3859 </span><span class="lineCov">     536051 :         (neg:X87MODEF (match_dup 0)))]</span>
<a name="3860"><span class="lineNum">    3860 </span><span class="lineCov">  139580513 : {</span></a>
<span class="lineNum">    3861 </span><span class="lineCov">     133093 :   if (real_isnegzero (CONST_DOUBLE_REAL_VALUE (operands[1])))</span>
<span class="lineNum">    3862 </span><span class="lineCov">     103655 :     operands[1] = CONST0_RTX (&lt;MODE&gt;mode);</span>
<span class="lineNum">    3863 </span><span class="lineCov">      14719 :   else</span>
<span class="lineNum">    3864 </span><span class="lineCov">     134820 :     operands[1] = CONST1_RTX (&lt;MODE&gt;mode);</span>
<span class="lineNum">    3865 </span><span class="lineCov">      69211 : })</span>
<span class="lineNum">    3866 </span><span class="lineCov">      69211 : </span>
<span class="lineNum">    3867 </span><span class="lineCov">      69211 : (define_insn &quot;*swapxf&quot;</span>
<span class="lineNum">    3868 </span><span class="lineCov">       3602 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;+f&quot;)</span>
<span class="lineNum">    3869 </span><span class="lineCov">      16876 :         (match_operand:XF 1 &quot;register_operand&quot; &quot;+f&quot;))</span>
<span class="lineNum">    3870 </span><span class="lineCov">      20478 :    (set (match_dup 1)</span>
<span class="lineNum">    3871 </span><span class="lineCov">       3602 :         (match_dup 0))]</span>
<span class="lineNum">    3872 </span><span class="lineCov">      54472 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    3873 </span><span class="lineCov">      54472 : {</span>
<span class="lineNum">    3874 </span><span class="lineCov">      54472 :   if (STACK_TOP_P (operands[0]))</span>
<span class="lineNum">    3875 </span><span class="lineCov">      75037 :     return &quot;fxch\t%1&quot;;</span>
<span class="lineNum">    3876 </span><span class="lineCov">       3602 :   else</span>
<span class="lineNum">    3877 </span><span class="lineCov">      54472 :     return &quot;fxch\t%0&quot;;</span>
<span class="lineNum">    3878 </span><span class="lineCov">      71435 : }</span>
<span class="lineNum">    3879 </span><span class="lineCov">      71435 :   [(set_attr &quot;type&quot; &quot;fxch&quot;)</span>
<a name="3880"><span class="lineNum">    3880 </span><span class="lineCov">      76794 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span></a>
<span class="lineNum">    3881 </span><span class="lineCov">      76794 : </span>
<span class="lineNum">    3882 </span><span class="lineCov">     146059 : </span>
<span class="lineNum">    3883 </span><span class="lineCov">      75046 : ;; Zero extension instructions</span>
<span class="lineNum">    3884 </span><span class="lineCov">      76803 : </span>
<span class="lineNum">    3885 </span><span class="lineCov">       1748 : (define_expand &quot;zero_extendsidi2&quot;</span>
<span class="lineNum">    3886 </span><span class="lineCov">      77977 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    3887 </span><span class="lineCov">      75046 :         (zero_extend:DI (match_operand:SI 1 &quot;nonimmediate_operand&quot;)))])</span>
<span class="lineNum">    3888 </span><span class="lineCov">      75046 : </span>
<span class="lineNum">    3889 </span><span class="lineCov">       2931 : (define_insn &quot;*zero_extendsidi2&quot;</span>
<span class="lineNum">    3890 </span><span class="lineCov">       2940 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot;</span>
<span class="lineNum">    3891 </span><span class="lineCov">       6542 :                 &quot;=r,?r,?o,r   ,o,?*y,?!*y,$r,$v,$x,*x,*v,*r&quot;)</span>
<span class="lineNum">    3892 </span><span class="lineCov">       2940 :         (zero_extend:DI</span>
<span class="lineNum">    3893 </span><span class="lineCov">       6533 :          (match_operand:SI 1 &quot;x86_64_zext_operand&quot;</span>
<span class="lineNum">    3894 </span><span class="lineCov">       9473 :                 &quot;0 ,rm,r ,rmWz,0,r  ,m   ,v ,r ,m ,*x,*v,*k&quot;)))]</span>
<span class="lineNum">    3895 </span><span class="lineCov">       6542 :   &quot;&quot;</span>
<span class="lineNum">    3896 </span><span class="lineCov">      77393 : {</span>
<span class="lineNum">    3897 </span><span class="lineCov">      77393 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    3898 </span><span class="lineCov">       2931 :     {</span>
<span class="lineNum">    3899 </span><span class="lineCov">      88005 :     case TYPE_IMOVX:</span>
<span class="lineNum">    3900 </span><span class="lineCov">      79842 :       if (ix86_use_lea_for_mov (insn, operands))</span>
<span class="lineNum">    3901 </span><span class="lineCov">       3602 :         return &quot;lea{l}\t{%E1, %k0|%k0, %E1}&quot;;</span>
<span class="lineNum">    3902 </span><span class="lineCov">      32223 :       else</span>
<span class="lineNum">    3903 </span><span class="lineCov">      73350 :         return &quot;mov{l}\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    3904 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3905 </span><span class="lineCov">       3688 :     case TYPE_MULTI:</span>
<span class="lineNum">    3906 </span><span class="lineCov">      18198 :       return &quot;#&quot;;</span>
<span class="lineNum">    3907 </span><span class="lineCov">      14682 : </span>
<span class="lineNum">    3908 </span><span class="lineCov">      14682 :     case TYPE_MMXMOV:</span>
<span class="lineNum">    3909 </span><span class="lineCov">      18284 :       return &quot;movd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3910 </span><span class="lineCov">      18284 : </span>
<span class="lineNum">    3911 </span><span class="lineCov">       4642 :     case TYPE_SSEMOV:</span>
<span class="lineNum">    3912 </span><span class="lineCov">      19324 :       if (SSE_REG_P (operands[0]) &amp;&amp; SSE_REG_P (operands[1]))</span>
<span class="lineNum">    3913 </span><span class="lineCov">       3602 :         {</span>
<span class="lineNum">    3914 </span><span class="lineCov">          2 :           if (EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    3915 </span><span class="lineCov">      18200 :               || EXT_REX_SSE_REG_P (operands[1]))</span>
<span class="lineNum">    3916 </span><span class="lineCov">      18198 :             return &quot;vpmovzxdq\t{%t1, %g0|%g0, %t1}&quot;;</span>
<span class="lineNum">    3917 </span><span class="lineCov">      18198 :           else</span>
<span class="lineNum">    3918 </span><span class="lineCov">          1 :             return &quot;%vpmovzxdq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3919 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3920 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3921 </span><span class="lineCov">       4641 :       if (GENERAL_REG_P (operands[0]))</span>
<span class="lineNum">    3922 </span><span class="lineCov">     136156 :         return &quot;%vmovd\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    3923 </span><span class="lineCov">      18112 : </span>
<span class="lineNum">    3924 </span><span class="lineCov">       3602 :       return &quot;%vmovd\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    3925 </span><span class="lineCov">     263972 : </span>
<span class="lineNum">    3926 </span><span class="lineCov">      18116 :     case TYPE_MSKMOV:</span>
<span class="lineNum">    3927 </span><span class="lineCov">      18116 :       return &quot;kmovd\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    3928 </span><span class="lineCov">      18112 : </span>
<span class="lineNum">    3929 </span><span class="lineCov">       3602 :     default:</span>
<span class="lineNum">    3930 </span><span class="lineCov">      18112 :       gcc_unreachable ();</span>
<span class="lineNum">    3931 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    3932 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3933 </span><span class="lineNoCov">          0 :   [(set (attr &quot;isa&quot;)</span>
<span class="lineNum">    3934 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,2&quot;)</span>
<span class="lineNum">    3935 </span><span class="lineCov">       3602 :               (const_string &quot;nox64&quot;)</span>
<span class="lineNum">    3936 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;3&quot;)</span>
<span class="lineNum">    3937 </span><span class="lineCov">       3602 :               (const_string &quot;x64&quot;)</span>
<span class="lineNum">    3938 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;7,8,9&quot;)</span>
<span class="lineNum">    3939 </span><span class="lineNoCov">          0 :               (const_string &quot;sse2&quot;)</span>
<span class="lineNum">    3940 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;10&quot;)</span>
<span class="lineNum">    3941 </span><span class="lineCov">       3602 :               (const_string &quot;sse4&quot;)</span>
<span class="lineNum">    3942 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;11&quot;)</span>
<span class="lineNum">    3943 </span><span class="lineCov">       3602 :               (const_string &quot;avx512f&quot;)</span>
<span class="lineNum">    3944 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;12&quot;)</span>
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :               (const_string &quot;x64_avx512bw&quot;)</span>
<span class="lineNum">    3946 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    3947 </span><span class="lineCov">       3602 :            (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3948 </span><span class="lineCov">       3602 :    (set (attr &quot;type&quot;)</span>
<span class="lineNum">    3949 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;0,1,2,4&quot;)</span>
<span class="lineNum">    3950 </span><span class="lineCov">       3602 :               (const_string &quot;multi&quot;)</span>
<span class="lineNum">    3951 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;5,6&quot;)</span>
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :               (const_string &quot;mmxmov&quot;)</span>
<span class="lineNum">    3953 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">    3954 </span><span class="lineCov">       3602 :               (if_then_else (match_test &quot;TARGET_64BIT&quot;)</span>
<span class="lineNum">    3955 </span><span class="lineCov">       3602 :                 (const_string &quot;ssemov&quot;)</span>
<span class="lineNum">    3956 </span><span class="lineCov">       3602 :                 (const_string &quot;multi&quot;))</span>
<span class="lineNum">    3957 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;8,9,10,11&quot;)</span>
<span class="lineNum">    3958 </span><span class="lineCov">       3602 :               (const_string &quot;ssemov&quot;)</span>
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :             (eq_attr &quot;alternative&quot; &quot;12&quot;)</span>
<span class="lineNum">    3960 </span><span class="lineNoCov">          0 :               (const_string &quot;mskmov&quot;)</span>
<span class="lineNum">    3961 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3962 </span><span class="lineCov">       3602 :            (const_string &quot;imovx&quot;)))</span>
<span class="lineNum">    3963 </span><span class="lineCov">       3602 :    (set (attr &quot;prefix_extra&quot;)</span>
<a name="3964"><span class="lineNum">    3964 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;alternative&quot; &quot;10,11&quot;)</span></a>
<span class="lineNum">    3965 </span><span class="lineCov">       3602 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    3966 </span><span class="lineCov">      23917 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3967 </span><span class="lineCov">       3602 :    (set (attr &quot;prefix&quot;)</span>
<span class="lineNum">    3968 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">    3969 </span><span class="lineCov">       3602 :        (const_string &quot;maybe_vex&quot;)</span>
<span class="lineNum">    3970 </span><span class="lineCov">       3602 :        (const_string &quot;orig&quot;)))</span>
<span class="lineNum">    3971 </span><span class="lineCov">       3602 :    (set (attr &quot;prefix_0f&quot;)</span>
<span class="lineNum">    3972 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    3973 </span><span class="lineCov">       3602 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">    3974 </span><span class="lineCov">       3602 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    3975 </span><span class="lineCov">       3602 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    3976 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;5,6&quot;)</span>
<span class="lineNum">    3977 </span><span class="lineCov">       3602 :               (const_string &quot;DI&quot;)</span>
<span class="lineNum">    3978 </span><span class="lineCov">       3602 :             (and (eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">    3979 </span><span class="lineCov">       3602 :                  (match_test &quot;TARGET_64BIT&quot;))</span>
<span class="lineNum">    3980 </span><span class="lineCov">       3602 :               (const_string &quot;TI&quot;)</span>
<span class="lineNum">    3981 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;8,10,11&quot;)</span>
<span class="lineNum">    3982 </span><span class="lineCov">       3602 :               (const_string &quot;TI&quot;)</span>
<span class="lineNum">    3983 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3984 </span><span class="lineCov">       3602 :            (const_string &quot;SI&quot;)))</span>
<span class="lineNum">    3985 </span><span class="lineCov">       3602 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    3986 </span><span class="lineCov">       3602 :      (cond [(eq_attr &quot;alternative&quot; &quot;7&quot;)</span>
<span class="lineNum">    3987 </span><span class="lineCov">       3602 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_FROM_VEC&quot;)</span>
<span class="lineNum">    3988 </span><span class="lineCov">       3602 :             (eq_attr &quot;alternative&quot; &quot;5,8&quot;)</span>
<span class="lineNum">    3989 </span><span class="lineCov">       3602 :               (symbol_ref &quot;TARGET_INTER_UNIT_MOVES_TO_VEC&quot;)</span>
<span class="lineNum">    3990 </span><span class="lineCov">       3602 :            ]</span>
<span class="lineNum">    3991 </span><span class="lineCov">       3602 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    3992 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    3993 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    3994 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    3995 </span><span class="lineCov">       3602 :         (zero_extend:DI (match_operand:SI 1 &quot;memory_operand&quot;)))]</span>
<span class="lineNum">    3996 </span><span class="lineCov">       3798 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    3997 </span><span class="lineCov">       3602 :   [(set (match_dup 4) (const_int 0))]</span>
<span class="lineNum">    3998 </span><span class="lineCov">       3602 :   &quot;split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[3], &amp;operands[4]);&quot;)</span>
<span class="lineNum">    3999 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4000 </span><span class="lineCov">     214165 : (define_split</span>
<span class="lineNum">    4001 </span><span class="lineCov">     214165 :   [(set (match_operand:DI 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">    4002 </span><span class="lineCov">     104519 :         (zero_extend:DI (match_operand:SI 1 &quot;general_reg_operand&quot;)))]</span>
<span class="lineNum">    4003 </span><span class="lineCov">     313760 :   &quot;!TARGET_64BIT &amp;&amp; reload_completed</span>
<span class="lineNum">    4004 </span><span class="lineCov">       9404 :    &amp;&amp; REGNO (operands[0]) == REGNO (operands[1])&quot;</span>
<span class="lineNum">    4005 </span><span class="lineCov">       4989 :   [(set (match_dup 4) (const_int 0))]</span>
<span class="lineNum">    4006 </span><span class="lineCov">       3602 :   &quot;split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[3], &amp;operands[4]);&quot;)</span>
<span class="lineNum">    4007 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4008 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    4009 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;nonimmediate_gr_operand&quot;)</span>
<span class="lineNum">    4010 </span><span class="lineCov">       3602 :         (zero_extend:DI (match_operand:SI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    4011 </span><span class="lineCov">     398016 :   &quot;!TARGET_64BIT &amp;&amp; reload_completed</span>
<span class="lineNum">    4012 </span><span class="lineCov">     213058 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    4013 </span><span class="lineCov">     519900 :   [(set (match_dup 3) (match_dup 1))</span>
<span class="lineNum">    4014 </span><span class="lineCov">     386844 :    (set (match_dup 4) (const_int 0))]</span>
<span class="lineNum">    4015 </span><span class="lineCov">       3602 :   &quot;split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[3], &amp;operands[4]);&quot;)</span>
<span class="lineNum">    4016 </span><span class="lineCov">     385173 : </span>
<span class="lineNum">    4017 </span><span class="lineCov">       3602 : (define_mode_attr kmov_isa</span>
<span class="lineNum">    4018 </span><span class="lineCov">      77446 :   [(QI &quot;avx512dq&quot;) (HI &quot;avx512f&quot;) (SI &quot;avx512bw&quot;) (DI &quot;avx512bw&quot;)])</span>
<span class="lineNum">    4019 </span><span class="lineCov">      77446 : </span>
<span class="lineNum">    4020 </span><span class="lineCov">       3602 : (define_insn &quot;zero_extend&lt;mode&gt;di2&quot;</span>
<span class="lineNum">    4021 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,*r&quot;)</span>
<span class="lineNum">    4022 </span><span class="lineCov">       3602 :         (zero_extend:DI</span>
<span class="lineNum">    4023 </span><span class="lineCov">       3602 :          (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m,*k&quot;)))]</span>
<span class="lineNum">    4024 </span><span class="lineCov">     116458 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    4025 </span><span class="lineCov">       3602 :   &quot;@</span>
<span class="lineNum">    4026 </span><span class="lineCov">       4128 :    movz{&lt;imodesuffix&gt;l|x}\t{%1, %k0|%k0, %1}</span>
<span class="lineNum">    4027 </span><span class="lineCov">       3602 :    kmov&lt;mskmodesuffix&gt;\t{%1, %k0|%k0, %1}&quot;</span>
<span class="lineNum">    4028 </span><span class="lineCov">       3602 :   [(set_attr &quot;isa&quot; &quot;*,&lt;kmov_isa&gt;&quot;)</span>
<span class="lineNum">    4029 </span><span class="lineCov">       3602 :    (set_attr &quot;type&quot; &quot;imovx,mskmov&quot;)</span>
<span class="lineNum">    4030 </span><span class="lineCov">       3602 :    (set_attr &quot;mode&quot; &quot;SI,&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4031 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4032 </span><span class="lineCov">       3602 : (define_expand &quot;zero_extend&lt;mode&gt;si2&quot;</span>
<span class="lineNum">    4033 </span><span class="lineCov">       3602 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4034 </span><span class="lineCov">       3602 :         (zero_extend:SI (match_operand:SWI12 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    4035 </span><span class="lineCov">       3602 :   &quot;&quot;</span>
<span class="lineNum">    4036 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    4037 </span><span class="lineCov">       3602 :   if (TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun))</span>
<span class="lineNum">    4038 </span><span class="lineCov">       3602 :     {</span>
<span class="lineNum">    4039 </span><span class="lineCov">       3602 :       operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">    4040 </span><span class="lineCov">       3602 :       emit_insn (gen_zero_extend&lt;mode&gt;si2_and (operands[0], operands[1]));</span>
<span class="lineNum">    4041 </span><span class="lineCov">       3602 :       DONE;</span>
<span class="lineNum">    4042 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    4043 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    4044 </span><span class="lineCov">       6376 : </span>
<span class="lineNum">    4045 </span><span class="lineCov">       3602 : (define_insn_and_split &quot;zero_extend&lt;mode&gt;si2_and&quot;</span>
<span class="lineNum">    4046 </span><span class="lineCov">       3602 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r,?&amp;&lt;r&gt;&quot;)</span>
<span class="lineNum">    4047 </span><span class="lineCov">       4989 :         (zero_extend:SI</span>
<span class="lineNum">    4048 </span><span class="lineCov">       4989 :           (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;0,&lt;r&gt;m&quot;)))</span>
<span class="lineNum">    4049 </span><span class="lineCov">       3602 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    4050 </span><span class="lineCov">       5076 :   &quot;TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun)&quot;</span>
<span class="lineNum">    4051 </span><span class="lineCov">       4671 :   &quot;#&quot;</span>
<span class="lineNum">    4052 </span><span class="lineCov">       3602 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    4053 </span><span class="lineCov">      14490 :   [(parallel [(set (match_dup 0) (and:SI (match_dup 0) (match_dup 2)))</span>
<span class="lineNum">    4054 </span><span class="lineCov">       4989 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    4055 </span><span class="lineCov">       5971 : {</span>
<span class="lineNum">    4056 </span><span class="lineCov">      10433 :   if (!REG_P (operands[1])</span>
<span class="lineNum">    4057 </span><span class="lineCov">       4989 :       || REGNO (operands[0]) != REGNO (operands[1]))</span>
<span class="lineNum">    4058 </span><span class="lineCov">       9046 :     {</span>
<span class="lineNum">    4059 </span><span class="lineCov">       4989 :       ix86_expand_clear (operands[0]);</span>
<span class="lineNum">    4060 </span><span class="lineCov">       4989 : </span>
<span class="lineNum">    4061 </span><span class="lineCov">      11820 :       gcc_assert (!TARGET_PARTIAL_REG_STALL);</span>
<span class="lineNum">    4062 </span><span class="lineCov">      10433 :       emit_insn (gen_movstrict&lt;mode&gt;</span>
<span class="lineNum">    4063 </span><span class="lineCov">      10433 :                   (gen_lowpart (&lt;MODE&gt;mode, operands[0]), operands[1]));</span>
<span class="lineNum">    4064 </span><span class="lineCov">      10433 :       DONE;</span>
<span class="lineNum">    4065 </span><span class="lineCov">      10433 :     }</span>
<span class="lineNum">    4066 </span><span class="lineCov">       9046 : </span>
<span class="lineNum">    4067 </span><span class="lineCov">       4989 :   operands[2] = GEN_INT (GET_MODE_MASK (&lt;MODE&gt;mode));</span>
<span class="lineNum">    4068 </span><span class="lineCov">       9046 : }</span>
<span class="lineNum">    4069 </span><span class="lineCov">       4989 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    4070 </span><span class="lineCov">       9046 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    4071 </span><span class="lineCov">       9046 : </span>
<span class="lineNum">    4072 </span><span class="lineCov">      14490 : (define_insn &quot;*zero_extend&lt;mode&gt;si2&quot;</span>
<span class="lineNum">    4073 </span><span class="lineCov">       9046 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r,*r&quot;)</span>
<span class="lineNum">    4074 </span><span class="lineCov">     186171 :         (zero_extend:SI</span>
<span class="lineNum">    4075 </span><span class="lineCov">       9046 :           (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m,*k&quot;)))]</span>
<span class="lineNum">    4076 </span><span class="lineCov">     417502 :   &quot;!(TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun))&quot;</span>
<span class="lineNum">    4077 </span><span class="lineCov">       9046 :   &quot;@</span>
<span class="lineNum">    4078 </span><span class="lineCov">       3602 :    movz{&lt;imodesuffix&gt;l|x}\t{%1, %0|%0, %1}</span>
<span class="lineNum">    4079 </span><span class="lineCov">       3602 :    kmov&lt;mskmodesuffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4080 </span><span class="lineCov">     243472 :   [(set_attr &quot;isa&quot; &quot;*,&lt;kmov_isa&gt;&quot;)</span>
<span class="lineNum">    4081 </span><span class="lineCov">     243472 :    (set_attr &quot;type&quot; &quot;imovx,mskmov&quot;)</span>
<span class="lineNum">    4082 </span><span class="lineCov">     141246 :    (set_attr &quot;mode&quot; &quot;SI,&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    4083 </span><span class="lineCov">     241488 : </span>
<span class="lineNum">    4084 </span><span class="lineCov">     418613 : (define_expand &quot;zero_extendqihi2&quot;</span>
<span class="lineNum">    4085 </span><span class="lineCov">     164946 :   [(set (match_operand:HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4086 </span><span class="lineCov">     204427 :         (zero_extend:HI (match_operand:QI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    4087 </span><span class="lineCov">     180727 :   &quot;&quot;</span>
<span class="lineNum">    4088 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    4089 </span><span class="lineCov">     357852 :   if (TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun))</span>
<span class="lineNum">    4090 </span><span class="lineCov">       3602 :     {</span>
<span class="lineNum">    4091 </span><span class="lineCov">       3602 :       operands[1] = force_reg (QImode, operands[1]);</span>
<span class="lineNum">    4092 </span><span class="lineCov">     180727 :       emit_insn (gen_zero_extendqihi2_and (operands[0], operands[1]));</span>
<span class="lineNum">    4093 </span><span class="lineCov">     180727 :       DONE;</span>
<span class="lineNum">    4094 </span><span class="lineCov">     180727 :     }</span>
<span class="lineNum">    4095 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    4096 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4097 </span><span class="lineCov">       3602 : (define_insn_and_split &quot;zero_extendqihi2_and&quot;</span>
<span class="lineNum">    4098 </span><span class="lineCov">       3602 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=r,?&amp;q&quot;)</span>
<span class="lineNum">    4099 </span><span class="lineCov">       3602 :         (zero_extend:HI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;0,qm&quot;)))</span>
<span class="lineNum">    4100 </span><span class="lineCov">       3602 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    4101 </span><span class="lineCov">      17546 :   &quot;TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun)&quot;</span>
<span class="lineNum">    4102 </span><span class="lineCov">       4412 :   &quot;#&quot;</span>
<span class="lineNum">    4103 </span><span class="lineCov">      43083 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    4104 </span><span class="lineCov">      43083 :   [(parallel [(set (match_dup 0) (and:SI (match_dup 0) (const_int 255)))</span>
<span class="lineNum">    4105 </span><span class="lineCov">       3602 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    4106 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    4107 </span><span class="lineCov">      43083 :   if (!REG_P (operands[1])</span>
<span class="lineNum">    4108 </span><span class="lineCov">       3602 :       || REGNO (operands[0]) != REGNO (operands[1]))</span>
<span class="lineNum">    4109 </span><span class="lineCov">      37285 :     {</span>
<span class="lineNum">    4110 </span><span class="lineCov">      37285 :       ix86_expand_clear (operands[0]);</span>
<span class="lineNum">    4111 </span><span class="lineCov">      37285 : </span>
<span class="lineNum">    4112 </span><span class="lineCov">      28312 :       gcc_assert (!TARGET_PARTIAL_REG_STALL);</span>
<span class="lineNum">    4113 </span><span class="lineCov">      13791 :       emit_insn (gen_movstrictqi</span>
<span class="lineNum">    4114 </span><span class="lineCov">      32959 :                   (gen_lowpart (QImode, operands[0]), operands[1]));</span>
<span class="lineNum">    4115 </span><span class="lineCov">       3608 :       DONE;</span>
<span class="lineNum">    4116 </span><span class="lineCov">      20734 :     }</span>
<span class="lineNum">    4117 </span><span class="lineCov">      13791 : </span>
<span class="lineNum">    4118 </span><span class="lineCov">      10545 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    4119 </span><span class="lineCov">      19391 : }</span>
<span class="lineNum">    4120 </span><span class="lineCov">      10545 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    4121 </span><span class="lineCov">      12448 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    4122 </span><span class="lineCov">      12448 : </span>
<span class="lineNum">    4123 </span><span class="lineCov">      10545 : ; zero extend to SImode to avoid partial register stalls</span>
<span class="lineNum">    4124 </span><span class="lineCov">      10545 : (define_insn &quot;*zero_extendqihi2&quot;</span>
<span class="lineNum">    4125 </span><span class="lineCov">      16431 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=r,*r&quot;)</span>
<span class="lineNum">    4126 </span><span class="lineCov">      21248 :         (zero_extend:HI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;qm,*k&quot;)))]</span>
<span class="lineNum">    4127 </span><span class="lineCov">      27302 :   &quot;!(TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun))&quot;</span>
<span class="lineNum">    4128 </span><span class="lineCov">       3602 :   &quot;@</span>
<span class="lineNum">    4129 </span><span class="lineCov">       3602 :    movz{bl|x}\t{%1, %k0|%k0, %1}</span>
<span class="lineNum">    4130 </span><span class="lineCov">       3602 :    kmovb\t{%1, %k0|%k0, %1}&quot;</span>
<span class="lineNum">    4131 </span><span class="lineCov">       3602 :   [(set_attr &quot;isa&quot; &quot;*,avx512dq&quot;)</span>
<span class="lineNum">    4132 </span><span class="lineCov">      12402 :    (set_attr &quot;type&quot; &quot;imovx,mskmov&quot;)</span>
<span class="lineNum">    4133 </span><span class="lineCov">      12402 :    (set_attr &quot;mode&quot; &quot;SI,QI&quot;)])</span>
<span class="lineNum">    4134 </span><span class="lineCov">      12402 : </span>
<span class="lineNum">    4135 </span><span class="lineCov">      12466 : (define_insn_and_split &quot;*zext&lt;mode&gt;_doubleword_and&quot;</span>
<span class="lineNum">    4136 </span><span class="lineCov">       3666 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=&amp;&lt;r&gt;&quot;)</span>
<span class="lineNum">    4137 </span><span class="lineCov">      12443 :         (zero_extend:DI (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m&quot;)))]</span>
<span class="lineNum">    4138 </span><span class="lineCov">       4659 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2</span>
<span class="lineNum">    4139 </span><span class="lineCov">      87221 :    &amp;&amp; TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun)&quot;</span>
<span class="lineNum">    4140 </span><span class="lineCov">       3643 :   &quot;#&quot;</span>
<span class="lineNum">    4141 </span><span class="lineCov">      21202 :   &quot;&amp;&amp; reload_completed &amp;&amp; GENERAL_REG_P (operands[0])&quot;</span>
<span class="lineNum">    4142 </span><span class="lineCov">       3643 :   [(set (match_dup 2) (const_int 0))]</span>
<span class="lineNum">    4143 </span><span class="lineCov">     193488 : {</span>
<span class="lineNum">    4144 </span><span class="lineCov">      12418 :   split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[0], &amp;operands[2]);</span>
<span class="lineNum">    4145 </span><span class="lineCov">      12418 : </span>
<span class="lineNum">    4146 </span><span class="lineCov">      12418 :   emit_move_insn (operands[0], const0_rtx);</span>
<span class="lineNum">    4147 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4148 </span><span class="lineCov">       3602 :   gcc_assert (!TARGET_PARTIAL_REG_STALL);</span>
<span class="lineNum">    4149 </span><span class="lineCov">       3602 :   emit_insn (gen_movstrict&lt;mode&gt;</span>
<span class="lineNum">    4150 </span><span class="lineCov">       3602 :              (gen_lowpart (&lt;MODE&gt;mode, operands[0]), operands[1]));</span>
<span class="lineNum">    4151 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    4152 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4153 </span><span class="lineCov">       3602 : (define_insn_and_split &quot;*zext&lt;mode&gt;_doubleword&quot;</span>
<span class="lineNum">    4154 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4155 </span><span class="lineCov">       3602 :         (zero_extend:DI (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m&quot;)))]</span>
<span class="lineNum">    4156 </span><span class="lineCov">      98858 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2</span>
<span class="lineNum">    4157 </span><span class="lineCov">       4554 :    &amp;&amp; !(TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun))&quot;</span>
<span class="lineNum">    4158 </span><span class="lineCov">       3602 :   &quot;#&quot;</span>
<span class="lineNum">    4159 </span><span class="lineCov">       4454 :   &quot;&amp;&amp; reload_completed &amp;&amp; GENERAL_REG_P (operands[0])&quot;</span>
<span class="lineNum">    4160 </span><span class="lineCov">      98119 :   [(set (match_dup 0) (zero_extend:SI (match_dup 1)))</span>
<span class="lineNum">    4161 </span><span class="lineCov">       3815 :    (set (match_dup 2) (const_int 0))]</span>
<span class="lineNum">    4162 </span><span class="lineCov">      28926 :   &quot;split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[0], &amp;operands[2]);&quot;)</span>
<span class="lineNum">    4163 </span><span class="lineCov">     226595 : </span>
<span class="lineNum">    4164 </span><span class="lineCov">      24488 : (define_insn_and_split &quot;*zextsi_doubleword&quot;</span>
<span class="lineNum">    4165 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4166 </span><span class="lineCov">       3602 :         (zero_extend:DI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))]</span>
<span class="lineNum">    4167 </span><span class="lineCov">     205709 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2&quot;</span>
<span class="lineNum">    4168 </span><span class="lineCov">       3602 :   &quot;#&quot;</span>
<span class="lineNum">    4169 </span><span class="lineCov">      11909 :   &quot;&amp;&amp; reload_completed &amp;&amp; GENERAL_REG_P (operands[0])&quot;</span>
<span class="lineNum">    4170 </span><span class="lineCov">       3602 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    4171 </span><span class="lineCov">       3602 :    (set (match_dup 2) (const_int 0))]</span>
<span class="lineNum">    4172 </span><span class="lineCov">       3602 :   &quot;split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[0], &amp;operands[2]);&quot;)</span>
<span class="lineNum">    4173 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4174 </span><span class="lineCov">       3602 : ;; Sign extension instructions</span>
<span class="lineNum">    4175 </span><span class="lineCov">     425303 : </span>
<span class="lineNum">    4176 </span><span class="lineCov">     425303 : (define_expand &quot;extendsidi2&quot;</span>
<a name="4177"><span class="lineNum">    4177 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">    4178 </span><span class="lineCov">     323077 :         (sign_extend:DI (match_operand:SI 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    4179 </span><span class="lineCov">     323077 :   &quot;&quot;</span>
<span class="lineNum">    4180 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    4181 </span><span class="lineCov">     849676 :   if (!TARGET_64BIT)</span>
<span class="lineNum">    4182 </span><span class="lineCov">     317260 :     {</span>
<span class="lineNum">    4183 </span><span class="lineCov">     200355 :       emit_insn (gen_extendsidi2_1 (operands[0], operands[1]));</span>
<span class="lineNum">    4184 </span><span class="lineCov">     200355 :       DONE;</span>
<span class="lineNum">    4185 </span><span class="lineCov">     200355 :     }</span>
<span class="lineNum">    4186 </span><span class="lineCov">     200355 : })</span>
<span class="lineNum">    4187 </span><span class="lineCov">     200355 : </span>
<span class="lineNum">    4188 </span><span class="lineCov">     200355 : (define_insn &quot;*extendsidi2_rex64&quot;</span>
<span class="lineNum">    4189 </span><span class="lineCov">     200355 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=*a,r&quot;)</span>
<span class="lineNum">    4190 </span><span class="lineCov">       3602 :         (sign_extend:DI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;*0,rm&quot;)))]</span>
<span class="lineNum">    4191 </span><span class="lineCov">     601189 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    4192 </span><span class="lineCov">      88877 :   &quot;@</span>
<span class="lineNum">    4193 </span><span class="lineCov">       3602 :    {cltq|cdqe}</span>
<span class="lineNum">    4194 </span><span class="lineCov">      88877 :    movs{lq|x}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4195 </span><span class="lineCov">      88877 :   [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    4196 </span><span class="lineCov">      44026 :    (set_attr &quot;mode&quot; &quot;DI&quot;)</span>
<span class="lineNum">    4197 </span><span class="lineCov">      44026 :    (set_attr &quot;prefix_0f&quot; &quot;0&quot;)</span>
<span class="lineNum">    4198 </span><span class="lineCov">       3602 :    (set_attr &quot;modrm&quot; &quot;0,1&quot;)])</span>
<span class="lineNum">    4199 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4200 </span><span class="lineCov">       4028 : (define_insn &quot;extendsidi2_1&quot;</span>
<span class="lineNum">    4201 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=*A,r,?r,?*o&quot;)</span>
<span class="lineNum">    4202 </span><span class="lineCov">       3602 :         (sign_extend:DI (match_operand:SI 1 &quot;register_operand&quot; &quot;0,0,r,r&quot;)))</span>
<a name="4203"><span class="lineNum">    4203 </span><span class="lineCov">       3815 :    (clobber (reg:CC FLAGS_REG))</span></a>
<span class="lineNum">    4204 </span><span class="lineCov">       3815 :    (clobber (match_scratch:SI 2 &quot;=X,X,X,&amp;r&quot;))]</span>
<span class="lineNum">    4205 </span><span class="lineCov">       8859 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">    4206 </span><span class="lineCov">      19131 :   &quot;#&quot;)</span>
<span class="lineNum">    4207 </span><span class="lineCov">       9274 : </span>
<span class="lineNum">    4208 </span><span class="lineCov">       9478 : ;; Split the memory case.  If the source register doesn't die, it will stay</span>
<span class="lineNum">    4209 </span><span class="lineCov">      14367 : ;; this way, if it does die, following peephole2s take care of it.</span>
<span class="lineNum">    4210 </span><span class="lineCov">     264126 : (define_split</span>
<span class="lineNum">    4211 </span><span class="lineCov">     264330 :   [(set (match_operand:DI 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    4212 </span><span class="lineCov">       3815 :         (sign_extend:DI (match_operand:SI 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4213 </span><span class="lineCov">      78545 :    (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">    4214 </span><span class="lineCov">      78758 :    (clobber (match_operand:SI 2 &quot;register_operand&quot;))]</span>
<span class="lineNum">    4215 </span><span class="lineCov">       5366 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    4216 </span><span class="lineCov">       4726 :   [(const_int 0)]</span>
<span class="lineNum">    4217 </span><span class="lineCov">       8958 : {</span>
<span class="lineNum">    4218 </span><span class="lineCov">     301802 :   split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[3], &amp;operands[4]);</span>
<span class="lineNum">    4219 </span><span class="lineCov">     199070 : </span>
<span class="lineNum">    4220 </span><span class="lineCov">      19196 :   emit_move_insn (operands[3], operands[1]);</span>
<span class="lineNum">    4221 </span><span class="lineCov">       6916 : </span>
<span class="lineNum">    4222 </span><span class="lineCov">      20257 :   /* Generate a cltd if possible and doing so it profitable.  */</span>
<span class="lineNum">    4223 </span><span class="lineCov">       3602 :   if ((optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)</span>
<span class="lineNum">    4224 </span><span class="lineCov">       3602 :       &amp;&amp; REGNO (operands[1]) == AX_REG</span>
<span class="lineNum">    4225 </span><span class="lineCov">       3611 :       &amp;&amp; REGNO (operands[2]) == DX_REG)</span>
<span class="lineNum">    4226 </span><span class="lineCov">       3611 :     {</span>
<span class="lineNum">    4227 </span><span class="lineCov">     293141 :       emit_insn (gen_ashrsi3_cvt (operands[2], operands[1], GEN_INT (31)));</span>
<span class="lineNum">    4228 </span><span class="lineCov">       3611 :     }</span>
<span class="lineNum">    4229 </span><span class="lineCov">       3602 :   else</span>
<span class="lineNum">    4230 </span><span class="lineCov">      17087 :     {</span>
<span class="lineNum">    4231 </span><span class="lineCov">      17078 :       emit_move_insn (operands[2], operands[1]);</span>
<span class="lineNum">    4232 </span><span class="lineCov">     582662 :       emit_insn (gen_ashrsi3_cvt (operands[2], operands[2], GEN_INT (31)));</span>
<span class="lineNum">    4233 </span><span class="lineCov">     296446 :     }</span>
<span class="lineNum">    4234 </span><span class="lineCov">     296468 :   emit_move_insn (operands[4], operands[2]);</span>
<span class="lineNum">    4235 </span><span class="lineCov">     293154 :   DONE;</span>
<span class="lineNum">    4236 </span><span class="lineCov">     585976 : })</span>
<span class="lineNum">    4237 </span><span class="lineCov">     293154 : </span>
<span class="lineNum">    4238 </span><span class="lineCov">     296468 : ;; Peepholes for the case where the source register does die, after</span>
<span class="lineNum">    4239 </span><span class="lineCov">       3624 : ;; being split with the above splitter.</span>
<span class="lineNum">    4240 </span><span class="lineCov">       3624 : (define_peephole2</span>
<span class="lineNum">    4241 </span><span class="lineCov">       3646 :   [(set (match_operand:SI 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    4242 </span><span class="lineCov">       3602 :         (match_operand:SI 1 &quot;general_reg_operand&quot;))</span>
<span class="lineNum">    4243 </span><span class="lineCov">       4544 :    (set (match_operand:SI 2 &quot;general_reg_operand&quot;) (match_dup 1))</span>
<span class="lineNum">    4244 </span><span class="lineCov">       3624 :    (parallel [(set (match_dup 2)</span>
<span class="lineNum">    4245 </span><span class="lineCov">       4544 :                    (ashiftrt:SI (match_dup 2) (const_int 31)))</span>
<span class="lineNum">    4246 </span><span class="lineCov">       4544 :                (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    4247 </span><span class="lineCov">       3602 :    (set (match_operand:SI 3 &quot;memory_operand&quot;) (match_dup 2))]</span>
<span class="lineNum">    4248 </span><span class="lineCov">       6202 :   &quot;REGNO (operands[1]) != REGNO (operands[2])</span>
<span class="lineNum">    4249 </span><span class="lineCov">       4442 :    &amp;&amp; peep2_reg_dead_p (2, operands[1])</span>
<span class="lineNum">    4250 </span><span class="lineCov">       4359 :    &amp;&amp; peep2_reg_dead_p (4, operands[2])</span>
<span class="lineNum">    4251 </span><span class="lineCov">       4359 :    &amp;&amp; !reg_mentioned_p (operands[2], operands[3])&quot;</span>
<span class="lineNum">    4252 </span><span class="lineCov">       3685 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    4253 </span><span class="lineCov">       4359 :    (parallel [(set (match_dup 1) (ashiftrt:SI (match_dup 1) (const_int 31)))</span>
<span class="lineNum">    4254 </span><span class="lineCov">       4359 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    4255 </span><span class="lineCov">       4522 :    (set (match_dup 3) (match_dup 1))])</span>
<span class="lineNum">    4256 </span><span class="lineCov">     134251 : </span>
<span class="lineNum">    4257 </span><span class="lineCov">     132411 : (define_peephole2</span>
<span class="lineNum">    4258 </span><span class="lineCov">       4522 :   [(set (match_operand:SI 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">    4259 </span><span class="lineCov">     131697 :         (match_operand:SI 1 &quot;general_reg_operand&quot;))</span>
<span class="lineNum">    4260 </span><span class="lineCov">     131697 :    (parallel [(set (match_operand:SI 2 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">    4261 </span><span class="lineCov">       5442 :                    (ashiftrt:SI (match_dup 1) (const_int 31)))</span>
<span class="lineNum">    4262 </span><span class="lineCov">     133019 :                (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    4263 </span><span class="lineCov">     260492 :    (set (match_operand:SI 3 &quot;memory_operand&quot;) (match_dup 2))]</span>
<span class="lineNum">    4264 </span><span class="lineCov">     131179 :   &quot;/* cltd is shorter than sarl $31, %eax */</span>
<span class="lineNum">    4265 </span><span class="lineCov">       4497 :    !optimize_function_for_size_p (cfun)</span>
<span class="lineNum">    4266 </span><span class="lineCov">       5296 :    &amp;&amp; REGNO (operands[1]) == AX_REG</span>
<span class="lineNum">    4267 </span><span class="lineCov">       5537 :    &amp;&amp; REGNO (operands[2]) == DX_REG</span>
<span class="lineNum">    4268 </span><span class="lineCov">       3648 :    &amp;&amp; peep2_reg_dead_p (2, operands[1])</span>
<span class="lineNum">    4269 </span><span class="lineCov">       4518 :    &amp;&amp; peep2_reg_dead_p (3, operands[2])</span>
<span class="lineNum">    4270 </span><span class="lineCov">       5530 :    &amp;&amp; !reg_mentioned_p (operands[2], operands[3])&quot;</span>
<span class="lineNum">    4271 </span><span class="lineCov">       4405 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    4272 </span><span class="lineCov">       5578 :    (parallel [(set (match_dup 1) (ashiftrt:SI (match_dup 1) (const_int 31)))</span>
<span class="lineNum">    4273 </span><span class="lineCov">       5486 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    4274 </span><span class="lineCov">       5626 :    (set (match_dup 3) (match_dup 1))])</span>
<span class="lineNum">    4275 </span><span class="lineCov">       5626 : </span>
<span class="lineNum">    4276 </span><span class="lineCov">       3602 : ;; Extend to register case.  Optimize case where source and destination</span>
<span class="lineNum">    4277 </span><span class="lineCov">       4614 : ;; registers match and cases where we can use cltd.</span>
<span class="lineNum">    4278 </span><span class="lineCov">       4614 : (define_split</span>
<span class="lineNum">    4279 </span><span class="lineCov">       4614 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4280 </span><span class="lineCov">      92380 :         (sign_extend:DI (match_operand:SI 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4281 </span><span class="lineCov">      92380 :    (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">    4282 </span><span class="lineCov">      13025 :    (clobber (match_scratch:SI 2))]</span>
<span class="lineNum">    4283 </span><span class="lineCov">      83969 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    4284 </span><span class="lineCov">      87982 :   [(const_int 0)]</span>
<span class="lineNum">    4285 </span><span class="lineCov">       6693 : {</span>
<span class="lineNum">    4286 </span><span class="lineCov">      79566 :   split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[3], &amp;operands[4]);</span>
<span class="lineNum">    4287 </span><span class="lineCov">  487016659 : </span>
<span class="lineNum">    4288 </span><span class="lineCov">  486942482 :   if (REGNO (operands[3]) != REGNO (operands[1]))</span>
<span class="lineNum">    4289 </span><span class="lineCov">  486943057 :     emit_move_insn (operands[3], operands[1]);</span>
<span class="lineNum">    4290 </span><span class="lineCov">       4631 : </span>
<span class="lineNum">    4291 </span><span class="lineCov">       4631 :   /* Generate a cltd if possible and doing so it profitable.  */</span>
<span class="lineNum">    4292 </span><span class="lineCov">       5206 :   if ((optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)</span>
<span class="lineNum">    4293 </span><span class="lineCov">  409033891 :       &amp;&amp; REGNO (operands[3]) == AX_REG</span>
<span class="lineNum">    4294 </span><span class="lineCov">       3874 :       &amp;&amp; REGNO (operands[4]) == DX_REG)</span>
<span class="lineNum">    4295 </span><span class="lineCov">       4359 :     {</span>
<span class="lineNum">    4296 </span><span class="lineCov">       4359 :       emit_insn (gen_ashrsi3_cvt (operands[4], operands[3], GEN_INT (31)));</span>
<span class="lineNum">    4297 </span><span class="lineCov">  253212041 :       DONE;</span>
<span class="lineNum">    4298 </span><span class="lineCov">       4359 :     }</span>
<span class="lineNum">    4299 </span><span class="lineCov">       4359 : </span>
<span class="lineNum">    4300 </span><span class="lineCov">       4359 :   if (REGNO (operands[4]) != REGNO (operands[1]))</span>
<span class="lineNum">    4301 </span><span class="lineCov">  214257013 :     emit_move_insn (operands[4], operands[1]);</span>
<span class="lineNum">    4302 </span><span class="lineCov">       4359 : </span>
<span class="lineNum">    4303 </span><span class="lineCov">       4359 :   emit_insn (gen_ashrsi3_cvt (operands[4], operands[4], GEN_INT (31)));</span>
<span class="lineNum">    4304 </span><span class="lineCov">       4359 :   DONE;</span>
<span class="lineNum">    4305 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    4306 </span><span class="lineCov">       4359 : </span>
<span class="lineNum">    4307 </span><span class="lineCov">  175301228 : (define_insn &quot;extend&lt;mode&gt;di2&quot;</span>
<span class="lineNum">    4308 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4309 </span><span class="lineCov">       3602 :         (sign_extend:DI</span>
<span class="lineNum">    4310 </span><span class="lineCov">       3602 :          (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m&quot;)))]</span>
<span class="lineNum">    4311 </span><span class="lineCov">      43934 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    4312 </span><span class="lineCov">       3602 :   &quot;movs{&lt;imodesuffix&gt;q|x}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4313 </span><span class="lineCov">       4359 :   [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    4314 </span><span class="lineCov">       3602 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    4315 </span><span class="lineCov">      12896 : </span>
<span class="lineNum">    4316 </span><span class="lineCov">      12896 : (define_insn &quot;extendhisi2&quot;</span>
<span class="lineNum">    4317 </span><span class="lineCov">      12896 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=*a,r&quot;)</span>
<span class="lineNum">    4318 </span><span class="lineCov">       3602 :         (sign_extend:SI (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;*0,rm&quot;)))]</span>
<span class="lineNum">    4319 </span><span class="lineCov">      24377 :   &quot;&quot;</span>
<a name="4320"><span class="lineNum">    4320 </span><span class="lineCov">      44689 : {</span></a>
<span class="lineNum">    4321 </span><span class="lineCov">      43839 :   switch (get_attr_prefix_0f (insn))</span>
<span class="lineNum">    4322 </span><span class="lineCov">      32891 :     {</span>
<span class="lineNum">    4323 </span><span class="lineCov">       5863 :     case 0:</span>
<span class="lineNum">    4324 </span><span class="lineCov">       8036 :       return &quot;{cwtl|cwde}&quot;;</span>
<span class="lineNum">    4325 </span><span class="lineCov">      21464 :     default:</span>
<span class="lineNum">    4326 </span><span class="lineCov">      28071 :       return &quot;movs{wl|x}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    4327 </span><span class="lineCov">       4511 :     }</span>
<span class="lineNum">    4328 </span><span class="lineCov">       3646 : }</span>
<span class="lineNum">    4329 </span><span class="lineCov">       3646 :   [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<a name="4330"><span class="lineNum">    4330 </span><span class="lineCov">       8080 :    (set_attr &quot;mode&quot; &quot;SI&quot;)</span></a>
<span class="lineNum">    4331 </span><span class="lineCov">       8036 :    (set (attr &quot;prefix_0f&quot;)</span>
<span class="lineNum">    4332 </span><span class="lineCov">       8533 :      ;; movsx is short decodable while cwtl is vector decoded.</span>
<span class="lineNum">    4333 </span><span class="lineCov">       3646 :      (if_then_else (and (eq_attr &quot;cpu&quot; &quot;!k6&quot;)</span>
<span class="lineNum">    4334 </span><span class="lineCov">       4934 :                         (eq_attr &quot;alternative&quot; &quot;0&quot;))</span>
<span class="lineNum">    4335 </span><span class="lineCov">       6266 :         (const_string &quot;0&quot;)</span>
<span class="lineNum">    4336 </span><span class="lineCov">       3646 :         (const_string &quot;1&quot;)))</span>
<span class="lineNum">    4337 </span><span class="lineCov">       3646 :    (set (attr &quot;znver1_decode&quot;)</span>
<span class="lineNum">    4338 </span><span class="lineCov">       6257 :      (if_then_else (eq_attr &quot;prefix_0f&quot; &quot;0&quot;)</span>
<span class="lineNum">    4339 </span><span class="lineCov">       4462 :         (const_string &quot;double&quot;)</span>
<span class="lineNum">    4340 </span><span class="lineCov">       3646 :         (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    4341 </span><span class="lineCov">       4531 :    (set (attr &quot;modrm&quot;)</span>
<span class="lineNum">    4342 </span><span class="lineCov">       5372 :      (if_then_else (eq_attr &quot;prefix_0f&quot; &quot;0&quot;)</span>
<span class="lineNum">    4343 </span><span class="lineCov">       3646 :         (const_string &quot;0&quot;)</span>
<span class="lineNum">    4344 </span><span class="lineCov">       3602 :         (const_string &quot;1&quot;)))])</span>
<span class="lineNum">    4345 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4346 </span><span class="lineCov">       3602 : (define_insn &quot;*extendhisi2_zext&quot;</span>
<span class="lineNum">    4347 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=*a,r&quot;)</span>
<span class="lineNum">    4348 </span><span class="lineCov">       3602 :         (zero_extend:DI</span>
<span class="lineNum">    4349 </span><span class="lineCov">       3602 :          (sign_extend:SI</span>
<span class="lineNum">    4350 </span><span class="lineCov">       3646 :           (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;*0,rm&quot;))))]</span>
<span class="lineNum">    4351 </span><span class="lineCov">       3617 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    4352 </span><span class="lineCov">       3653 : {</span>
<span class="lineNum">    4353 </span><span class="lineCov">       3652 :   switch (get_attr_prefix_0f (insn))</span>
<span class="lineNum">    4354 </span><span class="lineCov">       3646 :     {</span>
<span class="lineNum">    4355 </span><span class="lineCov">       3627 :     case 0:</span>
<span class="lineNum">    4356 </span><span class="lineCov">       3627 :       return &quot;{cwtl|cwde}&quot;;</span>
<span class="lineNum">    4357 </span><span class="lineCov">       3632 :     default:</span>
<span class="lineNum">    4358 </span><span class="lineCov">       3607 :       return &quot;movs{wl|x}\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    4359 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    4360 </span><span class="lineCov">       3602 : }</span>
<span class="lineNum">    4361 </span><span class="lineCov">       3602 :   [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<a name="4362"><span class="lineNum">    4362 </span><span class="lineCov">   25876740 :    (set_attr &quot;mode&quot; &quot;SI&quot;)</span></a>
<span class="lineNum">    4363 </span><span class="lineCov">   25878957 :    (set (attr &quot;prefix_0f&quot;)</span>
<span class="lineNum">    4364 </span><span class="lineCov">   25882472 :      ;; movsx is short decodable while cwtl is vector decoded.</span>
<span class="lineNum">    4365 </span><span class="lineCov">       5819 :      (if_then_else (and (eq_attr &quot;cpu&quot; &quot;!k6&quot;)</span>
<span class="lineNum">    4366 </span><span class="lineCov">       3602 :                         (eq_attr &quot;alternative&quot; &quot;0&quot;))</span>
<span class="lineNum">    4367 </span><span class="lineCov">       3602 :         (const_string &quot;0&quot;)</span>
<span class="lineNum">    4368 </span><span class="lineCov">   19996333 :         (const_string &quot;1&quot;)))</span>
<span class="lineNum">    4369 </span><span class="lineCov">       3602 :    (set (attr &quot;modrm&quot;)</span>
<span class="lineNum">    4370 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;prefix_0f&quot; &quot;0&quot;)</span>
<span class="lineNum">    4371 </span><span class="lineCov">       3602 :         (const_string &quot;0&quot;)</span>
<span class="lineNum">    4372 </span><span class="lineCov">   15291953 :         (const_string &quot;1&quot;)))])</span>
<span class="lineNum">    4373 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4374 </span><span class="lineCov">       3602 : (define_insn &quot;extendqisi2&quot;</span>
<span class="lineNum">    4375 </span><span class="lineCov">       3602 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4376 </span><span class="lineCov">   10587845 :         (sign_extend:SI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;qm&quot;)))]</span>
<span class="lineNum">    4377 </span><span class="lineCov">       3602 :   &quot;&quot;</span>
<span class="lineNum">    4378 </span><span class="lineCov">       3602 :   &quot;movs{bl|x}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4379 </span><span class="lineCov">       3602 :    [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    4380 </span><span class="lineCov">       3602 :     (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    4381 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4382 </span><span class="lineCov">    8235791 : (define_insn &quot;*extendqisi2_zext&quot;</span>
<span class="lineNum">    4383 </span><span class="lineCov">       3602 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4384 </span><span class="lineCov">       3602 :         (zero_extend:DI</span>
<span class="lineNum">    4385 </span><span class="lineCov">       3602 :           (sign_extend:SI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;qm&quot;))))]</span>
<span class="lineNum">    4386 </span><span class="lineCov">       3626 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    4387 </span><span class="lineCov">       3603 :   &quot;movs{bl|x}\t{%1, %k0|%k0, %1}&quot;</span>
<span class="lineNum">    4388 </span><span class="lineCov">       3602 :    [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    4389 </span><span class="lineCov">       3602 :     (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    4390 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4391 </span><span class="lineCov">       3602 : (define_insn &quot;extendqihi2&quot;</span>
<span class="lineNum">    4392 </span><span class="lineCov">       3602 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=*a,r&quot;)</span>
<span class="lineNum">    4393 </span><span class="lineCov">       3602 :         (sign_extend:HI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;*0,qm&quot;)))]</span>
<span class="lineNum">    4394 </span><span class="lineCov">       3602 :   &quot;&quot;</span>
<span class="lineNum">    4395 </span><span class="lineCov">       9334 : {</span>
<span class="lineNum">    4396 </span><span class="lineCov">       9334 :   switch (get_attr_prefix_0f (insn))</span>
<span class="lineNum">    4397 </span><span class="lineCov">       3602 :     {</span>
<span class="lineNum">    4398 </span><span class="lineCov">       3602 :     case 0:</span>
<span class="lineNum">    4399 </span><span class="lineCov">       3602 :       return &quot;{cbtw|cbw}&quot;;</span>
<span class="lineNum">    4400 </span><span class="lineCov">       9069 :     default:</span>
<span class="lineNum">    4401 </span><span class="lineCov">       9069 :       return &quot;movs{bw|x}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    4402 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    4403 </span><span class="lineCov">       3602 : }</span>
<span class="lineNum">    4404 </span><span class="lineCov">       3602 :   [(set_attr &quot;type&quot; &quot;imovx&quot;)</span>
<a name="4405"><span class="lineNum">    4405 </span><span class="lineCov">       3602 :    (set_attr &quot;mode&quot; &quot;HI&quot;)</span></a>
<span class="lineNum">    4406 </span><span class="lineCov">       3602 :    (set (attr &quot;prefix_0f&quot;)</span>
<span class="lineNum">    4407 </span><span class="lineCov">       9492 :      ;; movsx is short decodable while cwtl is vector decoded.</span>
<span class="lineNum">    4408 </span><span class="lineCov">       3602 :      (if_then_else (and (eq_attr &quot;cpu&quot; &quot;!k6&quot;)</span>
<span class="lineNum">    4409 </span><span class="lineCov">       3602 :                         (eq_attr &quot;alternative&quot; &quot;0&quot;))</span>
<span class="lineNum">    4410 </span><span class="lineCov">       3602 :         (const_string &quot;0&quot;)</span>
<span class="lineNum">    4411 </span><span class="lineCov">       3602 :         (const_string &quot;1&quot;)))</span>
<span class="lineNum">    4412 </span><span class="lineCov">       3602 :    (set (attr &quot;modrm&quot;)</span>
<span class="lineNum">    4413 </span><span class="lineCov">       3602 :      (if_then_else (eq_attr &quot;prefix_0f&quot; &quot;0&quot;)</span>
<span class="lineNum">    4414 </span><span class="lineCov">       3602 :         (const_string &quot;0&quot;)</span>
<span class="lineNum">    4415 </span><span class="lineCov">       3602 :         (const_string &quot;1&quot;)))])</span>
<span class="lineNum">    4416 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4417 </span><span class="lineCov">       3602 : ;; Conversions between float and double.</span>
<span class="lineNum">    4418 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4419 </span><span class="lineCov">       3602 : ;; These are all no-ops in the model used for the 80387.</span>
<span class="lineNum">    4420 </span><span class="lineCov">       3602 : ;; So just emit moves.</span>
<span class="lineNum">    4421 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4422 </span><span class="lineCov">       3602 : ;; %%% Kill these when call knows how to work out a DFmode push earlier.</span>
<span class="lineNum">    4423 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    4424 </span><span class="lineCov">       3602 :   [(set (match_operand:DF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    4425 </span><span class="lineCov">       3602 :         (float_extend:DF (match_operand:SF 1 &quot;fp_register_operand&quot;)))]</span>
<span class="lineNum">    4426 </span><span class="lineCov">       3602 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    4427 </span><span class="lineCov">       3602 :   [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (const_int -8)))</span>
<span class="lineNum">    4428 </span><span class="lineCov">       3602 :    (set (mem:DF (reg:P SP_REG)) (float_extend:DF (match_dup 1)))])</span>
<span class="lineNum">    4429 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4430 </span><span class="lineCov">       3602 : (define_split</span>
<span class="lineNum">    4431 </span><span class="lineCov">       3602 :   [(set (match_operand:XF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">    4432 </span><span class="lineCov">       3602 :         (float_extend:XF (match_operand:MODEF 1 &quot;fp_register_operand&quot;)))]</span>
<span class="lineNum">    4433 </span><span class="lineCov">       3602 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    4434 </span><span class="lineCov">       3602 :   [(set (reg:P SP_REG) (plus:P (reg:P SP_REG) (match_dup 2)))</span>
<span class="lineNum">    4435 </span><span class="lineCov">       3602 :    (set (mem:XF (reg:P SP_REG)) (float_extend:XF (match_dup 1)))]</span>
<span class="lineNum">    4436 </span><span class="lineCov">       3602 :   &quot;operands[2] = GEN_INT (-GET_MODE_SIZE (XFmode));&quot;)</span>
<span class="lineNum">    4437 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4438 </span><span class="lineCov">       3602 : (define_expand &quot;extendsfdf2&quot;</span>
<span class="lineNum">    4439 </span><span class="lineCov">       3602 :   [(set (match_operand:DF 0 &quot;nonimm_ssenomem_operand&quot;)</span>
<span class="lineNum">    4440 </span><span class="lineCov">       3602 :         (float_extend:DF (match_operand:SF 1 &quot;general_operand&quot;)))]</span>
<span class="lineNum">    4441 </span><span class="lineCov">       3602 :   &quot;TARGET_80387 || (TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    4442 </span><span class="lineCov">       3602 : {</span>
<span class="lineNum">    4443 </span><span class="lineCov">       3602 :   /* ??? Needed for compress_float_constant since all fp constants</span>
<span class="lineNum">    4444 </span><span class="lineCov">       3602 :      are TARGET_LEGITIMATE_CONSTANT_P.  */</span>
<span class="lineNum">    4445 </span><span class="lineCov">       3602 :   if (CONST_DOUBLE_P (operands[1]))</span>
<span class="lineNum">    4446 </span><span class="lineCov">       3602 :     {</span>
<span class="lineNum">    4447 </span><span class="lineCov">       3602 :       if ((!TARGET_SSE2 || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">    4448 </span><span class="lineCov">       3602 :           &amp;&amp; standard_80387_constant_p (operands[1]) &gt; 0)</span>
<span class="lineNum">    4449 </span><span class="lineCov">       3602 :         {</span>
<span class="lineNum">    4450 </span><span class="lineCov">       3602 :           operands[1] = simplify_const_unary_operation</span>
<span class="lineNum">    4451 </span><span class="lineCov">       3602 :             (FLOAT_EXTEND, DFmode, operands[1], SFmode);</span>
<span class="lineNum">    4452 </span><span class="lineCov">       3602 :           emit_move_insn_1 (operands[0], operands[1]);</span>
<span class="lineNum">    4453 </span><span class="lineCov">       3602 :           DONE;</span>
<span class="lineNum">    4454 </span><span class="lineCov">       3602 :         }</span>
<span class="lineNum">    4455 </span><span class="lineCov">       3602 :       operands[1] = validize_mem (force_const_mem (SFmode, operands[1]));</span>
<span class="lineNum">    4456 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    4457 </span><span class="lineCov">       3602 : })</span>
<span class="lineNum">    4458 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4459 </span><span class="lineCov">       3602 : (define_insn &quot;*extendsfdf2&quot;</span>
<span class="lineNum">    4460 </span><span class="lineCov">       3602 :   [(set (match_operand:DF 0 &quot;nonimm_ssenomem_operand&quot; &quot;=f,m,v&quot;)</span>
<span class="lineNum">    4461 </span><span class="lineCov">       3602 :         (float_extend:DF</span>
<span class="lineNum">    4462 </span><span class="lineCov">       3602 :           (match_operand:SF 1 &quot;nonimmediate_operand&quot; &quot;fm,f,vm&quot;)))]</span>
<span class="lineNum">    4463 </span><span class="lineCov">      37234 :   &quot;TARGET_80387 || (TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    4464 </span><span class="lineCov">      18645 : {</span>
<span class="lineNum">    4465 </span><span class="lineCov">       9492 :   switch (which_alternative)</span>
<span class="lineNum">    4466 </span><span class="lineCov">       3602 :     {</span>
<span class="lineNum">    4467 </span><span class="lineCov">     242522 :     case 0:</span>
<span class="lineNum">    4468 </span><span class="lineCov">     242522 :     case 1:</span>
<span class="lineNum">    4469 </span><span class="lineCov">       5177 :       return output_387_reg_move (insn, operands);</span>
<span class="lineNum">    4470 </span><span class="lineCov">     227295 : </span>
<span class="lineNum">    4471 </span><span class="lineCov">       3602 :     case 2:</span>
<span class="lineNum">    4472 </span><span class="lineCov">     172865 :       return &quot;%vcvtss2sd\t{%1, %d0|%d0, %1}&quot;;</span>
<span class="lineNum">    4473 </span><span class="lineCov">     342128 : </span>
<span class="lineNum">    4474 </span><span class="lineCov">       3602 :     default:</span>
<span class="lineNum">    4475 </span><span class="lineCov">       3602 :       gcc_unreachable ();</span>
<span class="lineNum">    4476 </span><span class="lineCov">       3602 :     }</span>
<span class="lineNum">    4477 </span><span class="lineCov">       3602 : }</span>
<span class="lineNum">    4478 </span><span class="lineCov">       3602 :   [(set_attr &quot;type&quot; &quot;fmov,fmov,ssecvt&quot;)</span>
<a name="4479"><span class="lineNum">    4479 </span><span class="lineCov">       3602 :    (set_attr &quot;prefix&quot; &quot;orig,orig,maybe_vex&quot;)</span></a>
<span class="lineNum">    4480 </span><span class="lineCov">      15530 :    (set_attr &quot;mode&quot; &quot;SF,XF,DF&quot;)</span>
<span class="lineNum">    4481 </span><span class="lineCov">      23131 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    4482 </span><span class="lineCov">       3602 :      (if_then_else</span>
<span class="lineNum">    4483 </span><span class="lineCov">       3602 :        (match_test (&quot;TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH&quot;))</span>
<span class="lineNum">    4484 </span><span class="lineCov">       3602 :        (if_then_else</span>
<span class="lineNum">    4485 </span><span class="lineCov">       3603 :          (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">    4486 </span><span class="lineCov">       3603 :          (symbol_ref &quot;TARGET_MIX_SSE_I387&quot;)</span>
<span class="lineNum">    4487 </span><span class="lineCov">       3602 :          (symbol_ref &quot;true&quot;))</span>
<span class="lineNum">    4488 </span><span class="lineCov">       3602 :        (if_then_else</span>
<span class="lineNum">    4489 </span><span class="lineCov">       3602 :          (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">    4490 </span><span class="lineCov">       3602 :          (symbol_ref &quot;true&quot;)</span>
<span class="lineNum">    4491 </span><span class="lineCov">       3602 :          (symbol_ref &quot;false&quot;))))])</span>
<span class="lineNum">    4492 </span><span class="lineCov">       3602 : </span>
<span class="lineNum">    4493 </span><span class="lineCov">       3604 : /* For converting SF(xmm2) to DF(xmm1), use the following code instead of</span>
<span class="lineNum">    4494 </span><span class="lineCov">       3602 :    cvtss2sd:</span>
<span class="lineNum">    4495 </span><span class="lineCov">       3602 :       unpcklps xmm2,xmm2   ; packed conversion might crash on signaling NaNs</span>
<span class="lineNum">    4496 </span><span class="lineCov">       3602 :       cvtps2pd xmm2,xmm1</span>
<span class="lineNum">    4497 </span><span class="lineCov">       3602 :    We do the conversion post reload to avoid producing of 128bit spills</span>
<span class="lineNum">    4498 </span><span class="lineCov">      15530 :    that might lead to ICE on 32bit target.  The sequence unlikely combine</span>
<span class="lineNum">    4499 </span><span class="lineCov">      15530 :    anyway.  */</span>
<span class="lineNum">    4500 </span><span class="lineCov">      15530 : (define_split</span>
<span class="lineNum">    4501 </span><span class="lineCov">      27458 :   [(set (match_operand:DF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    4502 </span><span class="lineCov">       3602 :         (float_extend:DF</span>
<span class="lineNum">    4503 </span><span class="lineCov">      27458 :           (match_operand:SF 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    4504 </span><span class="lineCov">      30249 :   &quot;TARGET_USE_VECTOR_FP_CONVERTS</span>
<span class="lineNum">    4505 </span><span class="lineCov">      15545 :    &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">    4506 </span><span class="lineCov">      15545 :    &amp;&amp; reload_completed</span>
<span class="lineNum">    4507 </span><span class="lineCov">      42192 :    &amp;&amp; (!EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    4508 </span><span class="lineCov">      15530 :        || TARGET_AVX512VL)&quot;</span>
<span class="lineNum">    4509 </span><span class="lineCov">      15545 :    [(set (match_dup 2)</span>
<span class="lineNum">    4510 </span><span class="lineCov">      36470 :          (float_extend:V2DF</span>
<span class="lineNum">    4511 </span><span class="lineCov">       3602 :            (vec_select:V2SF</span>
<span class="lineNum">    4512 </span><span class="lineCov">       3602 :              (match_dup 3)</span>
<span class="lineNum">    4513 </span><span class="lineCov">       3602 :              (parallel [(const_int 0) (const_int 1)]))))]</span>
<span class="lineNum">    4514 </span><span class="lineCov">       3617 : {</span>
<span class="lineNum">    4515 </span><span class="lineCov">       3602 :   operands[2] = lowpart_subreg (V2DFmode, operands[0], DFmode);</span>
<span class="lineNum">    4516 </span><span class="lineCov">       3617 :   operands[3] = lowpart_subreg (V4SFmode, operands[0], DFmode);</span>
<span class="lineNum">    4517 </span><span class="lineCov">       3617 :   /* Use movss for loading from memory, unpcklps reg, reg for registers.</span>
<span class="lineNum">    4518 </span><span class="lineCov">       3617 :      Try to avoid move when unpacking can be done in source.  */</span>
<span class="lineNum">    4519 </span><span class="lineCov">       3617 :   if (REG_P (operands[1]))</span>
<span class="lineNum">    4520 </span><span class="lineCov">       3617 :     {</span>
<span class="lineNum">    4521 </span><span class="lineCov">       3617 :       /* If it is unsafe to overwrite upper half of source, we need</span>
<span class="lineNum">    4522 </span><span class="lineCov">       3602 :          to move to destination and unpack there.  */</span>
<span class="lineNum">    4523 </span><span class="lineCov">       3617 :       if (REGNO (operands[0]) != REGNO (operands[1])</span>
<span class="lineNum">    4524 </span><span class="lineCov">       3602 :           || (EXT_REX_SSE_REG_P (operands[1])</span>
<span class="lineNum">    4525 </span><span class="lineCov">       3602 :               &amp;&amp; !TARGET_AVX512VL))</span>
<span class="lineNum">    4526 </span><span class="lineCov">       3602 :         {</span>
<span class="lineNum">    4527 </span><span class="lineCov">       3602 :           rtx tmp = lowpart_subreg (SFmode, operands[0], DFmode);</span>
<span class="lineNum">    4528 </span><span class="lineCov">       3602 :           emit_move_insn (tmp, operands[1]);</span>
<span class="lineNum">    4529 </span><span class="lineCov">       3602 :         }</span>
<span class="lineNum">    4530 </span><span class="lineCov">       3602 :       else</span>
<span class="lineNum">    4531 </span><span class="lineCov">       3602 :         operands[3] = lowpart_subreg (V4SFmode, operands[1], SFmode);</span>
<span class="lineNum">    4532 </span><span class="lineCov">       3602 :       /* FIXME: vec_interleave_lowv4sf for AVX512VL should allow</span>
<span class="lineNum">    4533 </span><span class="lineCov">       3602 :          =v, v, then vbroadcastss will be only needed for AVX512F without</span>
<span class="lineNum">    4534 </span><span class="lineCov">       3602 :          AVX512VL.  */</span>
<span class="lineNum">    4535 </span>            :       if (!EXT_REX_SSE_REGNO_P (REGNO (operands[3])))
<span class="lineNum">    4536 </span><span class="lineNoCov">          0 :         emit_insn (gen_vec_interleave_lowv4sf (operands[3], operands[3],</span>
<span class="lineNum">    4537 </span><span class="lineNoCov">          0 :                                                operands[3]));</span>
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :       else</span>
<span class="lineNum">    4539 </span>            :         {
<span class="lineNum">    4540 </span>            :           rtx tmp = lowpart_subreg (V16SFmode, operands[3], V4SFmode);
<span class="lineNum">    4541 </span>            :           emit_insn (gen_avx512f_vec_dupv16sf_1 (tmp, tmp));
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4543 </span><span class="lineCov">  252300404 :     }</span>
<span class="lineNum">    4544 </span>            :   else
<span class="lineNum">    4545 </span><span class="lineCov">  252300404 :     emit_insn (gen_vec_setv4sf_0 (operands[3],</span>
<span class="lineNum">    4546 </span>            :                                   CONST0_RTX (V4SFmode), operands[1]));
<span class="lineNum">    4547 </span><span class="lineCov">  252300404 : })</span>
<span class="lineNum">    4548 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4549 </span><span class="lineCov">      12760 : ;; It's more profitable to split and then extend in the same register.</span>
<span class="lineNum">    4550 </span><span class="lineCov">      12760 : (define_peephole2</span>
<span class="lineNum">    4551 </span><span class="lineCov">      12760 :   [(set (match_operand:DF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    4552 </span><span class="lineCov">      12775 :         (float_extend:DF</span>
<span class="lineNum">    4553 </span><span class="lineCov">         30 :           (match_operand:SF 1 &quot;memory_operand&quot;)))]</span>
<span class="lineNum">    4554 </span><span class="lineCov">       2752 :   &quot;TARGET_SPLIT_MEM_OPND_FOR_FP_CONVERTS</span>
<span class="lineNum">    4555 </span><span class="lineNoCov">          0 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">    4556 </span><span class="lineCov">       4730 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">    4557 </span><span class="lineCov">         15 :    (set (match_dup 0) (float_extend:DF (match_dup 2)))]</span>
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 :   &quot;operands[2] = lowpart_subreg (SFmode, operands[0], DFmode);&quot;)</span>
<span class="lineNum">    4559 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4560 </span><span class="lineNoCov">          0 : ;; Break partial reg stall for cvtss2sd.  This splitter should split</span>
<span class="lineNum">    4561 </span><span class="lineCov">         24 : ;; late in the pass sequence (after register rename pass),</span>
<span class="lineNum">    4562 </span><span class="lineCov">       4742 : ;; so allocated registers won't change anymore.</span>
<span class="lineNum">    4563 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4564 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    4565 </span><span class="lineCov">      22013 :   [(set (match_operand:DF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    4566 </span><span class="lineCov">      30022 :         (float_extend:DF</span>
<span class="lineNum">    4567 </span><span class="lineCov">      30018 :           (match_operand:SF 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    4568 </span><span class="lineCov">      36705 :   &quot;TARGET_SSE_PARTIAL_REG_DEPENDENCY &amp;&amp; epilogue_completed</span>
<span class="lineNum">    4569 </span><span class="lineCov">       6462 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">    4570 </span><span class="lineCov">       5809 :    &amp;&amp; (!REG_P (operands[1])</span>
<span class="lineNum">    4571 </span><span class="lineCov">      11895 :        || REGNO (operands[0]) != REGNO (operands[1]))</span>
<span class="lineNum">    4572 </span><span class="lineCov">       3460 :    &amp;&amp; (!EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    4573 </span><span class="lineCov">         25 :        || TARGET_AVX512VL)&quot;</span>
<span class="lineNum">    4574 </span><span class="lineCov">      33241 :   [(set (match_dup 0)</span>
<span class="lineNum">    4575 </span><span class="lineCov">       5520 :         (vec_merge:V2DF</span>
<span class="lineNum">    4576 </span><span class="lineCov">       2060 :           (vec_duplicate:V2DF</span>
<a name="4577"><span class="lineNum">    4577 </span><span class="lineCov">      88852 :             (float_extend:DF</span></a>
<span class="lineNum">    4578 </span><span class="lineCov">      88852 :               (match_dup 1)))</span>
<span class="lineNum">    4579 </span><span class="lineCov">     799121 :           (match_dup 0)</span>
<span class="lineNum">    4580 </span><span class="lineNoCov">          0 :           (const_int 1)))]</span>
<span class="lineNum">    4581 </span><span class="lineCov">     790428 : {</span>
<span class="lineNum">    4582 </span><span class="lineCov">     710269 :   operands[0] = lowpart_subreg (V2DFmode, operands[0], DFmode);</span>
<span class="lineNum">    4583 </span><span class="lineCov">     710272 :   emit_move_insn (operands[0], CONST0_RTX (V2DFmode));</span>
<span class="lineNum">    4584 </span><span class="lineCov">     710269 : })</span>
<span class="lineNum">    4585 </span><span class="lineCov">     710269 : </span>
<span class="lineNum">    4586 </span>            : (define_expand &quot;extend&lt;mode&gt;xf2&quot;
<span class="lineNum">    4587 </span><span class="lineCov">     390073 :   [(set (match_operand:XF 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4588 </span><span class="lineCov">     390154 :         (float_extend:XF (match_operand:MODEF 1 &quot;general_operand&quot;)))]</span>
<span class="lineNum">    4589 </span><span class="lineCov">     390154 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    4590 </span><span class="lineCov">     390154 : {</span>
<span class="lineNum">    4591 </span><span class="lineCov">     390088 :   /* ??? Needed for compress_float_constant since all fp constants</span>
<span class="lineNum">    4592 </span><span class="lineCov">         15 :      are TARGET_LEGITIMATE_CONSTANT_P.  */</span>
<span class="lineNum">    4593 </span><span class="lineCov">      95434 :   if (CONST_DOUBLE_P (operands[1]))</span>
<span class="lineNum">    4594 </span><span class="lineCov">      95434 :     {</span>
<span class="lineNum">    4595 </span><span class="lineCov">      95434 :       if (standard_80387_constant_p (operands[1]) &gt; 0)</span>
<span class="lineNum">    4596 </span><span class="lineCov">      30667 :         {</span>
<span class="lineNum">    4597 </span><span class="lineCov">      95615 :           operands[1] = simplify_const_unary_operation</span>
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :             (FLOAT_EXTEND, XFmode, operands[1], &lt;MODE&gt;mode);</span>
<span class="lineNum">    4599 </span><span class="lineCov">          7 :           emit_move_insn_1 (operands[0], operands[1]);</span>
<span class="lineNum">    4600 </span><span class="lineCov">          7 :           DONE;</span>
<span class="lineNum">    4601 </span><span class="lineCov">          7 :         }</span>
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :       operands[1] = validize_mem (force_const_mem (&lt;MODE&gt;mode, operands[1]));</span>
<span class="lineNum">    4603 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    4604 </span><span class="lineCov">         15 : })</span>
<span class="lineNum">    4605 </span><span class="lineCov">         15 : </span>
<span class="lineNum">    4606 </span><span class="lineCov">         15 : (define_insn &quot;*extend&lt;mode&gt;xf2_i387&quot;</span>
<span class="lineNum">    4607 </span><span class="lineNoCov">          0 :   [(set (match_operand:XF 0 &quot;nonimmediate_operand&quot; &quot;=f,m&quot;)</span>
<span class="lineNum">    4608 </span><span class="lineNoCov">          0 :         (float_extend:XF</span>
<span class="lineNum">    4609 </span><span class="lineNoCov">          0 :           (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;fm,f&quot;)))]</span>
<span class="lineNum">    4610 </span><span class="lineCov">     169263 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    4611 </span><span class="lineCov">      19529 :   &quot;* return output_387_reg_move (insn, operands);&quot;</span>
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<a name="4613"><span class="lineNum">    4613 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;,XF&quot;)])</span></a>
<span class="lineNum">    4614 </span><span class="lineCov">      41714 : </span>
<span class="lineNum">    4615 </span><span class="lineCov">      46052 : ;; %%% This seems like bad news.</span>
<span class="lineNum">    4616 </span><span class="lineNoCov">          0 : ;; This cannot output into an f-reg because there is no way to be sure</span>
<span class="lineNum">    4617 </span><span class="lineNoCov">          0 : ;; of truncating in that case.  Otherwise this is just like a simple move</span>
<span class="lineNum">    4618 </span><span class="lineNoCov">          0 : ;; insn.  So we pretend we can output to a reg in order to get better</span>
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 : ;; register preferencing, but we really use a stack slot.</span>
<span class="lineNum">    4620 </span><span class="lineCov">       6920 : </span>
<span class="lineNum">    4621 </span><span class="lineCov">       3485 : ;; Conversion from DFmode to SFmode.</span>
<a name="4622"><span class="lineNum">    4622 </span><span class="lineCov">       3485 : </span></a>
<span class="lineNum">    4623 </span><span class="lineCov">       3485 : (define_insn &quot;truncdfsf2&quot;</span>
<span class="lineNum">    4624 </span><span class="lineCov">        385 :   [(set (match_operand:SF 0 &quot;nonimm_ssenomem_operand&quot; &quot;=m,f,v&quot;)</span>
<span class="lineNum">    4625 </span><span class="lineCov">       3460 :         (float_truncate:SF</span>
<span class="lineNum">    4626 </span><span class="lineCov">       3460 :           (match_operand:DF 1 &quot;register_ssemem_operand&quot; &quot;f,f,vm&quot;)))]</span>
<span class="lineNum">    4627 </span><span class="lineCov">      11080 :   &quot;TARGET_80387 || (TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    4628 </span><span class="lineCov">      77699 : {</span>
<span class="lineNum">    4629 </span><span class="lineCov">      26160 :   switch (which_alternative)</span>
<span class="lineNum">    4630 </span><span class="lineCov">       9504 :     {</span>
<span class="lineNum">    4631 </span><span class="lineCov">      81679 :     case 0:</span>
<span class="lineNum">    4632 </span><span class="lineCov">        564 :     case 1:</span>
<span class="lineNum">    4633 </span><span class="lineCov">        588 :       return output_387_reg_move (insn, operands);</span>
<span class="lineNum">    4634 </span><span class="lineCov">        385 : </span>
<span class="lineNum">    4635 </span><span class="lineCov">        385 :     case 2:</span>
<span class="lineNum">    4636 </span><span class="lineCov">       3845 :       return &quot;%vcvtsd2ss\t{%1, %d0|%d0, %1}&quot;;</span>
<span class="lineNum">    4637 </span><span class="lineCov">       3460 : </span>
<span class="lineNum">    4638 </span><span class="lineCov">        115 :     default:</span>
<span class="lineNum">    4639 </span><span class="lineCov">        115 :       gcc_unreachable ();</span>
<span class="lineNum">    4640 </span><span class="lineCov">         48 :     }</span>
<span class="lineNum">    4641 </span><span class="lineCov">         68 : }</span>
<span class="lineNum">    4642 </span>            :   [(set_attr &quot;type&quot; &quot;fmov,fmov,ssecvt&quot;)
<a name="4643"><span class="lineNum">    4643 </span><span class="lineCov">      61852 :    (set_attr &quot;mode&quot; &quot;SF&quot;)</span></a>
<span class="lineNum">    4644 </span><span class="lineCov">         30 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    4645 </span><span class="lineCov">      71763 :      (if_then_else</span>
<span class="lineNum">    4646 </span><span class="lineCov">     162137 :        (match_test (&quot;TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH&quot;))</span>
<span class="lineNum">    4647 </span><span class="lineCov">      61842 :        (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    4648 </span><span class="lineCov">     156767 :                 (symbol_ref &quot;TARGET_MIX_SSE_I387&quot;)</span>
<span class="lineNum">    4649 </span><span class="lineCov">      61842 :               (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    4650 </span><span class="lineCov">     158634 :                 (symbol_ref &quot;TARGET_MIX_SSE_I387</span>
<span class="lineNum">    4651 </span><span class="lineCov">      63634 :                              &amp;&amp; flag_unsafe_math_optimizations&quot;)</span>
<span class="lineNum">    4652 </span>            :            ]
<span class="lineNum">    4653 </span><span class="lineCov">      71513 :            (symbol_ref &quot;true&quot;))</span>
<span class="lineNum">    4654 </span><span class="lineCov">      71513 :        (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    4655 </span><span class="lineCov">      71513 :                 (symbol_ref &quot;true&quot;)</span>
<span class="lineNum">    4656 </span>            :               (eq_attr &quot;alternative&quot; &quot;1&quot;)
<span class="lineNum">    4657 </span>            :                 (symbol_ref &quot;flag_unsafe_math_optimizations&quot;)
<span class="lineNum">    4658 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    4659 </span><span class="lineNoCov">          0 :            (symbol_ref &quot;false&quot;))))])</span>
<span class="lineNum">    4660 </span><span class="lineCov">       9671 : </span>
<span class="lineNum">    4661 </span><span class="lineCov">       1252 : /* For converting DF(xmm2) to SF(xmm1), use the following code instead of</span>
<span class="lineNum">    4662 </span>            :    cvtsd2ss:
<span class="lineNum">    4663 </span><span class="lineCov">       9675 :       unpcklpd xmm2,xmm2   ; packed conversion might crash on signaling NaNs</span>
<span class="lineNum">    4664 </span><span class="lineCov">       9671 :       cvtpd2ps xmm2,xmm1</span>
<span class="lineNum">    4665 </span><span class="lineCov">       9675 :    We do the conversion post reload to avoid producing of 128bit spills</span>
<span class="lineNum">    4666 </span><span class="lineCov">      10507 :    that might lead to ICE on 32bit target.  The sequence unlikely combine</span>
<span class="lineNum">    4667 </span><span class="lineCov">       9675 :    anyway.  */</span>
<span class="lineNum">    4668 </span><span class="lineCov">      10087 : (define_split</span>
<span class="lineNum">    4669 </span><span class="lineCov">          4 :   [(set (match_operand:SF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    4670 </span><span class="lineNoCov">          0 :         (float_truncate:SF</span>
<span class="lineNum">    4671 </span><span class="lineCov">          4 :           (match_operand:DF 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    4672 </span><span class="lineCov">       5190 :   &quot;TARGET_USE_VECTOR_FP_CONVERTS</span>
<span class="lineNum">    4673 </span><span class="lineCov">         12 :    &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">    4674 </span><span class="lineCov">         12 :    &amp;&amp; reload_completed</span>
<span class="lineNum">    4675 </span><span class="lineCov">         16 :    &amp;&amp; (!EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    4676 </span><span class="lineCov">          6 :        || TARGET_AVX512VL)&quot;</span>
<span class="lineNum">    4677 </span><span class="lineCov">          4 :    [(set (match_dup 2)</span>
<span class="lineNum">    4678 </span><span class="lineCov">       5186 :          (vec_concat:V4SF</span>
<span class="lineNum">    4679 </span><span class="lineNoCov">          0 :            (float_truncate:V2SF</span>
<span class="lineNum">    4680 </span>            :              (match_dup 4))
<span class="lineNum">    4681 </span>            :            (match_dup 3)))]
<span class="lineNum">    4682 </span>            : {
<span class="lineNum">    4683 </span><span class="lineNoCov">          0 :   operands[2] = lowpart_subreg (V4SFmode, operands[0], SFmode);</span>
<span class="lineNum">    4684 </span>            :   operands[3] = CONST0_RTX (V2SFmode);
<span class="lineNum">    4685 </span>            :   operands[4] = lowpart_subreg (V2DFmode, operands[0], SFmode);
<span class="lineNum">    4686 </span>            :   /* Use movsd for loading from memory, unpcklpd for registers.
<span class="lineNum">    4687 </span>            :      Try to avoid move when unpacking can be done in source, or SSE3
<span class="lineNum">    4688 </span>            :      movddup is available.  */
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 :   if (REG_P (operands[1]))</span>
<span class="lineNum">    4690 </span>            :     {
<span class="lineNum">    4691 </span>            :       if (!TARGET_SSE3
<span class="lineNum">    4692 </span><span class="lineNoCov">          0 :           &amp;&amp; REGNO (operands[0]) != REGNO (operands[1]))</span>
<span class="lineNum">    4693 </span><span class="lineNoCov">          0 :         {</span>
<span class="lineNum">    4694 </span><span class="lineNoCov">          0 :           rtx tmp = lowpart_subreg (DFmode, operands[0], SFmode);</span>
<span class="lineNum">    4695 </span><span class="lineNoCov">          0 :           emit_move_insn (tmp, operands[1]);</span>
<span class="lineNum">    4696 </span>            :           operands[1] = tmp;
<span class="lineNum">    4697 </span>            :         }
<span class="lineNum">    4698 </span>            :       else if (!TARGET_SSE3)
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :         operands[4] = lowpart_subreg (V2DFmode, operands[1], DFmode);</span>
<span class="lineNum">    4700 </span>            :       emit_insn (gen_vec_dupv2df (operands[4], operands[1]));
<span class="lineNum">    4701 </span>            :     }
<span class="lineNum">    4702 </span>            :   else
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :     emit_insn (gen_vec_concatv2df (operands[4], operands[1],</span>
<span class="lineNum">    4704 </span>            :                                    CONST0_RTX (DFmode)));
<span class="lineNum">    4705 </span>            : })
<span class="lineNum">    4706 </span>            : 
<span class="lineNum">    4707 </span><span class="lineNoCov">          0 : ;; It's more profitable to split and then truncate in the same register.</span>
<span class="lineNum">    4708 </span>            : (define_peephole2
<span class="lineNum">    4709 </span>            :   [(set (match_operand:SF 0 &quot;sse_reg_operand&quot;)
<span class="lineNum">    4710 </span>            :         (float_truncate:SF
<span class="lineNum">    4711 </span>            :           (match_operand:DF 1 &quot;memory_operand&quot;)))]
<span class="lineNum">    4712 </span><span class="lineCov">        114 :   &quot;TARGET_SPLIT_MEM_OPND_FOR_FP_CONVERTS</span>
<span class="lineNum">    4713 </span><span class="lineNoCov">          0 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">    4714 </span>            :   [(set (match_dup 2) (match_dup 1))
<span class="lineNum">    4715 </span><span class="lineNoCov">          0 :    (set (match_dup 0) (float_truncate:SF (match_dup 2)))]</span>
<span class="lineNum">    4716 </span><span class="lineNoCov">          0 :   &quot;operands[2] = lowpart_subreg (DFmode, operands[0], SFmode);&quot;)</span>
<span class="lineNum">    4717 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4718 </span><span class="lineNoCov">          0 : ;; Break partial reg stall for cvtsd2ss.  This splitter should split</span>
<span class="lineNum">    4719 </span><span class="lineNoCov">          0 : ;; late in the pass sequence (after register rename pass),</span>
<span class="lineNum">    4720 </span><span class="lineCov">          4 : ;; so allocated registers won't change anymore.</span>
<span class="lineNum">    4721 </span><span class="lineCov">          8 : </span>
<span class="lineNum">    4722 </span><span class="lineCov">          4 : (define_split</span>
<span class="lineNum">    4723 </span><span class="lineCov">          8 :   [(set (match_operand:SF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    4724 </span><span class="lineCov">      29110 :         (float_truncate:SF</span>
<span class="lineNum">    4725 </span><span class="lineCov">      29110 :           (match_operand:DF 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    4726 </span><span class="lineCov">      34292 :   &quot;TARGET_SSE_PARTIAL_REG_DEPENDENCY &amp;&amp; epilogue_completed</span>
<span class="lineNum">    4727 </span><span class="lineCov">       2273 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">    4728 </span><span class="lineCov">       1990 :    &amp;&amp; (!REG_P (operands[1])</span>
<span class="lineNum">    4729 </span><span class="lineCov">       3755 :        || REGNO (operands[0]) != REGNO (operands[1]))</span>
<span class="lineNum">    4730 </span><span class="lineCov">       6671 :    &amp;&amp; (!EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    4731 </span><span class="lineCov">      66866 :        || TARGET_AVX512VL)&quot;</span>
<span class="lineNum">    4732 </span><span class="lineCov">      67600 :   [(set (match_dup 0)</span>
<span class="lineNum">    4733 </span><span class="lineNoCov">          0 :         (vec_merge:V4SF</span>
<span class="lineNum">    4734 </span><span class="lineNoCov">          0 :           (vec_duplicate:V4SF</span>
<span class="lineNum">    4735 </span>            :             (float_truncate:SF
<span class="lineNum">    4736 </span><span class="lineCov">          1 :               (match_dup 1)))</span>
<span class="lineNum">    4737 </span><span class="lineNoCov">          0 :           (match_dup 0)</span>
<span class="lineNum">    4738 </span><span class="lineCov">     196754 :           (const_int 1)))]</span>
<span class="lineNum">    4739 </span><span class="lineCov">   28208898 : {</span>
<span class="lineNum">    4740 </span><span class="lineCov">     196753 :   operands[0] = lowpart_subreg (V4SFmode, operands[0], SFmode);</span>
<span class="lineNum">    4741 </span><span class="lineCov">   22236996 :   emit_move_insn (operands[0], CONST0_RTX (V4SFmode));</span>
<span class="lineNum">    4742 </span><span class="lineCov">   22236999 : })</span>
<span class="lineNum">    4743 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4744 </span><span class="lineCov">    4813398 : ;; Conversion from XFmode to {SF,DF}mode</span>
<span class="lineNum">    4745 </span><span class="lineCov">    4813398 : </span>
<span class="lineNum">    4746 </span><span class="lineCov">    4813402 : (define_insn &quot;truncxf&lt;mode&gt;2&quot;</span>
<span class="lineNum">    4747 </span><span class="lineCov">   27961990 :   [(set (match_operand:MODEF 0 &quot;nonimmediate_operand&quot; &quot;=m,f&quot;)</span>
<span class="lineNum">    4748 </span><span class="lineCov">   27961990 :         (float_truncate:MODEF</span>
<span class="lineNum">    4749 </span><span class="lineCov">   27961990 :           (match_operand:XF 1 &quot;register_operand&quot; &quot;f,f&quot;)))]</span>
<span class="lineNum">    4750 </span><span class="lineCov">        645 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    4751 </span><span class="lineCov">     279270 :   &quot;* return output_387_reg_move (insn, operands);&quot;</span>
<span class="lineNum">    4752 </span><span class="lineCov">   27205270 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<a name="4753"><span class="lineNum">    4753 </span><span class="lineCov">   44506868 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span></a>
<span class="lineNum">    4754 </span><span class="lineCov">          8 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    4755 </span><span class="lineCov">     519901 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    4756 </span><span class="lineCov">     535548 :               (symbol_ref &quot;flag_unsafe_math_optimizations&quot;)</span>
<span class="lineNum">    4757 </span><span class="lineCov">      76456 :            ]</span>
<span class="lineNum">    4758 </span><span class="lineCov">     106447 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    4759 </span><span class="lineCov">     141750 : </span>
<span class="lineNum">    4760 </span><span class="lineCov">      31086 : ;; Signed conversion to DImode.</span>
<span class="lineNum">    4761 </span><span class="lineCov">        389 : </span>
<span class="lineNum">    4762 </span><span class="lineCov">          4 : (define_expand &quot;fix_truncxfdi2&quot;</span>
<span class="lineNum">    4763 </span><span class="lineNoCov">          0 :   [(parallel [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4764 </span><span class="lineCov">      22614 :                    (fix:DI (match_operand:XF 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4765 </span><span class="lineCov">     172914 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    4766 </span><span class="lineCov">     172914 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    4767 </span><span class="lineCov">     150300 : {</span>
<span class="lineNum">    4768 </span><span class="lineNoCov">          0 :   if (TARGET_FISTTP)</span>
<span class="lineNum">    4769 </span><span class="lineNoCov">          0 :    {</span>
<span class="lineNum">    4770 </span><span class="lineNoCov">          0 :      emit_insn (gen_fix_truncdi_i387_fisttp (operands[0], operands[1]));</span>
<span class="lineNum">    4771 </span><span class="lineCov">     243811 :      DONE;</span>
<span class="lineNum">    4772 </span><span class="lineCov">     243811 :    }</span>
<span class="lineNum">    4773 </span><span class="lineCov">     243811 : })</span>
<span class="lineNum">    4774 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4775 </span><span class="lineNoCov">          0 : (define_expand &quot;fix_trunc&lt;mode&gt;di2&quot;</span>
<span class="lineNum">    4776 </span><span class="lineNoCov">          0 :   [(parallel [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4777 </span><span class="lineCov">       1066 :                    (fix:DI (match_operand:MODEF 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4778 </span><span class="lineCov">       2542 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    4779 </span><span class="lineCov">       1804 :   &quot;TARGET_80387 || (TARGET_64BIT &amp;&amp; SSE_FLOAT_MODE_P (&lt;MODE&gt;mode))&quot;</span>
<span class="lineNum">    4780 </span><span class="lineCov">        738 : {</span>
<span class="lineNum">    4781 </span><span class="lineCov">        738 :   if (TARGET_FISTTP</span>
<span class="lineNum">    4782 </span><span class="lineNoCov">          0 :       &amp;&amp; !(TARGET_64BIT &amp;&amp; SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH))</span>
<span class="lineNum">    4783 </span><span class="lineCov">     750543 :    {</span>
<span class="lineNum">    4784 </span><span class="lineCov">     750543 :      emit_insn (gen_fix_truncdi_i387_fisttp (operands[0], operands[1]));</span>
<span class="lineNum">    4785 </span><span class="lineCov">     750543 :      DONE;</span>
<span class="lineNum">    4786 </span><span class="lineCov">        738 :    }</span>
<span class="lineNum">    4787 </span><span class="lineCov">        738 :   if (TARGET_64BIT &amp;&amp; SSE_FLOAT_MODE_P (&lt;MODE&gt;mode))</span>
<span class="lineNum">    4788 </span><span class="lineNoCov">          0 :    {</span>
<span class="lineNum">    4789 </span><span class="lineCov">     301043 :      rtx out = REG_P (operands[0]) ? operands[0] : gen_reg_rtx (DImode);</span>
<span class="lineNum">    4790 </span><span class="lineCov">     301043 :      emit_insn (gen_fix_trunc&lt;mode&gt;di_sse (out, operands[1]));</span>
<span class="lineNum">    4791 </span><span class="lineCov">     301043 :      if (out != operands[0])</span>
<span class="lineNum">    4792 </span>            :         emit_move_insn (operands[0], out);
<span class="lineNum">    4793 </span><span class="lineNoCov">          0 :      DONE;</span>
<span class="lineNum">    4794 </span><span class="lineCov">        738 :    }</span>
<span class="lineNum">    4795 </span><span class="lineCov">    1051678 : })</span>
<span class="lineNum">    4796 </span><span class="lineCov">    1051678 : </span>
<span class="lineNum">    4797 </span><span class="lineCov">    1050940 : ;; Signed conversion to SImode.</span>
<span class="lineNum">    4798 </span>            : 
<span class="lineNum">    4799 </span><span class="lineNoCov">          0 : (define_expand &quot;fix_truncxfsi2&quot;</span>
<span class="lineNum">    4800 </span>            :   [(parallel [(set (match_operand:SI 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    4801 </span><span class="lineCov">      99593 :                    (fix:SI (match_operand:XF 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4802 </span><span class="lineCov">      96288 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    4803 </span><span class="lineCov">      96288 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    4804 </span><span class="lineCov">       3305 : {</span>
<span class="lineNum">    4805 </span><span class="lineCov">       3305 :   if (TARGET_FISTTP)</span>
<span class="lineNum">    4806 </span><span class="lineNoCov">          0 :    {</span>
<span class="lineNum">    4807 </span><span class="lineCov">      22840 :      emit_insn (gen_fix_truncsi_i387_fisttp (operands[0], operands[1]));</span>
<span class="lineNum">    4808 </span><span class="lineCov">      19535 :      DONE;</span>
<span class="lineNum">    4809 </span><span class="lineCov">      22840 :    }</span>
<span class="lineNum">    4810 </span>            : })
<span class="lineNum">    4811 </span>            : 
<span class="lineNum">    4812 </span><span class="lineNoCov">          0 : (define_expand &quot;fix_trunc&lt;mode&gt;si2&quot;</span>
<span class="lineNum">    4813 </span><span class="lineCov">     111200 :   [(parallel [(set (match_operand:SI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4814 </span><span class="lineCov">     114505 :                    (fix:SI (match_operand:MODEF 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4815 </span><span class="lineCov">     114505 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    4816 </span><span class="lineCov">       3305 :   &quot;TARGET_80387 || SSE_FLOAT_MODE_P (&lt;MODE&gt;mode)&quot;</span>
<span class="lineNum">    4817 </span><span class="lineCov">       3305 : {</span>
<span class="lineNum">    4818 </span><span class="lineCov">      20613 :   if (TARGET_FISTTP</span>
<span class="lineNum">    4819 </span><span class="lineCov">     845597 :       &amp;&amp; !(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH))</span>
<span class="lineNum">    4820 </span><span class="lineCov">     842292 :    {</span>
<span class="lineNum">    4821 </span><span class="lineCov">     842242 :      emit_insn (gen_fix_truncsi_i387_fisttp (operands[0], operands[1]));</span>
<span class="lineNum">    4822 </span><span class="lineNoCov">          0 :      DONE;</span>
<span class="lineNum">    4823 </span><span class="lineNoCov">          0 :    }</span>
<span class="lineNum">    4824 </span>            :   if (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode))
<span class="lineNum">    4825 </span><span class="lineCov">      34572 :    {</span>
<span class="lineNum">    4826 </span><span class="lineCov">      13959 :      rtx out = REG_P (operands[0]) ? operands[0] : gen_reg_rtx (SImode);</span>
<span class="lineNum">    4827 </span><span class="lineCov">      23644 :      emit_insn (gen_fix_trunc&lt;mode&gt;si_sse (out, operands[1]));</span>
<span class="lineNum">    4828 </span><span class="lineCov">      20339 :      if (out != operands[0])</span>
<span class="lineNum">    4829 </span><span class="lineCov">      20339 :         emit_move_insn (operands[0], out);</span>
<span class="lineNum">    4830 </span><span class="lineCov">       8508 :      DONE;</span>
<span class="lineNum">    4831 </span><span class="lineCov">      40678 :    }</span>
<span class="lineNum">    4832 </span><span class="lineCov">      11338 : })</span>
<span class="lineNum">    4833 </span>            : 
<span class="lineNum">    4834 </span>            : ;; Signed conversion to HImode.
<span class="lineNum">    4835 </span><span class="lineCov">      11338 : </span>
<span class="lineNum">    4836 </span><span class="lineCov">      11338 : (define_expand &quot;fix_trunc&lt;mode&gt;hi2&quot;</span>
<span class="lineNum">    4837 </span><span class="lineCov">      11612 :   [(parallel [(set (match_operand:HI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4838 </span><span class="lineCov">      11612 :                    (fix:HI (match_operand:X87MODEF 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4839 </span><span class="lineCov">      11612 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    4840 </span><span class="lineCov">      11338 :   &quot;TARGET_80387</span>
<span class="lineNum">    4841 </span><span class="lineCov">        274 :    &amp;&amp; !(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; (!TARGET_FISTTP || TARGET_SSE_MATH))&quot;</span>
<span class="lineNum">    4842 </span><span class="lineCov">       1763 : {</span>
<span class="lineNum">    4843 </span><span class="lineNoCov">          0 :   if (TARGET_FISTTP)</span>
<span class="lineNum">    4844 </span><span class="lineNoCov">          0 :    {</span>
<span class="lineNum">    4845 </span><span class="lineNoCov">          0 :      emit_insn (gen_fix_trunchi_i387_fisttp (operands[0], operands[1]));</span>
<span class="lineNum">    4846 </span><span class="lineNoCov">          0 :      DONE;</span>
<span class="lineNum">    4847 </span><span class="lineCov">        274 :    }</span>
<span class="lineNum">    4848 </span><span class="lineCov">        274 : })</span>
<span class="lineNum">    4849 </span><span class="lineCov">        274 : </span>
<span class="lineNum">    4850 </span>            : ;; Unsigned conversion to DImode
<span class="lineNum">    4851 </span><span class="lineCov">       1763 : </span>
<span class="lineNum">    4852 </span><span class="lineCov">       1763 : (define_insn &quot;fixuns_trunc&lt;mode&gt;di2&quot;</span>
<span class="lineNum">    4853 </span><span class="lineCov">       1763 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4854 </span><span class="lineCov">      12801 :         (unsigned_fix:DI</span>
<span class="lineNum">    4855 </span><span class="lineCov">      11207 :           (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    4856 </span><span class="lineCov">       1914 :   &quot;TARGET_64BIT &amp;&amp; TARGET_AVX512F &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">    4857 </span><span class="lineCov">        141 :   &quot;vcvtt&lt;ssemodesuffix&gt;2usi\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4858 </span><span class="lineCov">      11038 :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4859 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4860 </span><span class="lineCov">         30 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    4861 </span><span class="lineCov">      11068 : </span>
<span class="lineNum">    4862 </span><span class="lineCov">      24008 : ;; Unsigned conversion to SImode.</span>
<span class="lineNum">    4863 </span><span class="lineCov">       1763 : </span>
<span class="lineNum">    4864 </span><span class="lineCov">      13026 : (define_expand &quot;fixuns_trunc&lt;mode&gt;si2&quot;</span>
<span class="lineNum">    4865 </span><span class="lineCov">      11263 :   [(parallel</span>
<span class="lineNum">    4866 </span><span class="lineCov">      11207 :     [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4867 </span><span class="lineCov">        392 :           (unsigned_fix:SI</span>
<span class="lineNum">    4868 </span><span class="lineCov">      22414 :             (match_operand:MODEF 1 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    4869 </span><span class="lineCov">       3874 :      (use (match_dup 2))</span>
<span class="lineNum">    4870 </span><span class="lineCov">         21 :      (clobber (match_scratch:&lt;ssevecmode&gt; 3))</span>
<span class="lineNum">    4871 </span>            :      (clobber (match_scratch:&lt;ssevecmode&gt; 4))])]
<span class="lineNum">    4872 </span><span class="lineCov">       3867 :   &quot;(!TARGET_64BIT || TARGET_AVX512F) &amp;&amp; TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">    4873 </span><span class="lineCov">       3867 : {</span>
<span class="lineNum">    4874 </span><span class="lineCov">       3867 :   machine_mode mode = &lt;MODE&gt;mode;</span>
<span class="lineNum">    4875 </span><span class="lineCov">       3867 :   machine_mode vecmode = &lt;ssevecmode&gt;mode;</span>
<span class="lineNum">    4876 </span><span class="lineCov">       3867 :   REAL_VALUE_TYPE TWO31r;</span>
<span class="lineNum">    4877 </span><span class="lineCov">       3867 :   rtx two31;</span>
<span class="lineNum">    4878 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4879 </span>            :   if (TARGET_AVX512F)
<span class="lineNum">    4880 </span><span class="lineCov">       2586 :     {</span>
<span class="lineNum">    4881 </span><span class="lineNoCov">          0 :       emit_insn (gen_fixuns_trunc&lt;mode&gt;si2_avx512f (operands[0], operands[1]));</span>
<span class="lineNum">    4882 </span>            :       DONE;
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4885 </span><span class="lineNoCov">          0 :   if (optimize_insn_for_size_p ())</span>
<span class="lineNum">    4886 </span><span class="lineNoCov">          0 :     FAIL;</span>
<span class="lineNum">    4887 </span>            : 
<span class="lineNum">    4888 </span>            :   real_ldexp (&amp;TWO31r, &amp;dconst1, 31);
<span class="lineNum">    4889 </span><span class="lineCov">       2586 :   two31 = const_double_from_real_value (TWO31r, mode);</span>
<span class="lineNum">    4890 </span><span class="lineCov">       2586 :   two31 = ix86_build_const_vector (vecmode, true, two31);</span>
<span class="lineNum">    4891 </span><span class="lineCov">       9926 :   operands[2] = force_reg (vecmode, two31);</span>
<span class="lineNum">    4892 </span><span class="lineCov">       2586 : })</span>
<span class="lineNum">    4893 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4894 </span><span class="lineCov">       2586 : (define_insn &quot;fixuns_trunc&lt;mode&gt;si2_avx512f&quot;</span>
<span class="lineNum">    4895 </span><span class="lineCov">       7340 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    4896 </span><span class="lineCov">       7340 :         (unsigned_fix:SI</span>
<span class="lineNum">    4897 </span><span class="lineCov">       7340 :           (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;)))]</span>
<span class="lineNum">    4898 </span><span class="lineCov">       7347 :   &quot;TARGET_AVX512F &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">    4899 </span><span class="lineCov">       7340 :   &quot;vcvtt&lt;ssemodesuffix&gt;2usi\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4900 </span><span class="lineCov">       2586 :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4901 </span><span class="lineCov">       2586 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4902 </span><span class="lineCov">       2596 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    4903 </span><span class="lineCov">         10 : </span>
<span class="lineNum">    4904 </span>            : (define_insn &quot;*fixuns_trunc&lt;mode&gt;si2_avx512f_zext&quot;
<span class="lineNum">    4905 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    4906 </span>            :         (zero_extend:DI
<span class="lineNum">    4907 </span><span class="lineCov">       2589 :           (unsigned_fix:SI</span>
<span class="lineNum">    4908 </span>            :             (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;vm&quot;))))]
<span class="lineNum">    4909 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; TARGET_AVX512F &amp;&amp; TARGET_SSE_MATH&quot;</span>
<a name="4910"><span class="lineNum">    4910 </span><span class="lineCov">       2589 :   &quot;vcvtt&lt;ssemodesuffix&gt;2usi\t{%1, %k0|%k0, %1}&quot;</span></a>
<span class="lineNum">    4911 </span><span class="lineCov">       2586 :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4912 </span><span class="lineCov">     150303 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    4913 </span><span class="lineCov">       2597 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    4914 </span><span class="lineCov">       2597 : </span>
<span class="lineNum">    4915 </span><span class="lineCov">       2586 : (define_insn_and_split &quot;*fixuns_trunc&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    4916 </span><span class="lineCov">      43915 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=&amp;x,&amp;x&quot;)</span>
<span class="lineNum">    4917 </span><span class="lineCov">     150308 :         (unsigned_fix:SI</span>
<span class="lineNum">    4918 </span><span class="lineCov">     150300 :           (match_operand:MODEF 3 &quot;nonimmediate_operand&quot; &quot;xm,xm&quot;)))</span>
<a name="4919"><span class="lineNum">    4919 </span><span class="lineCov">     150308 :    (use (match_operand:&lt;ssevecmode&gt; 4  &quot;nonimmediate_operand&quot; &quot;m,x&quot;))</span></a>
<span class="lineNum">    4920 </span><span class="lineCov">     150316 :    (clobber (match_scratch:&lt;ssevecmode&gt; 1 &quot;=x,&amp;x&quot;))</span>
<a name="4921"><span class="lineNum">    4921 </span><span class="lineCov">     150300 :    (clobber (match_scratch:&lt;ssevecmode&gt; 2 &quot;=x,x&quot;))]</span></a>
<span class="lineNum">    4922 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">    4923 </span><span class="lineNoCov">          0 :    &amp;&amp; optimize_function_for_speed_p (cfun)&quot;</span>
<span class="lineNum">    4924 </span><span class="lineCov">     150300 :   &quot;#&quot;</span>
<span class="lineNum">    4925 </span><span class="lineNoCov">          0 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    4926 </span><span class="lineNoCov">          0 :   [(const_int 0)]</span>
<span class="lineNum">    4927 </span><span class="lineCov">      75513 : {</span>
<span class="lineNum">    4928 </span><span class="lineNoCov">          0 :   ix86_split_convert_uns_si_sse (operands);</span>
<span class="lineNum">    4929 </span><span class="lineCov">      54741 :   DONE;</span>
<span class="lineNum">    4930 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    4931 </span><span class="lineCov">      50399 : </span>
<span class="lineNum">    4932 </span><span class="lineCov">       7494 : ;; Unsigned conversion to HImode.</span>
<span class="lineNum">    4933 </span><span class="lineCov">     975562 : ;; Without these patterns, we'll try the unsigned SI conversion which</span>
<span class="lineNum">    4934 </span><span class="lineCov">     975562 : ;; is complex for SSE, rather than the signed SI conversion, which isn't.</span>
<span class="lineNum">    4935 </span><span class="lineCov">      24365 : </span>
<span class="lineNum">    4936 </span><span class="lineCov">     866314 : (define_expand &quot;fixuns_trunc&lt;mode&gt;hi2&quot;</span>
<span class="lineNum">    4937 </span><span class="lineCov">     873808 :   [(set (match_dup 2)</span>
<span class="lineNum">    4938 </span><span class="lineCov">       7494 :         (fix:SI (match_operand:MODEF 1 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    4939 </span><span class="lineCov">     854324 :    (set (match_operand:HI 0 &quot;nonimmediate_operand&quot;)</span>
<a name="4940"><span class="lineNum">    4940 </span><span class="lineCov">      11990 :         (subreg:HI (match_dup 2) 0))]</span></a>
<span class="lineNum">    4941 </span><span class="lineCov">     582801 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">    4942 </span><span class="lineCov">     582801 :   &quot;operands[2] = gen_reg_rtx (SImode);&quot;)</span>
<span class="lineNum">    4943 </span><span class="lineCov">       8010 : </span>
<span class="lineNum">    4944 </span><span class="lineCov">     577820 : ;; When SSE is available, it is always faster to use it!</span>
<span class="lineNum">    4945 </span><span class="lineCov">       7494 : (define_insn &quot;fix_trunc&lt;MODEF:mode&gt;&lt;SWI48:mode&gt;_sse&quot;</span>
<span class="lineNum">    4946 </span><span class="lineCov">       7494 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">    4947 </span><span class="lineCov">     520849 :         (fix:SWI48 (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)))]</span>
<span class="lineNum">    4948 </span><span class="lineCov">     625445 :   &quot;SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode)</span>
<span class="lineNum">    4949 </span><span class="lineCov">      80661 :    &amp;&amp; (!TARGET_FISTTP || TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    4950 </span><span class="lineCov">       7471 :   &quot;%vcvtt&lt;MODEF:ssemodesuffix&gt;2si&lt;SWI48:rex64suffix&gt;\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    4951 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    4952 </span><span class="lineCov">       7471 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    4953 </span><span class="lineCov">      38170 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">    4954 </span><span class="lineCov">      38170 :         (if_then_else</span>
<span class="lineNum">    4955 </span><span class="lineCov">      30699 :           (match_test &quot;&lt;SWI48:MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">    4956 </span><span class="lineCov">       7471 :           (const_string &quot;1&quot;)</span>
<span class="lineNum">    4957 </span><span class="lineCov">      26450 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">    4958 </span><span class="lineCov">      26397 :    (set_attr &quot;mode&quot; &quot;&lt;MODEF:MODE&gt;&quot;)</span>
<span class="lineNum">    4959 </span><span class="lineCov">      41868 :    (set_attr &quot;athlon_decode&quot; &quot;double,vector&quot;)</span>
<span class="lineNum">    4960 </span><span class="lineCov">      16963 :    (set_attr &quot;amdfam10_decode&quot; &quot;double,double&quot;)</span>
<span class="lineNum">    4961 </span><span class="lineCov">       2021 :    (set_attr &quot;bdver1_decode&quot; &quot;double,double&quot;)])</span>
<span class="lineNum">    4962 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    4963 </span><span class="lineCov">          5 : ;; Avoid vector decoded forms of the instruction.</span>
<span class="lineNum">    4964 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">    4965 </span><span class="lineCov">          5 :   [(match_scratch:MODEF 2 &quot;x&quot;)</span>
<span class="lineNum">    4966 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    4967 </span><span class="lineCov">          5 :         (fix:SWI48 (match_operand:MODEF 1 &quot;memory_operand&quot;)))]</span>
<span class="lineNum">    4968 </span><span class="lineCov">        357 :   &quot;TARGET_AVOID_VECTOR_DECODE</span>
<span class="lineNum">    4969 </span><span class="lineCov">          3 :    &amp;&amp; SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode)</span>
<span class="lineNum">    4970 </span><span class="lineCov">          3 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">    4971 </span><span class="lineCov">       1683 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">    4972 </span><span class="lineCov">          3 :    (set (match_dup 0) (fix:SWI48 (match_dup 2)))])</span>
<span class="lineNum">    4973 </span><span class="lineCov">          3 : </span>
<span class="lineNum">    4974 </span><span class="lineNoCov">          0 : (define_insn &quot;fix_trunc&lt;mode&gt;_i387_fisttp&quot;</span>
<span class="lineNum">    4975 </span><span class="lineCov">       1086 :   [(set (match_operand:SWI248x 0 &quot;nonimmediate_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    4976 </span><span class="lineCov">       1087 :         (fix:SWI248x (match_operand 1 &quot;register_operand&quot; &quot;f&quot;)))</span>
<span class="lineNum">    4977 </span><span class="lineNoCov">          0 :    (clobber (match_scratch:XF 2 &quot;=&amp;1f&quot;))]</span>
<span class="lineNum">    4978 </span><span class="lineCov">      39650 :   &quot;X87_FLOAT_MODE_P (GET_MODE (operands[1]))</span>
<span class="lineNum">    4979 </span><span class="lineCov">      20287 :    &amp;&amp; TARGET_FISTTP</span>
<span class="lineNum">    4980 </span><span class="lineCov">      38995 :    &amp;&amp; !((SSE_FLOAT_MODE_P (GET_MODE (operands[1]))</span>
<span class="lineNum">    4981 </span><span class="lineCov">         36 :          &amp;&amp; (TARGET_64BIT || &lt;MODE&gt;mode != DImode))</span>
<span class="lineNum">    4982 </span><span class="lineCov">        755 :         &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    4983 </span><span class="lineCov">         86 :   &quot;* return output_fix_trunc (insn, operands, true);&quot;</span>
<span class="lineNum">    4984 </span><span class="lineCov">        574 :   [(set_attr &quot;type&quot; &quot;fisttp&quot;)</span>
<a name="4985"><span class="lineNum">    4985 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span></a>
<span class="lineNum">    4986 </span><span class="lineCov">       3931 : </span>
<span class="lineNum">    4987 </span><span class="lineCov">      27335 : ;; See the comments in i386.h near OPTIMIZE_MODE_SWITCHING for the description</span>
<span class="lineNum">    4988 </span><span class="lineCov">        574 : ;; of the machinery. Please note the clobber of FLAGS_REG. In i387 control</span>
<span class="lineNum">    4989 </span><span class="lineNoCov">          0 : ;; word calculation (inserted by LCM in mode switching pass) a FLAGS_REG</span>
<span class="lineNum">    4990 </span><span class="lineCov">      14724 : ;; clobbering insns can be used. Look at emit_i387_cw_initialization ()</span>
<span class="lineNum">    4991 </span><span class="lineCov">      16020 : ;; function in i386.c.</span>
<span class="lineNum">    4992 </span><span class="lineCov">      16020 : (define_insn_and_split &quot;*fix_trunc&lt;mode&gt;_i387_1&quot;</span>
<span class="lineNum">    4993 </span><span class="lineCov">       6714 :   [(set (match_operand:SWI248x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    4994 </span><span class="lineCov">       8010 :         (fix:SWI248x (match_operand 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">    4995 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    4996 </span><span class="lineCov">      71526 :   &quot;X87_FLOAT_MODE_P (GET_MODE (operands[1]))</span>
<span class="lineNum">    4997 </span><span class="lineCov">      41594 :    &amp;&amp; !TARGET_FISTTP</span>
<span class="lineNum">    4998 </span><span class="lineCov">      38827 :    &amp;&amp; !(SSE_FLOAT_MODE_P (GET_MODE (operands[1]))</span>
<span class="lineNum">    4999 </span><span class="lineCov">      16830 :          &amp;&amp; (TARGET_64BIT || &lt;MODE&gt;mode != DImode))</span>
<span class="lineNum">    5000 </span><span class="lineCov">      22450 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">    5001 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    5002 </span><span class="lineCov">       6512 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">    5003 </span><span class="lineCov">       6512 :   [(const_int 0)]</span>
<span class="lineNum">    5004 </span><span class="lineCov">      10711 : {</span>
<span class="lineNum">    5005 </span><span class="lineCov">      10850 :   ix86_optimize_mode_switching[I387_TRUNC] = 1;</span>
<span class="lineNum">    5006 </span><span class="lineCov">      89006 : </span>
<span class="lineNum">    5007 </span><span class="lineCov">      18259 :   operands[2] = assign_386_stack_local (HImode, SLOT_CW_STORED);</span>
<span class="lineNum">    5008 </span><span class="lineCov">      94937 :   operands[3] = assign_386_stack_local (HImode, SLOT_CW_TRUNC);</span>
<span class="lineNum">    5009 </span><span class="lineCov">      11176 : </span>
<span class="lineNum">    5010 </span><span class="lineCov">      71633 :   emit_insn (gen_fix_trunc&lt;mode&gt;_i387 (operands[0], operands[1],</span>
<span class="lineNum">    5011 </span><span class="lineCov">   10658693 :                                        operands[2], operands[3]));</span>
<span class="lineNum">    5012 </span><span class="lineCov">       2841 :   DONE;</span>
<span class="lineNum">    5013 </span><span class="lineCov">      37535 : }</span>
<span class="lineNum">    5014 </span><span class="lineCov">   10130952 :   [(set_attr &quot;type&quot; &quot;fistp&quot;)</span>
<span class="lineNum">    5015 </span><span class="lineCov">          2 :    (set_attr &quot;i387_cw&quot; &quot;trunc&quot;)</span>
<span class="lineNum">    5016 </span><span class="lineCov">    9772827 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    5017 </span><span class="lineCov">    9772829 : </span>
<span class="lineNum">    5018 </span><span class="lineCov">          2 : (define_insn &quot;fix_truncdi_i387&quot;</span>
<span class="lineNum">    5019 </span><span class="lineCov">    9772829 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    5020 </span><span class="lineCov">    9772829 :         (fix:DI (match_operand 1 &quot;register_operand&quot; &quot;f&quot;)))</span>
<span class="lineNum">    5021 </span><span class="lineCov">    9772829 :    (use (match_operand:HI 2 &quot;memory_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">    5022 </span><span class="lineCov">          2 :    (use (match_operand:HI 3 &quot;memory_operand&quot; &quot;m&quot;))</span>
<a name="5023"><span class="lineNum">    5023 </span><span class="lineCov">          2 :    (clobber (match_scratch:XF 4 &quot;=&amp;1f&quot;))]</span></a>
<span class="lineNum">    5024 </span><span class="lineCov">       7473 :   &quot;X87_FLOAT_MODE_P (GET_MODE (operands[1]))</span>
<span class="lineNum">    5025 </span><span class="lineCov">    4826232 :    &amp;&amp; !TARGET_FISTTP</span>
<span class="lineNum">    5026 </span><span class="lineCov">       7473 :    &amp;&amp; !(TARGET_64BIT &amp;&amp; SSE_FLOAT_MODE_P (GET_MODE (operands[1])))&quot;</span>
<span class="lineNum">    5027 </span><span class="lineCov">    4822340 :   &quot;* return output_fix_trunc (insn, operands, false);&quot;</span>
<span class="lineNum">    5028 </span><span class="lineCov">    4818605 :   [(set_attr &quot;type&quot; &quot;fistp&quot;)</span>
<a name="5029"><span class="lineNum">    5029 </span><span class="lineCov">    4815805 :    (set_attr &quot;i387_cw&quot; &quot;trunc&quot;)</span></a>
<span class="lineNum">    5030 </span><span class="lineCov">    9611970 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    5031 </span><span class="lineCov">       2588 : </span>
<span class="lineNum">    5032 </span><span class="lineCov">      17769 : (define_insn &quot;fix_trunc&lt;mode&gt;_i387&quot;</span>
<span class="lineNum">    5033 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI24 0 &quot;nonimmediate_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    5034 </span><span class="lineNoCov">          0 :         (fix:SWI24 (match_operand 1 &quot;register_operand&quot; &quot;f&quot;)))</span>
<span class="lineNum">    5035 </span><span class="lineNoCov">          0 :    (use (match_operand:HI 2 &quot;memory_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">    5036 </span><span class="lineNoCov">          0 :    (use (match_operand:HI 3 &quot;memory_operand&quot; &quot;m&quot;))]</span>
<span class="lineNum">    5037 </span><span class="lineCov">      14113 :   &quot;X87_FLOAT_MODE_P (GET_MODE (operands[1]))</span>
<span class="lineNum">    5038 </span><span class="lineCov">      10018 :    &amp;&amp; !TARGET_FISTTP</span>
<span class="lineNum">    5039 </span><span class="lineCov">      14113 :    &amp;&amp; !SSE_FLOAT_MODE_P (GET_MODE (operands[1]))&quot;</span>
<span class="lineNum">    5040 </span><span class="lineCov">       2586 :   &quot;* return output_fix_trunc (insn, operands, false);&quot;</span>
<span class="lineNum">    5041 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;fistp&quot;)</span>
<a name="5042"><span class="lineNum">    5042 </span><span class="lineCov">       7928 :    (set_attr &quot;i387_cw&quot; &quot;trunc&quot;)</span></a>
<span class="lineNum">    5043 </span><span class="lineCov">      12023 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    5044 </span><span class="lineCov">       9953 : </span>
<span class="lineNum">    5045 </span><span class="lineCov">      15856 : (define_insn &quot;x86_fnstcw_1&quot;</span>
<span class="lineNum">    5046 </span><span class="lineCov">      15856 :   [(set (match_operand:HI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">    5047 </span><span class="lineNoCov">          0 :         (unspec:HI [(reg:HI FPCR_REG)] UNSPEC_FSTCW))]</span>
<span class="lineNum">    5048 </span><span class="lineCov">      18078 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    5049 </span><span class="lineNoCov">          0 :   &quot;fnstcw\t%0&quot;</span>
<span class="lineNum">    5050 </span><span class="lineCov">      15856 :   [(set (attr &quot;length&quot;)</span>
<span class="lineNum">    5051 </span><span class="lineNoCov">          0 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 2&quot;))</span>
<span class="lineNum">    5052 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;HI&quot;)</span>
<span class="lineNum">    5053 </span><span class="lineNoCov">          0 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;vector&quot;)])</span>
<span class="lineNum">    5055 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5056 </span><span class="lineNoCov">          0 : (define_insn &quot;x86_fldcw_1&quot;</span>
<span class="lineNum">    5057 </span><span class="lineNoCov">          0 :   [(set (reg:HI FPCR_REG)</span>
<span class="lineNum">    5058 </span><span class="lineNoCov">          0 :         (unspec:HI [(match_operand:HI 0 &quot;memory_operand&quot; &quot;m&quot;)] UNSPEC_FLDCW))]</span>
<span class="lineNum">    5059 </span><span class="lineNoCov">          0 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    5060 </span><span class="lineNoCov">          0 :   &quot;fldcw\t%0&quot;</span>
<span class="lineNum">    5061 </span><span class="lineNoCov">          0 :   [(set (attr &quot;length&quot;)</span>
<span class="lineNum">    5062 </span><span class="lineCov">       9819 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 2&quot;))</span>
<a name="5063"><span class="lineNum">    5063 </span><span class="lineCov">       5363 :    (set_attr &quot;mode&quot; &quot;HI&quot;)</span></a>
<span class="lineNum">    5064 </span><span class="lineCov">         21 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    5065 </span><span class="lineCov">      19659 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<a name="5066"><span class="lineNum">    5066 </span><span class="lineCov">       5342 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector&quot;)</span></a>
<span class="lineNum">    5067 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;vector&quot;)])</span>
<span class="lineNum">    5068 </span><span class="lineCov">     463523 : </span>
<span class="lineNum">    5069 </span><span class="lineCov">          1 : ;; Conversion between fixed point and floating point.</span>
<span class="lineNum">    5070 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5071 </span><span class="lineCov">          1 : ;; Even though we only accept memory inputs, the backend _really_</span>
<span class="lineNum">    5072 </span><span class="lineCov">      14217 : ;; wants to be able to do this between registers.  Thankfully, LRA</span>
<span class="lineNum">    5073 </span><span class="lineCov">          1 : ;; will fix this up for us during register allocation.</span>
<span class="lineNum">    5074 </span><span class="lineCov">          1 : </span>
<span class="lineNum">    5075 </span><span class="lineCov">      28432 : (define_insn &quot;floathi&lt;mode&gt;2&quot;</span>
<span class="lineNum">    5076 </span><span class="lineCov">          1 :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">    5077 </span><span class="lineCov">          2 :         (float:X87MODEF (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;m&quot;)))]</span>
<span class="lineNum">    5078 </span><span class="lineCov">         43 :   &quot;TARGET_80387</span>
<span class="lineNum">    5079 </span><span class="lineCov">        191 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">    5080 </span><span class="lineCov">        162 :        || TARGET_MIX_SSE_I387)&quot;</span>
<span class="lineNum">    5081 </span><span class="lineCov">        163 :   &quot;fild%Z1\t%1&quot;</span>
<span class="lineNum">    5082 </span><span class="lineCov">      12792 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<span class="lineNum">    5083 </span><span class="lineCov">          1 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    5084 </span><span class="lineCov">      78768 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    5085 </span><span class="lineCov">     183577 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)])</span>
<span class="lineNum">    5086 </span><span class="lineCov">          1 : </span>
<span class="lineNum">    5087 </span><span class="lineCov">          1 : (define_insn &quot;float&lt;SWI48x:mode&gt;xf2&quot;</span>
<span class="lineNum">    5088 </span><span class="lineCov">          1 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">    5089 </span><span class="lineNoCov">          0 :         (float:XF (match_operand:SWI48x 1 &quot;nonimmediate_operand&quot; &quot;m&quot;)))]</span>
<span class="lineNum">    5090 </span><span class="lineCov">       5553 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    5091 </span><span class="lineNoCov">          0 :   &quot;fild%Z1\t%1&quot;</span>
<span class="lineNum">    5092 </span><span class="lineCov">      10382 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<a name="5093"><span class="lineNum">    5093 </span><span class="lineCov">          1 :    (set_attr &quot;mode&quot; &quot;XF&quot;)</span></a>
<span class="lineNum">    5094 </span><span class="lineCov">       6106 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    5095 </span><span class="lineCov">      26870 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)])</span>
<span class="lineNum">    5096 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5097 </span><span class="lineNoCov">          0 : (define_expand &quot;float&lt;SWI48x:mode&gt;&lt;MODEF:mode&gt;2&quot;</span>
<span class="lineNum">    5098 </span><span class="lineCov">        108 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5099 </span><span class="lineCov">        108 :         (float:MODEF (match_operand:SWI48x 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    5100 </span><span class="lineCov">        108 :   &quot;(TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;MODEF:MODE&gt;mode, &lt;SWI48x:MODE&gt;mode))</span>
<span class="lineNum">    5101 </span><span class="lineCov">        108 :    || (SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">    5102 </span><span class="lineCov">        204 :        &amp;&amp; ((&lt;SWI48x:MODE&gt;mode != DImode) || TARGET_64BIT))&quot;)</span>
<span class="lineNum">    5103 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5104 </span><span class="lineNoCov">          0 : (define_insn &quot;*float&lt;SWI48:mode&gt;&lt;MODEF:mode&gt;2&quot;</span>
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=f,v,v&quot;)</span>
<span class="lineNum">    5106 </span><span class="lineNoCov">          0 :         (float:MODEF</span>
<span class="lineNum">    5107 </span><span class="lineNoCov">          0 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;m,r,m&quot;)))]</span>
<span class="lineNum">    5108 </span><span class="lineCov">     124298 :   &quot;(TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;MODEF:MODE&gt;mode, &lt;SWI48:MODE&gt;mode))</span>
<span class="lineNum">    5109 </span><span class="lineCov">      51544 :    || (SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    5110 </span><span class="lineCov">          3 :   &quot;@</span>
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :    fild%Z1\t%1</span>
<span class="lineNum">    5112 </span><span class="lineNoCov">          0 :    %vcvtsi2&lt;MODEF:ssemodesuffix&gt;&lt;SWI48:rex64suffix&gt;\t{%1, %d0|%d0, %1}</span>
<span class="lineNum">    5113 </span><span class="lineCov">      51083 :    %vcvtsi2&lt;MODEF:ssemodesuffix&gt;&lt;SWI48:rex64suffix&gt;\t{%1, %d0|%d0, %1}&quot;</span>
<span class="lineNum">    5114 </span><span class="lineCov">      51083 :   [(set_attr &quot;type&quot; &quot;fmov,sseicvt,sseicvt&quot;)</span>
<span class="lineNum">    5115 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_vex,maybe_vex&quot;)</span>
<span class="lineNum">    5116 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODEF:MODE&gt;&quot;)</span>
<span class="lineNum">    5117 </span><span class="lineNoCov">          0 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :      (if_then_else</span>
<span class="lineNum">    5119 </span><span class="lineNoCov">          0 :        (and (eq_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">    5120 </span><span class="lineNoCov">          0 :             (match_test &quot;&lt;SWI48:MODE&gt;mode == DImode&quot;))</span>
<span class="lineNum">    5121 </span><span class="lineNoCov">          0 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    5122 </span><span class="lineNoCov">          0 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :    (set_attr &quot;unit&quot; &quot;i387,*,*&quot;)</span>
<span class="lineNum">    5124 </span><span class="lineNoCov">          0 :    (set_attr &quot;athlon_decode&quot; &quot;*,double,direct&quot;)</span>
<span class="lineNum">    5125 </span><span class="lineNoCov">          0 :    (set_attr &quot;amdfam10_decode&quot; &quot;*,vector,double&quot;)</span>
<span class="lineNum">    5126 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;*,double,direct&quot;)</span>
<span class="lineNum">    5127 </span><span class="lineNoCov">          0 :    (set_attr &quot;znver1_decode&quot; &quot;double,*,*&quot;)</span>
<span class="lineNum">    5128 </span><span class="lineNoCov">          0 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)</span>
<span class="lineNum">    5129 </span><span class="lineNoCov">          0 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :      (if_then_else</span>
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :        (match_test (&quot;SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;))</span>
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :        (if_then_else</span>
<span class="lineNum">    5133 </span><span class="lineCov">       2586 :          (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    5134 </span><span class="lineCov">      14900 :          (symbol_ref &quot;TARGET_MIX_SSE_I387</span>
<span class="lineNum">    5135 </span><span class="lineCov">       2694 :                       &amp;&amp; X87_ENABLE_FLOAT (&lt;MODEF:MODE&gt;mode,</span>
<span class="lineNum">    5136 </span><span class="lineCov">      17486 :                                            &lt;SWI48:MODE&gt;mode)&quot;)</span>
<span class="lineNum">    5137 </span><span class="lineNoCov">          0 :          (symbol_ref &quot;true&quot;))</span>
<span class="lineNum">    5138 </span><span class="lineCov">       2586 :        (if_then_else</span>
<span class="lineNum">    5139 </span><span class="lineNoCov">          0 :          (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 :          (symbol_ref &quot;true&quot;)</span>
<span class="lineNum">    5141 </span><span class="lineNoCov">          0 :          (symbol_ref &quot;false&quot;))))</span>
<span class="lineNum">    5142 </span><span class="lineNoCov">          0 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    5143 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    5144 </span><span class="lineCov">       7788 :               (symbol_ref &quot;TARGET_INTER_UNIT_CONVERSIONS&quot;)]</span>
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    5146 </span><span class="lineCov">       1335 : </span>
<span class="lineNum">    5147 </span><span class="lineNoCov">          0 : (define_insn &quot;*floatdi&lt;MODEF:mode&gt;2_i387&quot;</span>
<span class="lineNum">    5148 </span><span class="lineNoCov">          0 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :         (float:MODEF (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;m&quot;)))]</span>
<span class="lineNum">    5150 </span><span class="lineCov">       1676 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">    5151 </span><span class="lineCov">       1672 :    &amp;&amp; TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;MODEF:MODE&gt;mode, DImode)&quot;</span>
<span class="lineNum">    5152 </span><span class="lineCov">      28764 :   &quot;fild%Z1\t%1&quot;</span>
<span class="lineNum">    5153 </span><span class="lineCov">      29072 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<span class="lineNum">    5154 </span><span class="lineCov">      28182 :    (set_attr &quot;mode&quot; &quot;&lt;MODEF:MODE&gt;&quot;)</span>
<span class="lineNum">    5155 </span><span class="lineNoCov">          0 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    5156 </span><span class="lineCov">       9394 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)])</span>
<span class="lineNum">    5157 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5158 </span><span class="lineNoCov">          0 : ;; Try TARGET_USE_VECTOR_CONVERTS, but not so hard as to require extra memory</span>
<span class="lineNum">    5159 </span><span class="lineCov">      95476 : ;; slots when !TARGET_INTER_UNIT_MOVES_TO_VEC disables the general_regs</span>
<span class="lineNum">    5160 </span><span class="lineCov">      95476 : ;; alternative in sse2_loadld.</span>
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    5162 </span><span class="lineCov">       2396 :   [(set (match_operand:MODEF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    5163 </span><span class="lineCov">       2396 :         (float:MODEF (match_operand:SI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    5164 </span><span class="lineCov">      45722 :   &quot;TARGET_SSE2</span>
<span class="lineNum">    5165 </span><span class="lineCov">      45679 :    &amp;&amp; TARGET_USE_VECTOR_CONVERTS</span>
<span class="lineNum">    5166 </span><span class="lineCov">          4 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">    5167 </span><span class="lineCov">          2 :    &amp;&amp; reload_completed</span>
<span class="lineNum">    5168 </span><span class="lineCov">          2 :    &amp;&amp; (MEM_P (operands[1]) || TARGET_INTER_UNIT_MOVES_TO_VEC)</span>
<span class="lineNum">    5169 </span><span class="lineCov">      45724 :    &amp;&amp; (!EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 :        || TARGET_AVX512VL)&quot;</span>
<span class="lineNum">    5171 </span><span class="lineCov">          2 :   [(const_int 0)]</span>
<span class="lineNum">    5172 </span><span class="lineCov">      45720 : {</span>
<span class="lineNum">    5173 </span><span class="lineNoCov">          0 :   operands[3] = lowpart_subreg (&lt;ssevecmode&gt;mode, operands[0], &lt;MODE&gt;mode);</span>
<span class="lineNum">    5174 </span><span class="lineNoCov">          0 :   operands[4] = lowpart_subreg (V4SImode, operands[0], &lt;MODE&gt;mode);</span>
<span class="lineNum">    5175 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :   emit_insn (gen_sse2_loadld (operands[4],</span>
<span class="lineNum">    5177 </span><span class="lineNoCov">          0 :                               CONST0_RTX (V4SImode), operands[1]));</span>
<span class="lineNum">    5178 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :   if (&lt;ssevecmode&gt;mode == V4SFmode)</span>
<span class="lineNum">    5180 </span><span class="lineNoCov">          0 :     emit_insn (gen_floatv4siv4sf2 (operands[3], operands[4]));</span>
<span class="lineNum">    5181 </span><span class="lineNoCov">          0 :   else</span>
<span class="lineNum">    5182 </span><span class="lineNoCov">          0 :     emit_insn (gen_sse2_cvtdq2pd (operands[3], operands[4]));</span>
<span class="lineNum">    5183 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">    5184 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5186 </span><span class="lineNoCov">          0 : ;; Avoid store forwarding (partial memory) stall penalty</span>
<span class="lineNum">    5187 </span><span class="lineNoCov">          0 : ;; by passing DImode value through XMM registers.  */</span>
<span class="lineNum">    5188 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5189 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    5190 </span><span class="lineNoCov">          0 :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5191 </span><span class="lineNoCov">          0 :         (float:X87MODEF</span>
<span class="lineNum">    5192 </span><span class="lineNoCov">          0 :           (match_operand:DI 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    5193 </span><span class="lineCov">       2916 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_INTER_UNIT_MOVES_TO_VEC</span>
<a name="5194"><span class="lineNum">    5194 </span><span class="lineNoCov">          0 :    &amp;&amp; TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;X87MODEF:MODE&gt;mode, DImode)</span></a>
<span class="lineNum">    5195 </span><span class="lineNoCov">          0 :    &amp;&amp; TARGET_SSE2 &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">    5196 </span><span class="lineNoCov">          0 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">    5197 </span><span class="lineCov">      20476 :   [(const_int 0)]</span>
<span class="lineNum">    5198 </span><span class="lineCov">     148247 : {</span>
<span class="lineNum">    5199 </span><span class="lineCov">      68148 :   emit_insn (gen_floatdi&lt;mode&gt;2_i387_with_xmm</span>
<span class="lineNum">    5200 </span><span class="lineCov">     167687 :              (operands[0], operands[1],</span>
<span class="lineNum">    5201 </span><span class="lineNoCov">          0 :               assign_386_stack_local (DImode, SLOT_TEMP)));</span>
<span class="lineNum">    5202 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">    5203 </span><span class="lineNoCov">          0 : })</span>
<a name="5204"><span class="lineNum">    5204 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">    5205 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;floatdi&lt;X87MODEF:mode&gt;2_i387_with_xmm&quot;</span>
<span class="lineNum">    5206 </span><span class="lineCov">    4813398 :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">    5207 </span><span class="lineNoCov">          0 :         (float:X87MODEF</span>
<span class="lineNum">    5208 </span><span class="lineCov">    4813398 :           (match_operand:DI 1 &quot;register_operand&quot; &quot;r&quot;)))</span>
<span class="lineNum">    5209 </span><span class="lineCov">    4813398 :    (clobber (match_scratch:V4SI 3 &quot;=x&quot;))</span>
<span class="lineNum">    5210 </span><span class="lineCov">    4813400 :    (clobber (match_scratch:V4SI 4 &quot;=x&quot;))</span>
<span class="lineNum">    5211 </span><span class="lineCov">    4813402 :    (clobber (match_operand:DI 2 &quot;memory_operand&quot; &quot;=m&quot;))]</span>
<span class="lineNum">    5212 </span><span class="lineCov">          4 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_INTER_UNIT_MOVES_TO_VEC</span>
<a name="5213"><span class="lineNum">    5213 </span><span class="lineNoCov">          0 :    &amp;&amp; TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;X87MODEF:MODE&gt;mode, DImode)</span></a>
<span class="lineNum">    5214 </span><span class="lineCov">          2 :    &amp;&amp; TARGET_SSE2 &amp;&amp; optimize_function_for_speed_p (cfun)&quot;</span>
<span class="lineNum">    5215 </span><span class="lineCov">    4813398 :   &quot;#&quot;</span>
<span class="lineNum">    5216 </span><span class="lineNoCov">          0 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    5217 </span><span class="lineCov">          2 :   [(set (match_dup 2) (match_dup 3))</span>
<span class="lineNum">    5218 </span><span class="lineNoCov">          0 :    (set (match_dup 0) (float:X87MODEF (match_dup 2)))]</span>
<span class="lineNum">    5219 </span><span class="lineCov">     321704 : {</span>
<span class="lineNum">    5220 </span><span class="lineCov">          2 :   /* The DImode arrived in a pair of integral registers (e.g. %edx:%eax).</span>
<span class="lineNum">    5221 </span><span class="lineCov">          4 :      Assemble the 64-bit DImode value in an xmm register.  */</span>
<span class="lineNum">    5222 </span><span class="lineCov">     119997 :   emit_insn (gen_sse2_loadld (operands[3], CONST0_RTX (V4SImode),</span>
<span class="lineNum">    5223 </span><span class="lineCov">     119997 :                               gen_lowpart (SImode, operands[1])));</span>
<span class="lineNum">    5224 </span><span class="lineCov">      46240 :   emit_insn (gen_sse2_loadld (operands[4], CONST0_RTX (V4SImode),</span>
<span class="lineNum">    5225 </span><span class="lineCov">      46240 :                               gen_highpart (SImode, operands[1])));</span>
<span class="lineNum">    5226 </span><span class="lineCov">        234 :   emit_insn (gen_vec_interleave_lowv4si (operands[3], operands[3],</span>
<span class="lineNum">    5227 </span><span class="lineCov">         16 :                                          operands[4]));</span>
<span class="lineNum">    5228 </span><span class="lineCov">         16 : </span>
<span class="lineNum">    5229 </span><span class="lineCov">          3 :   operands[3] = gen_lowpart (DImode, operands[3]);</span>
<span class="lineNum">    5230 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5231 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    5232 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;X87MODEF:MODE&gt;&quot;)</span>
<span class="lineNum">    5233 </span><span class="lineNoCov">          0 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">    5234 </span><span class="lineCov">          2 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)])</span>
<span class="lineNum">    5235 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5236 </span><span class="lineCov">          2 : ;; Avoid partial SSE register dependency stalls.  This splitter should split</span>
<span class="lineNum">    5237 </span><span class="lineCov">          2 : ;; late in the pass sequence (after register rename pass), so allocated</span>
<span class="lineNum">    5238 </span><span class="lineNoCov">          0 : ;; registers won't change anymore</span>
<span class="lineNum">    5239 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    5240 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    5241 </span><span class="lineNoCov">          0 :   [(set (match_operand:MODEF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    5242 </span><span class="lineNoCov">          0 :         (float:MODEF (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    5243 </span><span class="lineCov">      87789 :   &quot;TARGET_SSE_PARTIAL_REG_DEPENDENCY &amp;&amp; epilogue_completed</span>
<span class="lineNum">    5244 </span><span class="lineCov">      41204 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">    5245 </span><span class="lineCov">      84887 :    &amp;&amp; (!EXT_REX_SSE_REG_P (operands[0])</span>
<span class="lineNum">    5246 </span><span class="lineCov">          1 :        || TARGET_AVX512VL)&quot;</span>
<span class="lineNum">    5247 </span><span class="lineCov">      19727 :   [(set (match_dup 0)</span>
<span class="lineNum">    5248 </span><span class="lineNoCov">          0 :         (vec_merge:&lt;MODEF:ssevecmode&gt;</span>
<span class="lineNum">    5249 </span><span class="lineCov">     148247 :           (vec_duplicate:&lt;MODEF:ssevecmode&gt;</span>
<span class="lineNum">    5250 </span><span class="lineCov">     142309 :             (float:MODEF</span>
<span class="lineNum">    5251 </span><span class="lineCov">     211723 :               (match_dup 1)))</span>
<span class="lineNum">    5252 </span><span class="lineNoCov">          0 :           (match_dup 0)</span>
<span class="lineNum">    5253 </span><span class="lineNoCov">          0 :           (const_int 1)))]</span>
<span class="lineNum">    5254 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :   const machine_mode vmode = &lt;MODEF:ssevecmode&gt;mode;</span>
<span class="lineNum">    5256 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5257 </span><span class="lineNoCov">          0 :   operands[0] = lowpart_subreg (vmode, operands[0], &lt;MODEF:MODE&gt;mode);</span>
<span class="lineNum">    5258 </span><span class="lineNoCov">          0 :   emit_move_insn (operands[0], CONST0_RTX (vmode));</span>
<span class="lineNum">    5259 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5260 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5261 </span><span class="lineNoCov">          0 : (define_expand &quot;floatuns&lt;SWI12:mode&gt;&lt;MODEF:mode&gt;2&quot;</span>
<span class="lineNum">    5262 </span><span class="lineNoCov">          0 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5263 </span><span class="lineNoCov">          0 :         (unsigned_float:MODEF</span>
<span class="lineNum">    5264 </span><span class="lineNoCov">          0 :           (match_operand:SWI12 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    5265 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">    5266 </span><span class="lineNoCov">          0 :    &amp;&amp; SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">    5267 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    5268 </span><span class="lineNoCov">          0 :   operands[1] = convert_to_mode (SImode, operands[1], 1);</span>
<span class="lineNum">    5269 </span><span class="lineNoCov">          0 :   emit_insn (gen_floatsi&lt;MODEF:mode&gt;2 (operands[0], operands[1]));</span>
<span class="lineNum">    5270 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">    5271 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5272 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5273 </span><span class="lineNoCov">          0 : (define_insn &quot;*floatuns&lt;SWI48:mode&gt;&lt;MODEF:mode&gt;2_avx512&quot;</span>
<span class="lineNum">    5274 </span><span class="lineNoCov">          0 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=v&quot;)</span>
<span class="lineNum">    5275 </span><span class="lineNoCov">          0 :         (unsigned_float:MODEF</span>
<span class="lineNum">    5276 </span><span class="lineNoCov">          0 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))]</span>
<span class="lineNum">    5277 </span><span class="lineCov">         44 :   &quot;TARGET_AVX512F &amp;&amp; TARGET_SSE_MATH&quot;</span>
<a name="5278"><span class="lineNum">    5278 </span><span class="lineNoCov">          0 :   &quot;vcvtusi2&lt;MODEF:ssemodesuffix&gt;&lt;SWI48:rex64suffix&gt;\t{%1, %0, %0|%0, %0, %1}&quot;</span></a>
<span class="lineNum">    5279 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sseicvt&quot;)</span>
<span class="lineNum">    5280 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;evex&quot;)</span>
<span class="lineNum">    5281 </span><span class="lineCov">         26 :    (set_attr &quot;mode&quot; &quot;&lt;MODEF:MODE&gt;&quot;)])</span>
<span class="lineNum">    5282 </span><span class="lineCov">         52 : </span>
<span class="lineNum">    5283 </span><span class="lineNoCov">          0 : ;; Avoid store forwarding (partial memory) stall penalty by extending</span>
<span class="lineNum">    5284 </span><span class="lineNoCov">          0 : ;; SImode value to DImode through XMM register instead of pushing two</span>
<span class="lineNum">    5285 </span><span class="lineNoCov">          0 : ;; SImode values to stack. Also note that fild loads from memory only.</span>
<span class="lineNum">    5286 </span><span class="lineNoCov">          0 : </span>
<a name="5287"><span class="lineNum">    5287 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;floatunssi&lt;mode&gt;2_i387_with_xmm&quot;</span></a>
<span class="lineNum">    5288 </span><span class="lineNoCov">          0 :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">    5289 </span><span class="lineNoCov">          0 :         (unsigned_float:X87MODEF</span>
<span class="lineNum">    5290 </span><span class="lineNoCov">          0 :           (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    5291 </span><span class="lineNoCov">          0 :    (clobber (match_operand:DI 2 &quot;memory_operand&quot; &quot;=m&quot;))</span>
<span class="lineNum">    5292 </span><span class="lineCov">      47089 :    (clobber (match_scratch:DI 3 &quot;=x&quot;))]</span>
<span class="lineNum">    5293 </span><span class="lineCov">      39167 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">    5294 </span><span class="lineCov">       7922 :    &amp;&amp; TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;X87MODEF:MODE&gt;mode, DImode)</span>
<span class="lineNum">    5295 </span><span class="lineCov">      78334 :    &amp;&amp; TARGET_SSE2 &amp;&amp; TARGET_INTER_UNIT_MOVES_TO_VEC&quot;</span>
<span class="lineNum">    5296 </span><span class="lineCov">      39167 :   &quot;#&quot;</span>
<span class="lineNum">    5297 </span><span class="lineCov">       7922 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    5298 </span><span class="lineNoCov">          0 :   [(set (match_dup 3) (zero_extend:DI (match_dup 1)))</span>
<span class="lineNum">    5299 </span><span class="lineCov">       7922 :    (set (match_dup 2) (match_dup 3))</span>
<span class="lineNum">    5300 </span><span class="lineNoCov">          0 :    (set (match_dup 0)</span>
<span class="lineNum">    5301 </span><span class="lineNoCov">          0 :         (float:X87MODEF (match_dup 2)))]</span>
<span class="lineNum">    5302 </span><span class="lineCov">      39167 :   &quot;&quot;</span>
<span class="lineNum">    5303 </span><span class="lineCov">     101560 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    5304 </span><span class="lineCov">     101560 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    5305 </span><span class="lineCov">   12563703 : </span>
<span class="lineNum">    5306 </span><span class="lineCov">      49828 : (define_expand &quot;floatunssi&lt;mode&gt;2&quot;</span>
<span class="lineNum">    5307 </span><span class="lineCov">      61843 :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5308 </span><span class="lineCov">    1022907 :         (unsigned_float:X87MODEF</span>
<span class="lineNum">    5309 </span><span class="lineCov">     104847 :           (match_operand:SI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    5310 </span><span class="lineCov">      55019 :   &quot;(!TARGET_64BIT</span>
<span class="lineNum">    5311 </span><span class="lineCov">     786831 :     &amp;&amp; TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;X87MODEF:MODE&gt;mode, DImode)</span>
<span class="lineNum">    5312 </span><span class="lineCov">     142218 :     &amp;&amp; TARGET_SSE2 &amp;&amp; TARGET_INTER_UNIT_MOVES_TO_VEC)</span>
<span class="lineNum">    5313 </span><span class="lineCov">      92390 :    || ((!TARGET_64BIT || TARGET_AVX512F)</span>
<span class="lineNum">    5314 </span><span class="lineCov">     125865 :        &amp;&amp; SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    5315 </span><span class="lineCov">      76037 : {</span>
<span class="lineNum">    5316 </span><span class="lineCov">      74125 :   if (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH))</span>
<span class="lineNum">    5317 </span><span class="lineCov">      18334 :     {</span>
<span class="lineNum">    5318 </span><span class="lineCov">      66154 :       emit_insn (gen_floatunssi&lt;mode&gt;2_i387_with_xmm</span>
<span class="lineNum">    5319 </span><span class="lineCov">      81073 :                   (operands[0], operands[1],</span>
<span class="lineNum">    5320 </span><span class="lineCov">      16757 :                    assign_386_stack_local (DImode, SLOT_TEMP)));</span>
<span class="lineNum">    5321 </span><span class="lineCov">      31676 :       DONE;</span>
<span class="lineNum">    5322 </span><span class="lineCov">      49828 :     }</span>
<span class="lineNum">    5323 </span><span class="lineCov">      45884 :   if (!TARGET_AVX512F)</span>
<span class="lineNum">    5324 </span><span class="lineCov">     145540 :     {</span>
<span class="lineNum">    5325 </span><span class="lineCov">      14639 :       ix86_expand_convert_uns_si&lt;mode&gt;_sse (operands[0], operands[1]);</span>
<span class="lineNum">    5326 </span><span class="lineCov">      61719 :       DONE;</span>
<span class="lineNum">    5327 </span><span class="lineCov">      15835 :     }</span>
<span class="lineNum">    5328 </span><span class="lineCov">      14639 : })</span>
<span class="lineNum">    5329 </span><span class="lineCov">      30474 : </span>
<span class="lineNum">    5330 </span><span class="lineCov">      14639 : (define_expand &quot;floatunsdisf2&quot;</span>
<span class="lineNum">    5331 </span><span class="lineCov">      14639 :   [(set (match_operand:SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5332 </span><span class="lineCov">      14639 :         (unsigned_float:SF</span>
<span class="lineNum">    5333 </span><span class="lineCov">      14639 :           (match_operand:DI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    5334 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SSE &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">    5335 </span><span class="lineCov">      13866 : {</span>
<span class="lineNum">    5336 </span><span class="lineCov">      13866 :   if (!TARGET_AVX512F)</span>
<span class="lineNum">    5337 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5338 </span><span class="lineCov">      13866 :       x86_emit_floatuns (operands);</span>
<span class="lineNum">    5339 </span><span class="lineCov">      13866 :       DONE;</span>
<span class="lineNum">    5340 </span><span class="lineCov">      13866 :     }</span>
<span class="lineNum">    5341 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5342 </span><span class="lineCov">      12658 : </span>
<span class="lineNum">    5343 </span><span class="lineCov">      12658 : (define_expand &quot;floatunsdidf2&quot;</span>
<a name="5344"><span class="lineNum">    5344 </span><span class="lineNoCov">          0 :   [(set (match_operand:DF 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">    5345 </span><span class="lineCov">       8344 :         (unsigned_float:DF</span>
<span class="lineNum">    5346 </span><span class="lineNoCov">          0 :           (match_operand:DI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    5347 </span><span class="lineCov">        959 :   &quot;(TARGET_KEEPS_VECTOR_ALIGNED_STACK || TARGET_AVX512F)</span>
<span class="lineNum">    5348 </span><span class="lineCov">        959 :    &amp;&amp; TARGET_SSE2 &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">    5349 </span><span class="lineCov">        959 : {</span>
<span class="lineNum">    5350 </span><span class="lineNoCov">          0 :   if (!TARGET_64BIT)</span>
<span class="lineNum">    5351 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5352 </span><span class="lineNoCov">          0 :       ix86_expand_convert_uns_didf_sse (operands[0], operands[1]);</span>
<span class="lineNum">    5353 </span><span class="lineCov">          7 :       DONE;</span>
<span class="lineNum">    5354 </span><span class="lineCov">         21 :     }</span>
<span class="lineNum">    5355 </span><span class="lineNoCov">          0 :   if (!TARGET_AVX512F)</span>
<span class="lineNum">    5356 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5357 </span><span class="lineNoCov">          0 :       x86_emit_floatuns (operands);</span>
<span class="lineNum">    5358 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">    5359 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    5360 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5361 </span><span class="lineCov">          7 : </span>
<span class="lineNum">    5362 </span><span class="lineNoCov">          0 : ;; Load effective address instructions</span>
<span class="lineNum">    5363 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5364 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;*lea&lt;mode&gt;&quot;</span>
<span class="lineNum">    5365 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    5366 </span><span class="lineCov">          5 :         (match_operand:SWI48 1 &quot;address_no_seg_operand&quot; &quot;Ts&quot;))]</span>
<span class="lineNum">    5367 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    5368 </span><span class="lineCov">    1942407 : {</span>
<span class="lineNum">    5369 </span><span class="lineCov">    1942419 :   if (SImode_address_operand (operands[1], VOIDmode))</span>
<span class="lineNum">    5370 </span><span class="lineCov">          5 :     {</span>
<span class="lineNum">    5371 </span><span class="lineCov">      25775 :       gcc_assert (TARGET_64BIT);</span>
<span class="lineNum">    5372 </span><span class="lineCov">         12 :       return &quot;lea{l}\t{%E1, %k0|%k0, %E1}&quot;;</span>
<span class="lineNum">    5373 </span><span class="lineCov">       5578 :     }</span>
<span class="lineNum">    5374 </span><span class="lineCov">         19 :   else </span>
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :     return &quot;lea{&lt;imodesuffix&gt;}\t{%E1, %0|%0, %E1}&quot;;</span>
<span class="lineNum">    5376 </span><span class="lineCov">       5568 : }</span>
<a name="5377"><span class="lineNum">    5377 </span><span class="lineCov">   14910245 :   &quot;reload_completed &amp;&amp; ix86_avoid_lea_for_addr (insn, operands)&quot;</span></a>
<a name="5378"><span class="lineNum">    5378 </span><span class="lineCov">         15 :   [(const_int 0)]</span></a>
<span class="lineNum">    5379 </span><span class="lineCov">          7 : {</span>
<span class="lineNum">    5380 </span><span class="lineCov">    2811825 :   machine_mode mode = &lt;MODE&gt;mode;</span>
<span class="lineNum">    5381 </span><span class="lineCov">   40101952 :   rtx pat;</span>
<span class="lineNum">    5382 </span><span class="lineCov">   40101957 : </span>
<span class="lineNum">    5383 </span><span class="lineCov">   30140912 :   /* ix86_avoid_lea_for_addr re-recognizes insn and may</span>
<span class="lineNum">    5384 </span><span class="lineCov">   58193636 :      change operands[] array behind our back.  */</span>
<span class="lineNum">    5385 </span><span class="lineCov">          5 :   pat = PATTERN (curr_insn);</span>
<span class="lineNum">    5386 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5387 </span><span class="lineCov">         10 :   operands[0] = SET_DEST (pat);</span>
<span class="lineNum">    5388 </span><span class="lineCov">       5575 :   operands[1] = SET_SRC (pat);</span>
<span class="lineNum">    5389 </span><span class="lineCov">       5575 : </span>
<span class="lineNum">    5390 </span><span class="lineCov">          5 :   /* Emit all operations in SImode for zero-extended addresses.  */</span>
<span class="lineNum">    5391 </span><span class="lineCov">       3615 :   if (SImode_address_operand (operands[1], VOIDmode))</span>
<span class="lineNum">    5392 </span><span class="lineCov">       5580 :     mode = SImode;</span>
<span class="lineNum">    5393 </span><span class="lineCov">       3623 : </span>
<span class="lineNum">    5394 </span><span class="lineNoCov">          0 :   ix86_split_lea_for_addr (curr_insn, operands, mode);</span>
<span class="lineNum">    5395 </span><span class="lineCov">       3615 : </span>
<span class="lineNum">    5396 </span><span class="lineCov">       7230 :   /* Zero-extend return register to DImode for zero-extended addresses.  */</span>
<span class="lineNum">    5397 </span><span class="lineCov">       3623 :   if (mode != &lt;MODE&gt;mode)</span>
<span class="lineNum">    5398 </span><span class="lineNoCov">          0 :     emit_insn (gen_zero_extendsidi2</span>
<span class="lineNum">    5399 </span><span class="lineNoCov">          0 :                (operands[0], gen_lowpart (mode, operands[0])));</span>
<span class="lineNum">    5400 </span><span class="lineCov">       3623 : </span>
<span class="lineNum">    5401 </span><span class="lineCov">       3623 :   DONE;</span>
<span class="lineNum">    5402 </span><span class="lineCov">       3631 : }</span>
<span class="lineNum">    5403 </span><span class="lineCov">       3631 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    5404 </span><span class="lineCov">       3631 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">    5405 </span><span class="lineCov">       3623 :      (if_then_else</span>
<span class="lineNum">    5406 </span><span class="lineCov">         16 :        (match_operand 1 &quot;SImode_address_operand&quot;)</span>
<span class="lineNum">    5407 </span><span class="lineNoCov">          0 :        (const_string &quot;SI&quot;)</span>
<span class="lineNum">    5408 </span><span class="lineNoCov">          0 :        (const_string &quot;&lt;MODE&gt;&quot;)))])</span>
<span class="lineNum">    5409 </span><span class="lineCov">          8 : </span>
<span class="lineNum">    5410 </span><span class="lineCov">          8 : ;; Add instructions</span>
<a name="5411"><span class="lineNum">    5411 </span><span class="lineCov">          8 : </span></a>
<a name="5412"><span class="lineNum">    5412 </span><span class="lineNoCov">          0 : (define_expand &quot;add&lt;mode&gt;3&quot;</span></a>
<span class="lineNum">    5413 </span><span class="lineNoCov">          0 :   [(set (match_operand:SDWIM 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    5414 </span><span class="lineNoCov">          0 :         (plus:SDWIM (match_operand:SDWIM 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    5415 </span><span class="lineNoCov">          0 :                     (match_operand:SDWIM 2 &quot;&lt;general_hilo_operand&gt;&quot;)))]</span>
<span class="lineNum">    5416 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    5417 </span><span class="lineCov">        165 :   &quot;ix86_expand_binary_operator (PLUS, &lt;MODE&gt;mode, operands); DONE;&quot;)</span>
<span class="lineNum">    5418 </span><span class="lineCov">        157 : </span>
<span class="lineNum">    5419 </span><span class="lineCov">        165 : (define_insn_and_split &quot;*add&lt;dwi&gt;3_doubleword&quot;</span>
<span class="lineNum">    5420 </span><span class="lineCov">          8 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;nonimmediate_operand&quot; &quot;=r,o&quot;)</span>
<span class="lineNum">    5421 </span><span class="lineNoCov">          0 :         (plus:&lt;DWI&gt;</span>
<span class="lineNum">    5422 </span><span class="lineCov">          8 :           (match_operand:&lt;DWI&gt; 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;)</span>
<span class="lineNum">    5423 </span><span class="lineCov">        157 :           (match_operand:&lt;DWI&gt; 2 &quot;x86_64_hilo_general_operand&quot;</span>
<span class="lineNum">    5424 </span><span class="lineNoCov">          0 :                                                         &quot;ro&lt;di&gt;,r&lt;di&gt;&quot;)))</span>
<span class="lineNum">    5425 </span><span class="lineCov">        157 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    5426 </span><span class="lineCov">   20623886 :   &quot;ix86_binary_operator_ok (PLUS, &lt;DWI&gt;mode, operands)&quot;</span>
<span class="lineNum">    5427 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    5428 </span><span class="lineCov">    2588416 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    5429 </span><span class="lineCov">        157 :   [(parallel [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    5430 </span><span class="lineCov">          8 :                    (compare:CCC</span>
<span class="lineNum">    5431 </span><span class="lineNoCov">          0 :                      (plus:DWIH (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    5432 </span><span class="lineCov">        157 :                      (match_dup 1)))</span>
<span class="lineNum">    5433 </span><span class="lineNoCov">          0 :               (set (match_dup 0)</span>
<span class="lineNum">    5434 </span><span class="lineNoCov">          0 :                    (plus:DWIH (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    5435 </span><span class="lineCov">        306 :    (parallel [(set (match_dup 3)</span>
<a name="5436"><span class="lineNum">    5436 </span><span class="lineCov">          4 :                    (plus:DWIH</span></a>
<span class="lineNum">    5437 </span><span class="lineCov">          4 :                      (plus:DWIH</span>
<span class="lineNum">    5438 </span>            :                        (ltu:DWIH (reg:CC FLAGS_REG) (const_int 0))
<span class="lineNum">    5439 </span><span class="lineCov">        314 :                        (match_dup 4))</span>
<span class="lineNum">    5440 </span>            :                      (match_dup 5)))
<span class="lineNum">    5441 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    5442 </span>            : {
<span class="lineNum">    5443 </span>            :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 3, &amp;operands[0], &amp;operands[3]);
<span class="lineNum">    5444 </span><span class="lineNoCov">          0 :   if (operands[2] == const0_rtx)</span>
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5446 </span><span class="lineNoCov">          0 :       ix86_expand_binary_operator (PLUS, &lt;MODE&gt;mode, &amp;operands[3]);</span>
<span class="lineNum">    5447 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">    5448 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    5449 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5450 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5451 </span><span class="lineCov">      18814 : (define_insn &quot;*add&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    5452 </span><span class="lineCov">        149 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot; &quot;=r,rm,r,r&quot;)</span>
<span class="lineNum">    5453 </span><span class="lineNoCov">          0 :         (plus:SWI48</span>
<span class="lineNum">    5454 </span><span class="lineCov">        149 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;%0,0,r,r&quot;)</span>
<span class="lineNum">    5455 </span><span class="lineCov">    5503378 :           (match_operand:SWI48 2 &quot;x86_64_general_operand&quot; &quot;rme,re,0,le&quot;)))</span>
<span class="lineNum">    5456 </span><span class="lineCov">      18814 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    5457 </span><span class="lineCov">   22214477 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    5458 </span><span class="lineCov">    2609669 : {</span>
<span class="lineNum">    5459 </span><span class="lineCov">    2543636 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5460 </span><span class="lineCov">      37192 :     {</span>
<span class="lineNum">    5461 </span><span class="lineCov">      41492 :     case TYPE_LEA:</span>
<span class="lineNum">    5462 </span><span class="lineCov">      22678 :       return &quot;#&quot;;</span>
<span class="lineNum">    5463 </span><span class="lineCov">      43720 : </span>
<span class="lineNum">    5464 </span><span class="lineCov">      11703 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5465 </span><span class="lineCov">      11703 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5466 </span><span class="lineCov">      11703 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :         return &quot;inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    5468 </span><span class="lineCov">     988030 :       else</span>
<span class="lineNum">    5469 </span><span class="lineCov">     988030 :         {</span>
<span class="lineNum">    5470 </span><span class="lineCov">     988960 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5471 </span><span class="lineCov">     988030 :           return &quot;dec{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    5472 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5473 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5474 </span><span class="lineCov">    2494741 :     default:</span>
<span class="lineNum">    5475 </span><span class="lineNoCov">          0 :       /* For most processors, ADD is faster than LEA.  This alternative</span>
<span class="lineNum">    5476 </span><span class="lineCov">    5484415 :          was added to use ADD as much as possible.  */</span>
<span class="lineNum">    5477 </span><span class="lineCov">    2509518 :       if (which_alternative == 2)</span>
<span class="lineNum">    5478 </span><span class="lineCov">       4193 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5479 </span><span class="lineCov">      14777 :         </span>
<span class="lineNum">    5480 </span><span class="lineCov">    8020429 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5481 </span><span class="lineCov">   10526889 :       if (x86_maybe_negate_const_int (&amp;operands[2], &lt;MODE&gt;mode))</span>
<span class="lineNum">    5482 </span><span class="lineCov">     520014 :         return &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5483 </span><span class="lineCov">    5499192 : </span>
<span class="lineNum">    5484 </span><span class="lineCov">       1496 :       return &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5485 </span><span class="lineCov">       1496 :     }</span>
<span class="lineNum">    5486 </span><span class="lineCov">    5499192 : }</span>
<span class="lineNum">    5487 </span><span class="lineNoCov">          0 :   [(set (attr &quot;type&quot;)</span>
<a name="5488"><span class="lineNum">    5488 </span><span class="lineCov">      14777 :      (cond [(eq_attr &quot;alternative&quot; &quot;3&quot;)</span></a>
<span class="lineNum">    5489 </span>            :               (const_string &quot;lea&quot;)
<span class="lineNum">    5490 </span><span class="lineCov">    1209535 :             (match_operand:SWI48 2 &quot;incdec_operand&quot;)</span>
<span class="lineNum">    5491 </span><span class="lineCov">      25748 :               (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    5492 </span><span class="lineCov">      25748 :            ]</span>
<span class="lineNum">    5493 </span><span class="lineCov">      25748 :            (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5494 </span><span class="lineCov">      25748 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    5495 </span><span class="lineCov">      25748 :       (if_then_else</span>
<span class="lineNum">    5496 </span><span class="lineCov">      25748 :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">    5497 </span><span class="lineCov">      25748 :         (const_string &quot;1&quot;)</span>
<span class="lineNum">    5498 </span><span class="lineCov">      25748 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5499 </span><span class="lineCov">      25748 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    5500 </span><span class="lineCov">      25748 : </span>
<span class="lineNum">    5501 </span><span class="lineCov">      25748 : ;; It may seem that nonimmediate operand is proper one for operand 1.</span>
<span class="lineNum">    5502 </span><span class="lineCov">      25748 : ;; The addsi_1 pattern allows nonimmediate operand at that place and</span>
<span class="lineNum">    5503 </span>            : ;; we take care in ix86_binary_operator_ok to not allow two memory
<span class="lineNum">    5504 </span>            : ;; operands so proper swapping will be done in reload.  This allow
<span class="lineNum">    5505 </span><span class="lineNoCov">          0 : ;; patterns constructed from addsi_1 to match.</span>
<span class="lineNum">    5506 </span>            : 
<span class="lineNum">    5507 </span>            : (define_insn &quot;addsi_1_zext&quot;
<span class="lineNum">    5508 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r,r&quot;)
<span class="lineNum">    5509 </span><span class="lineNoCov">          0 :         (zero_extend:DI</span>
<span class="lineNum">    5510 </span>            :           (plus:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0,r,r&quot;)
<span class="lineNum">    5511 </span>            :                    (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme,0,le&quot;))))
<span class="lineNum">    5512 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    5513 </span><span class="lineCov">       9824 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (PLUS, SImode, operands)&quot;</span>
<span class="lineNum">    5514 </span><span class="lineCov">       8504 : {</span>
<span class="lineNum">    5515 </span><span class="lineCov">      32327 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5516 </span><span class="lineCov">       1637 :     {</span>
<span class="lineNum">    5517 </span><span class="lineCov">         18 :     case TYPE_LEA:</span>
<span class="lineNum">    5518 </span><span class="lineCov">         18 :       return &quot;#&quot;;</span>
<span class="lineNum">    5519 </span><span class="lineCov">        185 : </span>
<span class="lineNum">    5520 </span><span class="lineCov">         32 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5521 </span><span class="lineCov">         32 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5522 </span><span class="lineCov">        185 :         return &quot;inc{l}\t%k0&quot;;</span>
<span class="lineNum">    5523 </span><span class="lineNoCov">          0 :       else</span>
<span class="lineNum">    5524 </span><span class="lineCov">          2 :         {</span>
<span class="lineNum">    5525 </span><span class="lineCov">         10 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5526 </span><span class="lineNoCov">          0 :           return &quot;dec{l}\t%k0&quot;;</span>
<span class="lineNum">    5527 </span><span class="lineCov">      25750 :         }</span>
<span class="lineNum">    5528 </span><span class="lineCov">      25748 : </span>
<span class="lineNum">    5529 </span><span class="lineCov">      30676 :     default:</span>
<span class="lineNum">    5530 </span><span class="lineCov">          2 :       /* For most processors, ADD is faster than LEA.  This alternative</span>
<span class="lineNum">    5531 </span><span class="lineNoCov">          0 :          was added to use ADD as much as possible.  */</span>
<span class="lineNum">    5532 </span><span class="lineCov">       4930 :       if (which_alternative == 1)</span>
<span class="lineNum">    5533 </span><span class="lineCov">         10 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5534 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    5535 </span><span class="lineCov">      21654 :       if (x86_maybe_negate_const_int (&amp;operands[2], SImode))</span>
<span class="lineNum">    5536 </span><span class="lineCov">        916 :         return &quot;sub{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    5537 </span><span class="lineCov">      11798 : </span>
<span class="lineNum">    5538 </span><span class="lineCov">      11798 :       return &quot;add{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    5539 </span><span class="lineCov">      11798 :     }</span>
<span class="lineNum">    5540 </span><span class="lineCov">      11798 : }</span>
<span class="lineNum">    5541 </span><span class="lineCov">      11798 :   [(set (attr &quot;type&quot;)</span>
<a name="5542"><span class="lineNum">    5542 </span><span class="lineCov">      11719 :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</span></a>
<span class="lineNum">    5543 </span><span class="lineCov">      11798 :               (const_string &quot;lea&quot;)</span>
<span class="lineNum">    5544 </span><span class="lineCov">      14357 :             (match_operand:SI 2 &quot;incdec_operand&quot;)</span>
<span class="lineNum">    5545 </span><span class="lineCov">         79 :               (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    5546 </span><span class="lineCov">      11798 :            ]</span>
<span class="lineNum">    5547 </span><span class="lineCov">         79 :            (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5548 </span><span class="lineCov">         79 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    5549 </span><span class="lineCov">         79 :       (if_then_else</span>
<span class="lineNum">    5550 </span><span class="lineCov">         79 :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">    5551 </span>            :         (const_string &quot;1&quot;)
<span class="lineNum">    5552 </span><span class="lineCov">         79 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5553 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    5554 </span>            : 
<span class="lineNum">    5555 </span>            : (define_insn &quot;*addhi_1&quot;
<span class="lineNum">    5556 </span>            :   [(set (match_operand:HI 0 &quot;nonimmediate_operand&quot; &quot;=rm,r,r,Yp&quot;)
<span class="lineNum">    5557 </span>            :         (plus:HI (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,r,Yp&quot;)
<span class="lineNum">    5558 </span>            :                  (match_operand:HI 2 &quot;general_operand&quot; &quot;rn,rm,0,ln&quot;)))
<span class="lineNum">    5559 </span><span class="lineCov">         79 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    5560 </span><span class="lineCov">      83201 :   &quot;ix86_binary_operator_ok (PLUS, HImode, operands)&quot;</span>
<span class="lineNum">    5561 </span><span class="lineCov">      11414 : {</span>
<span class="lineNum">    5562 </span><span class="lineCov">      20955 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5563 </span><span class="lineCov">      18475 :     {</span>
<span class="lineNum">    5564 </span><span class="lineCov">      34307 :     case TYPE_LEA:</span>
<span class="lineNum">    5565 </span><span class="lineCov">      34386 :       return &quot;#&quot;;</span>
<span class="lineNum">    5566 </span><span class="lineCov">     107726 : </span>
<span class="lineNum">    5567 </span><span class="lineCov">      76246 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5568 </span><span class="lineCov">         94 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5569 </span><span class="lineCov">         94 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5570 </span><span class="lineNoCov">          0 :         return &quot;inc{w}\t%0&quot;;</span>
<span class="lineNum">    5571 </span><span class="lineCov">         79 :       else</span>
<span class="lineNum">    5572 </span><span class="lineCov">         79 :         {</span>
<span class="lineNum">    5573 </span><span class="lineCov">         85 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5574 </span><span class="lineCov">         79 :           return &quot;dec{w}\t%0&quot;;</span>
<span class="lineNum">    5575 </span><span class="lineCov">         79 :         }</span>
<span class="lineNum">    5576 </span><span class="lineCov">         79 : </span>
<span class="lineNum">    5577 </span><span class="lineCov">       2623 :     default:</span>
<span class="lineNum">    5578 </span><span class="lineCov">         79 :       /* For most processors, ADD is faster than LEA.  This alternative</span>
<span class="lineNum">    5579 </span><span class="lineNoCov">          0 :          was added to use ADD as much as possible.  */</span>
<span class="lineNum">    5580 </span><span class="lineCov">       2623 :       if (which_alternative == 2)</span>
<span class="lineNum">    5581 </span><span class="lineNoCov">          0 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5583 </span><span class="lineCov">       2544 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5584 </span><span class="lineCov">       5088 :       if (x86_maybe_negate_const_int (&amp;operands[2], HImode))</span>
<span class="lineNum">    5585 </span><span class="lineCov">        348 :         return &quot;sub{w}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5586 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5587 </span><span class="lineCov">         79 :       return &quot;add{w}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5588 </span><span class="lineCov">         79 :     }</span>
<span class="lineNum">    5589 </span><span class="lineCov">         79 : }</span>
<span class="lineNum">    5590 </span><span class="lineNoCov">          0 :   [(set (attr &quot;type&quot;)</span>
<a name="5591"><span class="lineNum">    5591 </span><span class="lineCov">      11719 :      (cond [(eq_attr &quot;alternative&quot; &quot;3&quot;)</span></a>
<span class="lineNum">    5592 </span><span class="lineNoCov">          0 :               (const_string &quot;lea&quot;)</span>
<span class="lineNum">    5593 </span><span class="lineCov">       2102 :             (match_operand:HI 2 &quot;incdec_operand&quot;)</span>
<span class="lineNum">    5594 </span><span class="lineNoCov">          0 :               (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    5595 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    5596 </span><span class="lineCov">         51 :            (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5597 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    5598 </span><span class="lineCov">         51 :       (if_then_else</span>
<span class="lineNum">    5599 </span><span class="lineCov">         51 :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">    5600 </span><span class="lineCov">         51 :         (const_string &quot;1&quot;)</span>
<span class="lineNum">    5601 </span><span class="lineCov">         51 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5602 </span><span class="lineCov">         51 :    (set_attr &quot;mode&quot; &quot;HI,HI,HI,SI&quot;)])</span>
<span class="lineNum">    5603 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5604 </span><span class="lineCov">         51 : (define_insn &quot;*addqi_1&quot;</span>
<span class="lineNum">    5605 </span><span class="lineCov">         51 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=qm,q,q,r,r,Yp&quot;)</span>
<span class="lineNum">    5606 </span><span class="lineCov">         51 :         (plus:QI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,q,0,r,Yp&quot;)</span>
<span class="lineNum">    5607 </span><span class="lineCov">         51 :                  (match_operand:QI 2 &quot;general_operand&quot; &quot;qn,qm,0,rn,0,ln&quot;)))</span>
<span class="lineNum">    5608 </span><span class="lineCov">         51 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    5609 </span><span class="lineCov">     134895 :   &quot;ix86_binary_operator_ok (PLUS, QImode, operands)&quot;</span>
<span class="lineNum">    5610 </span><span class="lineCov">      23155 : {</span>
<span class="lineNum">    5611 </span><span class="lineCov">      28917 :   bool widen = (get_attr_mode (insn) != MODE_QI);</span>
<span class="lineNum">    5612 </span><span class="lineCov">      26764 : </span>
<span class="lineNum">    5613 </span><span class="lineCov">       2153 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5614 </span><span class="lineCov">         28 :     {</span>
<span class="lineNum">    5615 </span><span class="lineCov">         28 :     case TYPE_LEA:</span>
<span class="lineNum">    5616 </span><span class="lineCov">         56 :       return &quot;#&quot;;</span>
<span class="lineNum">    5617 </span><span class="lineCov">        116 : </span>
<span class="lineNum">    5618 </span><span class="lineCov">        139 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5619 </span><span class="lineCov">         23 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5620 </span><span class="lineCov">        103 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5621 </span><span class="lineCov">        106 :         return widen ? &quot;inc{l}\t%k0&quot; : &quot;inc{b}\t%0&quot;;</span>
<span class="lineNum">    5622 </span><span class="lineCov">         51 :       else</span>
<span class="lineNum">    5623 </span><span class="lineNoCov">          0 :         {</span>
<span class="lineNum">    5624 </span><span class="lineCov">         10 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5625 </span><span class="lineCov">         20 :           return widen ? &quot;dec{l}\t%k0&quot; : &quot;dec{b}\t%0&quot;;</span>
<span class="lineNum">    5626 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5627 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5628 </span><span class="lineCov">       2079 :     default:</span>
<span class="lineNum">    5629 </span><span class="lineNoCov">          0 :       /* For most processors, ADD is faster than LEA.  These alternatives</span>
<span class="lineNum">    5630 </span><span class="lineNoCov">          0 :          were added to use ADD as much as possible.  */</span>
<span class="lineNum">    5631 </span><span class="lineCov">       2079 :       if (which_alternative == 2 || which_alternative == 4)</span>
<span class="lineNum">    5632 </span><span class="lineNoCov">          0 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5633 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5634 </span><span class="lineCov">       2079 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5635 </span><span class="lineCov">       4158 :       if (x86_maybe_negate_const_int (&amp;operands[2], QImode))</span>
<span class="lineNum">    5636 </span><span class="lineNoCov">          0 :         {</span>
<span class="lineNum">    5637 </span><span class="lineCov">        184 :           if (widen)</span>
<span class="lineNum">    5638 </span><span class="lineNoCov">          0 :             return &quot;sub{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    5639 </span><span class="lineNoCov">          0 :           else</span>
<span class="lineNum">    5640 </span><span class="lineCov">        184 :             return &quot;sub{b}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5641 </span>            :         }
<span class="lineNum">    5642 </span><span class="lineCov">       1895 :       if (widen)</span>
<span class="lineNum">    5643 </span>            :         return &quot;add{l}\t{%k2, %k0|%k0, %k2}&quot;;
<span class="lineNum">    5644 </span><span class="lineNoCov">          0 :       else</span>
<span class="lineNum">    5645 </span><span class="lineCov">       1895 :         return &quot;add{b}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5646 </span>            :     }
<span class="lineNum">    5647 </span>            : }
<span class="lineNum">    5648 </span>            :   [(set (attr &quot;type&quot;)
<a name="5649"><span class="lineNum">    5649 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;5&quot;)</a>
<span class="lineNum">    5650 </span><span class="lineNoCov">          0 :               (const_string &quot;lea&quot;)</span>
<span class="lineNum">    5651 </span><span class="lineNoCov">          0 :             (match_operand:QI 2 &quot;incdec_operand&quot;)</span>
<span class="lineNum">    5652 </span>            :               (const_string &quot;incdec&quot;)
<span class="lineNum">    5653 </span><span class="lineNoCov">          0 :            ]</span>
<span class="lineNum">    5654 </span><span class="lineNoCov">          0 :            (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5655 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    5656 </span><span class="lineNoCov">          0 :       (if_then_else</span>
<span class="lineNum">    5657 </span>            :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))
<span class="lineNum">    5658 </span>            :         (const_string &quot;1&quot;)
<span class="lineNum">    5659 </span>            :         (const_string &quot;*&quot;)))
<span class="lineNum">    5660 </span>            :    (set_attr &quot;mode&quot; &quot;QI,QI,QI,SI,SI,SI&quot;)
<span class="lineNum">    5661 </span>            :    ;; Potential partial reg stall on alternatives 3 and 4.
<span class="lineNum">    5662 </span>            :    (set (attr &quot;preferred_for_speed&quot;)
<a name="5663"><span class="lineNum">    5663 </span><span class="lineCov">  512810988 :      (cond [(eq_attr &quot;alternative&quot; &quot;3,4&quot;)</span></a>
<span class="lineNum">    5664 </span>            :               (symbol_ref &quot;!TARGET_PARTIAL_REG_STALL&quot;)]
<span class="lineNum">    5665 </span><span class="lineCov">  512810988 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    5666 </span>            : 
<span class="lineNum">    5667 </span><span class="lineNoCov">          0 : (define_insn &quot;*addqi_1_slp&quot;</span>
<span class="lineNum">    5668 </span><span class="lineNoCov">          0 :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+qm,q&quot;))</span>
<span class="lineNum">    5669 </span><span class="lineNoCov">          0 :         (plus:QI (match_dup 0)</span>
<span class="lineNum">    5670 </span><span class="lineNoCov">          0 :                  (match_operand:QI 1 &quot;general_operand&quot; &quot;qn,qm&quot;)))</span>
<span class="lineNum">    5671 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    5672 </span><span class="lineCov">          6 :   &quot;(! TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    5673 </span><span class="lineCov">          6 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    5674 </span><span class="lineCov">        135 : {</span>
<span class="lineNum">    5675 </span><span class="lineCov">          6 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5676 </span><span class="lineCov">          6 :     {</span>
<span class="lineNum">    5677 </span><span class="lineNoCov">          0 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5678 </span><span class="lineNoCov">          0 :       if (operands[1] == const1_rtx)</span>
<span class="lineNum">    5679 </span>            :         return &quot;inc{b}\t%0&quot;;
<span class="lineNum">    5680 </span>            :       else
<span class="lineNum">    5681 </span><span class="lineCov">     301665 :         {</span>
<span class="lineNum">    5682 </span><span class="lineCov">     797168 :           gcc_assert (operands[1] == constm1_rtx);</span>
<span class="lineNum">    5683 </span><span class="lineCov">     301665 :           return &quot;dec{b}\t%0&quot;;</span>
<span class="lineNum">    5684 </span><span class="lineCov">     495503 :         }</span>
<span class="lineNum">    5685 </span><span class="lineCov">     526970 : </span>
<span class="lineNum">    5686 </span><span class="lineCov">     495503 :     default:</span>
<span class="lineNum">    5687 </span><span class="lineCov">      31467 :       if (x86_maybe_negate_const_int (&amp;operands[1], QImode))</span>
<span class="lineNum">    5688 </span><span class="lineCov">     258701 :         return &quot;sub{b}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    5689 </span><span class="lineCov">     258701 : </span>
<span class="lineNum">    5690 </span><span class="lineCov">     227234 :       return &quot;add{b}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    5691 </span><span class="lineCov">      31467 :     }</span>
<span class="lineNum">    5692 </span><span class="lineCov">      31517 : }</span>
<span class="lineNum">    5693 </span><span class="lineNoCov">          0 :   [(set (attr &quot;type&quot;)</span>
<a name="5694"><span class="lineNum">    5694 </span><span class="lineCov">      31467 :      (if_then_else (match_operand:QI 1 &quot;incdec_operand&quot;)</span></a>
<span class="lineNum">    5695 </span><span class="lineCov">      31467 :         (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    5696 </span><span class="lineCov">      31609 :         (const_string &quot;alu1&quot;)))</span>
<span class="lineNum">    5697 </span><span class="lineCov">      31467 :    (set (attr &quot;memory&quot;)</span>
<span class="lineNum">    5698 </span><span class="lineCov">      31467 :      (if_then_else (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">    5699 </span><span class="lineCov">      31467 :         (const_string &quot;load&quot;)</span>
<span class="lineNum">    5700 </span><span class="lineCov">      31467 :         (const_string &quot;none&quot;)))</span>
<span class="lineNum">    5701 </span><span class="lineCov">        971 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    5702 </span><span class="lineCov">      30496 : </span>
<span class="lineNum">    5703 </span><span class="lineCov">      30496 : ;; Split non destructive adds if we cannot use lea.</span>
<span class="lineNum">    5704 </span><span class="lineCov">      30496 : (define_split</span>
<span class="lineNum">    5705 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5706 </span><span class="lineCov">      30496 :         (plus:SWI48 (match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    5707 </span><span class="lineCov">      30496 :                     (match_operand:SWI48 2 &quot;x86_64_nonmemory_operand&quot;)))</span>
<span class="lineNum">    5708 </span><span class="lineCov">      30496 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    5709 </span><span class="lineCov">    9162122 :   &quot;reload_completed &amp;&amp; ix86_avoid_lea_for_add (insn, operands)&quot;</span>
<span class="lineNum">    5710 </span><span class="lineCov">      30575 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    5711 </span><span class="lineCov">    2652209 :    (parallel [(set (match_dup 0) (plus:SWI48 (match_dup 0) (match_dup 2)))</span>
<span class="lineNum">    5712 </span><span class="lineCov">          1 :               (clobber (reg:CC FLAGS_REG))])])</span>
<a name="5713"><span class="lineNum">    5713 </span><span class="lineCov">          1 : </span></a>
<span class="lineNum">    5714 </span><span class="lineCov">          2 : ;; Split non destructive adds if we cannot use lea.</span>
<span class="lineNum">    5715 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    5716 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    5717 </span><span class="lineNoCov">          0 :         (zero_extend:DI</span>
<span class="lineNum">    5718 </span>            :           (plus:SI (match_operand:SI 1 &quot;register_operand&quot;)
<span class="lineNum">    5719 </span>            :                    (match_operand:SI 2 &quot;x86_64_nonmemory_operand&quot;))))
<span class="lineNum">    5720 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    5721 </span><span class="lineCov">       5312 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    5722 </span><span class="lineCov">       5312 :    &amp;&amp; reload_completed &amp;&amp; ix86_avoid_lea_for_add (insn, operands)&quot;</span>
<span class="lineNum">    5723 </span><span class="lineNoCov">          0 :   [(set (match_dup 3) (match_dup 1))</span>
<span class="lineNum">    5724 </span><span class="lineCov">       4686 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    5725 </span>            :                    (zero_extend:DI (plus:SI (match_dup 3) (match_dup 2))))
<span class="lineNum">    5726 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    5727 </span><span class="lineNoCov">          0 :   &quot;operands[3] = gen_lowpart (SImode, operands[0]);&quot;)</span>
<span class="lineNum">    5728 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5729 </span><span class="lineNoCov">          0 : ;; Convert add to the lea pattern to avoid flags dependency.</span>
<span class="lineNum">    5730 </span>            : (define_split
<span class="lineNum">    5731 </span>            :   [(set (match_operand:SWI 0 &quot;register_operand&quot;)
<span class="lineNum">    5732 </span>            :         (plus:SWI (match_operand:SWI 1 &quot;register_operand&quot;)
<span class="lineNum">    5733 </span>            :                   (match_operand:SWI 2 &quot;&lt;nonmemory_operand&gt;&quot;)))
<span class="lineNum">    5734 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    5735 </span><span class="lineCov">    9190611 :   &quot;reload_completed &amp;&amp; ix86_lea_for_add_ok (insn, operands)&quot; </span>
<span class="lineNum">    5736 </span><span class="lineCov">    4295518 :   [(set (match_dup 0)</span>
<span class="lineNum">    5737 </span><span class="lineCov">     307608 :         (plus:&lt;LEAMODE&gt; (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    5738 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    5739 </span><span class="lineCov">      70342 :   if (&lt;MODE&gt;mode != &lt;LEAMODE&gt;mode)</span>
<span class="lineNum">    5740 </span><span class="lineCov">      70342 :     {</span>
<span class="lineNum">    5741 </span><span class="lineCov">      84205 :       operands[0] = gen_lowpart (&lt;LEAMODE&gt;mode, operands[0]);</span>
<span class="lineNum">    5742 </span><span class="lineCov">      25463 :       operands[1] = gen_lowpart (&lt;LEAMODE&gt;mode, operands[1]);</span>
<span class="lineNum">    5743 </span><span class="lineCov">      24196 :       operands[2] = gen_lowpart (&lt;LEAMODE&gt;mode, operands[2]);</span>
<span class="lineNum">    5744 </span><span class="lineCov">      64979 :     }</span>
<span class="lineNum">    5745 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    5746 </span><span class="lineCov">         23 : </span>
<span class="lineNum">    5747 </span><span class="lineCov">         46 : ;; Convert add to the lea pattern to avoid flags dependency.</span>
<span class="lineNum">    5748 </span>            : (define_split
<span class="lineNum">    5749 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot;)
<span class="lineNum">    5750 </span>            :         (zero_extend:DI
<span class="lineNum">    5751 </span><span class="lineNoCov">          0 :           (plus:SI (match_operand:SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    5752 </span>            :                    (match_operand:SI 2 &quot;x86_64_nonmemory_operand&quot;))))
<span class="lineNum">    5753 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    5754 </span><span class="lineCov">       5312 :   &quot;TARGET_64BIT &amp;&amp; reload_completed &amp;&amp; ix86_lea_for_add_ok (insn, operands)&quot;</span>
<span class="lineNum">    5755 </span><span class="lineCov">       5077 :   [(set (match_dup 0)</span>
<span class="lineNum">    5756 </span><span class="lineCov">        235 :         (zero_extend:DI (plus:SI (match_dup 1) (match_dup 2))))])</span>
<span class="lineNum">    5757 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5758 </span><span class="lineNoCov">          0 : (define_insn &quot;*add&lt;mode&gt;_2&quot;</span>
<span class="lineNum">    5759 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    5760 </span><span class="lineNoCov">          0 :         (compare</span>
<span class="lineNum">    5761 </span><span class="lineNoCov">          0 :           (plus:SWI</span>
<span class="lineNum">    5762 </span>            :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,&lt;r&gt;&quot;)
<span class="lineNum">    5763 </span>            :             (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;,&lt;r&gt;&lt;i&gt;,0&quot;))
<span class="lineNum">    5764 </span>            :           (const_int 0)))
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;,&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    5766 </span>            :         (plus:SWI (match_dup 1) (match_dup 2)))]
<span class="lineNum">    5767 </span><span class="lineCov">      36406 :   &quot;ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">    5768 </span><span class="lineCov">      36262 :    &amp;&amp; ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    5769 </span><span class="lineCov">      27841 : {</span>
<span class="lineNum">    5770 </span><span class="lineCov">      27985 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5771 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5772 </span><span class="lineCov">      37790 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5773 </span><span class="lineCov">      37646 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5774 </span><span class="lineCov">        144 :         return &quot;inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    5775 </span><span class="lineCov">        144 :       else</span>
<span class="lineNum">    5776 </span><span class="lineCov">        144 :         {</span>
<span class="lineNum">    5777 </span><span class="lineCov">        777 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5778 </span><span class="lineCov">         75 :           return &quot;dec{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    5779 </span><span class="lineCov">         75 :         }</span>
<span class="lineNum">    5780 </span><span class="lineCov">         75 : </span>
<span class="lineNum">    5781 </span><span class="lineCov">      26213 :     default:</span>
<span class="lineNum">    5782 </span><span class="lineCov">      26231 :       if (which_alternative == 2)</span>
<span class="lineNum">    5783 </span><span class="lineCov">          3 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5784 </span><span class="lineNoCov">          0 :         </span>
<span class="lineNum">    5785 </span><span class="lineCov">      26156 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5786 </span><span class="lineCov">      52312 :       if (x86_maybe_negate_const_int (&amp;operands[2], &lt;MODE&gt;mode))</span>
<span class="lineNum">    5787 </span><span class="lineCov">      14658 :         return &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5788 </span>            : 
<span class="lineNum">    5789 </span>            :       return &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;
<span class="lineNum">    5790 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    5791 </span>            : }
<span class="lineNum">    5792 </span>            :   [(set (attr &quot;type&quot;)
<a name="5793"><span class="lineNum">    5793 </span><span class="lineNoCov">          0 :      (if_then_else (match_operand:SWI 2 &quot;incdec_operand&quot;)</span></a>
<span class="lineNum">    5794 </span><span class="lineNoCov">          0 :         (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    5795 </span><span class="lineCov">      27558 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5796 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">    5797 </span><span class="lineNoCov">          0 :       (if_then_else</span>
<span class="lineNum">    5798 </span><span class="lineNoCov">          0 :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">    5799 </span><span class="lineNoCov">          0 :         (const_string &quot;1&quot;)</span>
<span class="lineNum">    5800 </span><span class="lineNoCov">          0 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5801 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    5802 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5803 </span><span class="lineNoCov">          0 : ;; See comment for addsi_1_zext why we do use nonimmediate_operand</span>
<span class="lineNum">    5804 </span><span class="lineNoCov">          0 : (define_insn &quot;*addsi_2_zext&quot;</span>
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    5806 </span><span class="lineCov">    2021618 :         (compare</span>
<span class="lineNum">    5807 </span><span class="lineNoCov">          0 :           (plus:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0,r&quot;)</span>
<span class="lineNum">    5808 </span><span class="lineCov">      15680 :                    (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme,0&quot;))</span>
<span class="lineNum">    5809 </span><span class="lineCov">      15680 :           (const_int 0)))</span>
<span class="lineNum">    5810 </span><span class="lineCov">      15680 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">    5811 </span>            :         (zero_extend:DI (plus:SI (match_dup 1) (match_dup 2))))]
<span class="lineNum">    5812 </span><span class="lineCov">          8 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">    5813 </span><span class="lineCov">         20 :    &amp;&amp; ix86_binary_operator_ok (PLUS, SImode, operands)&quot;</span>
<span class="lineNum">    5814 </span><span class="lineCov">          3 : {</span>
<span class="lineNum">    5815 </span><span class="lineCov">          3 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5816 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5817 </span><span class="lineCov">    1010809 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5818 </span><span class="lineCov">    1010809 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5819 </span><span class="lineCov">    1010809 :         return &quot;inc{l}\t%k0&quot;;</span>
<span class="lineNum">    5820 </span><span class="lineCov">    1010809 :       else</span>
<span class="lineNum">    5821 </span><span class="lineCov">    2021618 :         {</span>
<span class="lineNum">    5822 </span><span class="lineCov">        149 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5823 </span><span class="lineCov">       6202 :           return &quot;dec{l}\t%k0&quot;;</span>
<span class="lineNum">    5824 </span>            :         }
<span class="lineNum">    5825 </span><span class="lineCov">    1010809 : </span>
<span class="lineNum">    5826 </span><span class="lineCov">    1010812 :     default:</span>
<span class="lineNum">    5827 </span><span class="lineCov">    1016865 :       if (which_alternative == 1)</span>
<span class="lineNum">    5828 </span><span class="lineCov">       6053 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5829 </span><span class="lineCov">       6053 : </span>
<span class="lineNum">    5830 </span><span class="lineCov">          6 :       if (x86_maybe_negate_const_int (&amp;operands[2], SImode))</span>
<span class="lineNum">    5831 </span><span class="lineCov">       6053 :         return &quot;sub{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    5832 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5833 </span><span class="lineCov">    1004991 :       return &quot;add{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    5834 </span>            :     }
<span class="lineNum">    5835 </span><span class="lineCov">    1004991 : }</span>
<span class="lineNum">    5836 </span><span class="lineCov">    1004991 :   [(set (attr &quot;type&quot;)</span>
<a name="5837"><span class="lineNum">    5837 </span><span class="lineCov">    1004991 :      (if_then_else (match_operand:SI 2 &quot;incdec_operand&quot;)</span></a>
<span class="lineNum">    5838 </span><span class="lineCov">    1004991 :         (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    5839 </span><span class="lineCov">    1004992 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5840 </span><span class="lineCov">         33 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    5841 </span><span class="lineCov">    1004991 :       (if_then_else</span>
<span class="lineNum">    5842 </span><span class="lineCov">        235 :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">    5843 </span><span class="lineCov">        235 :         (const_string &quot;1&quot;)</span>
<span class="lineNum">    5844 </span><span class="lineCov">        235 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5845 </span><span class="lineCov">        235 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    5846 </span><span class="lineCov">        235 : </span>
<span class="lineNum">    5847 </span><span class="lineCov">        235 : (define_insn &quot;*add&lt;mode&gt;_3&quot;</span>
<span class="lineNum">    5848 </span><span class="lineCov">        470 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    5849 </span>            :         (compare
<span class="lineNum">    5850 </span>            :           (neg:SWI (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;,0&quot;))
<span class="lineNum">    5851 </span><span class="lineNoCov">          0 :           (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,&lt;r&gt;&quot;)))</span>
<span class="lineNum">    5852 </span>            :    (clobber (match_scratch:SWI 0 &quot;=&lt;r&gt;,&lt;r&gt;&quot;))]
<span class="lineNum">    5853 </span><span class="lineCov">       4532 :   &quot;ix86_match_ccmode (insn, CCZmode)</span>
<span class="lineNum">    5854 </span><span class="lineCov">       1394 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    5855 </span><span class="lineCov">      14943 : {</span>
<span class="lineNum">    5856 </span><span class="lineCov">       4968 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5857 </span><span class="lineCov">       2414 :     {</span>
<span class="lineNum">    5858 </span><span class="lineCov">       5097 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5859 </span><span class="lineCov">       5332 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5860 </span><span class="lineCov">      15312 :         return &quot;inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    5861 </span><span class="lineCov">       6490 :       else</span>
<span class="lineNum">    5862 </span><span class="lineCov">      24734 :         {</span>
<span class="lineNum">    5863 </span><span class="lineCov">        235 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5864 </span><span class="lineNoCov">          0 :           return &quot;dec{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    5865 </span><span class="lineCov">        235 :         }</span>
<span class="lineNum">    5866 </span><span class="lineCov">        235 : </span>
<span class="lineNum">    5867 </span><span class="lineCov">       3024 :     default:</span>
<span class="lineNum">    5868 </span><span class="lineCov">       3024 :       if (which_alternative == 1)</span>
<span class="lineNum">    5869 </span><span class="lineCov">        235 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5870 </span><span class="lineCov">        235 : </span>
<span class="lineNum">    5871 </span><span class="lineCov">       3024 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    5872 </span><span class="lineCov">       6048 :       if (x86_maybe_negate_const_int (&amp;operands[2], &lt;MODE&gt;mode))</span>
<span class="lineNum">    5873 </span><span class="lineNoCov">          0 :         return &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5874 </span>            : 
<span class="lineNum">    5875 </span>            :       return &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;
<span class="lineNum">    5876 </span>            :     }
<span class="lineNum">    5877 </span><span class="lineCov">        235 : }</span>
<span class="lineNum">    5878 </span><span class="lineCov">        235 :   [(set (attr &quot;type&quot;)</span>
<a name="5879"><span class="lineNum">    5879 </span><span class="lineCov">        235 :      (if_then_else (match_operand:SWI 2 &quot;incdec_operand&quot;)</span></a>
<span class="lineNum">    5880 </span>            :         (const_string &quot;incdec&quot;)
<span class="lineNum">    5881 </span><span class="lineCov">     705989 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5882 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">    5883 </span><span class="lineNoCov">          0 :       (if_then_else</span>
<span class="lineNum">    5884 </span>            :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))
<span class="lineNum">    5885 </span><span class="lineCov">        522 :         (const_string &quot;1&quot;)</span>
<span class="lineNum">    5886 </span><span class="lineNoCov">          0 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5887 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    5888 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5889 </span>            : ;; See comment for addsi_1_zext why we do use nonimmediate_operand
<span class="lineNum">    5890 </span><span class="lineCov">        522 : (define_insn &quot;*addsi_3_zext&quot;</span>
<span class="lineNum">    5891 </span><span class="lineCov">        522 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    5892 </span><span class="lineCov">        522 :         (compare</span>
<span class="lineNum">    5893 </span><span class="lineCov">        522 :           (neg:SI (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme,0&quot;))</span>
<span class="lineNum">    5894 </span><span class="lineCov">        522 :           (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0,r&quot;)))</span>
<span class="lineNum">    5895 </span><span class="lineCov">        522 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">    5896 </span><span class="lineCov">        522 :         (zero_extend:DI (plus:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">    5897 </span><span class="lineCov">        522 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCZmode)</span>
<span class="lineNum">    5898 </span><span class="lineCov">        522 :    &amp;&amp; ix86_binary_operator_ok (PLUS, SImode, operands)&quot;</span>
<span class="lineNum">    5899 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    5900 </span><span class="lineNoCov">          0 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5901 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5902 </span><span class="lineNoCov">          0 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5903 </span><span class="lineNoCov">          0 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    5904 </span><span class="lineNoCov">          0 :         return &quot;inc{l}\t%k0&quot;;</span>
<span class="lineNum">    5905 </span>            :       else
<span class="lineNum">    5906 </span><span class="lineCov">       2419 :         {</span>
<span class="lineNum">    5907 </span><span class="lineCov">       2419 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    5908 </span><span class="lineCov">       2419 :           return &quot;dec{l}\t%k0&quot;;</span>
<span class="lineNum">    5909 </span>            :         }
<span class="lineNum">    5910 </span><span class="lineCov">       2121 : </span>
<span class="lineNum">    5911 </span><span class="lineCov">       2121 :     default:</span>
<span class="lineNum">    5912 </span><span class="lineCov">       2121 :       if (which_alternative == 1)</span>
<span class="lineNum">    5913 </span><span class="lineCov">       2121 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    5914 </span><span class="lineCov">       2121 : </span>
<span class="lineNum">    5915 </span><span class="lineCov">       2121 :       if (x86_maybe_negate_const_int (&amp;operands[2], SImode))</span>
<span class="lineNum">    5916 </span><span class="lineCov">       2121 :         return &quot;sub{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    5917 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    5918 </span><span class="lineNoCov">          0 :       return &quot;add{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    5919 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    5920 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5921 </span>            :   [(set (attr &quot;type&quot;)
<a name="5922"><span class="lineNum">    5922 </span>            :      (if_then_else (match_operand:SI 2 &quot;incdec_operand&quot;)</a>
<span class="lineNum">    5923 </span>            :         (const_string &quot;incdec&quot;)
<span class="lineNum">    5924 </span><span class="lineCov">       4272 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5925 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">    5926 </span>            :       (if_then_else
<span class="lineNum">    5927 </span>            :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))
<span class="lineNum">    5928 </span>            :         (const_string &quot;1&quot;)
<span class="lineNum">    5929 </span>            :         (const_string &quot;*&quot;)))
<span class="lineNum">    5930 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    5931 </span>            : 
<span class="lineNum">    5932 </span>            : ; For comparisons against 1, -1 and 128, we may generate better code
<span class="lineNum">    5933 </span><span class="lineNoCov">          0 : ; by converting cmp to add, inc or dec as done by peephole2.  This pattern</span>
<span class="lineNum">    5934 </span><span class="lineNoCov">          0 : ; is matched then.  We can't accept general immediate, because for</span>
<span class="lineNum">    5935 </span><span class="lineNoCov">          0 : ; case of overflows,  the result is messed up.</span>
<span class="lineNum">    5936 </span>            : ; Also carry flag is reversed compared to cmp, so this conversion is valid
<span class="lineNum">    5937 </span>            : ; only for comparisons not depending on it.
<span class="lineNum">    5938 </span>            : 
<span class="lineNum">    5939 </span><span class="lineNoCov">          0 : (define_insn &quot;*adddi_4&quot;</span>
<span class="lineNum">    5940 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    5941 </span>            :         (compare
<span class="lineNum">    5942 </span>            :           (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)
<span class="lineNum">    5943 </span><span class="lineNoCov">          0 :           (match_operand:DI 2 &quot;x86_64_immediate_operand&quot; &quot;e&quot;)))</span>
<span class="lineNum">    5944 </span>            :    (clobber (match_scratch:DI 0 &quot;=rm&quot;))]
<span class="lineNum">    5945 </span><span class="lineCov">       4442 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    5946 </span><span class="lineCov">       4428 :    &amp;&amp; ix86_match_ccmode (insn, CCGCmode)&quot;</span>
<span class="lineNum">    5947 </span><span class="lineCov">      84584 : {</span>
<span class="lineNum">    5948 </span><span class="lineCov">       4272 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5949 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5950 </span><span class="lineCov">       1565 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5951 </span><span class="lineCov">       1565 :       if (operands[2] == constm1_rtx)</span>
<span class="lineNum">    5952 </span><span class="lineCov">      81336 :         return &quot;inc{q}\t%0&quot;;</span>
<span class="lineNum">    5953 </span><span class="lineCov">      17428 :       else</span>
<span class="lineNum">    5954 </span><span class="lineCov">      81989 :         {</span>
<span class="lineNum">    5955 </span><span class="lineCov">        537 :           gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">    5956 </span>            :           return &quot;dec{q}\t%0&quot;;
<span class="lineNum">    5957 </span>            :         }
<span class="lineNum">    5958 </span>            : 
<span class="lineNum">    5959 </span><span class="lineCov">       3360 :     default:</span>
<span class="lineNum">    5960 </span><span class="lineCov">       6720 :       if (x86_maybe_negate_const_int (&amp;operands[2], DImode))</span>
<span class="lineNum">    5961 </span><span class="lineCov">       1329 :         return &quot;add{q}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    5962 </span>            : 
<span class="lineNum">    5963 </span>            :       return &quot;sub{q}\t{%2, %0|%0, %2}&quot;;
<span class="lineNum">    5964 </span>            :     }
<span class="lineNum">    5965 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5966 </span>            :   [(set (attr &quot;type&quot;)
<a name="5967"><span class="lineNum">    5967 </span>            :      (if_then_else (match_operand:DI 2 &quot;incdec_operand&quot;)</a>
<span class="lineNum">    5968 </span><span class="lineNoCov">          0 :         (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    5969 </span><span class="lineCov">        577 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    5970 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    5971 </span>            :       (if_then_else
<span class="lineNum">    5972 </span>            :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))
<span class="lineNum">    5973 </span>            :         (const_string &quot;1&quot;)
<span class="lineNum">    5974 </span><span class="lineNoCov">          0 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    5975 </span>            :    (set_attr &quot;mode&quot; &quot;DI&quot;)])
<span class="lineNum">    5976 </span>            : 
<span class="lineNum">    5977 </span>            : ; For comparisons against 1, -1 and 128, we may generate better code
<span class="lineNum">    5978 </span><span class="lineNoCov">          0 : ; by converting cmp to add, inc or dec as done by peephole2.  This pattern</span>
<span class="lineNum">    5979 </span>            : ; is matched then.  We can't accept general immediate, because for
<span class="lineNum">    5980 </span>            : ; case of overflows,  the result is messed up.
<span class="lineNum">    5981 </span>            : ; Also carry flag is reversed compared to cmp, so this conversion is valid
<span class="lineNum">    5982 </span><span class="lineNoCov">          0 : ; only for comparisons not depending on it.</span>
<span class="lineNum">    5983 </span>            : 
<span class="lineNum">    5984 </span>            : (define_insn &quot;*add&lt;mode&gt;_4&quot;
<span class="lineNum">    5985 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    5986 </span><span class="lineNoCov">          0 :         (compare</span>
<span class="lineNum">    5987 </span>            :           (match_operand:SWI124 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)
<span class="lineNum">    5988 </span>            :           (match_operand:SWI124 2 &quot;const_int_operand&quot; &quot;n&quot;)))
<span class="lineNum">    5989 </span>            :    (clobber (match_scratch:SWI124 0 &quot;=&lt;r&gt;m&quot;))]
<span class="lineNum">    5990 </span><span class="lineCov">       3584 :   &quot;ix86_match_ccmode (insn, CCGCmode)&quot;</span>
<span class="lineNum">    5991 </span><span class="lineCov">     148591 : {</span>
<span class="lineNum">    5992 </span><span class="lineCov">       3376 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    5993 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    5994 </span><span class="lineCov">       4891 :     case TYPE_INCDEC:</span>
<span class="lineNum">    5995 </span><span class="lineCov">       4891 :       if (operands[2] == constm1_rtx)</span>
<span class="lineNum">    5996 </span><span class="lineCov">      67423 :         return &quot;inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    5997 </span><span class="lineCov">      10675 :       else</span>
<a name="5998"><span class="lineNum">    5998 </span><span class="lineCov">      70394 :         {</span></a>
<span class="lineNum">    5999 </span><span class="lineCov">     245994 :           gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">    6000 </span><span class="lineCov">     244553 :           return &quot;dec{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    6001 </span>            :         }
<span class="lineNum">    6002 </span><span class="lineCov">     244030 : </span>
<span class="lineNum">    6003 </span><span class="lineCov">     245486 :     default:</span>
<span class="lineNum">    6004 </span><span class="lineCov">     246942 :       if (x86_maybe_negate_const_int (&amp;operands[2], &lt;MODE&gt;mode))</span>
<span class="lineNum">    6005 </span><span class="lineCov">     690912 :         return &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    6006 </span><span class="lineCov">     934474 : </span>
<span class="lineNum">    6007 </span><span class="lineCov">     934474 :       return &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    6008 </span><span class="lineCov">     934474 :     }</span>
<span class="lineNum">    6009 </span><span class="lineCov">     934474 : }</span>
<span class="lineNum">    6010 </span><span class="lineCov">     934474 :   [(set (attr &quot;type&quot;)</span>
<a name="6011"><span class="lineNum">    6011 </span><span class="lineCov">     934474 :      (if_then_else (match_operand:&lt;MODE&gt; 2 &quot;incdec_operand&quot;)</span></a>
<span class="lineNum">    6012 </span><span class="lineCov">     690444 :         (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    6013 </span><span class="lineCov">       7555 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    6014 </span><span class="lineCov">     682456 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    6015 </span><span class="lineCov">          7 :       (if_then_else</span>
<span class="lineNum">    6016 </span><span class="lineCov">     439102 :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">    6017 </span><span class="lineCov">     439095 :         (const_string &quot;1&quot;)</span>
<span class="lineNum">    6018 </span>            :         (const_string &quot;*&quot;)))
<span class="lineNum">    6019 </span><span class="lineCov">     438935 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6020 </span><span class="lineCov">     438935 : </span>
<span class="lineNum">    6021 </span>            : (define_insn &quot;*add&lt;mode&gt;_5&quot;
<span class="lineNum">    6022 </span><span class="lineCov">        218 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    6023 </span><span class="lineCov">        218 :         (compare</span>
<span class="lineNum">    6024 </span><span class="lineCov">        218 :           (plus:SWI</span>
<span class="lineNum">    6025 </span><span class="lineCov">        218 :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6026 </span>            :             (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;,0&quot;))
<span class="lineNum">    6027 </span><span class="lineCov">        204 :           (const_int 0)))</span>
<span class="lineNum">    6028 </span><span class="lineCov">        204 :    (clobber (match_scratch:SWI 0 &quot;=&lt;r&gt;,&lt;r&gt;&quot;))]</span>
<span class="lineNum">    6029 </span><span class="lineCov">          7 :   &quot;ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">    6030 </span><span class="lineCov">       1645 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    6031 </span><span class="lineCov">        122 : {</span>
<span class="lineNum">    6032 </span><span class="lineCov">        296 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    6033 </span><span class="lineCov">        174 :     {</span>
<span class="lineNum">    6034 </span><span class="lineCov">         36 :     case TYPE_INCDEC:</span>
<span class="lineNum">    6035 </span><span class="lineCov">         36 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    6036 </span><span class="lineNoCov">          0 :         return &quot;inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">    6037 </span><span class="lineCov">       1602 :       else</span>
<span class="lineNum">    6038 </span><span class="lineCov">       1602 :         {</span>
<span class="lineNum">    6039 </span><span class="lineNoCov">          0 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    6040 </span>            :           return &quot;dec{&lt;imodesuffix&gt;}\t%0&quot;;
<span class="lineNum">    6041 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6042 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6043 </span><span class="lineCov">        122 :     default:</span>
<span class="lineNum">    6044 </span><span class="lineCov">        122 :       if (which_alternative == 1)</span>
<span class="lineNum">    6045 </span><span class="lineNoCov">          0 :         std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    6046 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6047 </span><span class="lineCov">        122 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">    6048 </span><span class="lineCov">        244 :       if (x86_maybe_negate_const_int (&amp;operands[2], &lt;MODE&gt;mode))</span>
<span class="lineNum">    6049 </span><span class="lineCov">         55 :         return &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    6050 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6051 </span><span class="lineNoCov">          0 :       return &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    6052 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    6053 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6054 </span><span class="lineNoCov">          0 :   [(set (attr &quot;type&quot;)</span>
<a name="6055"><span class="lineNum">    6055 </span><span class="lineNoCov">          0 :      (if_then_else (match_operand:SWI 2 &quot;incdec_operand&quot;)</span></a>
<span class="lineNum">    6056 </span><span class="lineNoCov">          0 :         (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    6057 </span><span class="lineCov">        118 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    6058 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    6059 </span><span class="lineNoCov">          0 :       (if_then_else</span>
<span class="lineNum">    6060 </span><span class="lineNoCov">          0 :         (and (eq_attr &quot;type&quot; &quot;alu&quot;) (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">    6061 </span><span class="lineNoCov">          0 :         (const_string &quot;1&quot;)</span>
<span class="lineNum">    6062 </span><span class="lineNoCov">          0 :         (const_string &quot;*&quot;)))</span>
<span class="lineNum">    6063 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6064 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6065 </span><span class="lineNoCov">          0 : (define_insn &quot;addqi_ext_1&quot;</span>
<span class="lineNum">    6066 </span><span class="lineNoCov">          0 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q,Q&quot;)</span>
<span class="lineNum">    6067 </span><span class="lineNoCov">          0 :                          (const_int 8)</span>
<span class="lineNum">    6068 </span><span class="lineNoCov">          0 :                          (const_int 8))</span>
<span class="lineNum">    6069 </span><span class="lineNoCov">          0 :         (subreg:SI</span>
<span class="lineNum">    6070 </span><span class="lineNoCov">          0 :           (plus:QI</span>
<span class="lineNum">    6071 </span><span class="lineNoCov">          0 :             (subreg:QI</span>
<span class="lineNum">    6072 </span><span class="lineNoCov">          0 :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    6073 </span><span class="lineNoCov">          0 :                                (const_int 8)</span>
<span class="lineNum">    6074 </span><span class="lineNoCov">          0 :                                (const_int 8)) 0)</span>
<span class="lineNum">    6075 </span><span class="lineNoCov">          0 :             (match_operand:QI 2 &quot;general_operand&quot; &quot;QnBc,m&quot;)) 0))</span>
<span class="lineNum">    6076 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6077 </span><span class="lineNoCov">          0 :   &quot;/* FIXME: without this LRA can't reload this pattern, see PR82524.  */</span>
<span class="lineNum">    6078 </span><span class="lineCov">         22 :    rtx_equal_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">    6079 </span><span class="lineCov">          2 : {</span>
<span class="lineNum">    6080 </span><span class="lineCov">          6 :   switch (get_attr_type (insn))</span>
<span class="lineNum">    6081 </span><span class="lineCov">          4 :     {</span>
<span class="lineNum">    6082 </span><span class="lineCov">          2 :     case TYPE_INCDEC:</span>
<span class="lineNum">    6083 </span><span class="lineCov">         25 :       if (operands[2] == const1_rtx)</span>
<span class="lineNum">    6084 </span><span class="lineCov">         24 :         return &quot;inc{b}\t%h0&quot;;</span>
<span class="lineNum">    6085 </span><span class="lineCov">         25 :       else</span>
<span class="lineNum">    6086 </span><span class="lineNoCov">          0 :         {</span>
<span class="lineNum">    6087 </span><span class="lineNoCov">          0 :           gcc_assert (operands[2] == constm1_rtx);</span>
<span class="lineNum">    6088 </span><span class="lineNoCov">          0 :           return &quot;dec{b}\t%h0&quot;;</span>
<span class="lineNum">    6089 </span>            :         }
<span class="lineNum">    6090 </span>            : 
<span class="lineNum">    6091 </span>            :     default:
<span class="lineNum">    6092 </span>            :       return &quot;add{b}\t{%2, %h0|%h0, %2}&quot;;
<span class="lineNum">    6093 </span>            :     }
<span class="lineNum">    6094 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6095 </span>            :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)
<a name="6096"><span class="lineNum">    6096 </span>            :    (set (attr &quot;type&quot;)</a>
<span class="lineNum">    6097 </span><span class="lineNoCov">          0 :      (if_then_else (match_operand:QI 2 &quot;incdec_operand&quot;)</span>
<span class="lineNum">    6098 </span><span class="lineNoCov">          0 :         (const_string &quot;incdec&quot;)</span>
<span class="lineNum">    6099 </span><span class="lineNoCov">          0 :         (const_string &quot;alu&quot;)))</span>
<span class="lineNum">    6100 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    6101 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6102 </span><span class="lineNoCov">          0 : (define_insn &quot;*addqi_ext_2&quot;</span>
<span class="lineNum">    6103 </span><span class="lineNoCov">          0 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q&quot;)</span>
<span class="lineNum">    6104 </span><span class="lineNoCov">          0 :                          (const_int 8)</span>
<span class="lineNum">    6105 </span><span class="lineNoCov">          0 :                          (const_int 8))</span>
<span class="lineNum">    6106 </span><span class="lineNoCov">          0 :         (subreg:SI</span>
<span class="lineNum">    6107 </span><span class="lineNoCov">          0 :           (plus:QI</span>
<span class="lineNum">    6108 </span><span class="lineNoCov">          0 :             (subreg:QI</span>
<span class="lineNum">    6109 </span><span class="lineNoCov">          0 :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    6110 </span><span class="lineNoCov">          0 :                                (const_int 8)</span>
<span class="lineNum">    6111 </span><span class="lineNoCov">          0 :                                (const_int 8)) 0)</span>
<span class="lineNum">    6112 </span><span class="lineNoCov">          0 :             (subreg:QI</span>
<span class="lineNum">    6113 </span><span class="lineNoCov">          0 :               (zero_extract:SI (match_operand 2 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    6114 </span><span class="lineNoCov">          0 :                                (const_int 8)</span>
<span class="lineNum">    6115 </span><span class="lineNoCov">          0 :                                (const_int 8)) 0)) 0))</span>
<span class="lineNum">    6116 </span><span class="lineNoCov">          0 :   (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6117 </span><span class="lineNoCov">          0 :   &quot;/* FIXME: without this LRA can't reload this pattern, see PR82524.  */</span>
<span class="lineNum">    6118 </span><span class="lineNoCov">          0 :    rtx_equal_p (operands[0], operands[1])</span>
<span class="lineNum">    6119 </span><span class="lineNoCov">          0 :    || rtx_equal_p (operands[0], operands[2])&quot;</span>
<span class="lineNum">    6120 </span><span class="lineCov">         25 :   &quot;add{b}\t{%h2, %h0|%h0, %h2}&quot;</span>
<span class="lineNum">    6121 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6122 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    6123 </span><span class="lineCov">       3389 : </span>
<span class="lineNum">    6124 </span><span class="lineCov">       3389 : ;; Add with jump on overflow.</span>
<span class="lineNum">    6125 </span><span class="lineCov">        296 : (define_expand &quot;addv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    6126 </span><span class="lineCov">       2360 :   [(parallel [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    6127 </span><span class="lineCov">       2652 :                    (eq:CCO (plus:&lt;DWI&gt;</span>
<span class="lineNum">    6128 </span><span class="lineCov">       2360 :                               (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6129 </span><span class="lineCov">       5011 :                                  (match_operand:SWI 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    6130 </span><span class="lineCov">        584 :                               (match_dup 4))</span>
<span class="lineNum">    6131 </span><span class="lineNoCov">          0 :                            (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6132 </span><span class="lineNoCov">          0 :                               (plus:SWI (match_dup 1)</span>
<span class="lineNum">    6133 </span><span class="lineNoCov">          0 :                                         (match_operand:SWI 2</span>
<span class="lineNum">    6134 </span><span class="lineNoCov">          0 :                                            &quot;&lt;general_operand&gt;&quot;)))))</span>
<span class="lineNum">    6135 </span><span class="lineNoCov">          0 :               (set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6136 </span><span class="lineNoCov">          0 :                    (plus:SWI (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    6137 </span><span class="lineNoCov">          0 :    (set (pc) (if_then_else</span>
<span class="lineNum">    6138 </span><span class="lineNoCov">          0 :                (eq (reg:CCO FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    6139 </span><span class="lineNoCov">          0 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    6140 </span><span class="lineNoCov">          0 :                (pc)))]</span>
<span class="lineNum">    6141 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    6142 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    6143 </span><span class="lineNoCov">          0 :   ix86_fixup_binary_operands_no_copy (PLUS, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">    6144 </span><span class="lineNoCov">          0 :   if (CONST_INT_P (operands[2]))</span>
<span class="lineNum">    6145 </span><span class="lineNoCov">          0 :     operands[4] = operands[2];</span>
<span class="lineNum">    6146 </span><span class="lineNoCov">          0 :   else</span>
<span class="lineNum">    6147 </span><span class="lineNoCov">          0 :     operands[4] = gen_rtx_SIGN_EXTEND (&lt;DWI&gt;mode, operands[2]);</span>
<span class="lineNum">    6148 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    6149 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6150 </span><span class="lineNoCov">          0 : (define_insn &quot;*addv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    6151 </span><span class="lineNoCov">          0 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    6152 </span><span class="lineNoCov">          0 :         (eq:CCO (plus:&lt;DWI&gt;</span>
<span class="lineNum">    6153 </span><span class="lineNoCov">          0 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6154 </span><span class="lineNoCov">          0 :                       (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;))</span>
<span class="lineNum">    6155 </span><span class="lineNoCov">          0 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6156 </span><span class="lineNoCov">          0 :                       (match_operand:SWI 2 &quot;&lt;general_sext_operand&gt;&quot;</span>
<span class="lineNum">    6157 </span><span class="lineNoCov">          0 :                                            &quot;&lt;r&gt;mWe,&lt;r&gt;We&quot;)))</span>
<span class="lineNum">    6158 </span><span class="lineNoCov">          0 :                 (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6159 </span><span class="lineNoCov">          0 :                    (plus:SWI (match_dup 1) (match_dup 2)))))</span>
<span class="lineNum">    6160 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;,&lt;r&gt;m&quot;)</span>
<span class="lineNum">    6161 </span><span class="lineNoCov">          0 :         (plus:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    6162 </span><span class="lineCov">       6530 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6163 </span><span class="lineCov">        240 :   &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6164 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6165 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6166 </span><span class="lineCov">       5938 : </span>
<span class="lineNum">    6167 </span><span class="lineCov">       5938 : (define_insn &quot;*addv&lt;mode&gt;4_1&quot;</span>
<span class="lineNum">    6168 </span><span class="lineNoCov">          0 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    6169 </span><span class="lineNoCov">          0 :         (eq:CCO (plus:&lt;DWI&gt;</span>
<span class="lineNum">    6170 </span><span class="lineNoCov">          0 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6171 </span><span class="lineNoCov">          0 :                       (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">    6172 </span><span class="lineNoCov">          0 :                    (match_operand:&lt;DWI&gt; 3 &quot;const_int_operand&quot; &quot;i&quot;))</span>
<span class="lineNum">    6173 </span><span class="lineNoCov">          0 :                 (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6174 </span><span class="lineNoCov">          0 :                    (plus:SWI (match_dup 1)</span>
<span class="lineNum">    6175 </span><span class="lineNoCov">          0 :                              (match_operand:SWI 2 &quot;x86_64_immediate_operand&quot;</span>
<span class="lineNum">    6176 </span><span class="lineNoCov">          0 :                                                   &quot;&lt;i&gt;&quot;)))))</span>
<span class="lineNum">    6177 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">    6178 </span><span class="lineNoCov">          0 :         (plus:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    6179 </span><span class="lineCov">       3033 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">    6180 </span><span class="lineCov">       2731 :    &amp;&amp; CONST_INT_P (operands[2])</span>
<span class="lineNum">    6181 </span><span class="lineCov">       1196 :    &amp;&amp; INTVAL (operands[2]) == INTVAL (operands[3])&quot;</span>
<span class="lineNum">    6182 </span><span class="lineCov">         52 :   &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6183 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6184 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    6185 </span><span class="lineCov">       2437 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    6186 </span><span class="lineCov">       4870 :         (cond [(match_test &quot;IN_RANGE (INTVAL (operands[2]), -128, 127)&quot;)</span>
<span class="lineNum">    6187 </span><span class="lineNoCov">          0 :                   (const_string &quot;1&quot;)</span>
<span class="lineNum">    6188 </span><span class="lineNoCov">          0 :                (match_test &quot;&lt;MODE_SIZE&gt; == 8&quot;)</span>
<span class="lineNum">    6189 </span><span class="lineNoCov">          0 :                   (const_string &quot;4&quot;)]</span>
<span class="lineNum">    6190 </span><span class="lineNoCov">          0 :               (const_string &quot;&lt;MODE_SIZE&gt;&quot;)))])</span>
<span class="lineNum">    6191 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6192 </span><span class="lineNoCov">          0 : (define_expand &quot;uaddv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    6193 </span><span class="lineNoCov">          0 :   [(parallel [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6194 </span><span class="lineNoCov">          0 :                    (compare:CCC</span>
<span class="lineNum">    6195 </span><span class="lineNoCov">          0 :                      (plus:SWI</span>
<span class="lineNum">    6196 </span><span class="lineNoCov">          0 :                        (match_operand:SWI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6197 </span><span class="lineNoCov">          0 :                        (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot;))</span>
<span class="lineNum">    6198 </span><span class="lineNoCov">          0 :                      (match_dup 1)))</span>
<span class="lineNum">    6199 </span><span class="lineNoCov">          0 :               (set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6200 </span><span class="lineNoCov">          0 :                    (plus:SWI (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    6201 </span><span class="lineNoCov">          0 :    (set (pc) (if_then_else</span>
<span class="lineNum">    6202 </span><span class="lineNoCov">          0 :                (ltu (reg:CCC FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    6203 </span><span class="lineNoCov">          0 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    6204 </span><span class="lineNoCov">          0 :                (pc)))]</span>
<span class="lineNum">    6205 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    6206 </span><span class="lineNoCov">          0 :   &quot;ix86_fixup_binary_operands_no_copy (PLUS, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">    6207 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6208 </span>            : ;; The lea patterns for modes less than 32 bits need to be matched by
<span class="lineNum">    6209 </span>            : ;; several insns converted to real lea by splitters.
<span class="lineNum">    6210 </span>            : 
<span class="lineNum">    6211 </span>            : (define_insn_and_split &quot;*lea&lt;mode&gt;_general_1&quot;
<span class="lineNum">    6212 </span>            :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    6213 </span><span class="lineNoCov">          0 :         (plus:SWI12</span>
<span class="lineNum">    6214 </span>            :           (plus:SWI12 (match_operand:SWI12 1 &quot;index_register_operand&quot; &quot;l&quot;)
<span class="lineNum">    6215 </span>            :                       (match_operand:SWI12 2 &quot;register_operand&quot; &quot;r&quot;))
<span class="lineNum">    6216 </span><span class="lineNoCov">          0 :           (match_operand:SWI12 3 &quot;immediate_operand&quot; &quot;i&quot;)))]</span>
<span class="lineNum">    6217 </span><span class="lineCov">        128 :   &quot;!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun)&quot;</span>
<span class="lineNum">    6218 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    6219 </span><span class="lineCov">         78 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    6220 </span><span class="lineCov">         65 :   [(set (match_dup 0)</span>
<span class="lineNum">    6221 </span><span class="lineCov">         65 :         (plus:SI</span>
<span class="lineNum">    6222 </span><span class="lineCov">         50 :           (plus:SI (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    6223 </span><span class="lineCov">         52 :           (match_dup 3)))]</span>
<span class="lineNum">    6224 </span><span class="lineCov">         52 : {</span>
<span class="lineNum">    6225 </span><span class="lineCov">      45203 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    6226 </span><span class="lineCov">      45203 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    6227 </span><span class="lineCov">      61656 :   operands[2] = gen_lowpart (SImode, operands[2]);</span>
<span class="lineNum">    6228 </span><span class="lineCov">      61656 :   operands[3] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">    6229 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6230 </span><span class="lineCov">          8 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    6231 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6232 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6233 </span>            : (define_insn_and_split &quot;*lea&lt;mode&gt;_general_2&quot;
<span class="lineNum">    6234 </span><span class="lineCov">       6294 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6235 </span><span class="lineCov">       6816 :         (plus:SWI12</span>
<span class="lineNum">    6236 </span><span class="lineCov">       6294 :           (mult:SWI12 (match_operand:SWI12 1 &quot;index_register_operand&quot; &quot;l&quot;)</span>
<span class="lineNum">    6237 </span><span class="lineCov">       1403 :                       (match_operand 2 &quot;const248_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">    6238 </span>            :           (match_operand:SWI12 3 &quot;nonmemory_operand&quot; &quot;ri&quot;)))]
<span class="lineNum">    6239 </span><span class="lineCov">       9782 :   &quot;!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun)&quot;</span>
<span class="lineNum">    6240 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    6241 </span><span class="lineCov">         88 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    6242 </span><span class="lineCov">         44 :   [(set (match_dup 0)</span>
<span class="lineNum">    6243 </span><span class="lineCov">       6338 :         (plus:SI</span>
<span class="lineNum">    6244 </span><span class="lineCov">       6294 :           (mult:SI (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    6245 </span><span class="lineCov">       6294 :           (match_dup 3)))]</span>
<span class="lineNum">    6246 </span><span class="lineCov">       6294 : {</span>
<span class="lineNum">    6247 </span><span class="lineCov">      12965 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    6248 </span><span class="lineCov">      12965 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    6249 </span><span class="lineCov">     381919 :   operands[3] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">    6250 </span><span class="lineCov">     381919 : }</span>
<span class="lineNum">    6251 </span><span class="lineCov">       6394 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    6252 </span><span class="lineCov">       6344 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6253 </span><span class="lineCov">       2676 : </span>
<span class="lineNum">    6254 </span><span class="lineCov">       6344 : (define_insn_and_split &quot;*lea&lt;mode&gt;_general_2b&quot;</span>
<span class="lineNum">    6255 </span><span class="lineCov">         50 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6256 </span><span class="lineCov">         50 :         (plus:SWI12</span>
<span class="lineNum">    6257 </span>            :           (ashift:SWI12 (match_operand:SWI12 1 &quot;index_register_operand&quot; &quot;l&quot;)
<span class="lineNum">    6258 </span><span class="lineCov">         50 :                         (match_operand 2 &quot;const123_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">    6259 </span><span class="lineCov">         50 :           (match_operand:SWI12 3 &quot;nonmemory_operand&quot; &quot;ri&quot;)))]</span>
<span class="lineNum">    6260 </span><span class="lineCov">       1858 :   &quot;!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun)&quot;</span>
<span class="lineNum">    6261 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    6262 </span><span class="lineCov">        942 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    6263 </span><span class="lineCov">       1511 :   [(set (match_dup 0)</span>
<span class="lineNum">    6264 </span><span class="lineCov">       1511 :         (plus:SI</span>
<span class="lineNum">    6265 </span><span class="lineCov">       1987 :           (ashift:SI (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    6266 </span><span class="lineCov">       2130 :           (match_dup 3)))]</span>
<span class="lineNum">    6267 </span><span class="lineCov">       2130 : {</span>
<span class="lineNum">    6268 </span><span class="lineCov">       4126 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    6269 </span><span class="lineCov">         50 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    6270 </span><span class="lineCov">       4076 :   operands[3] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">    6271 </span><span class="lineCov">      10420 : }</span>
<span class="lineNum">    6272 </span><span class="lineCov">         50 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    6273 </span><span class="lineCov">       4076 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<a name="6274"><span class="lineNum">    6274 </span><span class="lineCov">       4126 : </span></a>
<span class="lineNum">    6275 </span><span class="lineCov">         50 : (define_insn_and_split &quot;*lea&lt;mode&gt;_general_3&quot;</span>
<span class="lineNum">    6276 </span><span class="lineCov">   10853822 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6277 </span><span class="lineCov">       4126 :         (plus:SWI12</span>
<span class="lineNum">    6278 </span><span class="lineCov">   10853922 :           (plus:SWI12</span>
<span class="lineNum">    6279 </span><span class="lineCov">         50 :             (mult:SWI12 (match_operand:SWI12 1 &quot;index_register_operand&quot; &quot;l&quot;)</span>
<span class="lineNum">    6280 </span><span class="lineCov">      10370 :                         (match_operand 2 &quot;const248_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">    6281 </span><span class="lineCov">   10856090 :             (match_operand:SWI12 3 &quot;register_operand&quot; &quot;r&quot;))</span>
<span class="lineNum">    6282 </span><span class="lineCov">       6344 :           (match_operand:SWI12 4 &quot;immediate_operand&quot; &quot;i&quot;)))]</span>
<span class="lineNum">    6283 </span><span class="lineCov">   10849758 :   &quot;!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun)&quot;</span>
<span class="lineNum">    6284 </span><span class="lineCov">       4076 :   &quot;#&quot;</span>
<span class="lineNum">    6285 </span><span class="lineCov">          8 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    6286 </span><span class="lineCov">   10171077 :   [(set (match_dup 0)</span>
<span class="lineNum">    6287 </span><span class="lineCov">       6215 :         (plus:SI</span>
<span class="lineNum">    6288 </span><span class="lineCov">          1 :           (plus:SI</span>
<span class="lineNum">    6289 </span><span class="lineCov">   10171011 :             (mult:SI (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    6290 </span><span class="lineCov">       1725 :             (match_dup 3))</span>
<span class="lineNum">    6291 </span><span class="lineCov">   10251110 :           (match_dup 4)))]</span>
<span class="lineNum">    6292 </span><span class="lineCov">      86259 : {</span>
<span class="lineNum">    6293 </span><span class="lineCov">        438 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    6294 </span><span class="lineCov">   10242597 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    6295 </span><span class="lineCov">       6160 :   operands[3] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">    6296 </span><span class="lineCov">       6210 :   operands[4] = gen_lowpart (SImode, operands[4]);</span>
<span class="lineNum">    6297 </span><span class="lineCov">    3228984 : }</span>
<span class="lineNum">    6298 </span><span class="lineCov">       5844 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    6299 </span><span class="lineCov">        388 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6300 </span><span class="lineCov">       5822 : </span>
<span class="lineNum">    6301 </span><span class="lineCov">    3641941 : (define_insn_and_split &quot;*lea&lt;mode&gt;_general_3b&quot;</span>
<span class="lineNum">    6302 </span><span class="lineCov">    3641941 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6303 </span><span class="lineCov">       5881 :         (plus:SWI12</span>
<span class="lineNum">    6304 </span><span class="lineCov">       5831 :           (plus:SWI12</span>
<span class="lineNum">    6305 </span><span class="lineCov">       5881 :             (ashift:SWI12 (match_operand:SWI12 1 &quot;index_register_operand&quot; &quot;l&quot;)</span>
<span class="lineNum">    6306 </span><span class="lineCov">       5881 :                           (match_operand 2 &quot;const123_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">    6307 </span><span class="lineCov">       5881 :             (match_operand:SWI12 3 &quot;register_operand&quot; &quot;r&quot;))</span>
<span class="lineNum">    6308 </span><span class="lineCov">       5881 :           (match_operand:SWI12 4 &quot;immediate_operand&quot; &quot;i&quot;)))]</span>
<span class="lineNum">    6309 </span><span class="lineCov">        169 :   &quot;!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun)&quot;</span>
<span class="lineNum">    6310 </span><span class="lineCov">       5831 :   &quot;#&quot;</span>
<span class="lineNum">    6311 </span><span class="lineCov">         46 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    6312 </span><span class="lineCov">         45 :   [(set (match_dup 0)</span>
<span class="lineNum">    6313 </span><span class="lineCov">         95 :         (plus:SI</span>
<span class="lineNum">    6314 </span><span class="lineCov">       2028 :           (plus:SI</span>
<span class="lineNum">    6315 </span><span class="lineCov">  106676054 :             (ashift:SI (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    6316 </span><span class="lineCov">        109 :             (match_dup 3))</span>
<span class="lineNum">    6317 </span><span class="lineCov">        180 :           (match_dup 4)))]</span>
<span class="lineNum">    6318 </span><span class="lineCov">  106676747 : {</span>
<span class="lineNum">    6319 </span><span class="lineCov">  106676090 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    6320 </span><span class="lineCov">        180 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    6321 </span><span class="lineCov">   70993877 :   operands[3] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">    6322 </span><span class="lineCov">   70993927 :   operands[4] = gen_lowpart (SImode, operands[4]);</span>
<span class="lineNum">    6323 </span><span class="lineCov">       5881 : }</span>
<span class="lineNum">    6324 </span><span class="lineCov">     114778 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    6325 </span><span class="lineCov">   70993942 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6326 </span><span class="lineCov">   70994030 : </span>
<span class="lineNum">    6327 </span><span class="lineCov">        153 : (define_insn_and_split &quot;*lea&lt;mode&gt;_general_4&quot;</span>
<span class="lineNum">    6328 </span><span class="lineCov">   70993942 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6329 </span><span class="lineCov">        722 :         (any_or:SWI12</span>
<span class="lineNum">    6330 </span><span class="lineCov">   70993285 :           (ashift:SWI12</span>
<span class="lineNum">    6331 </span><span class="lineCov">   70993942 :             (match_operand:SWI12 1 &quot;index_register_operand&quot; &quot;l&quot;)</span>
<span class="lineNum">    6332 </span><span class="lineCov">   70999838 :             (match_operand 2 &quot;const_0_to_3_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">    6333 </span><span class="lineCov">       6488 :           (match_operand 3 &quot;const_int_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">    6334 </span><span class="lineCov">   70999074 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    6335 </span><span class="lineCov">   70993220 :    &amp;&amp; ((unsigned HOST_WIDE_INT) INTVAL (operands[3])</span>
<span class="lineNum">    6336 </span><span class="lineCov">         67 :        &lt; (HOST_WIDE_INT_1U &lt;&lt; INTVAL (operands[2])))&quot;</span>
<span class="lineNum">    6337 </span><span class="lineCov">        340 :   &quot;#&quot;</span>
<span class="lineNum">    6338 </span><span class="lineCov">         73 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    6339 </span><span class="lineCov">       5600 :   [(set (match_dup 0)</span>
<span class="lineNum">    6340 </span><span class="lineCov">     117791 :         (plus:SI</span>
<span class="lineNum">    6341 </span><span class="lineCov">     117958 :           (mult:SI (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    6342 </span><span class="lineCov">        238 :           (match_dup 3)))]</span>
<span class="lineNum">    6343 </span><span class="lineCov">        401 : {</span>
<span class="lineNum">    6344 </span><span class="lineCov">     224127 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    6345 </span><span class="lineCov">       7701 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    6346 </span><span class="lineCov">     715871 :   operands[2] = GEN_INT (1 &lt;&lt; INTVAL (operands[2]));</span>
<span class="lineNum">    6347 </span><span class="lineCov">     926701 : }</span>
<span class="lineNum">    6348 </span><span class="lineCov">    1436318 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    6349 </span><span class="lineCov">      88250 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6350 </span><span class="lineCov">       7740 : </span>
<span class="lineNum">    6351 </span><span class="lineCov">      52002 : (define_insn_and_split &quot;*lea&lt;mode&gt;_general_4&quot;</span>
<span class="lineNum">    6352 </span><span class="lineCov">      45450 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6353 </span><span class="lineCov">       1796 :         (any_or:SWI48</span>
<span class="lineNum">    6354 </span><span class="lineCov">       1638 :           (ashift:SWI48</span>
<span class="lineNum">    6355 </span><span class="lineCov">       3346 :             (match_operand:SWI48 1 &quot;index_register_operand&quot; &quot;l&quot;)</span>
<span class="lineNum">    6356 </span><span class="lineCov">      12281 :             (match_operand 2 &quot;const_0_to_3_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">    6357 </span><span class="lineCov">       1638 :           (match_operand 3 &quot;const_int_operand&quot; &quot;n&quot;)))]</span>
<span class="lineNum">    6358 </span><span class="lineCov">       1638 :   &quot;(unsigned HOST_WIDE_INT) INTVAL (operands[3])</span>
<span class="lineNum">    6359 </span><span class="lineCov">       2930 :    &lt; (HOST_WIDE_INT_1U &lt;&lt; INTVAL (operands[2]))&quot;</span>
<span class="lineNum">    6360 </span><span class="lineCov">      11500 :   &quot;#&quot;</span>
<span class="lineNum">    6361 </span><span class="lineCov">       5100 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    6362 </span><span class="lineCov">       8598 :   [(set (match_dup 0)</span>
<span class="lineNum">    6363 </span><span class="lineCov">        976 :         (plus:SWI48</span>
<span class="lineNum">    6364 </span><span class="lineCov">        529 :           (mult:SWI48 (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    6365 </span><span class="lineCov">        304 :           (match_dup 3)))]</span>
<span class="lineNum">    6366 </span><span class="lineCov">       2427 :   &quot;operands[2] = GEN_INT (1 &lt;&lt; INTVAL (operands[2]));&quot;</span>
<span class="lineNum">    6367 </span><span class="lineCov">       1957 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">    6368 </span><span class="lineCov">       1897 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6369 </span><span class="lineCov">       2343 : </span>
<span class="lineNum">    6370 </span><span class="lineCov">    9440890 : ;; Subtract instructions</span>
<span class="lineNum">    6371 </span><span class="lineCov">    9440890 : </span>
<span class="lineNum">    6372 </span><span class="lineCov">       2343 : (define_expand &quot;sub&lt;mode&gt;3&quot;</span>
<span class="lineNum">    6373 </span><span class="lineCov">       5071 :   [(set (match_operand:SDWIM 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6374 </span><span class="lineCov">    9387101 :         (minus:SDWIM (match_operand:SDWIM 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6375 </span><span class="lineCov">    9383633 :                      (match_operand:SDWIM 2 &quot;&lt;general_hilo_operand&gt;&quot;)))]</span>
<span class="lineNum">    6376 </span><span class="lineCov">    5299908 :   &quot;&quot;</span>
<span class="lineNum">    6377 </span><span class="lineCov">    4084515 :   &quot;ix86_expand_binary_operator (MINUS, &lt;MODE&gt;mode, operands); DONE;&quot;)</span>
<span class="lineNum">    6378 </span><span class="lineCov">    4084515 : </span>
<span class="lineNum">    6379 </span><span class="lineCov">        110 : (define_insn_and_split &quot;*sub&lt;dwi&gt;3_doubleword&quot;</span>
<span class="lineNum">    6380 </span><span class="lineCov">       1621 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;nonimmediate_operand&quot; &quot;=r,o&quot;)</span>
<span class="lineNum">    6381 </span><span class="lineCov">      71617 :         (minus:&lt;DWI&gt;</span>
<span class="lineNum">    6382 </span><span class="lineCov">      71727 :           (match_operand:&lt;DWI&gt; 1 &quot;nonimmediate_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    6383 </span><span class="lineCov">      70216 :           (match_operand:&lt;DWI&gt; 2 &quot;x86_64_hilo_general_operand&quot;</span>
<span class="lineNum">    6384 </span><span class="lineCov">          5 :                                                         &quot;ro&lt;di&gt;,r&lt;di&gt;&quot;)))</span>
<span class="lineNum">    6385 </span><span class="lineCov">        120 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6386 </span><span class="lineCov">    1862755 :   &quot;ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6387 </span><span class="lineCov">      56716 :   &quot;#&quot;</span>
<a name="6388"><span class="lineNum">    6388 </span><span class="lineCov">       1121 :   &quot;reload_completed&quot;</span></a>
<span class="lineNum">    6389 </span><span class="lineCov">      56706 :   [(parallel [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    6390 </span><span class="lineCov">      57821 :                    (compare:CC (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    6391 </span><span class="lineCov">      57775 :               (set (match_dup 0)</span>
<span class="lineNum">    6392 </span><span class="lineCov">       1120 :                    (minus:DWIH (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    6393 </span><span class="lineCov">      50784 :    (parallel [(set (match_dup 3)</span>
<span class="lineNum">    6394 </span><span class="lineCov">       1120 :                    (minus:DWIH</span>
<span class="lineNum">    6395 </span><span class="lineCov">  486938961 :                      (minus:DWIH</span>
<a name="6396"><span class="lineNum">    6396 </span><span class="lineCov">  486944635 :                        (match_dup 4)</span></a>
<span class="lineNum">    6397 </span><span class="lineCov">  486938915 :                        (ltu:DWIH (reg:CC FLAGS_REG) (const_int 0)))</span>
<span class="lineNum">    6398 </span><span class="lineCov">          4 :                      (match_dup 5)))</span>
<span class="lineNum">    6399 </span><span class="lineCov">          5 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    6400 </span><span class="lineCov">          5 : {</span>
<span class="lineNum">    6401 </span><span class="lineCov">  409027799 :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 3, &amp;operands[0], &amp;operands[3]);</span>
<span class="lineNum">    6402 </span><span class="lineCov">         10 :   if (operands[2] == const0_rtx)</span>
<span class="lineNum">    6403 </span>            :     {
<span class="lineNum">    6404 </span>            :       ix86_expand_binary_operator (MINUS, &lt;MODE&gt;mode, &amp;operands[3]);
<span class="lineNum">    6405 </span><span class="lineCov">  253207682 :       DONE;</span>
<span class="lineNum">    6406 </span>            :     }
<span class="lineNum">    6407 </span>            : })
<span class="lineNum">    6408 </span>            : 
<span class="lineNum">    6409 </span><span class="lineCov">  214252654 : (define_insn &quot;*sub&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    6410 </span><span class="lineCov">          5 :   [(set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6411 </span><span class="lineCov">         95 :         (minus:SWI</span>
<span class="lineNum">    6412 </span><span class="lineCov">         90 :           (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    6413 </span><span class="lineCov">         90 :           (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;)))</span>
<span class="lineNum">    6414 </span><span class="lineCov">         90 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6415 </span><span class="lineCov">  177189078 :   &quot;ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6416 </span><span class="lineCov">      24096 :   &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6417 </span><span class="lineCov">     119562 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6418 </span><span class="lineCov">     119631 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6419 </span><span class="lineCov">     159436 : </span>
<span class="lineNum">    6420 </span><span class="lineCov">     159460 : (define_insn &quot;*subsi_1_zext&quot;</span>
<span class="lineNum">    6421 </span><span class="lineCov">     328778 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6422 </span><span class="lineCov">      25521 :         (zero_extend:DI</span>
<span class="lineNum">    6423 </span><span class="lineCov">         69 :           (minus:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    6424 </span><span class="lineCov">         69 :                     (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))))</span>
<span class="lineNum">    6425 </span><span class="lineCov">         69 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6426 </span><span class="lineCov">       2782 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (MINUS, SImode, operands)&quot;</span>
<span class="lineNum">    6427 </span><span class="lineCov">        130 :   &quot;sub{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    6428 </span><span class="lineCov">       2329 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6429 </span><span class="lineCov">       1195 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6430 </span><span class="lineCov">       1024 : </span>
<span class="lineNum">    6431 </span><span class="lineCov">       1036 : (define_insn &quot;*subqi_1_slp&quot;</span>
<span class="lineNum">    6432 </span><span class="lineCov">       1036 :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+qm,q&quot;))</span>
<span class="lineNum">    6433 </span><span class="lineCov">       1036 :         (minus:QI (match_dup 0)</span>
<span class="lineNum">    6434 </span><span class="lineCov">       1036 :                   (match_operand:QI 1 &quot;general_operand&quot; &quot;qn,qm&quot;)))</span>
<span class="lineNum">    6435 </span><span class="lineCov">       1040 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6436 </span><span class="lineCov">         53 :   &quot;(! TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    6437 </span><span class="lineCov">         53 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    6438 </span><span class="lineCov">       1024 :   &quot;sub{b}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    6439 </span><span class="lineCov">         16 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    6440 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    6441 </span><span class="lineCov">        931 : </span>
<span class="lineNum">    6442 </span><span class="lineCov">        923 : (define_insn &quot;*sub&lt;mode&gt;_2&quot;</span>
<span class="lineNum">    6443 </span><span class="lineCov">         16 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    6444 </span><span class="lineCov">        164 :         (compare</span>
<span class="lineNum">    6445 </span><span class="lineCov">       2005 :           (minus:SWI</span>
<span class="lineNum">    6446 </span><span class="lineCov">         30 :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    6447 </span><span class="lineCov">         66 :             (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;))</span>
<span class="lineNum">    6448 </span><span class="lineCov">         58 :           (const_int 0)))</span>
<span class="lineNum">    6449 </span><span class="lineCov">         30 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6450 </span><span class="lineCov">         16 :         (minus:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    6451 </span><span class="lineCov">      27298 :   &quot;ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">    6452 </span><span class="lineCov">      29770 :    &amp;&amp; ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6453 </span><span class="lineCov">       4537 :   &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6454 </span><span class="lineCov">       3035 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6455 </span><span class="lineCov">       3013 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6456 </span><span class="lineCov">      27270 : </span>
<span class="lineNum">    6457 </span><span class="lineCov">      36495 : (define_insn &quot;*subsi_2_zext&quot;</span>
<span class="lineNum">    6458 </span><span class="lineCov">       1996 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    6459 </span><span class="lineCov">       1993 :         (compare</span>
<span class="lineNum">    6460 </span><span class="lineCov">       1020 :           (minus:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    6461 </span><span class="lineCov">       3935 :                     (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))</span>
<span class="lineNum">    6462 </span><span class="lineCov">       1996 :           (const_int 0)))</span>
<span class="lineNum">    6463 </span><span class="lineCov">       2915 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6464 </span><span class="lineCov">       4676 :         (zero_extend:DI</span>
<span class="lineNum">    6465 </span><span class="lineCov">       3830 :           (minus:SI (match_dup 1)</span>
<span class="lineNum">    6466 </span><span class="lineCov">       3761 :                     (match_dup 2))))]</span>
<span class="lineNum">    6467 </span><span class="lineCov">       1822 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">    6468 </span><span class="lineCov">       3222 :    &amp;&amp; ix86_binary_operator_ok (MINUS, SImode, operands)&quot;</span>
<span class="lineNum">    6469 </span><span class="lineCov">     284518 :   &quot;sub{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    6470 </span><span class="lineCov">   25875263 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6471 </span><span class="lineCov">   25875531 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6472 </span><span class="lineCov">   25875690 : </span>
<span class="lineNum">    6473 </span><span class="lineCov">        901 : ;; Subtract with jump on overflow.</span>
<span class="lineNum">    6474 </span><span class="lineCov">         55 : (define_expand &quot;subv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    6475 </span><span class="lineCov">       1074 :   [(parallel [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    6476 </span><span class="lineCov">   20026166 :                    (eq:CCO (minus:&lt;DWI&gt;</span>
<span class="lineNum">    6477 </span><span class="lineCov">      33435 :                               (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6478 </span>            :                                  (match_operand:SWI 1 &quot;nonimmediate_operand&quot;))
<span class="lineNum">    6479 </span><span class="lineCov">     138796 :                               (match_dup 4))</span>
<span class="lineNum">    6480 </span><span class="lineCov">   15427147 :                            (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6481 </span>            :                               (minus:SWI (match_dup 1)
<span class="lineNum">    6482 </span><span class="lineCov">     112620 :                                          (match_operand:SWI 2</span>
<span class="lineNum">    6483 </span><span class="lineCov">     111584 :                                             &quot;&lt;general_operand&gt;&quot;)))))</span>
<span class="lineNum">    6484 </span><span class="lineCov">   10695697 :               (set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6485 </span><span class="lineCov">        130 :                    (minus:SWI (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    6486 </span><span class="lineCov">     108517 :    (set (pc) (if_then_else</span>
<span class="lineNum">    6487 </span><span class="lineCov">     108387 :                (eq (reg:CCO FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    6488 </span><span class="lineCov">       1296 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    6489 </span><span class="lineCov">      17756 :                (pc)))]</span>
<span class="lineNum">    6490 </span><span class="lineCov">    8529264 :   &quot;&quot;</span>
<span class="lineNum">    6491 </span><span class="lineCov">      16460 : {</span>
<span class="lineNum">    6492 </span><span class="lineCov">       1296 :   ix86_fixup_binary_operands_no_copy (MINUS, &lt;MODE&gt;mode, operands);</span>
<span class="lineNum">    6493 </span><span class="lineCov">      21019 :   if (CONST_INT_P (operands[2]))</span>
<span class="lineNum">    6494 </span><span class="lineCov">      15414 :     operands[4] = operands[2];</span>
<span class="lineNum">    6495 </span><span class="lineCov">     280485 :   else</span>
<span class="lineNum">    6496 </span><span class="lineCov">       1312 :     operands[4] = gen_rtx_SIGN_EXTEND (&lt;DWI&gt;mode, operands[2]);</span>
<span class="lineNum">    6497 </span><span class="lineCov">       2624 : })</span>
<span class="lineNum">    6498 </span><span class="lineCov">     281561 : </span>
<span class="lineNum">    6499 </span><span class="lineCov">     281561 : (define_insn &quot;*subv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    6500 </span><span class="lineCov">     281561 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    6501 </span><span class="lineNoCov">          0 :         (eq:CCO (minus:&lt;DWI&gt;</span>
<span class="lineNum">    6502 </span><span class="lineCov">       1076 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6503 </span><span class="lineCov">       5605 :                       (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0,0&quot;))</span>
<span class="lineNum">    6504 </span><span class="lineCov">       5605 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6505 </span><span class="lineCov">       5605 :                       (match_operand:SWI 2 &quot;&lt;general_sext_operand&gt;&quot;</span>
<span class="lineNum">    6506 </span><span class="lineCov">       5605 :                                            &quot;&lt;r&gt;We,&lt;r&gt;m&quot;)))</span>
<span class="lineNum">    6507 </span><span class="lineCov">       5605 :                 (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6508 </span><span class="lineCov">       5605 :                    (minus:SWI (match_dup 1) (match_dup 2)))))</span>
<span class="lineNum">    6509 </span><span class="lineCov">       5605 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6510 </span><span class="lineCov">       5605 :         (minus:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    6511 </span><span class="lineCov">      13208 :   &quot;ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6512 </span><span class="lineCov">       5845 :   &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6513 </span><span class="lineCov">       5605 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6514 </span><span class="lineCov">       5605 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6515 </span><span class="lineCov">       6171 : </span>
<span class="lineNum">    6516 </span><span class="lineCov">       6171 : (define_insn &quot;*subv&lt;mode&gt;4_1&quot;</span>
<span class="lineNum">    6517 </span>            :   [(set (reg:CCO FLAGS_REG)
<span class="lineNum">    6518 </span><span class="lineNoCov">          0 :         (eq:CCO (minus:&lt;DWI&gt;</span>
<span class="lineNum">    6519 </span>            :                    (sign_extend:&lt;DWI&gt;
<span class="lineNum">    6520 </span>            :                       (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;))
<span class="lineNum">    6521 </span>            :                    (match_operand:&lt;DWI&gt; 3 &quot;const_int_operand&quot; &quot;i&quot;))
<span class="lineNum">    6522 </span><span class="lineNoCov">          0 :                 (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6523 </span>            :                    (minus:SWI (match_dup 1)
<span class="lineNum">    6524 </span>            :                               (match_operand:SWI 2 &quot;x86_64_immediate_operand&quot;
<span class="lineNum">    6525 </span><span class="lineCov">       5605 :                                                    &quot;&lt;i&gt;&quot;)))))</span>
<span class="lineNum">    6526 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">    6527 </span>            :         (minus:SWI (match_dup 1) (match_dup 2)))]
<span class="lineNum">    6528 </span><span class="lineCov">       1556 :   &quot;ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">    6529 </span><span class="lineCov">       1354 :    &amp;&amp; CONST_INT_P (operands[2])</span>
<span class="lineNum">    6530 </span><span class="lineCov">        697 :    &amp;&amp; INTVAL (operands[2]) == INTVAL (operands[3])&quot;</span>
<span class="lineNum">    6531 </span><span class="lineNoCov">          0 :   &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6532 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6533 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)
<span class="lineNum">    6534 </span><span class="lineCov">       1152 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    6535 </span><span class="lineCov">       2304 :         (cond [(match_test &quot;IN_RANGE (INTVAL (operands[2]), -128, 127)&quot;)</span>
<span class="lineNum">    6536 </span><span class="lineNoCov">          0 :                   (const_string &quot;1&quot;)</span>
<span class="lineNum">    6537 </span><span class="lineCov">       5605 :                (match_test &quot;&lt;MODE_SIZE&gt; == 8&quot;)</span>
<span class="lineNum">    6538 </span><span class="lineCov">       5605 :                   (const_string &quot;4&quot;)]</span>
<span class="lineNum">    6539 </span><span class="lineCov">       5605 :               (const_string &quot;&lt;MODE_SIZE&gt;&quot;)))])</span>
<span class="lineNum">    6540 </span>            : 
<span class="lineNum">    6541 </span>            : (define_expand &quot;usubv&lt;mode&gt;4&quot;
<span class="lineNum">    6542 </span>            :   [(parallel [(set (reg:CC FLAGS_REG)
<span class="lineNum">    6543 </span>            :                    (compare:CC
<span class="lineNum">    6544 </span><span class="lineCov">        602 :                      (match_operand:SWI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6545 </span><span class="lineCov">       4529 :                      (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot;)))</span>
<span class="lineNum">    6546 </span>            :               (set (match_operand:SWI 0 &quot;register_operand&quot;)
<span class="lineNum">    6547 </span><span class="lineCov">       4529 :                    (minus:SWI (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    6548 </span><span class="lineCov">       4529 :    (set (pc) (if_then_else</span>
<span class="lineNum">    6549 </span><span class="lineCov">       5131 :                (ltu (reg:CC FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    6550 </span><span class="lineCov">       5131 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    6551 </span><span class="lineCov">        602 :                (pc)))]</span>
<span class="lineNum">    6552 </span><span class="lineCov">       5131 :   &quot;&quot;</span>
<span class="lineNum">    6553 </span><span class="lineCov">       5131 :   &quot;ix86_fixup_binary_operands_no_copy (MINUS, &lt;MODE&gt;mode, operands);&quot;)</span>
<span class="lineNum">    6554 </span><span class="lineCov">       4529 : </span>
<span class="lineNum">    6555 </span><span class="lineNoCov">          0 : (define_insn &quot;*sub&lt;mode&gt;_3&quot;</span>
<span class="lineNum">    6556 </span><span class="lineCov">       4529 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    6557 </span><span class="lineCov">        602 :         (compare (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    6558 </span><span class="lineNoCov">          0 :                  (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;)))</span>
<span class="lineNum">    6559 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6560 </span><span class="lineNoCov">          0 :         (minus:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    6561 </span><span class="lineCov">      13913 :   &quot;ix86_match_ccmode (insn, CCmode)</span>
<span class="lineNum">    6562 </span><span class="lineCov">      27826 :    &amp;&amp; ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6563 </span><span class="lineCov">         40 :   &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6564 </span>            :   [(set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    6565 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    6566 </span><span class="lineCov">      13060 : </span>
<span class="lineNum">    6567 </span><span class="lineCov">      13060 : (define_peephole2</span>
<span class="lineNum">    6568 </span><span class="lineCov">      37584 :   [(parallel</span>
<span class="lineNum">    6569 </span>            :      [(set (reg:CC FLAGS_REG)
<span class="lineNum">    6570 </span><span class="lineNoCov">          0 :            (compare:CC (match_operand:SWI 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">    6571 </span><span class="lineNoCov">          0 :                        (match_operand:SWI 1 &quot;general_gr_operand&quot;)))</span>
<span class="lineNum">    6572 </span><span class="lineNoCov">          0 :       (set (match_dup 0)</span>
<span class="lineNum">    6573 </span><span class="lineNoCov">          0 :            (minus:SWI (match_dup 0) (match_dup 1)))])]</span>
<span class="lineNum">    6574 </span><span class="lineCov">      11782 :   &quot;find_regno_note (peep2_next_insn (0), REG_UNUSED, REGNO (operands[0])) != 0&quot;</span>
<span class="lineNum">    6575 </span><span class="lineCov">       1710 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    6576 </span><span class="lineCov">        142 :         (compare:CC (match_dup 0) (match_dup 1)))])</span>
<span class="lineNum">    6577 </span><span class="lineCov">        142 : </span>
<span class="lineNum">    6578 </span><span class="lineNoCov">          0 : (define_insn &quot;*subsi_3_zext&quot;</span>
<span class="lineNum">    6579 </span><span class="lineCov">       5728 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    6580 </span><span class="lineCov">       5728 :         (compare (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    6581 </span><span class="lineCov">       5728 :                  (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;)))</span>
<span class="lineNum">    6582 </span><span class="lineCov">       5728 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6583 </span><span class="lineCov">      17133 :         (zero_extend:DI</span>
<span class="lineNum">    6584 </span><span class="lineCov">       6279 :           (minus:SI (match_dup 1)</span>
<span class="lineNum">    6585 </span><span class="lineCov">       5677 :                     (match_dup 2))))]</span>
<span class="lineNum">    6586 </span><span class="lineCov">       1312 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCmode)</span>
<span class="lineNum">    6587 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_binary_operator_ok (MINUS, SImode, operands)&quot;</span>
<span class="lineNum">    6588 </span><span class="lineCov">       8730 :   &quot;sub{l}\t{%2, %1|%1, %2}&quot;</span>
<span class="lineNum">    6589 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6590 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6591 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6592 </span><span class="lineCov">       5677 : ;; Add with carry and subtract with borrow</span>
<span class="lineNum">    6593 </span><span class="lineCov">       5677 : </span>
<span class="lineNum">    6594 </span><span class="lineCov">       5677 : (define_insn &quot;add&lt;mode&gt;3_carry&quot;</span>
<span class="lineNum">    6595 </span><span class="lineCov">       5677 :   [(set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6596 </span><span class="lineCov">       5677 :         (plus:SWI</span>
<span class="lineNum">    6597 </span><span class="lineCov">       5677 :           (plus:SWI</span>
<span class="lineNum">    6598 </span><span class="lineCov">       5677 :             (match_operator:SWI 4 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6599 </span><span class="lineCov">       5677 :              [(match_operand 3 &quot;flags_reg_operand&quot;) (const_int 0)])</span>
<span class="lineNum">    6600 </span><span class="lineCov">       5677 :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;))</span>
<span class="lineNum">    6601 </span><span class="lineCov">      22444 :           (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;)))</span>
<span class="lineNum">    6602 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    6603 </span><span class="lineCov">      66747 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6604 </span><span class="lineCov">        124 :   &quot;adc{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6605 </span><span class="lineCov">        979 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6606 </span><span class="lineCov">          5 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6607 </span><span class="lineCov">      47262 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6608 </span><span class="lineCov">      30495 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6609 </span><span class="lineCov">      61024 : </span>
<span class="lineNum">    6610 </span><span class="lineCov">        176 : (define_insn &quot;*add&lt;mode&gt;3_carry_0&quot;</span>
<span class="lineNum">    6611 </span><span class="lineCov">      16767 :   [(set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">    6612 </span><span class="lineCov">      16767 :         (plus:SWI</span>
<span class="lineNum">    6613 </span>            :           (match_operator:SWI 3 &quot;ix86_carry_flag_operator&quot;
<span class="lineNum">    6614 </span><span class="lineCov">       7229 :             [(match_operand 2 &quot;flags_reg_operand&quot;) (const_int 0)])</span>
<span class="lineNum">    6615 </span><span class="lineCov">       7229 :           (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">    6616 </span><span class="lineCov">     407208 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6617 </span><span class="lineCov">       2500 :   &quot;ix86_unary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6618 </span><span class="lineCov">       2206 :   &quot;adc{&lt;imodesuffix&gt;}\t{$0, %0|%0, 0}&quot;</span>
<span class="lineNum">    6619 </span><span class="lineCov">     407209 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6620 </span><span class="lineCov">     405657 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6621 </span><span class="lineCov">       9391 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6622 </span><span class="lineCov">       9391 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6623 </span><span class="lineCov">       3549 : </span>
<span class="lineNum">    6624 </span><span class="lineCov">     263312 : (define_insn &quot;*addsi3_carry_zext&quot;</span>
<span class="lineNum">    6625 </span><span class="lineCov">       5097 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6626 </span><span class="lineCov">      43631 :         (zero_extend:DI</span>
<span class="lineNum">    6627 </span><span class="lineCov">      43631 :           (plus:SI</span>
<span class="lineNum">    6628 </span>            :             (plus:SI (match_operator:SI 3 &quot;ix86_carry_flag_operator&quot;
<span class="lineNum">    6629 </span><span class="lineCov">      11798 :                       [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">    6630 </span><span class="lineCov">      11798 :                      (match_operand:SI 1 &quot;register_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    6631 </span><span class="lineCov">      11798 :             (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))))</span>
<span class="lineNum">    6632 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6633 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (PLUS, SImode, operands)&quot;</span>
<span class="lineNum">    6634 </span><span class="lineNoCov">          0 :   &quot;adc{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    6635 </span><span class="lineCov">       6121 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6636 </span><span class="lineCov">       5694 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6637 </span><span class="lineCov">        893 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6638 </span><span class="lineCov">        893 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6639 </span><span class="lineCov">        893 : </span>
<span class="lineNum">    6640 </span><span class="lineCov">          9 : (define_insn &quot;*addsi3_carry_zext_0&quot;</span>
<span class="lineNum">    6641 </span><span class="lineCov">       6596 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6642 </span><span class="lineCov">       1521 :         (zero_extend:DI</span>
<span class="lineNum">    6643 </span><span class="lineCov">       5968 :           (plus:SI (match_operator:SI 2 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6644 </span><span class="lineCov">       6587 :                     [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">    6645 </span><span class="lineCov">       4146 :                    (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;))))</span>
<span class="lineNum">    6646 </span><span class="lineCov">       6594 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6647 </span><span class="lineCov">       6603 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    6648 </span><span class="lineCov">       1510 :   &quot;adc{l}\t{$0, %k0|%k0, 0}&quot;</span>
<span class="lineNum">    6649 </span><span class="lineCov">       5093 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6650 </span><span class="lineCov">       4146 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6651 </span><span class="lineCov">       4146 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6652 </span><span class="lineCov">       4964 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6653 </span><span class="lineCov">       4137 : </span>
<span class="lineNum">    6654 </span><span class="lineCov">       4137 : ;; There is no point to generate ADCX instruction. ADC is shorter and faster.</span>
<span class="lineNum">    6655 </span><span class="lineCov">       4146 : </span>
<span class="lineNum">    6656 </span><span class="lineCov">        827 : (define_insn &quot;addcarry&lt;mode&gt;&quot;</span>
<span class="lineNum">    6657 </span><span class="lineCov">       4137 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6658 </span><span class="lineCov">          9 :         (compare:CCC</span>
<span class="lineNum">    6659 </span><span class="lineCov">        827 :           (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6660 </span><span class="lineCov">        827 :             (plus:SWI48</span>
<span class="lineNum">    6661 </span><span class="lineNoCov">          0 :               (plus:SWI48</span>
<span class="lineNum">    6662 </span><span class="lineCov">          9 :                 (match_operator:SWI48 5 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6663 </span><span class="lineCov">          9 :                   [(match_operand 3 &quot;flags_reg_operand&quot;) (const_int 0)])</span>
<span class="lineNum">    6664 </span><span class="lineNoCov">          0 :                 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    6665 </span><span class="lineNoCov">          0 :               (match_operand:SWI48 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    6666 </span><span class="lineNoCov">          0 :           (plus:&lt;DWI&gt;</span>
<span class="lineNum">    6667 </span><span class="lineNoCov">          0 :             (zero_extend:&lt;DWI&gt; (match_dup 2))</span>
<span class="lineNum">    6668 </span><span class="lineCov">       4137 :             (match_operator:&lt;DWI&gt; 4 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6669 </span><span class="lineNoCov">          0 :               [(match_dup 3) (const_int 0)]))))</span>
<span class="lineNum">    6670 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6671 </span><span class="lineNoCov">          0 :         (plus:SWI48 (plus:SWI48 (match_op_dup 5</span>
<span class="lineNum">    6672 </span><span class="lineNoCov">          0 :                                  [(match_dup 3) (const_int 0)])</span>
<span class="lineNum">    6673 </span><span class="lineNoCov">          0 :                                 (match_dup 1))</span>
<span class="lineNum">    6674 </span><span class="lineNoCov">          0 :                     (match_dup 2)))]</span>
<span class="lineNum">    6675 </span><span class="lineCov">        120 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6676 </span><span class="lineNoCov">          0 :   &quot;adc{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6677 </span><span class="lineCov">       4137 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6678 </span><span class="lineCov">       4137 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6679 </span><span class="lineCov">       4168 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6680 </span><span class="lineCov">         31 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6681 </span><span class="lineCov">         62 : </span>
<span class="lineNum">    6682 </span><span class="lineNoCov">          0 : (define_expand &quot;addcarry&lt;mode&gt;_0&quot;</span>
<span class="lineNum">    6683 </span><span class="lineNoCov">          0 :   [(parallel</span>
<span class="lineNum">    6684 </span><span class="lineCov">       3518 :      [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6685 </span><span class="lineNoCov">          0 :            (compare:CCC</span>
<span class="lineNum">    6686 </span><span class="lineNoCov">          0 :              (plus:SWI48</span>
<span class="lineNum">    6687 </span><span class="lineNoCov">          0 :                (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6688 </span><span class="lineNoCov">          0 :                (match_operand:SWI48 2 &quot;x86_64_general_operand&quot;))</span>
<span class="lineNum">    6689 </span><span class="lineCov">       3518 :              (match_dup 1)))</span>
<span class="lineNum">    6690 </span><span class="lineCov">       3518 :       (set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6691 </span><span class="lineNoCov">          0 :            (plus:SWI48 (match_dup 1) (match_dup 2)))])]</span>
<span class="lineNum">    6692 </span><span class="lineNoCov">          0 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;)</span>
<span class="lineNum">    6693 </span><span class="lineCov">       3518 : </span>
<span class="lineNum">    6694 </span><span class="lineCov">       3518 : (define_insn &quot;sub&lt;mode&gt;3_carry&quot;</span>
<span class="lineNum">    6695 </span><span class="lineCov">       3518 :   [(set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6696 </span><span class="lineCov">       3518 :         (minus:SWI</span>
<span class="lineNum">    6697 </span><span class="lineNoCov">          0 :           (minus:SWI</span>
<span class="lineNum">    6698 </span>            :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0,0&quot;)
<span class="lineNum">    6699 </span>            :             (match_operator:SWI 4 &quot;ix86_carry_flag_operator&quot;
<span class="lineNum">    6700 </span><span class="lineNoCov">          0 :              [(match_operand 3 &quot;flags_reg_operand&quot;) (const_int 0)]))</span>
<span class="lineNum">    6701 </span>            :           (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;)))
<span class="lineNum">    6702 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6703 </span><span class="lineCov">      23908 :   &quot;ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6704 </span><span class="lineCov">         12 :   &quot;sbb{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6705 </span><span class="lineCov">         32 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6706 </span><span class="lineCov">         32 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6707 </span><span class="lineCov">      10555 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6708 </span><span class="lineCov">      10555 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6709 </span><span class="lineCov">      22554 : </span>
<span class="lineNum">    6710 </span><span class="lineCov">       2950 : (define_insn &quot;*sub&lt;mode&gt;3_carry_0&quot;</span>
<span class="lineNum">    6711 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">    6712 </span><span class="lineNoCov">          0 :         (minus:SWI</span>
<span class="lineNum">    6713 </span><span class="lineNoCov">          0 :           (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    6714 </span><span class="lineNoCov">          0 :           (match_operator:SWI 3 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6715 </span><span class="lineNoCov">          0 :             [(match_operand 2 &quot;flags_reg_operand&quot;) (const_int 0)])))</span>
<span class="lineNum">    6716 </span><span class="lineCov">     251148 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6717 </span><span class="lineCov">     253984 :   &quot;ix86_unary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6718 </span><span class="lineCov">     251308 :   &quot;sbb{&lt;imodesuffix&gt;}\t{$0, %0|%0, 0}&quot;</span>
<span class="lineNum">    6719 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6720 </span><span class="lineNoCov">          0 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6721 </span><span class="lineCov">       2813 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6722 </span><span class="lineCov">       1467 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6723 </span><span class="lineCov">        254 : </span>
<span class="lineNum">    6724 </span><span class="lineCov">         71 : (define_insn &quot;*subsi3_carry_zext&quot;</span>
<span class="lineNum">    6725 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6726 </span><span class="lineNoCov">          0 :         (zero_extend:DI</span>
<span class="lineNum">    6727 </span><span class="lineNoCov">          0 :           (minus:SI</span>
<span class="lineNum">    6728 </span><span class="lineNoCov">          0 :             (minus:SI</span>
<span class="lineNum">    6729 </span><span class="lineNoCov">          0 :               (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    6730 </span><span class="lineCov">      24148 :               (match_operator:SI 3 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6731 </span><span class="lineCov">      24148 :                [(reg FLAGS_REG) (const_int 0)]))</span>
<span class="lineNum">    6732 </span>            :             (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))))
<span class="lineNum">    6733 </span><span class="lineCov">      24148 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6734 </span><span class="lineCov">      24156 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (MINUS, SImode, operands)&quot;</span>
<span class="lineNum">    6735 </span><span class="lineCov">        142 :   &quot;sbb{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    6736 </span><span class="lineCov">       2306 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6737 </span><span class="lineCov">        758 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6738 </span><span class="lineCov">       1832 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6739 </span><span class="lineCov">       1841 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6740 </span><span class="lineCov">        151 : </span>
<span class="lineNum">    6741 </span><span class="lineCov">       1690 : (define_insn &quot;*subsi3_carry_zext_0&quot;</span>
<span class="lineNum">    6742 </span><span class="lineCov">      14597 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6743 </span><span class="lineCov">      12901 :         (zero_extend:DI</span>
<span class="lineNum">    6744 </span><span class="lineCov">      14235 :           (minus:SI</span>
<span class="lineNum">    6745 </span><span class="lineCov">       1476 :             (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    6746 </span><span class="lineCov">       1832 :             (match_operator:SI 2 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6747 </span><span class="lineCov">       1838 :               [(reg FLAGS_REG) (const_int 0)]))))</span>
<span class="lineNum">    6748 </span><span class="lineCov">       1696 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    6749 </span><span class="lineCov">         14 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    6750 </span><span class="lineCov">       1690 :   &quot;sbb{l}\t{$0, %k0|%k0, 0}&quot;</span>
<span class="lineNum">    6751 </span><span class="lineCov">         14 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6752 </span><span class="lineCov">        156 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6753 </span><span class="lineCov">        148 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6754 </span><span class="lineCov">       1720 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6755 </span><span class="lineCov">       1578 : </span>
<span class="lineNum">    6756 </span><span class="lineCov">       1578 : (define_insn &quot;sub&lt;mode&gt;3_carry_ccc&quot;</span>
<span class="lineNum">    6757 </span><span class="lineCov">       1598 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6758 </span><span class="lineCov">       1598 :         (compare:CCC</span>
<span class="lineNum">    6759 </span><span class="lineCov">         26 :           (zero_extend:&lt;DWI&gt; (match_operand:DWIH 1 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">    6760 </span><span class="lineCov">       2233 :           (plus:&lt;DWI&gt;</span>
<span class="lineNum">    6761 </span><span class="lineCov">         20 :             (ltu:&lt;DWI&gt; (reg:CC FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    6762 </span><span class="lineCov">       3817 :             (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6763 </span><span class="lineCov">        639 :               (match_operand:DWIH 2 &quot;x86_64_sext_operand&quot; &quot;rmWe&quot;)))))</span>
<span class="lineNum">    6764 </span><span class="lineCov">        639 :    (clobber (match_scratch:DWIH 0 &quot;=r&quot;))]</span>
<span class="lineNum">    6765 </span><span class="lineCov">        635 :   &quot;&quot;</span>
<span class="lineNum">    6766 </span><span class="lineCov">          4 :   &quot;sbb{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6767 </span><span class="lineCov">        635 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6768 </span><span class="lineCov">        639 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6769 </span><span class="lineCov">        639 : </span>
<span class="lineNum">    6770 </span><span class="lineCov">        635 : (define_insn &quot;*sub&lt;mode&gt;3_carry_ccc_1&quot;</span>
<span class="lineNum">    6771 </span><span class="lineCov">        639 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6772 </span><span class="lineCov">        639 :         (compare:CCC</span>
<span class="lineNum">    6773 </span><span class="lineCov">          4 :           (zero_extend:&lt;DWI&gt; (match_operand:DWIH 1 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">    6774 </span><span class="lineCov">          4 :           (plus:&lt;DWI&gt;</span>
<span class="lineNum">    6775 </span><span class="lineCov">         12 :             (ltu:&lt;DWI&gt; (reg:CC FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    6776 </span><span class="lineNoCov">          0 :             (match_operand:&lt;DWI&gt; 2 &quot;x86_64_dwzext_immediate_operand&quot; &quot;Wf&quot;))))</span>
<span class="lineNum">    6777 </span><span class="lineCov">        635 :    (clobber (match_scratch:DWIH 0 &quot;=r&quot;))]</span>
<span class="lineNum">    6778 </span><span class="lineCov">        635 :   &quot;&quot;</span>
<span class="lineNum">    6779 </span><span class="lineCov">        811 : {</span>
<span class="lineNum">    6780 </span><span class="lineCov">        528 :   operands[3] = simplify_subreg (&lt;MODE&gt;mode, operands[2], &lt;DWI&gt;mode, 0);</span>
<span class="lineNum">    6781 </span><span class="lineCov">        176 :   return &quot;sbb{&lt;imodesuffix&gt;}\t{%3, %0|%0, %3}&quot;;</span>
<span class="lineNum">    6782 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6783 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<a name="6784"><span class="lineNum">    6784 </span><span class="lineCov">          1 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span></a>
<span class="lineNum">    6785 </span>            : 
<span class="lineNum">    6786 </span><span class="lineCov">        176 : ;; The sign flag is set from the</span>
<span class="lineNum">    6787 </span><span class="lineNoCov">          0 : ;; (compare (match_dup 1) (plus:DWIH (ltu:DWIH ...) (match_dup 2)))</span>
<span class="lineNum">    6788 </span><span class="lineCov">          2 : ;; result, the overflow flag likewise, but the overflow flag is also</span>
<span class="lineNum">    6789 </span>            : ;; set if the (plus:DWIH (ltu:DWIH ...) (match_dup 2)) overflows.
<span class="lineNum">    6790 </span>            : (define_insn &quot;sub&lt;mode&gt;3_carry_ccgz&quot;
<span class="lineNum">    6791 </span><span class="lineNoCov">          0 :   [(set (reg:CCGZ FLAGS_REG)</span>
<span class="lineNum">    6792 </span>            :         (unspec:CCGZ [(match_operand:DWIH 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    6793 </span>            :                       (match_operand:DWIH 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;)
<span class="lineNum">    6794 </span>            :                       (ltu:DWIH (reg:CC FLAGS_REG) (const_int 0))]
<span class="lineNum">    6795 </span>            :                      UNSPEC_SBB))
<span class="lineNum">    6796 </span>            :    (clobber (match_scratch:DWIH 0 &quot;=r&quot;))]
<span class="lineNum">    6797 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    6798 </span>            :   &quot;sbb{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;
<span class="lineNum">    6799 </span>            :   [(set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    6800 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6801 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6802 </span><span class="lineNoCov">          0 : (define_insn &quot;subborrow&lt;mode&gt;&quot;</span>
<span class="lineNum">    6803 </span><span class="lineNoCov">          0 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6804 </span>            :         (compare:CCC
<span class="lineNum">    6805 </span><span class="lineCov">          2 :           (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    6806 </span>            :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;0&quot;))
<span class="lineNum">    6807 </span><span class="lineNoCov">          0 :           (plus:&lt;DWI&gt;</span>
<span class="lineNum">    6808 </span>            :             (match_operator:&lt;DWI&gt; 4 &quot;ix86_carry_flag_operator&quot;
<span class="lineNum">    6809 </span><span class="lineCov">          4 :               [(match_operand 3 &quot;flags_reg_operand&quot;) (const_int 0)])</span>
<span class="lineNum">    6810 </span>            :             (zero_extend:&lt;DWI&gt;
<span class="lineNum">    6811 </span><span class="lineNoCov">          0 :               (match_operand:SWI48 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))))</span>
<span class="lineNum">    6812 </span>            :    (set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    6813 </span>            :         (minus:SWI48 (minus:SWI48
<span class="lineNum">    6814 </span>            :                        (match_dup 1)
<span class="lineNum">    6815 </span><span class="lineNoCov">          0 :                        (match_operator:SWI48 5 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">    6816 </span>            :                          [(match_dup 3) (const_int 0)]))
<span class="lineNum">    6817 </span>            :                      (match_dup 2)))]
<span class="lineNum">    6818 </span><span class="lineCov">         68 :   &quot;ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6819 </span><span class="lineNoCov">          0 :   &quot;sbb{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6820 </span>            :   [(set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    6821 </span><span class="lineNoCov">          0 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">    6822 </span><span class="lineCov">         18 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">    6823 </span><span class="lineCov">         18 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6824 </span><span class="lineCov">         36 : </span>
<span class="lineNum">    6825 </span><span class="lineNoCov">          0 : (define_expand &quot;subborrow&lt;mode&gt;_0&quot;</span>
<span class="lineNum">    6826 </span><span class="lineCov">          1 :   [(parallel</span>
<span class="lineNum">    6827 </span><span class="lineNoCov">          0 :      [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">    6828 </span><span class="lineNoCov">          0 :            (compare:CC</span>
<span class="lineNum">    6829 </span><span class="lineNoCov">          0 :              (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    6830 </span><span class="lineCov">          2 :              (match_operand:SWI48 2 &quot;&lt;general_operand&gt;&quot;)))</span>
<span class="lineNum">    6831 </span>            :       (set (match_operand:SWI48 0 &quot;register_operand&quot;)
<span class="lineNum">    6832 </span>            :            (minus:SWI48 (match_dup 1) (match_dup 2)))])]
<span class="lineNum">    6833 </span>            :   &quot;ix86_binary_operator_ok (MINUS, &lt;MODE&gt;mode, operands)&quot;)
<span class="lineNum">    6834 </span>            : 
<span class="lineNum">    6835 </span><span class="lineNoCov">          0 : ;; Overflow setting add instructions</span>
<a name="6836"><span class="lineNum">    6836 </span>            : </a>
<span class="lineNum">    6837 </span>            : (define_expand &quot;addqi3_cconly_overflow&quot;
<span class="lineNum">    6838 </span><span class="lineCov">      29108 :   [(parallel</span>
<span class="lineNum">    6839 </span><span class="lineNoCov">          0 :      [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6840 </span><span class="lineNoCov">          0 :            (compare:CCC</span>
<span class="lineNum">    6841 </span><span class="lineNoCov">          0 :              (plus:QI</span>
<span class="lineNum">    6842 </span>            :                (match_operand:QI 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    6843 </span>            :                (match_operand:QI 1 &quot;general_operand&quot;))
<span class="lineNum">    6844 </span>            :              (match_dup 0)))
<span class="lineNum">    6845 </span><span class="lineCov">          3 :       (clobber (match_scratch:QI 2))])]</span>
<span class="lineNum">    6846 </span>            :   &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;)
<span class="lineNum">    6847 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6848 </span>            : (define_insn &quot;*add&lt;mode&gt;3_cconly_overflow_1&quot;
<span class="lineNum">    6849 </span><span class="lineCov">          6 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6850 </span><span class="lineNoCov">          0 :         (compare:CCC</span>
<span class="lineNum">    6851 </span><span class="lineNoCov">          0 :           (plus:SWI</span>
<span class="lineNum">    6852 </span><span class="lineNoCov">          0 :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    6853 </span><span class="lineNoCov">          0 :             (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;&quot;))</span>
<span class="lineNum">    6854 </span>            :           (match_dup 1)))
<span class="lineNum">    6855 </span>            :    (clobber (match_scratch:SWI 0 &quot;=&lt;r&gt;&quot;))]
<span class="lineNum">    6856 </span><span class="lineCov">       1602 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    6857 </span><span class="lineNoCov">          0 :   &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6858 </span><span class="lineCov">       1552 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6859 </span><span class="lineCov">       1552 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6860 </span><span class="lineCov">        247 : </span>
<span class="lineNum">    6861 </span><span class="lineCov">        247 : (define_insn &quot;*add&lt;mode&gt;3_cc_overflow_1&quot;</span>
<span class="lineNum">    6862 </span><span class="lineCov">       2994 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6863 </span><span class="lineNoCov">          0 :         (compare:CCC</span>
<span class="lineNum">    6864 </span><span class="lineCov">       1456 :             (plus:SWI</span>
<span class="lineNum">    6865 </span>            :                 (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;)
<span class="lineNum">    6866 </span><span class="lineNoCov">          0 :                 (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;))</span>
<span class="lineNum">    6867 </span><span class="lineCov">       2912 :             (match_dup 1)))</span>
<span class="lineNum">    6868 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6869 </span><span class="lineNoCov">          0 :         (plus:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    6870 </span><span class="lineCov">      41371 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6871 </span><span class="lineCov">          8 :   &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6872 </span>            :   [(set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    6873 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6874 </span><span class="lineCov">      40383 : </span>
<span class="lineNum">    6875 </span><span class="lineCov">      40383 : (define_insn &quot;*addsi3_zext_cc_overflow_1&quot;</span>
<span class="lineNum">    6876 </span>            :   [(set (reg:CCC FLAGS_REG)
<span class="lineNum">    6877 </span><span class="lineNoCov">          0 :         (compare:CCC</span>
<span class="lineNum">    6878 </span>            :           (plus:SI
<span class="lineNum">    6879 </span>            :             (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)
<span class="lineNum">    6880 </span>            :             (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))
<span class="lineNum">    6881 </span><span class="lineNoCov">          0 :           (match_dup 1)))</span>
<span class="lineNum">    6882 </span><span class="lineCov">      15130 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6883 </span>            :         (zero_extend:DI (plus:SI (match_dup 1) (match_dup 2))))]
<span class="lineNum">    6884 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (PLUS, SImode, operands)&quot;</span>
<span class="lineNum">    6885 </span><span class="lineNoCov">          0 :   &quot;add{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    6886 </span><span class="lineCov">      30260 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6887 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    6888 </span>            : 
<span class="lineNum">    6889 </span>            : (define_insn &quot;*add&lt;mode&gt;3_cconly_overflow_2&quot;
<span class="lineNum">    6890 </span>            :   [(set (reg:CCC FLAGS_REG)
<span class="lineNum">    6891 </span><span class="lineNoCov">          0 :         (compare:CCC</span>
<span class="lineNum">    6892 </span>            :           (plus:SWI
<span class="lineNum">    6893 </span>            :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)
<span class="lineNum">    6894 </span><span class="lineCov">       8487 :             (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;&quot;))</span>
<span class="lineNum">    6895 </span><span class="lineNoCov">          0 :           (match_dup 2)))</span>
<a name="6896"><span class="lineNum">    6896 </span><span class="lineNoCov">          0 :    (clobber (match_scratch:SWI 0 &quot;=&lt;r&gt;&quot;))]</span></a>
<span class="lineNum">    6897 </span><span class="lineNoCov">          0 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    6898 </span><span class="lineCov">      16974 :   &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6899 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6900 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    6901 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6902 </span><span class="lineNoCov">          0 : (define_insn &quot;*add&lt;mode&gt;3_cc_overflow_2&quot;</span>
<span class="lineNum">    6903 </span><span class="lineNoCov">          0 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">    6904 </span><span class="lineCov">      19723 :         (compare:CCC</span>
<span class="lineNum">    6905 </span><span class="lineCov">      19723 :             (plus:SWI</span>
<span class="lineNum">    6906 </span><span class="lineCov">      48933 :                 (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;)</span>
<span class="lineNum">    6907 </span><span class="lineCov">      19723 :                 (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;,&lt;r&gt;m&quot;))</span>
<span class="lineNum">    6908 </span><span class="lineCov">      19723 :             (match_dup 2)))</span>
<span class="lineNum">    6909 </span><span class="lineCov">      19723 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m,&lt;r&gt;&quot;)</span>
<span class="lineNum">    6910 </span><span class="lineCov">      78143 :         (plus:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    6911 </span><span class="lineCov">        913 :   &quot;ix86_binary_operator_ok (PLUS, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    6912 </span><span class="lineCov">      39446 :   &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6913 </span><span class="lineCov">      39446 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6914 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    6915 </span><span class="lineCov">      19184 : </span>
<span class="lineNum">    6916 </span><span class="lineCov">      19184 : (define_insn &quot;*addsi3_zext_cc_overflow_2&quot;</span>
<span class="lineNum">    6917 </span>            :   [(set (reg:CCC FLAGS_REG)
<span class="lineNum">    6918 </span><span class="lineCov">      33741 :         (compare:CCC</span>
<span class="lineNum">    6919 </span><span class="lineCov">      18519 :           (plus:SI</span>
<span class="lineNum">    6920 </span><span class="lineCov">      18519 :             (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    6921 </span><span class="lineCov">      18519 :             (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))</span>
<span class="lineNum">    6922 </span><span class="lineCov">      30444 :           (match_dup 2)))</span>
<span class="lineNum">    6923 </span><span class="lineCov">      15831 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    6924 </span><span class="lineCov">      15831 :         (zero_extend:DI (plus:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">    6925 </span><span class="lineCov">          2 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (PLUS, SImode, operands)&quot;</span>
<span class="lineNum">    6926 </span><span class="lineNoCov">          0 :   &quot;add{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    6927 </span><span class="lineCov">      15831 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    6928 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    6929 </span><span class="lineCov">       9568 : </span>
<span class="lineNum">    6930 </span><span class="lineCov">      50312 : ;; The patterns that match these are at the end of this file.</span>
<span class="lineNum">    6931 </span><span class="lineCov">       9568 : </span>
<span class="lineNum">    6932 </span>            : (define_expand &quot;&lt;plusminus_insn&gt;xf3&quot;
<span class="lineNum">    6933 </span>            :   [(set (match_operand:XF 0 &quot;register_operand&quot;)
<span class="lineNum">    6934 </span><span class="lineCov">      81488 :         (plusminus:XF</span>
<span class="lineNum">    6935 </span>            :           (match_operand:XF 1 &quot;register_operand&quot;)
<span class="lineNum">    6936 </span>            :           (match_operand:XF 2 &quot;register_operand&quot;)))]
<span class="lineNum">    6937 </span><span class="lineCov">      16767 :   &quot;TARGET_80387&quot;)</span>
<span class="lineNum">    6938 </span><span class="lineCov">      16767 : </span>
<span class="lineNum">    6939 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;plusminus_insn&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">    6940 </span><span class="lineCov">     101781 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6941 </span><span class="lineCov">     101781 :         (plusminus:MODEF</span>
<span class="lineNum">    6942 </span><span class="lineCov">     124739 :           (match_operand:MODEF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    6943 </span><span class="lineNoCov">          0 :           (match_operand:MODEF 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    6944 </span><span class="lineCov">      29659 :   &quot;(TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode))</span>
<span class="lineNum">    6945 </span><span class="lineCov">      29659 :     || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;)</span>
<span class="lineNum">    6946 </span><span class="lineCov">      45916 : </span>
<span class="lineNum">    6947 </span><span class="lineCov">      29651 : ;; Multiply instructions</span>
<span class="lineNum">    6948 </span><span class="lineCov">      29651 : </span>
<span class="lineNum">    6949 </span><span class="lineCov">      29651 : (define_expand &quot;mul&lt;mode&gt;3&quot;</span>
<span class="lineNum">    6950 </span><span class="lineCov">      29651 :   [(parallel [(set (match_operand:SWIM248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6951 </span><span class="lineCov">      29651 :                    (mult:SWIM248</span>
<span class="lineNum">    6952 </span><span class="lineCov">      29651 :                      (match_operand:SWIM248 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    6953 </span><span class="lineCov">      29651 :                      (match_operand:SWIM248 2 &quot;&lt;general_operand&gt;&quot;)))</span>
<span class="lineNum">    6954 </span><span class="lineCov">      31529 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">    6955 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6956 </span><span class="lineCov">      27797 : (define_expand &quot;mulqi3&quot;</span>
<span class="lineNum">    6957 </span><span class="lineCov">      27797 :   [(parallel [(set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    6958 </span><span class="lineCov">       1878 :                    (mult:QI</span>
<span class="lineNum">    6959 </span><span class="lineCov">         20 :                      (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    6960 </span><span class="lineCov">         40 :                      (match_operand:QI 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    6961 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    6962 </span>            :   &quot;TARGET_QIMODE_MATH&quot;)
<span class="lineNum">    6963 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    6964 </span>            : ;; On AMDFAM10
<span class="lineNum">    6965 </span>            : ;; IMUL reg32/64, reg32/64, imm8        Direct
<span class="lineNum">    6966 </span><span class="lineNoCov">          0 : ;; IMUL reg32/64, mem32/64, imm8        VectorPath</span>
<span class="lineNum">    6967 </span><span class="lineNoCov">          0 : ;; IMUL reg32/64, reg32/64, imm32       Direct</span>
<span class="lineNum">    6968 </span><span class="lineNoCov">          0 : ;; IMUL reg32/64, mem32/64, imm32       VectorPath</span>
<span class="lineNum">    6969 </span><span class="lineCov">      56005 : ;; IMUL reg32/64, reg32/64              Direct</span>
<span class="lineNum">    6970 </span>            : ;; IMUL reg32/64, mem32/64              Direct
<span class="lineNum">    6971 </span>            : ;;
<span class="lineNum">    6972 </span><span class="lineNoCov">          0 : ;; On BDVER1, all above IMULs use DirectPath</span>
<span class="lineNum">    6973 </span><span class="lineCov">      56005 : ;;</span>
<span class="lineNum">    6974 </span>            : ;; On AMDFAM10
<span class="lineNum">    6975 </span>            : ;; IMUL reg16, reg16, imm8      VectorPath
<span class="lineNum">    6976 </span><span class="lineNoCov">          0 : ;; IMUL reg16, mem16, imm8      VectorPath</span>
<span class="lineNum">    6977 </span>            : ;; IMUL reg16, reg16, imm16     VectorPath
<span class="lineNum">    6978 </span>            : ;; IMUL reg16, mem16, imm16     VectorPath
<span class="lineNum">    6979 </span>            : ;; IMUL reg16, reg16            Direct
<span class="lineNum">    6980 </span><span class="lineNoCov">          0 : ;; IMUL reg16, mem16            Direct</span>
<span class="lineNum">    6981 </span>            : ;;
<span class="lineNum">    6982 </span>            : ;; On BDVER1, all HI MULs use DoublePath
<span class="lineNum">    6983 </span>            : 
<span class="lineNum">    6984 </span><span class="lineCov">     109416 : (define_insn &quot;*mul&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">    6985 </span>            :   [(set (match_operand:SWIM248 0 &quot;register_operand&quot; &quot;=r,r,r&quot;)
<span class="lineNum">    6986 </span>            :         (mult:SWIM248
<span class="lineNum">    6987 </span>            :           (match_operand:SWIM248 1 &quot;nonimmediate_operand&quot; &quot;%rm,rm,0&quot;)
<span class="lineNum">    6988 </span><span class="lineCov">     109416 :           (match_operand:SWIM248 2 &quot;&lt;general_operand&gt;&quot; &quot;K,&lt;i&gt;,mr&quot;)))</span>
<span class="lineNum">    6989 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    6990 </span><span class="lineCov">     139076 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    6991 </span><span class="lineCov">      10946 :   &quot;@</span>
<span class="lineNum">    6992 </span><span class="lineCov">      64648 :    imul{&lt;imodesuffix&gt;}\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    6993 </span><span class="lineCov">      64648 :    imul{&lt;imodesuffix&gt;}\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    6994 </span><span class="lineCov">     218503 :    imul{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    6995 </span><span class="lineCov">     218503 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    6996 </span><span class="lineCov">     395560 :    (set_attr &quot;prefix_0f&quot; &quot;0,0,1&quot;)</span>
<span class="lineNum">    6997 </span><span class="lineCov">     177209 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    6998 </span><span class="lineNoCov">          0 :         (cond [(eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    6999 </span><span class="lineCov">       1591 :                   (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7000 </span>            :                (eq_attr &quot;alternative&quot; &quot;1&quot;)
<span class="lineNum">    7001 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7002 </span><span class="lineNoCov">          0 :                (and (eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    7003 </span><span class="lineCov">       1591 :                     (ior (match_test &quot;&lt;MODE&gt;mode == HImode&quot;)</span>
<span class="lineNum">    7004 </span>            :                          (match_operand 1 &quot;memory_operand&quot;)))
<span class="lineNum">    7005 </span>            :                   (const_string &quot;vector&quot;)]
<span class="lineNum">    7006 </span>            :               (const_string &quot;direct&quot;)))
<span class="lineNum">    7007 </span><span class="lineNoCov">          0 :    (set (attr &quot;amdfam10_decode&quot;)</span>
<span class="lineNum">    7008 </span>            :         (cond [(and (eq_attr &quot;alternative&quot; &quot;0,1&quot;)
<span class="lineNum">    7009 </span>            :                     (ior (match_test &quot;&lt;MODE&gt;mode == HImode&quot;)
<span class="lineNum">    7010 </span>            :                          (match_operand 1 &quot;memory_operand&quot;)))
<span class="lineNum">    7011 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)]</span>
<span class="lineNum">    7012 </span>            :               (const_string &quot;direct&quot;)))
<span class="lineNum">    7013 </span>            :    (set (attr &quot;bdver1_decode&quot;)
<span class="lineNum">    7014 </span><span class="lineCov">        655 :         (if_then_else</span>
<span class="lineNum">    7015 </span><span class="lineNoCov">          0 :           (match_test &quot;&lt;MODE&gt;mode == HImode&quot;)</span>
<span class="lineNum">    7016 </span>            :             (const_string &quot;double&quot;)
<span class="lineNum">    7017 </span>            :             (const_string &quot;direct&quot;)))
<span class="lineNum">    7018 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    7019 </span><span class="lineCov">        655 : </span>
<span class="lineNum">    7020 </span><span class="lineCov">        655 : (define_insn &quot;*mulsi3_1_zext&quot;</span>
<span class="lineNum">    7021 </span><span class="lineCov">        655 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r,r&quot;)</span>
<span class="lineNum">    7022 </span><span class="lineCov">        655 :         (zero_extend:DI</span>
<span class="lineNum">    7023 </span><span class="lineCov">        655 :           (mult:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%rm,rm,0&quot;)</span>
<span class="lineNum">    7024 </span><span class="lineCov">        655 :                    (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;K,e,mr&quot;))))</span>
<span class="lineNum">    7025 </span><span class="lineCov">        655 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7026 </span><span class="lineCov">       1096 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    7027 </span><span class="lineCov">       1066 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7028 </span><span class="lineCov">      12585 :   &quot;@</span>
<span class="lineNum">    7029 </span><span class="lineCov">        225 :    imul{l}\t{%2, %1, %k0|%k0, %1, %2}</span>
<span class="lineNum">    7030 </span><span class="lineCov">        225 :    imul{l}\t{%2, %1, %k0|%k0, %1, %2}</span>
<span class="lineNum">    7031 </span><span class="lineCov">        272 :    imul{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    7032 </span><span class="lineCov">        272 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7033 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;0,0,1&quot;)</span>
<span class="lineNum">    7034 </span><span class="lineNoCov">          0 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7035 </span><span class="lineCov">          4 :         (cond [(eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7036 </span><span class="lineCov">          4 :                   (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7037 </span><span class="lineNoCov">          0 :                (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    7038 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7039 </span><span class="lineCov">          4 :                (and (eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    7040 </span><span class="lineCov">          4 :                     (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">    7041 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)]</span>
<span class="lineNum">    7042 </span><span class="lineNoCov">          0 :               (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7043 </span><span class="lineCov">          4 :    (set (attr &quot;amdfam10_decode&quot;)</span>
<span class="lineNum">    7044 </span><span class="lineCov">          4 :         (cond [(and (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">    7045 </span><span class="lineCov">          4 :                     (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">    7046 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)]</span>
<span class="lineNum">    7047 </span><span class="lineNoCov">          0 :               (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7048 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7049 </span><span class="lineCov">          4 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7050 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7051 </span><span class="lineCov">          4 : ;;On AMDFAM10 and BDVER1</span>
<span class="lineNum">    7052 </span><span class="lineCov">          4 : ;; MUL reg8     Direct</span>
<span class="lineNum">    7053 </span><span class="lineCov">          4 : ;; MUL mem8     Direct</span>
<span class="lineNum">    7054 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7055 </span><span class="lineNoCov">          0 : (define_insn &quot;*mulqi3_1&quot;</span>
<span class="lineNum">    7056 </span><span class="lineNoCov">          0 :   [(set (match_operand:QI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7057 </span><span class="lineNoCov">          0 :         (mult:QI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    7058 </span><span class="lineNoCov">          0 :                  (match_operand:QI 2 &quot;nonimmediate_operand&quot; &quot;qm&quot;)))</span>
<span class="lineNum">    7059 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7060 </span><span class="lineCov">      15320 :   &quot;TARGET_QIMODE_MATH</span>
<span class="lineNum">    7061 </span><span class="lineCov">      15320 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7062 </span><span class="lineCov">      10628 :   &quot;mul{b}\t%2&quot;</span>
<span class="lineNum">    7063 </span><span class="lineCov">       4351 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7064 </span><span class="lineCov">       4351 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7065 </span><span class="lineNoCov">          0 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7066 </span><span class="lineNoCov">          0 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7067 </span><span class="lineCov">         24 :         (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7068 </span><span class="lineCov">         48 :         (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7069 </span><span class="lineCov">      86796 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7070 </span><span class="lineCov">      86796 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7071 </span><span class="lineCov">      86796 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    7072 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7073 </span><span class="lineCov">         19 : ;; Multiply with jump on overflow.</span>
<span class="lineNum">    7074 </span><span class="lineCov">         19 : (define_expand &quot;mulv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    7075 </span><span class="lineNoCov">          0 :   [(parallel [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7076 </span><span class="lineCov">         19 :                    (eq:CCO (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7077 </span><span class="lineCov">         19 :                               (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7078 </span><span class="lineNoCov">          0 :                                  (match_operand:SWI248 1 &quot;register_operand&quot;))</span>
<span class="lineNum">    7079 </span><span class="lineCov">         19 :                               (match_dup 4))</span>
<span class="lineNum">    7080 </span><span class="lineCov">         19 :                            (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7081 </span><span class="lineNoCov">          0 :                               (mult:SWI248 (match_dup 1)</span>
<span class="lineNum">    7082 </span><span class="lineCov">         19 :                                            (match_operand:SWI248 2</span>
<span class="lineNum">    7083 </span><span class="lineCov">         19 :                                               &quot;&lt;general_operand&gt;&quot;)))))</span>
<span class="lineNum">    7084 </span><span class="lineNoCov">          0 :               (set (match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7085 </span><span class="lineCov">         19 :                    (mult:SWI248 (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    7086 </span><span class="lineCov">         19 :    (set (pc) (if_then_else</span>
<span class="lineNum">    7087 </span><span class="lineCov">         19 :                (eq (reg:CCO FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    7088 </span><span class="lineCov">         19 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    7089 </span><span class="lineCov">         19 :                (pc)))]</span>
<span class="lineNum">    7090 </span><span class="lineCov">         19 :   &quot;&quot;</span>
<span class="lineNum">    7091 </span><span class="lineCov">         19 : {</span>
<span class="lineNum">    7092 </span><span class="lineCov">         19 :   if (CONST_INT_P (operands[2]))</span>
<span class="lineNum">    7093 </span><span class="lineNoCov">          0 :     operands[4] = operands[2];</span>
<span class="lineNum">    7094 </span><span class="lineCov">         19 :   else</span>
<span class="lineNum">    7095 </span><span class="lineCov">         19 :     operands[4] = gen_rtx_SIGN_EXTEND (&lt;DWI&gt;mode, operands[2]);</span>
<span class="lineNum">    7096 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    7097 </span><span class="lineCov">         14 : </span>
<span class="lineNum">    7098 </span><span class="lineCov">         14 : (define_insn &quot;*mulv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    7099 </span><span class="lineNoCov">          0 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7100 </span><span class="lineCov">         14 :         (eq:CCO (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7101 </span><span class="lineNoCov">          0 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7102 </span><span class="lineNoCov">          0 :                       (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;%rm,0&quot;))</span>
<span class="lineNum">    7103 </span><span class="lineNoCov">          0 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7104 </span><span class="lineNoCov">          0 :                       (match_operand:SWI48 2 &quot;x86_64_sext_operand&quot; &quot;We,mr&quot;)))</span>
<span class="lineNum">    7105 </span><span class="lineNoCov">          0 :                 (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7106 </span><span class="lineNoCov">          0 :                    (mult:SWI48 (match_dup 1) (match_dup 2)))))</span>
<span class="lineNum">    7107 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">    7108 </span><span class="lineNoCov">          0 :         (mult:SWI48 (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    7109 </span><span class="lineCov">       2045 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7110 </span><span class="lineCov">        128 :   &quot;@</span>
<span class="lineNum">    7111 </span><span class="lineNoCov">          0 :    imul{&lt;imodesuffix&gt;}\t{%2, %1, %0|%0, %1, %2}</span>
<span class="lineNum">    7112 </span><span class="lineNoCov">          0 :    imul{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    7113 </span><span class="lineCov">       4670 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7114 </span><span class="lineCov">       4670 :    (set_attr &quot;prefix_0f&quot; &quot;0,1&quot;)</span>
<span class="lineNum">    7115 </span><span class="lineCov">       4670 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7116 </span><span class="lineNoCov">          0 :         (cond [(eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7117 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7118 </span><span class="lineNoCov">          0 :                (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    7119 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7120 </span><span class="lineNoCov">          0 :                (and (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    7121 </span><span class="lineNoCov">          0 :                     (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">    7122 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)]</span>
<span class="lineNum">    7123 </span><span class="lineNoCov">          0 :               (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7124 </span><span class="lineNoCov">          0 :    (set (attr &quot;amdfam10_decode&quot;)</span>
<span class="lineNum">    7125 </span><span class="lineNoCov">          0 :         (cond [(and (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    7126 </span><span class="lineNoCov">          0 :                     (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">    7127 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)]</span>
<span class="lineNum">    7128 </span><span class="lineNoCov">          0 :               (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7129 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7130 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    7131 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7132 </span><span class="lineNoCov">          0 : (define_insn &quot;*mulvhi4&quot;</span>
<span class="lineNum">    7133 </span><span class="lineNoCov">          0 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7134 </span><span class="lineNoCov">          0 :         (eq:CCO (mult:SI</span>
<span class="lineNum">    7135 </span><span class="lineNoCov">          0 :                    (sign_extend:SI</span>
<span class="lineNum">    7136 </span><span class="lineNoCov">          0 :                       (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    7137 </span><span class="lineNoCov">          0 :                    (sign_extend:SI</span>
<span class="lineNum">    7138 </span><span class="lineNoCov">          0 :                       (match_operand:HI 2 &quot;nonimmediate_operand&quot; &quot;mr&quot;)))</span>
<span class="lineNum">    7139 </span><span class="lineNoCov">          0 :                 (sign_extend:SI</span>
<span class="lineNum">    7140 </span><span class="lineNoCov">          0 :                    (mult:HI (match_dup 1) (match_dup 2)))))</span>
<span class="lineNum">    7141 </span><span class="lineNoCov">          0 :    (set (match_operand:HI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    7142 </span><span class="lineNoCov">          0 :         (mult:HI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    7143 </span><span class="lineCov">        709 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7144 </span><span class="lineCov">         56 :   &quot;imul{w}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    7145 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7146 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">    7147 </span><span class="lineCov">        888 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">    7148 </span><span class="lineCov">        888 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7149 </span><span class="lineCov">        888 :    (set_attr &quot;bdver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    7150 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;HI&quot;)])</span>
<span class="lineNum">    7151 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7152 </span><span class="lineNoCov">          0 : (define_insn &quot;*mulv&lt;mode&gt;4_1&quot;</span>
<span class="lineNum">    7153 </span><span class="lineNoCov">          0 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7154 </span><span class="lineNoCov">          0 :         (eq:CCO (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7155 </span><span class="lineNoCov">          0 :                    (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7156 </span><span class="lineNoCov">          0 :                       (match_operand:SWI248 1 &quot;nonimmediate_operand&quot; &quot;rm,rm&quot;))</span>
<span class="lineNum">    7157 </span><span class="lineNoCov">          0 :                    (match_operand:&lt;DWI&gt; 3 &quot;const_int_operand&quot; &quot;K,i&quot;))</span>
<span class="lineNum">    7158 </span><span class="lineNoCov">          0 :                 (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7159 </span><span class="lineNoCov">          0 :                    (mult:SWI248 (match_dup 1)</span>
<span class="lineNum">    7160 </span><span class="lineNoCov">          0 :                                 (match_operand:SWI248 2</span>
<span class="lineNum">    7161 </span><span class="lineNoCov">          0 :                                    &quot;&lt;immediate_operand&gt;&quot; &quot;K,&lt;i&gt;&quot;)))))</span>
<span class="lineNum">    7162 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI248 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">    7163 </span><span class="lineNoCov">          0 :         (mult:SWI248 (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    7164 </span><span class="lineNoCov">          0 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">    7165 </span><span class="lineCov">       2546 :    &amp;&amp; CONST_INT_P (operands[2])</span>
<span class="lineNum">    7166 </span><span class="lineCov">       1020 :    &amp;&amp; INTVAL (operands[2]) == INTVAL (operands[3])&quot;</span>
<span class="lineNum">    7167 </span><span class="lineCov">         20 :   &quot;imul{&lt;imodesuffix&gt;}\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    7168 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7169 </span><span class="lineNoCov">          0 :    (set (attr &quot;prefix_0f&quot;)</span>
<span class="lineNum">    7170 </span><span class="lineCov">       5558 :         (if_then_else</span>
<span class="lineNum">    7171 </span><span class="lineCov">       5558 :           (match_test &quot;&lt;MODE&gt;mode == HImode&quot;)</span>
<span class="lineNum">    7172 </span><span class="lineCov">       7472 :             (const_string &quot;0&quot;)</span>
<span class="lineNum">    7173 </span><span class="lineNoCov">          0 :             (const_string &quot;*&quot;)))</span>
<span class="lineNum">    7174 </span><span class="lineNoCov">          0 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7175 </span><span class="lineNoCov">          0 :         (cond [(eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7176 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7177 </span><span class="lineNoCov">          0 :                (eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    7178 </span><span class="lineNoCov">          0 :                   (const_string &quot;vector&quot;)]</span>
<span class="lineNum">    7179 </span><span class="lineNoCov">          0 :               (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7180 </span><span class="lineNoCov">          0 :    (set (attr &quot;amdfam10_decode&quot;)</span>
<span class="lineNum">    7181 </span><span class="lineNoCov">          0 :         (cond [(ior (match_test &quot;&lt;MODE&gt;mode == HImode&quot;)</span>
<span class="lineNum">    7182 </span><span class="lineNoCov">          0 :                     (match_operand 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">    7183 </span><span class="lineCov">       5965 :                   (const_string &quot;vector&quot;)]</span>
<span class="lineNum">    7184 </span><span class="lineCov">        655 :               (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7185 </span><span class="lineNoCov">          0 :    (set (attr &quot;bdver1_decode&quot;)</span>
<span class="lineNum">    7186 </span><span class="lineNoCov">          0 :         (if_then_else</span>
<span class="lineNum">    7187 </span><span class="lineCov">       9266 :           (match_test &quot;&lt;MODE&gt;mode == HImode&quot;)</span>
<span class="lineNum">    7188 </span><span class="lineNoCov">          0 :             (const_string &quot;double&quot;)</span>
<span class="lineNum">    7189 </span><span class="lineNoCov">          0 :             (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7190 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    7191 </span><span class="lineCov">       5965 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">    7192 </span><span class="lineCov">       5965 :         (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">    7193 </span><span class="lineCov">       5965 :                   (const_string &quot;1&quot;)</span>
<span class="lineNum">    7194 </span><span class="lineCov">       5965 :                (match_test &quot;&lt;MODE_SIZE&gt; == 8&quot;)</span>
<span class="lineNum">    7195 </span><span class="lineCov">       5965 :                   (const_string &quot;4&quot;)]</span>
<span class="lineNum">    7196 </span><span class="lineCov">       5965 :               (const_string &quot;&lt;MODE_SIZE&gt;&quot;)))])</span>
<span class="lineNum">    7197 </span><span class="lineCov">       5965 : </span>
<span class="lineNum">    7198 </span><span class="lineCov">       5965 : (define_expand &quot;umulv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    7199 </span><span class="lineCov">       5965 :   [(parallel [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7200 </span><span class="lineCov">       5965 :                    (eq:CCO (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7201 </span><span class="lineNoCov">          0 :                               (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7202 </span><span class="lineCov">       5965 :                                  (match_operand:SWI248 1</span>
<span class="lineNum">    7203 </span><span class="lineNoCov">          0 :                                                       &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    7204 </span><span class="lineNoCov">          0 :                               (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7205 </span><span class="lineNoCov">          0 :                                  (match_operand:SWI248 2</span>
<span class="lineNum">    7206 </span><span class="lineNoCov">          0 :                                                       &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    7207 </span><span class="lineNoCov">          0 :                            (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7208 </span><span class="lineNoCov">          0 :                               (mult:SWI248 (match_dup 1) (match_dup 2)))))</span>
<span class="lineNum">    7209 </span><span class="lineNoCov">          0 :               (set (match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7210 </span><span class="lineNoCov">          0 :                    (mult:SWI248 (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    7211 </span><span class="lineNoCov">          0 :               (clobber (match_scratch:SWI248 4))])</span>
<span class="lineNum">    7212 </span><span class="lineNoCov">          0 :    (set (pc) (if_then_else</span>
<span class="lineNum">    7213 </span><span class="lineNoCov">          0 :                (eq (reg:CCO FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    7214 </span><span class="lineNoCov">          0 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    7215 </span><span class="lineNoCov">          0 :                (pc)))]</span>
<span class="lineNum">    7216 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">    7217 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7218 </span><span class="lineNoCov">          0 :   if (MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">    7219 </span><span class="lineCov">       5965 :     operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">    7220 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    7221 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7222 </span><span class="lineNoCov">          0 : (define_insn &quot;*umulv&lt;mode&gt;4&quot;</span>
<span class="lineNum">    7223 </span><span class="lineNoCov">          0 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7224 </span><span class="lineNoCov">          0 :         (eq:CCO (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7225 </span><span class="lineNoCov">          0 :                    (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7226 </span><span class="lineNoCov">          0 :                       (match_operand:SWI248 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    7227 </span><span class="lineNoCov">          0 :                    (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7228 </span><span class="lineCov">       5965 :                       (match_operand:SWI248 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    7229 </span><span class="lineCov">       5965 :                 (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7230 </span><span class="lineCov">       5965 :                    (mult:SWI248 (match_dup 1) (match_dup 2)))))</span>
<span class="lineNum">    7231 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI248 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7232 </span><span class="lineNoCov">          0 :         (mult:SWI248 (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    7233 </span><span class="lineNoCov">          0 :    (clobber (match_scratch:SWI248 3 &quot;=d&quot;))]</span>
<span class="lineNum">    7234 </span><span class="lineCov">       1287 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7235 </span><span class="lineCov">       6019 :   &quot;mul{&lt;imodesuffix&gt;}\t%2&quot;</span>
<span class="lineNum">    7236 </span><span class="lineCov">          1 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7237 </span><span class="lineCov">          1 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7238 </span><span class="lineCov">       7385 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7239 </span><span class="lineCov">       7385 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7240 </span><span class="lineCov">      13732 :        (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7241 </span><span class="lineCov">        790 :        (const_string &quot;double&quot;)))</span>
<span class="lineNum">    7242 </span><span class="lineCov">       5419 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    7243 </span><span class="lineCov">       6019 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7244 </span><span class="lineCov">       6019 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<a name="7245"><span class="lineNum">    7245 </span><span class="lineCov">       6019 : </span></a>
<span class="lineNum">    7246 </span><span class="lineCov">       6019 : (define_expand &quot;&lt;u&gt;mulvqi4&quot;</span>
<span class="lineNum">    7247 </span><span class="lineCov">       6019 :   [(parallel [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7248 </span><span class="lineCov">       5310 :                    (eq:CCO (mult:HI</span>
<span class="lineNum">    7249 </span><span class="lineNoCov">          0 :                               (any_extend:HI</span>
<span class="lineNum">    7250 </span><span class="lineNoCov">          0 :                                  (match_operand:QI 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    7251 </span><span class="lineNoCov">          0 :                               (any_extend:HI</span>
<span class="lineNum">    7252 </span><span class="lineNoCov">          0 :                                  (match_operand:QI 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    7253 </span><span class="lineNoCov">          0 :                            (any_extend:HI</span>
<span class="lineNum">    7254 </span><span class="lineNoCov">          0 :                               (mult:QI (match_dup 1) (match_dup 2)))))</span>
<span class="lineNum">    7255 </span><span class="lineNoCov">          0 :               (set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7256 </span><span class="lineNoCov">          0 :                    (mult:QI (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">    7257 </span><span class="lineNoCov">          0 :    (set (pc) (if_then_else</span>
<span class="lineNum">    7258 </span><span class="lineNoCov">          0 :                (eq (reg:CCO FLAGS_REG) (const_int 0))</span>
<span class="lineNum">    7259 </span><span class="lineNoCov">          0 :                (label_ref (match_operand 3))</span>
<span class="lineNum">    7260 </span><span class="lineNoCov">          0 :                (pc)))]</span>
<span class="lineNum">    7261 </span><span class="lineNoCov">          0 :   &quot;TARGET_QIMODE_MATH&quot;</span>
<span class="lineNum">    7262 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7263 </span><span class="lineNoCov">          0 :   if (MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))</span>
<span class="lineNum">    7264 </span><span class="lineNoCov">          0 :     operands[1] = force_reg (QImode, operands[1]);</span>
<span class="lineNum">    7265 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    7266 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7267 </span><span class="lineNoCov">          0 : (define_insn &quot;*&lt;u&gt;mulvqi4&quot;</span>
<span class="lineNum">    7268 </span><span class="lineNoCov">          0 :   [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    7269 </span><span class="lineNoCov">          0 :         (eq:CCO (mult:HI</span>
<span class="lineNum">    7270 </span><span class="lineNoCov">          0 :                    (any_extend:HI</span>
<span class="lineNum">    7271 </span><span class="lineNoCov">          0 :                       (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    7272 </span><span class="lineNoCov">          0 :                    (any_extend:HI</span>
<span class="lineNum">    7273 </span><span class="lineNoCov">          0 :                       (match_operand:QI 2 &quot;nonimmediate_operand&quot; &quot;qm&quot;)))</span>
<span class="lineNum">    7274 </span><span class="lineNoCov">          0 :                 (any_extend:HI</span>
<a name="7275"><span class="lineNum">    7275 </span><span class="lineNoCov">          0 :                    (mult:QI (match_dup 1) (match_dup 2)))))</span></a>
<span class="lineNum">    7276 </span><span class="lineNoCov">          0 :    (set (match_operand:QI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7277 </span><span class="lineNoCov">          0 :         (mult:QI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    7278 </span><span class="lineCov">       1735 :   &quot;TARGET_QIMODE_MATH</span>
<span class="lineNum">    7279 </span><span class="lineCov">       1735 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7280 </span><span class="lineCov">         66 :   &quot;&lt;sgnprefix&gt;mul{b}\t%2&quot;</span>
<span class="lineNum">    7281 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7282 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7283 </span><span class="lineNoCov">          0 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7284 </span><span class="lineNoCov">          0 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7285 </span><span class="lineNoCov">          0 :         (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7286 </span><span class="lineNoCov">          0 :         (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7287 </span><span class="lineCov">      11223 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7288 </span><span class="lineCov">      11223 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7289 </span><span class="lineCov">      11223 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    7290 </span><span class="lineCov">      11223 : </span>
<span class="lineNum">    7291 </span><span class="lineCov">      11223 : (define_expand &quot;&lt;u&gt;mul&lt;mode&gt;&lt;dwi&gt;3&quot;</span>
<span class="lineNum">    7292 </span><span class="lineCov">      11223 :   [(parallel [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7293 </span><span class="lineNoCov">          0 :                    (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7294 </span><span class="lineCov">       9706 :                      (any_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7295 </span><span class="lineCov">       2435 :                        (match_operand:DWIH 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    7296 </span><span class="lineCov">       3067 :                      (any_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7297 </span><span class="lineCov">       2435 :                        (match_operand:DWIH 2 &quot;register_operand&quot;))))</span>
<span class="lineNum">    7298 </span><span class="lineCov">        632 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">    7299 </span><span class="lineCov">        632 : </span>
<span class="lineNum">    7300 </span><span class="lineCov">        632 : (define_expand &quot;&lt;u&gt;mulqihi3&quot;</span>
<span class="lineNum">    7301 </span><span class="lineCov">        632 :   [(parallel [(set (match_operand:HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7302 </span><span class="lineCov">        632 :                    (mult:HI</span>
<span class="lineNum">    7303 </span><span class="lineCov">        632 :                      (any_extend:HI</span>
<span class="lineNum">    7304 </span><span class="lineCov">       2639 :                        (match_operand:QI 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    7305 </span><span class="lineCov">       1896 :                      (any_extend:HI</span>
<span class="lineNum">    7306 </span><span class="lineCov">       1951 :                        (match_operand:QI 2 &quot;register_operand&quot;))))</span>
<span class="lineNum">    7307 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    7308 </span><span class="lineCov">        192 :   &quot;TARGET_QIMODE_MATH&quot;)</span>
<span class="lineNum">    7309 </span><span class="lineCov">       6897 : </span>
<span class="lineNum">    7310 </span><span class="lineCov">       2352 : (define_insn &quot;*bmi2_umul&lt;mode&gt;&lt;dwi&gt;3_1&quot;</span>
<span class="lineNum">    7311 </span><span class="lineCov">       1954 :   [(set (match_operand:DWIH 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    7312 </span><span class="lineNoCov">          0 :         (mult:DWIH</span>
<span class="lineNum">    7313 </span><span class="lineNoCov">          0 :           (match_operand:DWIH 2 &quot;nonimmediate_operand&quot; &quot;%d&quot;)</span>
<span class="lineNum">    7314 </span><span class="lineNoCov">          0 :           (match_operand:DWIH 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    7315 </span><span class="lineCov">       6705 :    (set (match_operand:DWIH 1 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    7316 </span><span class="lineCov">       6705 :         (truncate:DWIH</span>
<span class="lineNum">    7317 </span><span class="lineCov">       6705 :           (lshiftrt:&lt;DWI&gt;</span>
<span class="lineNum">    7318 </span><span class="lineCov">       6705 :             (mult:&lt;DWI&gt; (zero_extend:&lt;DWI&gt; (match_dup 2))</span>
<span class="lineNum">    7319 </span><span class="lineCov">       6705 :                         (zero_extend:&lt;DWI&gt; (match_dup 3)))</span>
<span class="lineNum">    7320 </span><span class="lineCov">       6705 :             (match_operand:QI 4 &quot;const_int_operand&quot; &quot;n&quot;))))]</span>
<span class="lineNum">    7321 </span><span class="lineCov">       6719 :   &quot;TARGET_BMI2 &amp;&amp; INTVAL (operands[4]) == &lt;MODE_SIZE&gt; * BITS_PER_UNIT</span>
<span class="lineNum">    7322 </span><span class="lineCov">       6719 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7323 </span><span class="lineNoCov">          0 :   &quot;mulx\t{%3, %0, %1|%1, %0, %3}&quot;</span>
<span class="lineNum">    7324 </span><span class="lineCov">      13410 :   [(set_attr &quot;type&quot; &quot;imulx&quot;)</span>
<span class="lineNum">    7325 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">    7326 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    7327 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7328 </span><span class="lineNoCov">          0 : (define_insn &quot;*umul&lt;mode&gt;&lt;dwi&gt;3_1&quot;</span>
<span class="lineNum">    7329 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot; &quot;=r,A&quot;)</span>
<span class="lineNum">    7330 </span><span class="lineNoCov">          0 :         (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7331 </span><span class="lineNoCov">          0 :           (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7332 </span><span class="lineNoCov">          0 :             (match_operand:DWIH 1 &quot;nonimmediate_operand&quot; &quot;%d,0&quot;))</span>
<span class="lineNum">    7333 </span><span class="lineNoCov">          0 :           (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7334 </span><span class="lineNoCov">          0 :             (match_operand:DWIH 2 &quot;nonimmediate_operand&quot; &quot;rm,rm&quot;))))</span>
<span class="lineNum">    7335 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7336 </span><span class="lineCov">      80709 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7337 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    7338 </span><span class="lineNoCov">          0 :    #</span>
<span class="lineNum">    7339 </span><span class="lineNoCov">          0 :    mul{&lt;imodesuffix&gt;}\t%2&quot;</span>
<span class="lineNum">    7340 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;bmi2,*&quot;)</span>
<span class="lineNum">    7341 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;imulx,imul&quot;)</span>
<span class="lineNum">    7342 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;*,0&quot;)</span>
<span class="lineNum">    7343 </span><span class="lineNoCov">          0 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7344 </span><span class="lineCov">       6705 :         (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    7345 </span><span class="lineNoCov">          0 :                  (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7346 </span><span class="lineNoCov">          0 :                    (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7347 </span><span class="lineNoCov">          0 :                    (const_string &quot;double&quot;))]</span>
<span class="lineNum">    7348 </span><span class="lineNoCov">          0 :               (const_string &quot;*&quot;)))</span>
<span class="lineNum">    7349 </span><span class="lineNoCov">          0 :    (set_attr &quot;amdfam10_decode&quot; &quot;*,double&quot;)</span>
<span class="lineNum">    7350 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;*,direct&quot;)</span>
<span class="lineNum">    7351 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix&quot; &quot;vex,orig&quot;)</span>
<span class="lineNum">    7352 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    7353 </span><span class="lineCov">       6705 : </span>
<span class="lineNum">    7354 </span><span class="lineCov">       6705 : ;; Convert mul to the mulx pattern to avoid flags dependency.</span>
<span class="lineNum">    7355 </span><span class="lineCov">        186 : (define_split</span>
<span class="lineNum">    7356 </span><span class="lineCov">        300 :  [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7357 </span><span class="lineNoCov">          0 :        (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7358 </span><span class="lineNoCov">          0 :          (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7359 </span><span class="lineNoCov">          0 :            (match_operand:DWIH 1 &quot;register_operand&quot;))</span>
<span class="lineNum">    7360 </span><span class="lineCov">       7925 :          (zero_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7361 </span><span class="lineCov">       1263 :            (match_operand:DWIH 2 &quot;nonimmediate_operand&quot;))))</span>
<span class="lineNum">    7362 </span><span class="lineCov">       1263 :   (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7363 </span><span class="lineCov">      48516 :  &quot;TARGET_BMI2 &amp;&amp; reload_completed</span>
<span class="lineNum">    7364 </span><span class="lineCov">       1291 :   &amp;&amp; REGNO (operands[1]) == DX_REG&quot;</span>
<span class="lineNum">    7365 </span><span class="lineCov">       7925 :   [(parallel [(set (match_dup 3)</span>
<span class="lineNum">    7366 </span><span class="lineCov">       6662 :                    (mult:DWIH (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    7367 </span><span class="lineCov">       7925 :               (set (match_dup 4)</span>
<span class="lineNum">    7368 </span><span class="lineCov">       6662 :                    (truncate:DWIH</span>
<span class="lineNum">    7369 </span><span class="lineCov">       1263 :                      (lshiftrt:&lt;DWI&gt;</span>
<span class="lineNum">    7370 </span><span class="lineCov">       6662 :                        (mult:&lt;DWI&gt; (zero_extend:&lt;DWI&gt; (match_dup 1))</span>
<span class="lineNum">    7371 </span><span class="lineCov">       6662 :                                    (zero_extend:&lt;DWI&gt; (match_dup 2)))</span>
<span class="lineNum">    7372 </span><span class="lineCov">       6662 :                        (match_dup 5))))])]</span>
<span class="lineNum">    7373 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7374 </span><span class="lineNoCov">          0 :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 1, &amp;operands[3], &amp;operands[4]);</span>
<span class="lineNum">    7375 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7376 </span><span class="lineNoCov">          0 :   operands[5] = GEN_INT (&lt;MODE_SIZE&gt; * BITS_PER_UNIT);</span>
<span class="lineNum">    7377 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    7378 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7379 </span><span class="lineNoCov">          0 : (define_insn &quot;*mul&lt;mode&gt;&lt;dwi&gt;3_1&quot;</span>
<span class="lineNum">    7380 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot; &quot;=A&quot;)</span>
<span class="lineNum">    7381 </span><span class="lineNoCov">          0 :         (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7382 </span><span class="lineNoCov">          0 :           (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7383 </span><span class="lineNoCov">          0 :             (match_operand:DWIH 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    7384 </span><span class="lineNoCov">          0 :           (sign_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7385 </span><span class="lineNoCov">          0 :             (match_operand:DWIH 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    7386 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7387 </span><span class="lineCov">       4200 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7388 </span><span class="lineNoCov">          0 :   &quot;imul{&lt;imodesuffix&gt;}\t%2&quot;</span>
<span class="lineNum">    7389 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7390 </span><span class="lineNoCov">          0 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7391 </span><span class="lineNoCov">          0 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7392 </span><span class="lineNoCov">          0 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7393 </span><span class="lineNoCov">          0 :         (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7394 </span><span class="lineNoCov">          0 :         (const_string &quot;double&quot;)))</span>
<span class="lineNum">    7395 </span><span class="lineNoCov">          0 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    7396 </span><span class="lineCov">       1263 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7397 </span><span class="lineCov">       1263 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    7398 </span><span class="lineCov">       1263 : </span>
<span class="lineNum">    7399 </span><span class="lineNoCov">          0 : (define_insn &quot;*&lt;u&gt;mulqihi3_1&quot;</span>
<span class="lineNum">    7400 </span><span class="lineNoCov">          0 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7401 </span><span class="lineNoCov">          0 :         (mult:HI</span>
<span class="lineNum">    7402 </span><span class="lineNoCov">          0 :           (any_extend:HI</span>
<span class="lineNum">    7403 </span><span class="lineCov">       1186 :             (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    7404 </span><span class="lineNoCov">          0 :           (any_extend:HI</span>
<span class="lineNum">    7405 </span><span class="lineNoCov">          0 :             (match_operand:QI 2 &quot;nonimmediate_operand&quot; &quot;qm&quot;))))</span>
<span class="lineNum">    7406 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7407 </span><span class="lineCov">       1231 :   &quot;TARGET_QIMODE_MATH</span>
<span class="lineNum">    7408 </span><span class="lineCov">       1239 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7409 </span><span class="lineCov">        711 :   &quot;&lt;sgnprefix&gt;mul{b}\t%2&quot;</span>
<span class="lineNum">    7410 </span><span class="lineCov">        711 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7411 </span><span class="lineCov">        711 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7412 </span><span class="lineCov">        597 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7413 </span><span class="lineCov">        597 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7414 </span><span class="lineCov">        597 :         (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7415 </span><span class="lineCov">        597 :         (const_string &quot;direct&quot;)))</span>
<span class="lineNum">    7416 </span><span class="lineCov">      17474 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7417 </span><span class="lineCov">      18063 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7418 </span><span class="lineCov">      56818 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    7419 </span><span class="lineCov">       1588 : </span>
<a name="7420"><span class="lineNum">    7420 </span><span class="lineCov">       1754 : (define_expand &quot;&lt;s&gt;mul&lt;mode&gt;3_highpart&quot;</span></a>
<a name="7421"><span class="lineNum">    7421 </span><span class="lineCov">        609 :   [(parallel [(set (match_operand:DWIH 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">    7422 </span><span class="lineCov">         20 :                    (truncate:DWIH</span>
<span class="lineNum">    7423 </span><span class="lineCov">         20 :                      (lshiftrt:&lt;DWI&gt;</span>
<span class="lineNum">    7424 </span><span class="lineNoCov">          0 :                        (mult:&lt;DWI&gt;</span>
<span class="lineNum">    7425 </span><span class="lineCov">         20 :                          (any_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7426 </span><span class="lineCov">       1784 :                            (match_operand:DWIH 1 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    7427 </span><span class="lineCov">         20 :                          (any_extend:&lt;DWI&gt;</span>
<span class="lineNum">    7428 </span><span class="lineCov">         40 :                            (match_operand:DWIH 2 &quot;register_operand&quot;)))</span>
<span class="lineNum">    7429 </span><span class="lineCov">   13338677 :                        (match_dup 3))))</span>
<span class="lineNum">    7430 </span><span class="lineCov">   13338677 :               (clobber (match_scratch:DWIH 4))</span>
<span class="lineNum">    7431 </span><span class="lineCov">   12268821 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    7432 </span><span class="lineCov">    1070453 :   &quot;&quot;</span>
<span class="lineNum">    7433 </span><span class="lineCov">    1070453 :   &quot;operands[3] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode));&quot;)</span>
<span class="lineNum">    7434 </span><span class="lineCov">    9649256 : </span>
<span class="lineNum">    7435 </span><span class="lineCov">    9656280 : (define_insn &quot;*&lt;s&gt;muldi3_highpart_1&quot;</span>
<span class="lineNum">    7436 </span><span class="lineCov">    1060914 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    7437 </span><span class="lineCov">    1060914 :         (truncate:DI</span>
<span class="lineNum">    7438 </span><span class="lineCov">    1060914 :           (lshiftrt:TI</span>
<span class="lineNum">    7439 </span><span class="lineCov">    2411935 :             (mult:TI</span>
<span class="lineNum">    7440 </span><span class="lineCov">    1343997 :               (any_extend:TI</span>
<span class="lineNum">    7441 </span><span class="lineCov">    1343997 :                 (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%a&quot;))</span>
<span class="lineNum">    7442 </span><span class="lineCov">    1060914 :               (any_extend:TI</span>
<span class="lineNum">    7443 </span><span class="lineCov">    1060914 :                 (match_operand:DI 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    7444 </span><span class="lineCov">    1060914 :             (const_int 64))))</span>
<span class="lineNum">    7445 </span><span class="lineCov">    2192113 :    (clobber (match_scratch:DI 3 &quot;=1&quot;))</span>
<span class="lineNum">    7446 </span><span class="lineCov">    1131199 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7447 </span><span class="lineCov">    1139917 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    7448 </span><span class="lineCov">       8718 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7449 </span><span class="lineCov">    1060914 :   &quot;&lt;sgnprefix&gt;mul{q}\t%2&quot;</span>
<span class="lineNum">    7450 </span><span class="lineCov">       7062 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7451 </span><span class="lineCov">       7062 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7452 </span><span class="lineCov">       6052 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7453 </span><span class="lineCov">       4350 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7454 </span><span class="lineCov">   12164720 :         (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7455 </span><span class="lineCov">   12163478 :         (const_string &quot;double&quot;)))</span>
<span class="lineNum">    7456 </span><span class="lineCov">   12163386 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    7457 </span><span class="lineCov">   12162506 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7458 </span><span class="lineCov">   12162506 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    7459 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7460 </span><span class="lineCov">    9148573 : (define_insn &quot;*&lt;s&gt;mulsi3_highpart_zext&quot;</span>
<span class="lineNum">    7461 </span><span class="lineCov">    9148573 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    7462 </span><span class="lineCov">    9148573 :         (zero_extend:DI (truncate:SI</span>
<span class="lineNum">    7463 </span><span class="lineCov">    9148573 :           (lshiftrt:DI</span>
<span class="lineNum">    7464 </span><span class="lineCov">    9148573 :             (mult:DI (any_extend:DI</span>
<span class="lineNum">    7465 </span><span class="lineCov">    9148573 :                        (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%a&quot;))</span>
<span class="lineNum">    7466 </span><span class="lineNoCov">          0 :                      (any_extend:DI</span>
<span class="lineNum">    7467 </span><span class="lineCov">    2796390 :                        (match_operand:SI 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    7468 </span><span class="lineCov">    2796390 :             (const_int 32)))))</span>
<span class="lineNum">    7469 </span><span class="lineCov">    2810955 :    (clobber (match_scratch:SI 3 &quot;=1&quot;))</span>
<span class="lineNum">    7470 </span><span class="lineCov">    2796390 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7471 </span><span class="lineCov">    2796390 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    7472 </span><span class="lineNoCov">          0 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7473 </span><span class="lineCov">      14565 :   &quot;&lt;sgnprefix&gt;mul{l}\t%2&quot;</span>
<span class="lineNum">    7474 </span><span class="lineCov">     345266 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7475 </span><span class="lineCov">     320743 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7476 </span><span class="lineCov">     666009 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7477 </span><span class="lineCov">      28170 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7478 </span><span class="lineCov">     317096 :         (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7479 </span><span class="lineCov">     317096 :         (const_string &quot;double&quot;)))</span>
<span class="lineNum">    7480 </span><span class="lineCov">         14 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    7481 </span><span class="lineCov">         28 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7482 </span><span class="lineCov">       2066 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7483 </span><span class="lineCov">       2375 : </span>
<span class="lineNum">    7484 </span><span class="lineNoCov">          0 : (define_insn &quot;*&lt;s&gt;mulsi3_highpart_1&quot;</span>
<span class="lineNum">    7485 </span><span class="lineNoCov">          0 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    7486 </span><span class="lineCov">         56 :         (truncate:SI</span>
<span class="lineNum">    7487 </span><span class="lineCov">         14 :           (lshiftrt:DI</span>
<span class="lineNum">    7488 </span><span class="lineCov">         14 :             (mult:DI</span>
<span class="lineNum">    7489 </span><span class="lineCov">         14 :               (any_extend:DI</span>
<span class="lineNum">    7490 </span><span class="lineCov">         56 :                 (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%a&quot;))</span>
<span class="lineNum">    7491 </span><span class="lineCov">         14 :               (any_extend:DI</span>
<span class="lineNum">    7492 </span><span class="lineCov">         14 :                 (match_operand:SI 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    7493 </span><span class="lineCov">         14 :             (const_int 32))))</span>
<span class="lineNum">    7494 </span><span class="lineCov">         14 :    (clobber (match_scratch:SI 3 &quot;=1&quot;))</span>
<span class="lineNum">    7495 </span><span class="lineCov">         14 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7496 </span><span class="lineCov">       2621 :   &quot;!(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    7497 </span><span class="lineCov">         14 :   &quot;&lt;sgnprefix&gt;mul{l}\t%2&quot;</span>
<span class="lineNum">    7498 </span><span class="lineCov">        878 :   [(set_attr &quot;type&quot; &quot;imul&quot;)</span>
<span class="lineNum">    7499 </span><span class="lineCov">        878 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">    7500 </span><span class="lineNoCov">          0 :    (set (attr &quot;athlon_decode&quot;)</span>
<span class="lineNum">    7501 </span><span class="lineNoCov">          0 :      (if_then_else (eq_attr &quot;cpu&quot; &quot;athlon&quot;)</span>
<span class="lineNum">    7502 </span><span class="lineNoCov">          0 :         (const_string &quot;vector&quot;)</span>
<span class="lineNum">    7503 </span><span class="lineCov">         58 :         (const_string &quot;double&quot;)))</span>
<span class="lineNum">    7504 </span><span class="lineCov">      15746 :    (set_attr &quot;amdfam10_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    7505 </span><span class="lineCov">      15746 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    7506 </span><span class="lineCov">      18055 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7507 </span><span class="lineCov">       4928 : </span>
<span class="lineNum">    7508 </span><span class="lineCov">       4870 : ;; The patterns that match these are at the end of this file.</span>
<a name="7509"><span class="lineNum">    7509 </span><span class="lineCov">      11477 : </span></a>
<span class="lineNum">    7510 </span><span class="lineNoCov">          0 : (define_expand &quot;mulxf3&quot;</span>
<span class="lineNum">    7511 </span><span class="lineCov">    1039950 :   [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7512 </span><span class="lineCov">      98733 :         (mult:XF (match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7513 </span><span class="lineNoCov">          0 :                  (match_operand:XF 2 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    7514 </span><span class="lineCov">      70209 :   &quot;TARGET_80387&quot;)</span>
<span class="lineNum">    7515 </span><span class="lineCov">        195 : </span>
<span class="lineNum">    7516 </span><span class="lineCov">     941231 : (define_expand &quot;mul&lt;mode&gt;3&quot;</span>
<span class="lineNum">    7517 </span><span class="lineCov">     941217 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7518 </span><span class="lineNoCov">          0 :         (mult:MODEF (match_operand:MODEF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7519 </span><span class="lineCov">     941217 :                     (match_operand:MODEF 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    7520 </span><span class="lineCov">     941217 :   &quot;(TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode))</span>
<span class="lineNum">    7521 </span><span class="lineCov">        694 :     || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;)</span>
<span class="lineNum">    7522 </span><span class="lineCov">     941231 : </span>
<span class="lineNum">    7523 </span><span class="lineCov">     941217 : ;; Divide instructions</span>
<span class="lineNum">    7524 </span><span class="lineCov">         14 : </span>
<span class="lineNum">    7525 </span><span class="lineCov">     513276 : ;; The patterns that match these are at the end of this file.</span>
<span class="lineNum">    7526 </span><span class="lineCov">     513276 : </span>
<span class="lineNum">    7527 </span><span class="lineCov">     513262 : (define_expand &quot;divxf3&quot;</span>
<span class="lineNum">    7528 </span><span class="lineCov">     513276 :   [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7529 </span><span class="lineCov">        708 :         (div:XF (match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7530 </span><span class="lineCov">     462657 :                 (match_operand:XF 2 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    7531 </span><span class="lineCov">     462671 :   &quot;TARGET_80387&quot;)</span>
<span class="lineNum">    7532 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7533 </span><span class="lineCov">     155190 : (define_expand &quot;div&lt;mode&gt;3&quot;</span>
<span class="lineNum">    7534 </span><span class="lineCov">     155176 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7535 </span><span class="lineNoCov">          0 :         (div:MODEF (match_operand:MODEF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7536 </span><span class="lineCov">     108713 :                    (match_operand:MODEF 2 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    7537 </span><span class="lineNoCov">          0 :   &quot;(TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode))</span>
<span class="lineNum">    7538 </span><span class="lineNoCov">          0 :     || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    7539 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7540 </span><span class="lineCov">      19912 :   if (&lt;MODE&gt;mode == SFmode</span>
<span class="lineNum">    7541 </span><span class="lineNoCov">          0 :       &amp;&amp; TARGET_SSE &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">    7542 </span><span class="lineNoCov">          0 :       &amp;&amp; TARGET_RECIP_DIV</span>
<span class="lineNum">    7543 </span><span class="lineCov">       9609 :       &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">    7544 </span><span class="lineCov">       9609 :       &amp;&amp; flag_finite_math_only &amp;&amp; !flag_trapping_math</span>
<span class="lineNum">    7545 </span><span class="lineCov">       9609 :       &amp;&amp; flag_unsafe_math_optimizations)</span>
<span class="lineNum">    7546 </span><span class="lineCov">       9609 :     {</span>
<span class="lineNum">    7547 </span><span class="lineCov">       9609 :       ix86_emit_swdivsf (operands[0], operands[1],</span>
<span class="lineNum">    7548 </span><span class="lineCov">       9609 :                          operands[2], SFmode);</span>
<span class="lineNum">    7549 </span><span class="lineCov">       9609 :       DONE;</span>
<span class="lineNum">    7550 </span><span class="lineCov">       9609 :     }</span>
<span class="lineNum">    7551 </span>            : })
<span class="lineNum">    7552 </span><span class="lineCov">       9609 : </span>
<span class="lineNum">    7553 </span><span class="lineNoCov">          0 : ;; Divmod instructions.</span>
<span class="lineNum">    7554 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7555 </span><span class="lineNoCov">          0 : (define_expand &quot;divmod&lt;mode&gt;4&quot;</span>
<span class="lineNum">    7556 </span><span class="lineNoCov">          0 :   [(parallel [(set (match_operand:SWIM248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7557 </span><span class="lineNoCov">          0 :                    (div:SWIM248</span>
<span class="lineNum">    7558 </span><span class="lineNoCov">          0 :                      (match_operand:SWIM248 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7559 </span><span class="lineNoCov">          0 :                      (match_operand:SWIM248 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    7560 </span><span class="lineNoCov">          0 :               (set (match_operand:SWIM248 3 &quot;register_operand&quot;)</span>
<span class="lineNum">    7561 </span><span class="lineNoCov">          0 :                    (mod:SWIM248 (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    7562 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">    7563 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7564 </span><span class="lineNoCov">          0 : ;; Split with 8bit unsigned divide:</span>
<span class="lineNum">    7565 </span><span class="lineNoCov">          0 : ;;      if (dividend an divisor are in [0-255])</span>
<span class="lineNum">    7566 </span><span class="lineCov">       9609 : ;;         use 8bit unsigned integer divide</span>
<span class="lineNum">    7567 </span><span class="lineCov">       9609 : ;;       else</span>
<span class="lineNum">    7568 </span><span class="lineCov">       9609 : ;;         use original integer divide</span>
<span class="lineNum">    7569 </span>            : (define_split
<span class="lineNum">    7570 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)
<span class="lineNum">    7571 </span><span class="lineNoCov">          0 :         (div:SWI48 (match_operand:SWI48 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    7572 </span>            :                     (match_operand:SWI48 3 &quot;nonimmediate_operand&quot;)))
<span class="lineNum">    7573 </span><span class="lineCov">      24535 :    (set (match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7574 </span><span class="lineNoCov">          0 :         (mod:SWI48 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7575 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7576 </span><span class="lineCov">      49226 :   &quot;TARGET_USE_8BIT_IDIV</span>
<span class="lineNum">    7577 </span><span class="lineCov">      40168 :    &amp;&amp; TARGET_QIMODE_MATH</span>
<span class="lineNum">    7578 </span><span class="lineCov">       8928 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    7579 </span><span class="lineCov">      24762 :    &amp;&amp; !optimize_insn_for_size_p ()&quot;</span>
<span class="lineNum">    7580 </span><span class="lineCov">       8923 :   [(const_int 0)]</span>
<span class="lineNum">    7581 </span><span class="lineCov">      24742 :   &quot;ix86_split_idivmod (&lt;MODE&gt;mode, operands, true); DONE;&quot;)</span>
<span class="lineNum">    7582 </span><span class="lineCov">      15620 : </span>
<span class="lineNum">    7583 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    7584 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot;)
<span class="lineNum">    7585 </span>            :         (zero_extend:DI
<span class="lineNum">    7586 </span><span class="lineCov">      31240 :           (div:SI (match_operand:SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    7587 </span>            :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot;))))
<span class="lineNum">    7588 </span>            :    (set (match_operand:SI 1 &quot;register_operand&quot;)
<span class="lineNum">    7589 </span><span class="lineNoCov">          0 :         (mod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7590 </span>            :    (clobber (reg:CC FLAGS_REG))]
<a name="7591"><span class="lineNum">    7591 </span><span class="lineCov">       3388 :   &quot;TARGET_USE_8BIT_IDIV</span></a>
<span class="lineNum">    7592 </span><span class="lineCov">       8917 :    &amp;&amp; TARGET_QIMODE_MATH</span>
<span class="lineNum">    7593 </span><span class="lineCov">       8917 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    7594 </span><span class="lineCov">       8923 :    &amp;&amp; !optimize_insn_for_size_p ()&quot;</span>
<span class="lineNum">    7595 </span><span class="lineCov">      25934 :   [(const_int 0)]</span>
<span class="lineNum">    7596 </span><span class="lineCov">          4 :   &quot;ix86_split_idivmod (SImode, operands, true); DONE;&quot;)</span>
<span class="lineNum">    7597 </span>            : 
<span class="lineNum">    7598 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">    7599 </span><span class="lineCov">      51864 :   [(set (match_operand:DI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7600 </span>            :         (zero_extend:DI
<span class="lineNum">    7601 </span>            :           (mod:SI (match_operand:SI 2 &quot;register_operand&quot;)
<span class="lineNum">    7602 </span>            :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot;))))
<span class="lineNum">    7603 </span>            :    (set (match_operand:SI 0 &quot;register_operand&quot;)
<span class="lineNum">    7604 </span><span class="lineNoCov">          0 :         (div:SI  (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7605 </span>            :    (clobber (reg:CC FLAGS_REG))]
<a name="7606"><span class="lineNum">    7606 </span><span class="lineCov">          3 :   &quot;TARGET_USE_8BIT_IDIV</span></a>
<span class="lineNum">    7607 </span><span class="lineCov">      37370 :    &amp;&amp; TARGET_QIMODE_MATH</span>
<span class="lineNum">    7608 </span><span class="lineCov">          1 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    7609 </span><span class="lineCov">          1 :    &amp;&amp; !optimize_insn_for_size_p ()&quot;</span>
<span class="lineNum">    7610 </span><span class="lineCov">          1 :   [(const_int 0)]</span>
<span class="lineNum">    7611 </span><span class="lineCov">      74740 :   &quot;ix86_split_idivmod (SImode, operands, true); DONE;&quot;)</span>
<span class="lineNum">    7612 </span>            : 
<span class="lineNum">    7613 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;divmod&lt;mode&gt;4_1&quot;</span>
<span class="lineNum">    7614 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">    7615 </span>            :         (div:SWI48 (match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    7616 </span>            :                    (match_operand:SWI48 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))
<span class="lineNum">    7617 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI48 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)</span>
<span class="lineNum">    7618 </span>            :         (mod:SWI48 (match_dup 2) (match_dup 3)))
<span class="lineNum">    7619 </span><span class="lineCov">       4375 :    (unspec [(const_int 0)] UNSPEC_DIV_ALREADY_SPLIT)</span>
<span class="lineNum">    7620 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    7621 </span>            :   &quot;&quot;
<span class="lineNum">    7622 </span>            :   &quot;#&quot;
<span class="lineNum">    7623 </span><span class="lineCov">       8750 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    7624 </span>            :   [(parallel [(set (match_dup 1)
<span class="lineNum">    7625 </span><span class="lineCov">          8 :                    (ashiftrt:SWI48 (match_dup 4) (match_dup 5)))</span>
<span class="lineNum">    7626 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    7627 </span><span class="lineCov">          6 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    7628 </span><span class="lineCov">          6 :                    (div:SWI48 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7629 </span><span class="lineNoCov">          0 :               (set (match_dup 1)</span>
<span class="lineNum">    7630 </span><span class="lineNoCov">          0 :                    (mod:SWI48 (match_dup 2) (match_dup 3)))</span>
<a name="7631"><span class="lineNum">    7631 </span><span class="lineCov">       4834 :               (use (match_dup 1))</span></a>
<span class="lineNum">    7632 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    7633 </span>            : {
<span class="lineNum">    7634 </span>            :   operands[5] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1);
<span class="lineNum">    7635 </span><span class="lineCov">       4834 : </span>
<span class="lineNum">    7636 </span><span class="lineCov">       4834 :   if (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)</span>
<span class="lineNum">    7637 </span><span class="lineCov">       4834 :     operands[4] = operands[2];</span>
<span class="lineNum">    7638 </span><span class="lineCov">       4834 :   else</span>
<span class="lineNum">    7639 </span><span class="lineCov">       4834 :     {</span>
<span class="lineNum">    7640 </span><span class="lineCov">       4834 :       /* Avoid use of cltd in favor of a mov+shift.  */</span>
<span class="lineNum">    7641 </span><span class="lineCov">       4834 :       emit_move_insn (operands[1], operands[2]);</span>
<span class="lineNum">    7642 </span>            :       operands[4] = operands[1];
<span class="lineNum">    7643 </span>            :     }
<span class="lineNum">    7644 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7645 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    7646 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    7647 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7648 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;divmodsi4_zext_1&quot;</span>
<span class="lineNum">    7649 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7650 </span>            :         (zero_extend:DI
<span class="lineNum">    7651 </span>            :           (div:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    7652 </span>            :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))
<span class="lineNum">    7653 </span><span class="lineNoCov">          0 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)</span>
<span class="lineNum">    7654 </span>            :         (mod:SI (match_dup 2) (match_dup 3)))
<span class="lineNum">    7655 </span>            :    (unspec [(const_int 0)] UNSPEC_DIV_ALREADY_SPLIT)
<span class="lineNum">    7656 </span><span class="lineCov">      12728 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7657 </span><span class="lineCov">      17564 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    7658 </span><span class="lineCov">       4834 :   &quot;#&quot;</span>
<span class="lineNum">    7659 </span><span class="lineCov">       4772 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    7660 </span><span class="lineCov">          4 :   [(parallel [(set (match_dup 1)</span>
<span class="lineNum">    7661 </span><span class="lineCov">          6 :                    (ashiftrt:SI (match_dup 4) (match_dup 5)))</span>
<span class="lineNum">    7662 </span><span class="lineCov">         12 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    7663 </span><span class="lineCov">          2 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    7664 </span><span class="lineCov">          6 :                    (zero_extend:DI (div:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    7665 </span><span class="lineCov">          6 :               (set (match_dup 1)</span>
<span class="lineNum">    7666 </span><span class="lineCov">          8 :                    (mod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7667 </span><span class="lineNoCov">          0 :               (use (match_dup 1))</span>
<span class="lineNum">    7668 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    7669 </span>            : {
<span class="lineNum">    7670 </span><span class="lineNoCov">          0 :   operands[5] = GEN_INT (GET_MODE_BITSIZE (SImode)-1);</span>
<span class="lineNum">    7671 </span><span class="lineCov">      12724 : </span>
<span class="lineNum">    7672 </span><span class="lineCov">      12724 :   if (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)</span>
<span class="lineNum">    7673 </span><span class="lineCov">      12724 :     operands[4] = operands[2];</span>
<span class="lineNum">    7674 </span><span class="lineCov">      12724 :   else</span>
<span class="lineNum">    7675 </span><span class="lineCov">      12724 :     {</span>
<span class="lineNum">    7676 </span><span class="lineCov">      12724 :       /* Avoid use of cltd in favor of a mov+shift.  */</span>
<span class="lineNum">    7677 </span><span class="lineNoCov">          0 :       emit_move_insn (operands[1], operands[2]);</span>
<span class="lineNum">    7678 </span><span class="lineCov">      25448 :       operands[4] = operands[1];</span>
<span class="lineNum">    7679 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    7680 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7681 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    7682 </span><span class="lineCov">      12724 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7683 </span><span class="lineCov">       7894 : </span>
<span class="lineNum">    7684 </span><span class="lineCov">       4830 : (define_insn_and_split &quot;divmodsi4_zext_2&quot;</span>
<span class="lineNum">    7685 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)</span>
<span class="lineNum">    7686 </span><span class="lineNoCov">          0 :         (zero_extend:DI</span>
<span class="lineNum">    7687 </span><span class="lineNoCov">          0 :           (mod:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7688 </span><span class="lineNoCov">          0 :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    7689 </span><span class="lineCov">       8200 :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7690 </span><span class="lineNoCov">          0 :         (div:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7691 </span><span class="lineNoCov">          0 :    (unspec [(const_int 0)] UNSPEC_DIV_ALREADY_SPLIT)</span>
<span class="lineNum">    7692 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7693 </span><span class="lineCov">       7895 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    7694 </span><span class="lineCov">       8200 :   &quot;#&quot;</span>
<span class="lineNum">    7695 </span><span class="lineCov">       7894 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    7696 </span><span class="lineCov">       7894 :   [(parallel [(set (match_dup 6)</span>
<span class="lineNum">    7697 </span><span class="lineCov">       7895 :                    (ashiftrt:SI (match_dup 4) (match_dup 5)))</span>
<span class="lineNum">    7698 </span><span class="lineCov">         26 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    7699 </span><span class="lineCov">       7898 :    (parallel [(set (match_dup 1)</span>
<span class="lineNum">    7700 </span><span class="lineCov">          4 :                    (zero_extend:DI (mod:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    7701 </span><span class="lineCov">          4 :               (set (match_dup 0)</span>
<span class="lineNum">    7702 </span><span class="lineNoCov">          0 :                    (div:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7703 </span><span class="lineNoCov">          0 :               (use (match_dup 6))</span>
<span class="lineNum">    7704 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    7705 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7706 </span><span class="lineCov">        306 :   operands[5] = GEN_INT (GET_MODE_BITSIZE (SImode)-1);</span>
<span class="lineNum">    7707 </span><span class="lineNoCov">          0 :   operands[6] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    7708 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7709 </span><span class="lineNoCov">          0 :   if (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)</span>
<span class="lineNum">    7710 </span><span class="lineNoCov">          0 :     operands[4] = operands[2];</span>
<span class="lineNum">    7711 </span><span class="lineCov">        306 :   else</span>
<span class="lineNum">    7712 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    7713 </span><span class="lineNoCov">          0 :       /* Avoid use of cltd in favor of a mov+shift.  */</span>
<span class="lineNum">    7714 </span><span class="lineNoCov">          0 :       emit_move_insn (operands[6], operands[2]);</span>
<span class="lineNum">    7715 </span><span class="lineNoCov">          0 :       operands[4] = operands[6];</span>
<span class="lineNum">    7716 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    7717 </span>            : }
<span class="lineNum">    7718 </span>            :   [(set_attr &quot;type&quot; &quot;multi&quot;)
<span class="lineNum">    7719 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    7720 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7721 </span>            : (define_insn_and_split &quot;*divmod&lt;mode&gt;4&quot;
<span class="lineNum">    7722 </span>            :   [(set (match_operand:SWIM248 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">    7723 </span><span class="lineCov">       7894 :         (div:SWIM248 (match_operand:SWIM248 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7724 </span>            :                     (match_operand:SWIM248 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))
<span class="lineNum">    7725 </span>            :    (set (match_operand:SWIM248 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)
<span class="lineNum">    7726 </span><span class="lineNoCov">          0 :         (mod:SWIM248 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7727 </span><span class="lineCov">       9188 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7728 </span><span class="lineCov">          5 :   &quot;&quot;</span>
<span class="lineNum">    7729 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    7730 </span><span class="lineCov">          5 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    7731 </span><span class="lineCov">          9 :   [(parallel [(set (match_dup 1)</span>
<span class="lineNum">    7732 </span><span class="lineCov">      17102 :                    (ashiftrt:SWIM248 (match_dup 4) (match_dup 5)))</span>
<span class="lineNum">    7733 </span><span class="lineCov">          5 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    7734 </span><span class="lineCov">      33391 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    7735 </span><span class="lineCov">      33391 :                    (div:SWIM248 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7736 </span><span class="lineNoCov">          0 :               (set (match_dup 1)</span>
<span class="lineNum">    7737 </span><span class="lineCov">      33391 :                    (mod:SWIM248 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7738 </span><span class="lineNoCov">          0 :               (use (match_dup 1))</span>
<span class="lineNum">    7739 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    7740 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7741 </span><span class="lineNoCov">          0 :   operands[5] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1);</span>
<span class="lineNum">    7742 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7743 </span><span class="lineCov">          1 :   if (&lt;MODE&gt;mode != HImode</span>
<span class="lineNum">    7744 </span><span class="lineNoCov">          0 :       &amp;&amp; (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD))</span>
<span class="lineNum">    7745 </span><span class="lineCov">          1 :     operands[4] = operands[2];</span>
<span class="lineNum">    7746 </span><span class="lineCov">          3 :   else</span>
<span class="lineNum">    7747 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    7748 </span><span class="lineCov">          1 :       /* Avoid use of cltd in favor of a mov+shift.  */</span>
<span class="lineNum">    7749 </span>            :       emit_move_insn (operands[1], operands[2]);
<span class="lineNum">    7750 </span>            :       operands[4] = operands[1];
<span class="lineNum">    7751 </span>            :     }
<span class="lineNum">    7752 </span><span class="lineCov">       7840 : }</span>
<span class="lineNum">    7753 </span>            :   [(set_attr &quot;type&quot; &quot;multi&quot;)
<span class="lineNum">    7754 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    7755 </span>            : 
<span class="lineNum">    7756 </span>            : (define_insn_and_split &quot;*divmodsi4_zext_1&quot;
<span class="lineNum">    7757 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">    7758 </span><span class="lineCov">          8 :         (zero_extend:DI</span>
<span class="lineNum">    7759 </span>            :           (div:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    7760 </span><span class="lineCov">          8 :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    7761 </span><span class="lineCov">          8 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)</span>
<span class="lineNum">    7762 </span><span class="lineCov">          8 :         (mod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7763 </span><span class="lineCov">          8 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7764 </span><span class="lineCov">         12 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    7765 </span><span class="lineCov">          8 :   &quot;#&quot;</span>
<span class="lineNum">    7766 </span><span class="lineCov">         12 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    7767 </span><span class="lineCov">         12 :   [(parallel [(set (match_dup 1)</span>
<span class="lineNum">    7768 </span><span class="lineCov">          2 :                    (ashiftrt:SI (match_dup 4) (match_dup 5)))</span>
<span class="lineNum">    7769 </span><span class="lineCov">         91 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    7770 </span><span class="lineCov">         74 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    7771 </span><span class="lineCov">         88 :                    (zero_extend:DI (div:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    7772 </span><span class="lineCov">         11 :               (set (match_dup 1)</span>
<span class="lineNum">    7773 </span><span class="lineCov">         11 :                    (mod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7774 </span><span class="lineCov">     418978 :               (use (match_dup 1))</span>
<span class="lineNum">    7775 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    7776 </span><span class="lineCov">     418978 : {</span>
<span class="lineNum">    7777 </span><span class="lineCov">          4 :   operands[5] = GEN_INT (GET_MODE_BITSIZE (SImode)-1);</span>
<span class="lineNum">    7778 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    7779 </span>            :   if (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)
<span class="lineNum">    7780 </span><span class="lineCov">          2 :     operands[4] = operands[2];</span>
<span class="lineNum">    7781 </span><span class="lineCov">          2 :   else</span>
<span class="lineNum">    7782 </span><span class="lineCov">        140 :     {</span>
<span class="lineNum">    7783 </span><span class="lineCov">        140 :       /* Avoid use of cltd in favor of a mov+shift.  */</span>
<span class="lineNum">    7784 </span><span class="lineCov">        138 :       emit_move_insn (operands[1], operands[2]);</span>
<span class="lineNum">    7785 </span><span class="lineCov">        140 :       operands[4] = operands[1];</span>
<span class="lineNum">    7786 </span><span class="lineCov">        140 :     }</span>
<span class="lineNum">    7787 </span><span class="lineCov">        140 : }</span>
<span class="lineNum">    7788 </span><span class="lineCov">        138 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    7789 </span><span class="lineCov">        140 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7790 </span><span class="lineCov">        140 : </span>
<span class="lineNum">    7791 </span><span class="lineCov">         13 : (define_insn_and_split &quot;*divmodsi4_zext_2&quot;</span>
<span class="lineNum">    7792 </span><span class="lineCov">        303 :   [(set (match_operand:DI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)</span>
<span class="lineNum">    7793 </span><span class="lineCov">        305 :         (zero_extend:DI</span>
<span class="lineNum">    7794 </span><span class="lineCov">        305 :           (mod:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7795 </span><span class="lineCov">        294 :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    7796 </span><span class="lineCov">        292 :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7797 </span><span class="lineCov">        294 :         (div:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7798 </span><span class="lineCov">        294 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7799 </span><span class="lineCov">        292 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    7800 </span><span class="lineCov">        292 :   &quot;#&quot;</span>
<span class="lineNum">    7801 </span><span class="lineCov">         13 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    7802 </span><span class="lineCov">      15959 :   [(parallel [(set (match_dup 6)</span>
<span class="lineNum">    7803 </span><span class="lineCov">      15958 :                    (ashiftrt:SI (match_dup 4) (match_dup 5)))</span>
<span class="lineNum">    7804 </span><span class="lineCov">      16206 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    7805 </span><span class="lineCov">      16210 :    (parallel [(set (match_dup 1)</span>
<span class="lineNum">    7806 </span><span class="lineCov">      16177 :                    (zero_extend:DI (mod:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    7807 </span><span class="lineCov">      16358 :               (set (match_dup 0)</span>
<span class="lineNum">    7808 </span><span class="lineCov">      15959 :                    (div:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7809 </span><span class="lineCov">      16309 :               (use (match_dup 6))</span>
<span class="lineNum">    7810 </span><span class="lineCov">      16441 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    7811 </span><span class="lineCov">        220 : {</span>
<span class="lineNum">    7812 </span><span class="lineCov">        220 :   operands[5] = GEN_INT (GET_MODE_BITSIZE (SImode)-1);</span>
<span class="lineNum">    7813 </span><span class="lineCov">        220 :   operands[6] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">    7814 </span><span class="lineCov">        231 : </span>
<span class="lineNum">    7815 </span><span class="lineCov">         11 :   if (optimize_function_for_size_p (cfun) || TARGET_USE_CLTD)</span>
<span class="lineNum">    7816 </span><span class="lineCov">        231 :     operands[4] = operands[2];</span>
<span class="lineNum">    7817 </span><span class="lineCov">        220 :   else</span>
<span class="lineNum">    7818 </span><span class="lineCov">        222 :     {</span>
<span class="lineNum">    7819 </span><span class="lineCov">        222 :       /* Avoid use of cltd in favor of a mov+shift.  */</span>
<span class="lineNum">    7820 </span><span class="lineCov">        222 :       emit_move_insn (operands[6], operands[2]);</span>
<span class="lineNum">    7821 </span><span class="lineCov">          2 :       operands[4] = operands[6];</span>
<span class="lineNum">    7822 </span><span class="lineCov">        227 :     }</span>
<span class="lineNum">    7823 </span><span class="lineCov">        222 : }</span>
<span class="lineNum">    7824 </span><span class="lineCov">          7 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    7825 </span><span class="lineCov">          7 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7826 </span><span class="lineCov">          7 : </span>
<span class="lineNum">    7827 </span><span class="lineCov">          7 : (define_insn &quot;*divmod&lt;mode&gt;4_noext&quot;</span>
<span class="lineNum">    7828 </span><span class="lineCov">          7 :   [(set (match_operand:SWIM248 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7829 </span><span class="lineCov">          7 :         (div:SWIM248 (match_operand:SWIM248 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7830 </span><span class="lineCov">          2 :                     (match_operand:SWIM248 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    7831 </span><span class="lineCov">          5 :    (set (match_operand:SWIM248 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    7832 </span><span class="lineNoCov">          0 :         (mod:SWIM248 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7833 </span><span class="lineCov">          5 :    (use (match_operand:SWIM248 4 &quot;register_operand&quot; &quot;1&quot;))</span>
<span class="lineNum">    7834 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    7835 </span>            :   &quot;&quot;
<span class="lineNum">    7836 </span>            :   &quot;idiv{&lt;imodesuffix&gt;}\t%3&quot;
<span class="lineNum">    7837 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    7838 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    7839 </span>            : 
<span class="lineNum">    7840 </span><span class="lineCov">          1 : (define_insn &quot;*divmodsi4_noext_zext_1&quot;</span>
<span class="lineNum">    7841 </span><span class="lineCov">          3 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7842 </span><span class="lineCov">          2 :         (zero_extend:DI</span>
<span class="lineNum">    7843 </span><span class="lineNoCov">          0 :           (div:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7844 </span><span class="lineCov">          1 :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    7845 </span><span class="lineCov">          1 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    7846 </span><span class="lineNoCov">          0 :         (mod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7847 </span><span class="lineNoCov">          0 :    (use (match_operand:SI 4 &quot;register_operand&quot; &quot;1&quot;))</span>
<span class="lineNum">    7848 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7849 </span><span class="lineCov">          4 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    7850 </span><span class="lineNoCov">          0 :   &quot;idiv{l}\t%3&quot;</span>
<span class="lineNum">    7851 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    7852 </span><span class="lineCov">          2 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7853 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    7854 </span>            : (define_insn &quot;*divmodsi4_noext_zext_2&quot;
<span class="lineNum">    7855 </span><span class="lineCov">          1 :   [(set (match_operand:DI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    7856 </span><span class="lineCov">          1 :         (zero_extend:DI</span>
<span class="lineNum">    7857 </span><span class="lineCov">          4 :           (mod:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    7858 </span><span class="lineCov">          4 :                   (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    7859 </span><span class="lineCov">          2 :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7860 </span><span class="lineCov">          1 :         (div:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7861 </span><span class="lineCov">          3 :    (use (match_operand:SI 4 &quot;register_operand&quot; &quot;1&quot;))</span>
<span class="lineNum">    7862 </span><span class="lineCov">          2 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7863 </span><span class="lineCov">          4 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    7864 </span><span class="lineCov">          2 :   &quot;idiv{l}\t%3&quot;</span>
<span class="lineNum">    7865 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    7866 </span><span class="lineCov">          2 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    7867 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    7868 </span><span class="lineCov">          2 : (define_expand &quot;divmodqi4&quot;</span>
<span class="lineNum">    7869 </span><span class="lineCov">          2 :   [(parallel [(set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7870 </span><span class="lineNoCov">          0 :                    (div:QI</span>
<span class="lineNum">    7871 </span><span class="lineCov">        114 :                      (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7872 </span><span class="lineCov">        113 :                      (match_operand:QI 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    7873 </span><span class="lineNoCov">          0 :               (set (match_operand:QI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">    7874 </span><span class="lineCov">         76 :                    (mod:QI (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    7875 </span><span class="lineCov">      24913 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    7876 </span><span class="lineCov">      74799 :   &quot;TARGET_QIMODE_MATH&quot;</span>
<span class="lineNum">    7877 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    7878 </span><span class="lineCov">      49889 :   rtx div, mod;</span>
<span class="lineNum">    7879 </span><span class="lineCov">      24608 :   rtx tmp0, tmp1;</span>
<span class="lineNum">    7880 </span><span class="lineCov">      24679 :   </span>
<span class="lineNum">    7881 </span><span class="lineCov">         71 :   tmp0 = gen_reg_rtx (HImode);</span>
<span class="lineNum">    7882 </span><span class="lineNoCov">          0 :   tmp1 = gen_reg_rtx (HImode);</span>
<span class="lineNum">    7883 </span><span class="lineCov">         24 : </span>
<span class="lineNum">    7884 </span><span class="lineCov">        325 :   /* Extend operands[1] to HImode.  Generate 8bit divide.  Result is in AX.  */</span>
<span class="lineNum">    7885 </span><span class="lineCov">         24 :   emit_insn (gen_extendqihi2 (tmp1, operands[1]));</span>
<span class="lineNum">    7886 </span>            :   emit_insn (gen_divmodhiqi3 (tmp0, tmp1, operands[2]));
<span class="lineNum">    7887 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    7888 </span><span class="lineNoCov">          0 :   /* Extract remainder from AH.  */</span>
<span class="lineNum">    7889 </span>            :   tmp1 = gen_rtx_ZERO_EXTRACT (SImode, tmp0, GEN_INT (8), GEN_INT (8));
<span class="lineNum">    7890 </span><span class="lineCov">          1 :   tmp1 = lowpart_subreg (QImode, tmp1, SImode);</span>
<span class="lineNum">    7891 </span><span class="lineCov">          1 :   rtx_insn *insn = emit_move_insn (operands[3], tmp1);</span>
<span class="lineNum">    7892 </span><span class="lineCov">      24910 : </span>
<span class="lineNum">    7893 </span><span class="lineCov">      24909 :   mod = gen_rtx_MOD (QImode, operands[1], operands[2]);</span>
<span class="lineNum">    7894 </span><span class="lineCov">      24909 :   set_unique_reg_note (insn, REG_EQUAL, mod);</span>
<span class="lineNum">    7895 </span><span class="lineCov">      24909 : </span>
<span class="lineNum">    7896 </span><span class="lineCov">      24909 :   /* Extract quotient from AL.  */</span>
<span class="lineNum">    7897 </span><span class="lineCov">      24909 :   insn = emit_move_insn (operands[0], gen_lowpart (QImode, tmp0));</span>
<span class="lineNum">    7898 </span><span class="lineCov">      25210 : </span>
<span class="lineNum">    7899 </span><span class="lineCov">      24909 :   div = gen_rtx_DIV (QImode, operands[1], operands[2]);</span>
<span class="lineNum">    7900 </span><span class="lineCov">      25210 :   set_unique_reg_note (insn, REG_EQUAL, div);</span>
<span class="lineNum">    7901 </span><span class="lineCov">      25210 : </span>
<span class="lineNum">    7902 </span><span class="lineCov">      24909 :   DONE;</span>
<span class="lineNum">    7903 </span><span class="lineCov">        301 : })</span>
<span class="lineNum">    7904 </span><span class="lineCov">        301 : </span>
<span class="lineNum">    7905 </span><span class="lineCov">        301 : ;; Divide AX by r/m8, with result stored in</span>
<span class="lineNum">    7906 </span><span class="lineCov">        301 : ;; AL &lt;- Quotient</span>
<span class="lineNum">    7907 </span><span class="lineCov">        301 : ;; AH &lt;- Remainder</span>
<span class="lineNum">    7908 </span><span class="lineNoCov">          0 : ;; Change div/mod to HImode and extend the second argument to HImode</span>
<span class="lineNum">    7909 </span><span class="lineCov">      25210 : ;; so that mode of div/mod matches with mode of arguments.  Otherwise</span>
<span class="lineNum">    7910 </span>            : ;; combine may fail.
<span class="lineNum">    7911 </span><span class="lineCov">          2 : (define_insn &quot;divmodhiqi3&quot;</span>
<span class="lineNum">    7912 </span><span class="lineCov">          6 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    7913 </span>            :         (ior:HI
<span class="lineNum">    7914 </span><span class="lineCov">          2 :           (ashift:HI</span>
<span class="lineNum">    7915 </span><span class="lineCov">          2 :             (zero_extend:HI</span>
<span class="lineNum">    7916 </span>            :               (truncate:QI
<span class="lineNum">    7917 </span>            :                 (mod:HI (match_operand:HI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    7918 </span>            :                         (sign_extend:HI
<span class="lineNum">    7919 </span><span class="lineNoCov">          0 :                           (match_operand:QI 2 &quot;nonimmediate_operand&quot; &quot;qm&quot;)))))</span>
<span class="lineNum">    7920 </span><span class="lineNoCov">          0 :             (const_int 8))</span>
<span class="lineNum">    7921 </span>            :           (zero_extend:HI
<span class="lineNum">    7922 </span><span class="lineCov">      24909 :             (truncate:QI</span>
<span class="lineNum">    7923 </span><span class="lineCov">      24909 :               (div:HI (match_dup 1) (sign_extend:HI (match_dup 2)))))))</span>
<span class="lineNum">    7924 </span><span class="lineCov">      24909 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7925 </span><span class="lineCov">         48 :   &quot;TARGET_QIMODE_MATH&quot;</span>
<span class="lineNum">    7926 </span><span class="lineCov">          2 :   &quot;idiv{b}\t%2&quot;</span>
<span class="lineNum">    7927 </span><span class="lineCov">         48 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    7928 </span><span class="lineCov">         48 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    7929 </span><span class="lineCov">        271 : </span>
<span class="lineNum">    7930 </span><span class="lineCov">      24881 : (define_expand &quot;udivmod&lt;mode&gt;4&quot;</span>
<span class="lineNum">    7931 </span><span class="lineCov">         66 :   [(parallel [(set (match_operand:SWIM248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7932 </span><span class="lineCov">      24881 :                    (udiv:SWIM248</span>
<span class="lineNum">    7933 </span><span class="lineCov">      24945 :                      (match_operand:SWIM248 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7934 </span><span class="lineCov">      24881 :                      (match_operand:SWIM248 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    7935 </span><span class="lineCov">      24676 :               (set (match_operand:SWIM248 3 &quot;register_operand&quot;)</span>
<span class="lineNum">    7936 </span><span class="lineCov">      24881 :                    (umod:SWIM248 (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    7937 </span><span class="lineCov">        271 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">    7938 </span><span class="lineCov">      24943 : </span>
<span class="lineNum">    7939 </span><span class="lineCov">      24674 : ;; Split with 8bit unsigned divide:</span>
<span class="lineNum">    7940 </span><span class="lineNoCov">          0 : ;;      if (dividend an divisor are in [0-255])</span>
<span class="lineNum">    7941 </span><span class="lineCov">      24610 : ;;         use 8bit unsigned integer divide</span>
<span class="lineNum">    7942 </span>            : ;;       else
<span class="lineNum">    7943 </span>            : ;;         use original integer divide
<span class="lineNum">    7944 </span><span class="lineCov">          2 : (define_split</span>
<span class="lineNum">    7945 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)
<span class="lineNum">    7946 </span><span class="lineCov">          1 :         (udiv:SWI48 (match_operand:SWI48 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    7947 </span><span class="lineCov">          3 :                     (match_operand:SWI48 3 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    7948 </span><span class="lineCov">          2 :    (set (match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7949 </span>            :         (umod:SWI48 (match_dup 2) (match_dup 3)))
<span class="lineNum">    7950 </span><span class="lineCov">          1 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7951 </span><span class="lineCov">      32913 :   &quot;TARGET_USE_8BIT_IDIV</span>
<span class="lineNum">    7952 </span><span class="lineCov">         10 :    &amp;&amp; TARGET_QIMODE_MATH</span>
<span class="lineNum">    7953 </span><span class="lineCov">         10 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    7954 </span><span class="lineCov">          9 :    &amp;&amp; !optimize_insn_for_size_p ()&quot;</span>
<span class="lineNum">    7955 </span><span class="lineCov">          5 :   [(const_int 0)]</span>
<span class="lineNum">    7956 </span><span class="lineCov">       7916 :   &quot;ix86_split_idivmod (&lt;MODE&gt;mode, operands, false); DONE;&quot;)</span>
<span class="lineNum">    7957 </span>            : 
<span class="lineNum">    7958 </span><span class="lineCov">          2 : (define_split</span>
<span class="lineNum">    7959 </span><span class="lineCov">          2 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    7960 </span><span class="lineCov">          2 :         (zero_extend:DI</span>
<span class="lineNum">    7961 </span><span class="lineCov">          1 :           (udiv:SI (match_operand:SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    7962 </span><span class="lineCov">          1 :                    (match_operand:SI 3 &quot;nonimmediate_operand&quot;))))</span>
<span class="lineNum">    7963 </span><span class="lineCov">          1 :    (set (match_operand:SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7964 </span><span class="lineCov">          1 :         (umod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    7965 </span><span class="lineCov">          1 :    (clobber (reg:CC FLAGS_REG))]</span>
<a name="7966"><span class="lineNum">    7966 </span><span class="lineCov">        222 :   &quot;TARGET_64BIT</span></a>
<span class="lineNum">    7967 </span><span class="lineCov">        221 :    &amp;&amp; TARGET_USE_8BIT_IDIV</span>
<span class="lineNum">    7968 </span><span class="lineCov">          4 :    &amp;&amp; TARGET_QIMODE_MATH</span>
<span class="lineNum">    7969 </span><span class="lineCov">          4 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    7970 </span><span class="lineCov">        224 :    &amp;&amp; !optimize_insn_for_size_p ()&quot;</span>
<span class="lineNum">    7971 </span><span class="lineCov">          4 :   [(const_int 0)]</span>
<span class="lineNum">    7972 </span><span class="lineCov">        220 :   &quot;ix86_split_idivmod (SImode, operands, false); DONE;&quot;)</span>
<span class="lineNum">    7973 </span><span class="lineCov">          2 : </span>
<span class="lineNum">    7974 </span><span class="lineCov">          2 : (define_split</span>
<span class="lineNum">    7975 </span><span class="lineCov">          1 :   [(set (match_operand:DI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    7976 </span><span class="lineCov">          1 :         (zero_extend:DI</span>
<span class="lineNum">    7977 </span><span class="lineNoCov">          0 :           (umod:SI (match_operand:SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    7978 </span><span class="lineCov">          1 :                    (match_operand:SI 3 &quot;nonimmediate_operand&quot;))))</span>
<span class="lineNum">    7979 </span>            :    (set (match_operand:SI 0 &quot;register_operand&quot;)
<span class="lineNum">    7980 </span>            :         (udiv:SI (match_dup 2) (match_dup 3)))
<span class="lineNum">    7981 </span>            :    (clobber (reg:CC FLAGS_REG))]
<a name="7982"><span class="lineNum">    7982 </span><span class="lineCov">         70 :   &quot;TARGET_64BIT</span></a>
<span class="lineNum">    7983 </span><span class="lineCov">         69 :    &amp;&amp; TARGET_USE_8BIT_IDIV</span>
<span class="lineNum">    7984 </span><span class="lineCov">          1 :    &amp;&amp; TARGET_QIMODE_MATH</span>
<span class="lineNum">    7985 </span><span class="lineCov">          1 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">    7986 </span><span class="lineCov">          1 :    &amp;&amp; !optimize_insn_for_size_p ()&quot;</span>
<span class="lineNum">    7987 </span><span class="lineCov">          1 :   [(const_int 0)]</span>
<span class="lineNum">    7988 </span><span class="lineCov">         68 :   &quot;ix86_split_idivmod (SImode, operands, false); DONE;&quot;)</span>
<span class="lineNum">    7989 </span>            : 
<span class="lineNum">    7990 </span>            : (define_insn_and_split &quot;udivmod&lt;mode&gt;4_1&quot;
<span class="lineNum">    7991 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=a&quot;)
<a name="7992"><span class="lineNum">    7992 </span>            :         (udiv:SWI48 (match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)</a>
<span class="lineNum">    7993 </span>            :                     (match_operand:SWI48 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))
<span class="lineNum">    7994 </span>            :    (set (match_operand:SWI48 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)
<span class="lineNum">    7995 </span>            :         (umod:SWI48 (match_dup 2) (match_dup 3)))
<span class="lineNum">    7996 </span><span class="lineCov">          1 :    (unspec [(const_int 0)] UNSPEC_DIV_ALREADY_SPLIT)</span>
<span class="lineNum">    7997 </span><span class="lineCov">          1 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    7998 </span><span class="lineCov">          1 :   &quot;&quot;</span>
<span class="lineNum">    7999 </span>            :   &quot;#&quot;
<span class="lineNum">    8000 </span>            :   &quot;reload_completed&quot;
<span class="lineNum">    8001 </span>            :   [(set (match_dup 1) (const_int 0))
<span class="lineNum">    8002 </span><span class="lineCov">          5 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    8003 </span><span class="lineCov">        188 :                    (udiv:SWI48 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8004 </span><span class="lineCov">          6 :               (set (match_dup 1)</span>
<span class="lineNum">    8005 </span><span class="lineCov">          6 :                    (umod:SWI48 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8006 </span>            :               (use (match_dup 1))
<span class="lineNum">    8007 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    8008 </span><span class="lineCov">        188 :   &quot;&quot;</span>
<span class="lineNum">    8009 </span><span class="lineCov">        188 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    8010 </span><span class="lineCov">        188 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    8011 </span><span class="lineCov">        188 : </span>
<span class="lineNum">    8012 </span><span class="lineCov">        376 : (define_insn_and_split &quot;udivmodsi4_zext_1&quot;</span>
<span class="lineNum">    8013 </span><span class="lineCov">        376 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    8014 </span><span class="lineCov">        376 :         (zero_extend:DI</span>
<span class="lineNum">    8015 </span><span class="lineCov">        188 :           (udiv:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8016 </span><span class="lineCov">        376 :                    (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    8017 </span><span class="lineCov">        376 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)</span>
<span class="lineNum">    8018 </span>            :         (umod:SI (match_dup 2) (match_dup 3)))
<span class="lineNum">    8019 </span>            :    (unspec [(const_int 0)] UNSPEC_DIV_ALREADY_SPLIT)
<span class="lineNum">    8020 </span><span class="lineCov">        188 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8021 </span><span class="lineCov">        190 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    8022 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    8023 </span><span class="lineNoCov">          0 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    8024 </span><span class="lineCov">        188 :   [(set (match_dup 1) (const_int 0))</span>
<span class="lineNum">    8025 </span><span class="lineCov">        566 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    8026 </span><span class="lineCov">        410 :                    (zero_extend:DI (udiv:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    8027 </span><span class="lineCov">          2 :               (set (match_dup 1)</span>
<span class="lineNum">    8028 </span><span class="lineCov">        378 :                    (umod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8029 </span><span class="lineCov">        190 :               (use (match_dup 1))</span>
<span class="lineNum">    8030 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    8031 </span>            :   &quot;&quot;
<span class="lineNum">    8032 </span><span class="lineCov">        376 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    8033 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    8034 </span><span class="lineCov">        376 : </span>
<span class="lineNum">    8035 </span><span class="lineCov">        188 : (define_insn_and_split &quot;udivmodsi4_zext_2&quot;</span>
<span class="lineNum">    8036 </span>            :   [(set (match_operand:DI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)
<span class="lineNum">    8037 </span><span class="lineCov">        376 :         (zero_extend:DI</span>
<span class="lineNum">    8038 </span>            :           (umod:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8039 </span>            :                  (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))
<span class="lineNum">    8040 </span>            :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">    8041 </span>            :         (udiv:SI (match_dup 2) (match_dup 3)))
<span class="lineNum">    8042 </span>            :    (unspec [(const_int 0)] UNSPEC_DIV_ALREADY_SPLIT)
<span class="lineNum">    8043 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    8044 </span><span class="lineCov">          1 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    8045 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    8046 </span><span class="lineNoCov">          0 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    8047 </span><span class="lineNoCov">          0 :   [(set (match_dup 4) (const_int 0))</span>
<span class="lineNum">    8048 </span><span class="lineCov">          1 :    (parallel [(set (match_dup 1)</span>
<span class="lineNum">    8049 </span><span class="lineCov">        166 :                    (zero_extend:DI (umod:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    8050 </span><span class="lineNoCov">          0 :               (set (match_dup 0)</span>
<span class="lineNum">    8051 </span>            :                    (udiv:SI (match_dup 2) (match_dup 3)))
<span class="lineNum">    8052 </span>            :               (use (match_dup 4))
<span class="lineNum">    8053 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    8054 </span><span class="lineCov">      28411 :   &quot;operands[4] = gen_lowpart (SImode, operands[1]);&quot;</span>
<span class="lineNum">    8055 </span><span class="lineCov">      28411 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    8056 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    8057 </span><span class="lineCov">         10 : </span>
<span class="lineNum">    8058 </span><span class="lineCov">         10 : (define_insn_and_split &quot;*udivmod&lt;mode&gt;4&quot;</span>
<span class="lineNum">    8059 </span>            :   [(set (match_operand:SWIM248 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">    8060 </span>            :         (udiv:SWIM248 (match_operand:SWIM248 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8061 </span>            :                       (match_operand:SWIM248 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))
<span class="lineNum">    8062 </span>            :    (set (match_operand:SWIM248 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)
<span class="lineNum">    8063 </span>            :         (umod:SWIM248 (match_dup 2) (match_dup 3)))
<span class="lineNum">    8064 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    8065 </span>            :   &quot;&quot;
<span class="lineNum">    8066 </span>            :   &quot;#&quot;
<span class="lineNum">    8067 </span>            :   &quot;reload_completed&quot;
<span class="lineNum">    8068 </span><span class="lineCov">        153 :   [(set (match_dup 1) (const_int 0))</span>
<span class="lineNum">    8069 </span><span class="lineCov">       3958 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    8070 </span>            :                    (udiv:SWIM248 (match_dup 2) (match_dup 3)))
<span class="lineNum">    8071 </span><span class="lineCov">      24991 :               (set (match_dup 1)</span>
<span class="lineNum">    8072 </span><span class="lineCov">      24991 :                    (umod:SWIM248 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8073 </span><span class="lineCov">        153 :               (use (match_dup 1))</span>
<span class="lineNum">    8074 </span><span class="lineCov">      24991 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8075 </span>            :   &quot;&quot;
<span class="lineNum">    8076 </span>            :   [(set_attr &quot;type&quot; &quot;multi&quot;)
<span class="lineNum">    8077 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    8078 </span>            : 
<span class="lineNum">    8079 </span>            : (define_insn_and_split &quot;*udivmodsi4_zext_1&quot;
<span class="lineNum">    8080 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">    8081 </span>            :         (zero_extend:DI
<span class="lineNum">    8082 </span>            :           (udiv:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8083 </span>            :                    (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))
<span class="lineNum">    8084 </span>            :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)
<span class="lineNum">    8085 </span>            :         (umod:SI (match_dup 2) (match_dup 3)))
<span class="lineNum">    8086 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    8087 </span><span class="lineCov">        132 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    8088 </span><span class="lineCov">       4827 :   &quot;#&quot;</span>
<span class="lineNum">    8089 </span><span class="lineCov">        116 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    8090 </span><span class="lineCov">        116 :   [(set (match_dup 1) (const_int 0))</span>
<span class="lineNum">    8091 </span><span class="lineCov">        125 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    8092 </span><span class="lineNoCov">          0 :                    (zero_extend:DI (udiv:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    8093 </span><span class="lineCov">       4827 :               (set (match_dup 1)</span>
<span class="lineNum">    8094 </span><span class="lineNoCov">          0 :                    (umod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8095 </span>            :               (use (match_dup 1))
<span class="lineNum">    8096 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    8097 </span>            :   &quot;&quot;
<span class="lineNum">    8098 </span>            :   [(set_attr &quot;type&quot; &quot;multi&quot;)
<span class="lineNum">    8099 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    8100 </span>            : 
<span class="lineNum">    8101 </span>            : (define_insn_and_split &quot;*udivmodsi4_zext_2&quot;
<span class="lineNum">    8102 </span>            :   [(set (match_operand:DI 1 &quot;register_operand&quot; &quot;=&amp;d&quot;)
<span class="lineNum">    8103 </span><span class="lineCov">          5 :         (zero_extend:DI</span>
<span class="lineNum">    8104 </span>            :           (umod:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8105 </span><span class="lineCov">          5 :                    (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    8106 </span><span class="lineCov">          5 :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    8107 </span><span class="lineCov">          4 :         (udiv:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8108 </span><span class="lineCov">          5 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8109 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    8110 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    8111 </span><span class="lineCov">         35 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    8112 </span><span class="lineCov">         35 :   [(set (match_dup 4) (const_int 0))</span>
<span class="lineNum">    8113 </span><span class="lineCov">      19950 :    (parallel [(set (match_dup 1)</span>
<span class="lineNum">    8114 </span><span class="lineNoCov">          0 :                    (zero_extend:DI (umod:SI (match_dup 2) (match_dup 3))))</span>
<span class="lineNum">    8115 </span><span class="lineNoCov">          0 :               (set (match_dup 0)</span>
<span class="lineNum">    8116 </span><span class="lineNoCov">          0 :                    (udiv:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8117 </span>            :               (use (match_dup 4))
<span class="lineNum">    8118 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    8119 </span><span class="lineCov">          1 :   &quot;operands[4] = gen_lowpart (SImode, operands[1]);&quot;</span>
<span class="lineNum">    8120 </span>            :   [(set_attr &quot;type&quot; &quot;multi&quot;)
<span class="lineNum">    8121 </span><span class="lineCov">          1 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    8122 </span><span class="lineCov">          1 : </span>
<span class="lineNum">    8123 </span><span class="lineCov">          2 : ;; Optimize division or modulo by constant power of 2, if the constant</span>
<span class="lineNum">    8124 </span><span class="lineCov">          1 : ;; materializes only after expansion.</span>
<span class="lineNum">    8125 </span>            : (define_insn_and_split &quot;*udivmod&lt;mode&gt;4_pow2&quot;
<span class="lineNum">    8126 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    8127 </span>            :         (udiv:SWI48 (match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">    8128 </span>            :                     (match_operand:SWI48 3 &quot;const_int_operand&quot; &quot;n&quot;)))
<span class="lineNum">    8129 </span><span class="lineCov">          5 :    (set (match_operand:SWI48 1 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    8130 </span>            :         (umod:SWI48 (match_dup 2) (match_dup 3)))
<span class="lineNum">    8131 </span><span class="lineCov">          5 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8132 </span><span class="lineCov">       1640 :   &quot;IN_RANGE (INTVAL (operands[3]), 2, HOST_WIDE_INT_UC (0x80000000))</span>
<span class="lineNum">    8133 </span><span class="lineCov">       5226 :    &amp;&amp; (UINTVAL (operands[3]) &amp; (UINTVAL (operands[3]) - 1)) == 0&quot;</span>
<span class="lineNum">    8134 </span><span class="lineCov">       1488 :   &quot;#&quot;</span>
<span class="lineNum">    8135 </span><span class="lineCov">          5 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">    8136 </span><span class="lineNoCov">          0 :   [(set (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    8137 </span><span class="lineCov">         66 :    (parallel [(set (match_dup 0) (lshiftrt:&lt;MODE&gt; (match_dup 2) (match_dup 4)))</span>
<span class="lineNum">    8138 </span><span class="lineCov">       3718 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    8139 </span><span class="lineCov">       7177 :    (parallel [(set (match_dup 1) (and:&lt;MODE&gt; (match_dup 1) (match_dup 5)))</span>
<span class="lineNum">    8140 </span><span class="lineCov">        119 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8141 </span><span class="lineCov">         62 : {</span>
<span class="lineNum">    8142 </span><span class="lineCov">          5 :   int v = exact_log2 (UINTVAL (operands[3]));</span>
<span class="lineNum">    8143 </span><span class="lineNoCov">          0 :   operands[4] = GEN_INT (v);</span>
<span class="lineNum">    8144 </span><span class="lineCov">          5 :   operands[5] = GEN_INT ((HOST_WIDE_INT_1U &lt;&lt; v) - 1);</span>
<span class="lineNum">    8145 </span>            : }
<span class="lineNum">    8146 </span><span class="lineCov">          8 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    8147 </span><span class="lineCov">      32222 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    8148 </span><span class="lineCov">      32222 : </span>
<span class="lineNum">    8149 </span><span class="lineCov">      32222 : (define_insn_and_split &quot;*udivmodsi4_pow2_zext_1&quot;</span>
<span class="lineNum">    8150 </span><span class="lineCov">      32222 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    8151 </span><span class="lineCov">          8 :         (zero_extend:DI</span>
<span class="lineNum">    8152 </span><span class="lineCov">      32222 :           (udiv:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8153 </span><span class="lineCov">      32222 :                    (match_operand:SI 3 &quot;const_int_operand&quot; &quot;n&quot;))))</span>
<span class="lineNum">    8154 </span><span class="lineCov">      64436 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    8155 </span><span class="lineCov">      64428 :         (umod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8156 </span><span class="lineCov">          8 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8157 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    8158 </span><span class="lineNoCov">          0 :    &amp;&amp; IN_RANGE (INTVAL (operands[3]), 2, HOST_WIDE_INT_UC (0x80000000))</span>
<span class="lineNum">    8159 </span><span class="lineCov">      32214 :    &amp;&amp; (UINTVAL (operands[3]) &amp; (UINTVAL (operands[3]) - 1)) == 0&quot;</span>
<span class="lineNum">    8160 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    8161 </span><span class="lineCov">      32214 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">    8162 </span><span class="lineCov">      32214 :   [(set (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    8163 </span><span class="lineNoCov">          0 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    8164 </span><span class="lineNoCov">          0 :                    (zero_extend:DI (lshiftrt:SI (match_dup 2) (match_dup 4))))</span>
<span class="lineNum">    8165 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    8166 </span><span class="lineNoCov">          0 :    (parallel [(set (match_dup 1) (and:SI (match_dup 1) (match_dup 5)))</span>
<span class="lineNum">    8167 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8168 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    8169 </span><span class="lineCov">         43 :   int v = exact_log2 (UINTVAL (operands[3]));</span>
<span class="lineNum">    8170 </span><span class="lineCov">         43 :   operands[4] = GEN_INT (v);</span>
<span class="lineNum">    8171 </span><span class="lineCov">         79 :   operands[5] = GEN_INT ((HOST_WIDE_INT_1U &lt;&lt; v) - 1);</span>
<span class="lineNum">    8172 </span><span class="lineCov">        106 : }</span>
<span class="lineNum">    8173 </span><span class="lineCov">         37 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    8174 </span><span class="lineCov">          2 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    8175 </span><span class="lineCov">         71 : </span>
<span class="lineNum">    8176 </span><span class="lineCov">         37 : (define_insn_and_split &quot;*udivmodsi4_pow2_zext_2&quot;</span>
<span class="lineNum">    8177 </span><span class="lineCov">         40 :   [(set (match_operand:DI 1 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    8178 </span><span class="lineCov">         35 :         (zero_extend:DI</span>
<span class="lineNum">    8179 </span><span class="lineCov">         71 :           (umod:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8180 </span><span class="lineCov">          5 :                    (match_operand:SI 3 &quot;const_int_operand&quot; &quot;n&quot;))))</span>
<span class="lineNum">    8181 </span><span class="lineCov">        109 :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    8182 </span><span class="lineCov">        109 :         (umod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8183 </span><span class="lineCov">          5 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8184 </span><span class="lineCov">          5 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    8185 </span><span class="lineCov">         69 :    &amp;&amp; IN_RANGE (INTVAL (operands[3]), 2, HOST_WIDE_INT_UC (0x80000000))</span>
<span class="lineNum">    8186 </span><span class="lineCov">          5 :    &amp;&amp; (UINTVAL (operands[3]) &amp; (UINTVAL (operands[3]) - 1)) == 0&quot;</span>
<span class="lineNum">    8187 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    8188 </span><span class="lineCov">         35 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">    8189 </span><span class="lineCov">          2 :   [(set (match_dup 1) (match_dup 2))</span>
<span class="lineNum">    8190 </span><span class="lineNoCov">          0 :    (parallel [(set (match_dup 0) (lshiftrt:SI (match_dup 2) (match_dup 4)))</span>
<span class="lineNum">    8191 </span><span class="lineCov">         35 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    8192 </span><span class="lineCov">          1 :    (parallel [(set (match_dup 1)</span>
<span class="lineNum">    8193 </span><span class="lineCov">         37 :                    (zero_extend:DI (and:SI (match_dup 1) (match_dup 5))))</span>
<span class="lineNum">    8194 </span><span class="lineCov">          2 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8195 </span><span class="lineCov">       7315 : {</span>
<span class="lineNum">    8196 </span><span class="lineCov">       7313 :   int v = exact_log2 (UINTVAL (operands[3]));</span>
<span class="lineNum">    8197 </span><span class="lineCov">      13678 :   operands[4] = GEN_INT (v);</span>
<span class="lineNum">    8198 </span><span class="lineCov">          1 :   operands[5] = GEN_INT ((HOST_WIDE_INT_1U &lt;&lt; v) - 1);</span>
<span class="lineNum">    8199 </span><span class="lineCov">          1 : }</span>
<span class="lineNum">    8200 </span><span class="lineCov">     129792 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">    8201 </span><span class="lineCov">      33273 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    8202 </span><span class="lineCov">          1 : </span>
<span class="lineNum">    8203 </span><span class="lineCov">      33272 : (define_insn &quot;*udivmod&lt;mode&gt;4_noext&quot;</span>
<span class="lineNum">    8204 </span><span class="lineCov">      90293 :   [(set (match_operand:SWIM248 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    8205 </span><span class="lineCov">     129792 :         (udiv:SWIM248 (match_operand:SWIM248 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8206 </span><span class="lineCov">     129792 :                       (match_operand:SWIM248 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">    8207 </span><span class="lineCov">     129792 :    (set (match_operand:SWIM248 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    8208 </span><span class="lineCov">     129792 :         (umod:SWIM248 (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8209 </span><span class="lineCov">      96521 :    (use (match_operand:SWIM248 4 &quot;register_operand&quot; &quot;1&quot;))</span>
<span class="lineNum">    8210 </span><span class="lineCov">      33271 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8211 </span><span class="lineCov">     129776 :   &quot;&quot;</span>
<span class="lineNum">    8212 </span><span class="lineCov">     129775 :   &quot;div{&lt;imodesuffix&gt;}\t%3&quot;</span>
<span class="lineNum">    8213 </span><span class="lineCov">     146376 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    8214 </span><span class="lineCov">      49872 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    8215 </span><span class="lineCov">     113105 : </span>
<span class="lineNum">    8216 </span><span class="lineCov">      49872 : (define_insn &quot;*udivmodsi4_noext_zext_1&quot;</span>
<span class="lineNum">    8217 </span><span class="lineCov">      49872 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    8218 </span><span class="lineCov">         25 :         (zero_extend:DI</span>
<span class="lineNum">    8219 </span><span class="lineCov">      33296 :           (udiv:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8220 </span><span class="lineCov">      16602 :                    (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    8221 </span><span class="lineCov">      49835 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    8222 </span><span class="lineCov">         24 :         (umod:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8223 </span><span class="lineCov">      49811 :    (use (match_operand:SI 4 &quot;register_operand&quot; &quot;1&quot;))</span>
<span class="lineNum">    8224 </span><span class="lineCov">      66444 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8225 </span><span class="lineCov">        135 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    8226 </span><span class="lineCov">        149 :   &quot;div{l}\t%3&quot;</span>
<span class="lineNum">    8227 </span><span class="lineCov">       7921 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    8228 </span><span class="lineCov">        173 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    8229 </span><span class="lineCov">       8070 : </span>
<span class="lineNum">    8230 </span><span class="lineCov">        173 : (define_insn &quot;*udivmodsi4_noext_zext_2&quot;</span>
<span class="lineNum">    8231 </span><span class="lineCov">        173 :   [(set (match_operand:DI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    8232 </span><span class="lineCov">        149 :         (zero_extend:DI</span>
<span class="lineNum">    8233 </span><span class="lineCov">        257 :           (umod:SI (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8234 </span><span class="lineCov">        108 :                    (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">    8235 </span><span class="lineCov">        173 :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    8236 </span><span class="lineCov">      16625 :         (udiv:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    8237 </span><span class="lineCov">      16626 :    (use (match_operand:SI 4 &quot;register_operand&quot; &quot;1&quot;))</span>
<span class="lineNum">    8238 </span><span class="lineCov">      16710 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8239 </span><span class="lineCov">        192 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    8240 </span><span class="lineCov">        109 :   &quot;div{l}\t%3&quot;</span>
<span class="lineNum">    8241 </span><span class="lineCov">        133 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    8242 </span><span class="lineCov">        109 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    8243 </span><span class="lineCov">        133 : </span>
<span class="lineNum">    8244 </span><span class="lineCov">      16585 : (define_expand &quot;udivmodqi4&quot;</span>
<span class="lineNum">    8245 </span><span class="lineCov">        133 :   [(parallel [(set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    8246 </span><span class="lineCov">      16561 :                    (udiv:QI</span>
<span class="lineNum">    8247 </span><span class="lineCov">      16585 :                      (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    8248 </span><span class="lineCov">      16585 :                      (match_operand:QI 2 &quot;nonimmediate_operand&quot;)))</span>
<span class="lineNum">    8249 </span><span class="lineCov">      16585 :               (set (match_operand:QI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">    8250 </span><span class="lineCov">      16585 :                    (umod:QI (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">    8251 </span><span class="lineCov">      33676 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8252 </span><span class="lineCov">      17115 :   &quot;TARGET_QIMODE_MATH&quot;</span>
<span class="lineNum">    8253 </span><span class="lineCov">      16561 : {</span>
<span class="lineNum">    8254 </span><span class="lineCov">         68 :   rtx div, mod;</span>
<span class="lineNum">    8255 </span><span class="lineNoCov">          0 :   rtx tmp0, tmp1;</span>
<span class="lineNum">    8256 </span><span class="lineNoCov">          0 :   </span>
<span class="lineNum">    8257 </span><span class="lineCov">         37 :   tmp0 = gen_reg_rtx (HImode);</span>
<span class="lineNum">    8258 </span><span class="lineCov">         37 :   tmp1 = gen_reg_rtx (HImode);</span>
<span class="lineNum">    8259 </span><span class="lineCov">        109 : </span>
<span class="lineNum">    8260 </span><span class="lineCov">        109 :   /* Extend operands[1] to HImode.  Generate 8bit divide.  Result is in AX.  */</span>
<span class="lineNum">    8261 </span><span class="lineCov">        143 :   emit_insn (gen_zero_extendqihi2 (tmp1, operands[1]));</span>
<span class="lineNum">    8262 </span><span class="lineCov">         34 :   emit_insn (gen_udivmodhiqi3 (tmp0, tmp1, operands[2]));</span>
<span class="lineNum">    8263 </span><span class="lineCov">         34 : </span>
<span class="lineNum">    8264 </span><span class="lineCov">         34 :   /* Extract remainder from AH.  */</span>
<span class="lineNum">    8265 </span><span class="lineCov">         34 :   tmp1 = gen_rtx_ZERO_EXTRACT (SImode, tmp0, GEN_INT (8), GEN_INT (8));</span>
<span class="lineNum">    8266 </span><span class="lineCov">         34 :   tmp1 = lowpart_subreg (QImode, tmp1, SImode);</span>
<span class="lineNum">    8267 </span><span class="lineCov">         34 :   rtx_insn *insn = emit_move_insn (operands[3], tmp1);</span>
<span class="lineNum">    8268 </span>            : 
<span class="lineNum">    8269 </span><span class="lineCov">         34 :   mod = gen_rtx_UMOD (QImode, operands[1], operands[2]);</span>
<span class="lineNum">    8270 </span><span class="lineCov">         34 :   set_unique_reg_note (insn, REG_EQUAL, mod);</span>
<span class="lineNum">    8271 </span><span class="lineCov">         34 : </span>
<span class="lineNum">    8272 </span><span class="lineCov">         34 :   /* Extract quotient from AL.  */</span>
<span class="lineNum">    8273 </span><span class="lineCov">         34 :   insn = emit_move_insn (operands[0], gen_lowpart (QImode, tmp0));</span>
<span class="lineNum">    8274 </span><span class="lineCov">         34 : </span>
<span class="lineNum">    8275 </span><span class="lineCov">         34 :   div = gen_rtx_UDIV (QImode, operands[1], operands[2]);</span>
<span class="lineNum">    8276 </span><span class="lineNoCov">          0 :   set_unique_reg_note (insn, REG_EQUAL, div);</span>
<span class="lineNum">    8277 </span><span class="lineCov">         95 : </span>
<span class="lineNum">    8278 </span><span class="lineCov">         61 :   DONE;</span>
<span class="lineNum">    8279 </span><span class="lineCov">         61 : })</span>
<span class="lineNum">    8280 </span>            : 
<span class="lineNum">    8281 </span>            : (define_insn &quot;udivmodhiqi3&quot;
<span class="lineNum">    8282 </span>            :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">    8283 </span><span class="lineCov">         34 :         (ior:HI</span>
<span class="lineNum">    8284 </span><span class="lineCov">         34 :           (ashift:HI</span>
<span class="lineNum">    8285 </span><span class="lineCov">         95 :             (zero_extend:HI</span>
<span class="lineNum">    8286 </span><span class="lineCov">         61 :               (truncate:QI</span>
<span class="lineNum">    8287 </span><span class="lineCov">         61 :                 (mod:HI (match_operand:HI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    8288 </span><span class="lineCov">         61 :                         (zero_extend:HI</span>
<span class="lineNum">    8289 </span><span class="lineCov">         61 :                           (match_operand:QI 2 &quot;nonimmediate_operand&quot; &quot;qm&quot;)))))</span>
<span class="lineNum">    8290 </span><span class="lineCov">         61 :             (const_int 8))</span>
<span class="lineNum">    8291 </span><span class="lineCov">         65 :           (zero_extend:HI</span>
<span class="lineNum">    8292 </span><span class="lineCov">         61 :             (truncate:QI</span>
<span class="lineNum">    8293 </span><span class="lineCov">         65 :               (div:HI (match_dup 1) (zero_extend:HI (match_dup 2)))))))</span>
<span class="lineNum">    8294 </span><span class="lineCov">         65 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8295 </span><span class="lineCov">        394 :   &quot;TARGET_QIMODE_MATH&quot;</span>
<span class="lineNum">    8296 </span><span class="lineCov">          4 :   &quot;div{b}\t%2&quot;</span>
<span class="lineNum">    8297 </span><span class="lineCov">        125 :   [(set_attr &quot;type&quot; &quot;idiv&quot;)</span>
<span class="lineNum">    8298 </span><span class="lineCov">         68 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    8299 </span><span class="lineCov">          4 : </span>
<span class="lineNum">    8300 </span><span class="lineCov">          4 : ;; We cannot use div/idiv for double division, because it causes</span>
<span class="lineNum">    8301 </span><span class="lineNoCov">          0 : ;; &quot;division by zero&quot; on the overflow and that's not what we expect</span>
<span class="lineNum">    8302 </span><span class="lineCov">          4 : ;; from truncate.  Because true (non truncating) double division is</span>
<span class="lineNum">    8303 </span><span class="lineCov">      42547 : ;; never generated, we can't create this insn anyway.</span>
<span class="lineNum">    8304 </span><span class="lineCov">      43860 : ;</span>
<span class="lineNum">    8305 </span><span class="lineCov">      43799 : ;(define_insn &quot;&quot;</span>
<span class="lineNum">    8306 </span><span class="lineCov">      42547 : ;  [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">    8307 </span><span class="lineCov">       1252 : ;       (truncate:SI</span>
<span class="lineNum">    8308 </span><span class="lineCov">      15837 : ;         (udiv:DI (match_operand:DI 1 &quot;register_operand&quot; &quot;A&quot;)</span>
<span class="lineNum">    8309 </span><span class="lineCov">      15837 : ;                  (zero_extend:DI</span>
<span class="lineNum">    8310 </span><span class="lineCov">         77 : ;                    (match_operand:SI 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))))</span>
<span class="lineNum">    8311 </span><span class="lineCov">        138 : ;   (set (match_operand:SI 3 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">    8312 </span><span class="lineCov">        138 : ;       (truncate:SI</span>
<span class="lineNum">    8313 </span><span class="lineCov">       5313 : ;         (umod:DI (match_dup 1) (zero_extend:DI (match_dup 2)))))</span>
<span class="lineNum">    8314 </span><span class="lineNoCov">          0 : ;   (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8315 </span><span class="lineCov">       5252 : ;  &quot;&quot;</span>
<span class="lineNum">    8316 </span><span class="lineCov">       5252 : ;  &quot;div{l}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    8317 </span><span class="lineCov">       5252 : ;  [(set_attr &quot;type&quot; &quot;idiv&quot;)])</span>
<span class="lineNum">    8318 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    8319 </span><span class="lineCov">       3497 : ;;- Logical AND instructions</span>
<span class="lineNum">    8320 </span><span class="lineCov">       6880 : </span>
<span class="lineNum">    8321 </span><span class="lineCov">         57 : ;; On Pentium, &quot;test imm, reg&quot; is pairable only with eax, ax, and al.</span>
<span class="lineNum">    8322 </span><span class="lineNoCov">          0 : ;; Note that this excludes ah.</span>
<span class="lineNum">    8323 </span><span class="lineCov">         57 : </span>
<span class="lineNum">    8324 </span><span class="lineNoCov">          0 : (define_expand &quot;testsi_ccno_1&quot;</span>
<span class="lineNum">    8325 </span><span class="lineCov">         57 :   [(set (reg:CCNO FLAGS_REG)</span>
<span class="lineNum">    8326 </span><span class="lineCov">         57 :         (compare:CCNO</span>
<span class="lineNum">    8327 </span><span class="lineCov">         57 :           (and:SI (match_operand:SI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8328 </span><span class="lineCov">         57 :                   (match_operand:SI 1 &quot;x86_64_nonmemory_operand&quot;))</span>
<span class="lineNum">    8329 </span><span class="lineNoCov">          0 :           (const_int 0)))])</span>
<span class="lineNum">    8330 </span><span class="lineCov">         57 : </span>
<span class="lineNum">    8331 </span><span class="lineNoCov">          0 : (define_expand &quot;testqi_ccz_1&quot;</span>
<span class="lineNum">    8332 </span><span class="lineNoCov">          0 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">    8333 </span><span class="lineNoCov">          0 :         (compare:CCZ (and:QI (match_operand:QI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8334 </span>            :                              (match_operand:QI 1 &quot;nonmemory_operand&quot;))
<span class="lineNum">    8335 </span>            :                  (const_int 0)))])
<span class="lineNum">    8336 </span>            : 
<span class="lineNum">    8337 </span><span class="lineNoCov">          0 : (define_expand &quot;testdi_ccno_1&quot;</span>
<span class="lineNum">    8338 </span><span class="lineNoCov">          0 :   [(set (reg:CCNO FLAGS_REG)</span>
<span class="lineNum">    8339 </span><span class="lineNoCov">          0 :         (compare:CCNO</span>
<span class="lineNum">    8340 </span><span class="lineNoCov">          0 :           (and:DI (match_operand:DI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8341 </span><span class="lineNoCov">          0 :                   (match_operand:DI 1 &quot;x86_64_szext_general_operand&quot;))</span>
<span class="lineNum">    8342 </span><span class="lineNoCov">          0 :           (const_int 0)))]</span>
<span class="lineNum">    8343 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;)</span>
<span class="lineNum">    8344 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    8345 </span><span class="lineNoCov">          0 : (define_insn &quot;*testdi_1&quot;</span>
<span class="lineNum">    8346 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    8347 </span><span class="lineNoCov">          0 :         (compare</span>
<span class="lineNum">    8348 </span><span class="lineNoCov">          0 :          (and:DI</span>
<span class="lineNum">    8349 </span><span class="lineNoCov">          0 :           (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;%!*a,r,!*a,r,rm&quot;)</span>
<span class="lineNum">    8350 </span><span class="lineNoCov">          0 :           (match_operand:DI 1 &quot;x86_64_szext_general_operand&quot; &quot;Z,Z,e,e,re&quot;))</span>
<span class="lineNum">    8351 </span><span class="lineNoCov">          0 :          (const_int 0)))]</span>
<span class="lineNum">    8352 </span><span class="lineCov">      16375 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8353 </span><span class="lineCov">      16375 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    8354 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">    8355 </span><span class="lineNoCov">          0 :    test{l}\t{%k1, %k0|%k0, %k1}</span>
<span class="lineNum">    8356 </span><span class="lineNoCov">          0 :    test{l}\t{%k1, %k0|%k0, %k1}</span>
<span class="lineNum">    8357 </span><span class="lineCov">      56396 :    test{q}\t{%1, %0|%0, %1}</span>
<span class="lineNum">    8358 </span><span class="lineCov">      56396 :    test{q}\t{%1, %0|%0, %1}</span>
<span class="lineNum">    8359 </span><span class="lineCov">      56396 :    test{q}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    8360 </span>            :   [(set_attr &quot;type&quot; &quot;test&quot;)
<span class="lineNum">    8361 </span><span class="lineCov">      45382 :    (set_attr &quot;modrm&quot; &quot;0,1,0,1,1&quot;)</span>
<span class="lineNum">    8362 </span>            :    (set_attr &quot;mode&quot; &quot;SI,SI,DI,DI,DI&quot;)])
<span class="lineNum">    8363 </span>            : 
<span class="lineNum">    8364 </span>            : (define_insn &quot;*testqi_1_maybe_si&quot;
<span class="lineNum">    8365 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    8366 </span><span class="lineNoCov">          0 :         (compare</span>
<span class="lineNum">    8367 </span><span class="lineNoCov">          0 :           (and:QI</span>
<span class="lineNum">    8368 </span><span class="lineNoCov">          0 :             (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;%!*a,q,qm,r&quot;)</span>
<span class="lineNum">    8369 </span>            :             (match_operand:QI 1 &quot;general_operand&quot; &quot;n,n,qn,n&quot;))
<span class="lineNum">    8370 </span>            :           (const_int 0)))]
<span class="lineNum">    8371 </span><span class="lineCov">      17627 :    &quot;!(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))</span>
<span class="lineNum">    8372 </span><span class="lineCov">      90738 :     &amp;&amp; ix86_match_ccmode (insn,</span>
<span class="lineNum">    8373 </span><span class="lineCov">      45518 :                          CONST_INT_P (operands[1])</span>
<span class="lineNum">    8374 </span><span class="lineCov">      42072 :                          &amp;&amp; INTVAL (operands[1]) &gt;= 0 ? CCNOmode : CCZmode)&quot;</span>
<span class="lineNum">    8375 </span><span class="lineCov">      29108 : {</span>
<span class="lineNum">    8376 </span><span class="lineCov">      29134 :   if (which_alternative == 3)</span>
<span class="lineNum">    8377 </span>            :     {
<span class="lineNum">    8378 </span><span class="lineCov">        171 :       if (CONST_INT_P (operands[1]) &amp;&amp; INTVAL (operands[1]) &lt; 0)</span>
<span class="lineNum">    8379 </span><span class="lineCov">        162 :         operands[1] = GEN_INT (INTVAL (operands[1]) &amp; 0xff);</span>
<span class="lineNum">    8380 </span><span class="lineCov">        171 :       return &quot;test{l}\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">    8381 </span><span class="lineCov">        162 :     }</span>
<span class="lineNum">    8382 </span><span class="lineCov">        162 :   return &quot;test{b}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">    8383 </span><span class="lineCov">        162 : }</span>
<span class="lineNum">    8384 </span><span class="lineCov">        162 :   [(set_attr &quot;type&quot; &quot;test&quot;)</span>
<span class="lineNum">    8385 </span><span class="lineCov">        162 :    (set_attr &quot;modrm&quot; &quot;0,1,1,1&quot;)</span>
<span class="lineNum">    8386 </span>            :    (set_attr &quot;mode&quot; &quot;QI,QI,QI,SI&quot;)
<span class="lineNum">    8387 </span>            :    (set_attr &quot;pent_pair&quot; &quot;uv,np,uv,np&quot;)])
<span class="lineNum">    8388 </span><span class="lineCov">        162 : </span>
<span class="lineNum">    8389 </span><span class="lineCov">        162 : (define_insn &quot;*test&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    8390 </span><span class="lineCov">        162 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    8391 </span>            :         (compare
<span class="lineNum">    8392 </span><span class="lineCov">        324 :          (and:SWI124</span>
<span class="lineNum">    8393 </span><span class="lineCov">        324 :           (match_operand:SWI124 0 &quot;nonimmediate_operand&quot; &quot;%!*a,&lt;r&gt;,&lt;r&gt;m&quot;)</span>
<span class="lineNum">    8394 </span>            :           (match_operand:SWI124 1 &quot;&lt;general_operand&gt;&quot; &quot;&lt;i&gt;,&lt;i&gt;,&lt;r&gt;&lt;i&gt;&quot;))
<span class="lineNum">    8395 </span>            :          (const_int 0)))]
<span class="lineNum">    8396 </span><span class="lineCov">      48847 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8397 </span><span class="lineCov">      48847 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    8398 </span>            :   &quot;test{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;
<span class="lineNum">    8399 </span>            :   [(set_attr &quot;type&quot; &quot;test&quot;)
<span class="lineNum">    8400 </span><span class="lineCov">        162 :    (set_attr &quot;modrm&quot; &quot;0,1,1&quot;)</span>
<span class="lineNum">    8401 </span><span class="lineCov">      57557 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">    8402 </span><span class="lineCov">      57233 :    (set_attr &quot;pent_pair&quot; &quot;uv,np,uv&quot;)])</span>
<span class="lineNum">    8403 </span><span class="lineCov">      56402 : </span>
<span class="lineNum">    8404 </span><span class="lineCov">     106054 : (define_expand &quot;testqi_ext_1_ccno&quot;</span>
<span class="lineNum">    8405 </span><span class="lineCov">      69996 :   [(set (reg:CCNO FLAGS_REG)</span>
<span class="lineNum">    8406 </span>            :         (compare:CCNO
<span class="lineNum">    8407 </span><span class="lineCov">      10774 :           (and:QI</span>
<span class="lineNum">    8408 </span><span class="lineCov">      11098 :             (subreg:QI</span>
<span class="lineNum">    8409 </span><span class="lineCov">      10774 :               (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot;)</span>
<span class="lineNum">    8410 </span><span class="lineCov">      11098 :                                (const_int 8)</span>
<span class="lineNum">    8411 </span><span class="lineCov">        162 :                                (const_int 8)) 0)</span>
<span class="lineNum">    8412 </span><span class="lineCov">      10774 :               (match_operand 1 &quot;const_int_operand&quot;))</span>
<span class="lineNum">    8413 </span><span class="lineCov">      11098 :           (const_int 0)))])</span>
<span class="lineNum">    8414 </span><span class="lineCov">      21548 : </span>
<span class="lineNum">    8415 </span>            : (define_insn &quot;*testqi_ext_1&quot;
<a name="8416"><span class="lineNum">    8416 </span>            :   [(set (reg FLAGS_REG)</a>
<span class="lineNum">    8417 </span>            :         (compare
<span class="lineNum">    8418 </span><span class="lineCov">       2611 :           (and:QI</span>
<span class="lineNum">    8419 </span>            :             (subreg:QI
<span class="lineNum">    8420 </span>            :               (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;Q,Q&quot;)
<span class="lineNum">    8421 </span>            :                                (const_int 8)
<span class="lineNum">    8422 </span>            :                                (const_int 8)) 0)
<span class="lineNum">    8423 </span>            :             (match_operand:QI 1 &quot;general_operand&quot; &quot;QnBc,m&quot;))
<span class="lineNum">    8424 </span>            :           (const_int 0)))]
<span class="lineNum">    8425 </span><span class="lineCov">      10774 :   &quot;ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">    8426 </span>            :   &quot;test{b}\t{%1, %h0|%h0, %1}&quot;
<span class="lineNum">    8427 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<span class="lineNum">    8428 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;test&quot;)</span>
<span class="lineNum">    8429 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    8430 </span>            : 
<span class="lineNum">    8431 </span><span class="lineNoCov">          0 : (define_insn &quot;*testqi_ext_2&quot;</span>
<span class="lineNum">    8432 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    8433 </span><span class="lineNoCov">          0 :         (compare</span>
<span class="lineNum">    8434 </span>            :           (and:QI
<span class="lineNum">    8435 </span><span class="lineNoCov">          0 :             (subreg:QI</span>
<span class="lineNum">    8436 </span><span class="lineNoCov">          0 :               (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    8437 </span>            :                                (const_int 8)
<span class="lineNum">    8438 </span><span class="lineNoCov">          0 :                                (const_int 8)) 0)</span>
<span class="lineNum">    8439 </span><span class="lineNoCov">          0 :             (subreg:QI</span>
<span class="lineNum">    8440 </span>            :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;Q&quot;)
<span class="lineNum">    8441 </span><span class="lineNoCov">          0 :                                (const_int 8)</span>
<span class="lineNum">    8442 </span><span class="lineNoCov">          0 :                                (const_int 8)) 0))</span>
<span class="lineNum">    8443 </span><span class="lineNoCov">          0 :           (const_int 0)))]</span>
<span class="lineNum">    8444 </span><span class="lineCov">       1392 :   &quot;ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">    8445 </span><span class="lineNoCov">          0 :   &quot;test{b}\t{%h1, %h0|%h0, %h1}&quot;</span>
<span class="lineNum">    8446 </span>            :   [(set_attr &quot;type&quot; &quot;test&quot;)
<span class="lineNum">    8447 </span><span class="lineCov">       2784 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    8448 </span><span class="lineCov">       6395 : </span>
<span class="lineNum">    8449 </span><span class="lineCov">       6395 : ;; Combine likes to form bit extractions for some tests.  Humor it.</span>
<span class="lineNum">    8450 </span>            : (define_insn_and_split &quot;*testqi_ext_3&quot;
<span class="lineNum">    8451 </span><span class="lineCov">       6395 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">    8452 </span><span class="lineCov">       6395 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">    8453 </span><span class="lineCov">       6395 :           [(zero_extract:SWI248</span>
<span class="lineNum">    8454 </span><span class="lineCov">       6395 :              (match_operand 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">    8455 </span><span class="lineCov">       6395 :              (match_operand 3 &quot;const_int_operand&quot; &quot;n&quot;)</span>
<span class="lineNum">    8456 </span>            :              (match_operand 4 &quot;const_int_operand&quot; &quot;n&quot;))
<span class="lineNum">    8457 </span><span class="lineCov">       3287 :            (const_int 0)]))]</span>
<span class="lineNum">    8458 </span><span class="lineCov">      19493 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8459 </span><span class="lineCov">     119234 :    &amp;&amp; ((TARGET_64BIT &amp;&amp; GET_MODE (operands[2]) == DImode)</span>
<span class="lineNum">    8460 </span><span class="lineCov">     196075 :        || GET_MODE (operands[2]) == SImode</span>
<span class="lineNum">    8461 </span><span class="lineCov">     106293 :        || GET_MODE (operands[2]) == HImode</span>
<span class="lineNum">    8462 </span><span class="lineCov">      38846 :        || GET_MODE (operands[2]) == QImode)</span>
<span class="lineNum">    8463 </span>            :    /* Ensure that resulting mask is zero or sign extended operand.  */
<span class="lineNum">    8464 </span><span class="lineCov">     115947 :    &amp;&amp; INTVAL (operands[4]) &gt;= 0</span>
<span class="lineNum">    8465 </span><span class="lineCov">      39511 :    &amp;&amp; ((INTVAL (operands[3]) &gt; 0</span>
<span class="lineNum">    8466 </span><span class="lineCov">     115947 :         &amp;&amp; INTVAL (operands[3]) + INTVAL (operands[4]) &lt;= 32)</span>
<span class="lineNum">    8467 </span><span class="lineCov">       1868 :        || (&lt;MODE&gt;mode == DImode</span>
<span class="lineNum">    8468 </span><span class="lineCov">        934 :            &amp;&amp; INTVAL (operands[3]) &gt; 32</span>
<span class="lineNum">    8469 </span><span class="lineCov">         28 :            &amp;&amp; INTVAL (operands[3]) + INTVAL (operands[4]) == 64))&quot;</span>
<span class="lineNum">    8470 </span><span class="lineCov">         31 :   &quot;#&quot;</span>
<span class="lineNum">    8471 </span>            :   &quot;&amp;&amp; 1&quot;
<span class="lineNum">    8472 </span><span class="lineCov">          6 :   [(set (match_dup 0) (match_op_dup 1 [(match_dup 2) (const_int 0)]))]</span>
<span class="lineNum">    8473 </span><span class="lineCov">      48551 : {</span>
<span class="lineNum">    8474 </span><span class="lineCov">     109393 :   rtx val = operands[2];</span>
<span class="lineNum">    8475 </span><span class="lineCov">      42987 :   HOST_WIDE_INT len = INTVAL (operands[3]);</span>
<span class="lineNum">    8476 </span><span class="lineCov">      84791 :   HOST_WIDE_INT pos = INTVAL (operands[4]);</span>
<span class="lineNum">    8477 </span>            :   machine_mode mode = GET_MODE (val);
<span class="lineNum">    8478 </span>            : 
<span class="lineNum">    8479 </span><span class="lineCov">     254042 :   if (SUBREG_P (val))</span>
<span class="lineNum">    8480 </span><span class="lineCov">     254042 :     {</span>
<span class="lineNum">    8481 </span><span class="lineCov">     254042 :       machine_mode submode = GET_MODE (SUBREG_REG (val));</span>
<span class="lineNum">    8482 </span><span class="lineCov">     254042 : </span>
<span class="lineNum">    8483 </span><span class="lineCov">     254042 :       /* Narrow paradoxical subregs to prevent partial register stalls.  */</span>
<span class="lineNum">    8484 </span><span class="lineCov">     254042 :       if (GET_MODE_BITSIZE (mode) &gt; GET_MODE_BITSIZE (submode)</span>
<span class="lineNum">    8485 </span>            :           &amp;&amp; GET_MODE_CLASS (submode) == MODE_INT)
<span class="lineNum">    8486 </span><span class="lineCov">     207498 :         {</span>
<span class="lineNum">    8487 </span><span class="lineCov">     207413 :           val = SUBREG_REG (val);</span>
<span class="lineNum">    8488 </span>            :           mode = submode;
<span class="lineNum">    8489 </span><span class="lineCov">        255 :         }</span>
<span class="lineNum">    8490 </span>            :     }
<span class="lineNum">    8491 </span>            : 
<span class="lineNum">    8492 </span>            :   /* Small HImode tests can be converted to QImode.  */
<span class="lineNum">    8493 </span>            :   if (register_operand (val, HImode) &amp;&amp; pos + len &lt;= 8)
<span class="lineNum">    8494 </span>            :     {
<span class="lineNum">    8495 </span>            :       val = gen_lowpart (QImode, val);
<span class="lineNum">    8496 </span>            :       mode = QImode;
<span class="lineNum">    8497 </span>            :     }
<span class="lineNum">    8498 </span>            : 
<span class="lineNum">    8499 </span>            :   gcc_assert (pos + len &lt;= GET_MODE_PRECISION (mode));
<span class="lineNum">    8500 </span>            : 
<span class="lineNum">    8501 </span>            :   wide_int mask
<span class="lineNum">    8502 </span>            :     = wi::shifted_mask (pos, len, false, GET_MODE_PRECISION (mode));
<span class="lineNum">    8503 </span>            : 
<span class="lineNum">    8504 </span>            :   operands[2] = gen_rtx_AND (mode, val, immed_wide_int_const (mask, mode));
<span class="lineNum">    8505 </span>            : })
<span class="lineNum">    8506 </span><span class="lineCov">       6735 : </span>
<span class="lineNum">    8507 </span>            : ;; Convert HImode/SImode test instructions with immediate to QImode ones.
<span class="lineNum">    8508 </span><span class="lineCov">       6735 : ;; i386 does not allow to encode test with 8bit sign extended immediate, so</span>
<span class="lineNum">    8509 </span><span class="lineCov">       6735 : ;; this is relatively important trick.</span>
<span class="lineNum">    8510 </span><span class="lineCov">       6735 : ;; Do the conversion only post-reload to avoid limiting of the register class</span>
<span class="lineNum">    8511 </span><span class="lineCov">       6735 : ;; to QI regs.</span>
<span class="lineNum">    8512 </span><span class="lineCov">       6735 : (define_split</span>
<span class="lineNum">    8513 </span><span class="lineNoCov">          0 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">    8514 </span><span class="lineCov">       6735 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">    8515 </span>            :           [(and (match_operand 2 &quot;QIreg_operand&quot;)
<span class="lineNum">    8516 </span>            :                 (match_operand 3 &quot;const_int_operand&quot;))
<span class="lineNum">    8517 </span>            :            (const_int 0)]))]
<span class="lineNum">    8518 </span>            :    &quot;reload_completed
<span class="lineNum">    8519 </span><span class="lineCov">      68253 :     &amp;&amp; GET_MODE (operands[2]) != QImode</span>
<span class="lineNum">    8520 </span><span class="lineCov">      41057 :     &amp;&amp; ((ix86_match_ccmode (insn, CCZmode)</span>
<span class="lineNum">    8521 </span><span class="lineCov">      38262 :          &amp;&amp; !(INTVAL (operands[3]) &amp; ~(255 &lt;&lt; 8)))</span>
<span class="lineNum">    8522 </span><span class="lineCov">      30420 :         || (ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8523 </span><span class="lineCov">      30420 :             &amp;&amp; !(INTVAL (operands[3]) &amp; ~(127 &lt;&lt; 8))))&quot;</span>
<span class="lineNum">    8524 </span><span class="lineCov">      10637 :   [(set (match_dup 0)</span>
<span class="lineNum">    8525 </span><span class="lineCov">     196776 :         (match_op_dup 1</span>
<span class="lineNum">    8526 </span><span class="lineCov">     243295 :           [(and:QI</span>
<span class="lineNum">    8527 </span>            :              (subreg:QI
<span class="lineNum">    8528 </span>            :                (zero_extract:SI (match_dup 2)
<span class="lineNum">    8529 </span>            :                                 (const_int 8)
<span class="lineNum">    8530 </span>            :                                 (const_int 8)) 0)
<span class="lineNum">    8531 </span>            :              (match_dup 3))
<span class="lineNum">    8532 </span>            :            (const_int 0)]))]
<span class="lineNum">    8533 </span>            : {
<span class="lineNum">    8534 </span>            :   operands[2] = gen_lowpart (SImode, operands[2]);
<span class="lineNum">    8535 </span>            :   operands[3] = gen_int_mode (INTVAL (operands[3]) &gt;&gt; 8, QImode);
<span class="lineNum">    8536 </span>            : })
<span class="lineNum">    8537 </span>            : 
<span class="lineNum">    8538 </span>            : (define_split
<span class="lineNum">    8539 </span>            :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)
<span class="lineNum">    8540 </span>            :         (match_operator 1 &quot;compare_operator&quot;
<span class="lineNum">    8541 </span>            :           [(and (match_operand 2 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    8542 </span>            :                 (match_operand 3 &quot;const_int_operand&quot;))
<span class="lineNum">    8543 </span>            :            (const_int 0)]))]
<span class="lineNum">    8544 </span>            :    &quot;reload_completed
<span class="lineNum">    8545 </span><span class="lineCov">     169223 :     &amp;&amp; GET_MODE (operands[2]) != QImode</span>
<span class="lineNum">    8546 </span><span class="lineCov">      47574 :     &amp;&amp; (!REG_P (operands[2]) || ANY_QI_REG_P (operands[2]))</span>
<span class="lineNum">    8547 </span><span class="lineCov">      46519 :     &amp;&amp; ((ix86_match_ccmode (insn, CCZmode)</span>
<span class="lineNum">    8548 </span><span class="lineCov">      43724 :          &amp;&amp; !(INTVAL (operands[3]) &amp; ~255))</span>
<span class="lineNum">    8549 </span><span class="lineCov">      27163 :         || (ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8550 </span><span class="lineCov">      27163 :             &amp;&amp; !(INTVAL (operands[3]) &amp; ~127)))&quot;</span>
<span class="lineNum">    8551 </span><span class="lineCov">     177420 :   [(set (match_dup 0)</span>
<span class="lineNum">    8552 </span><span class="lineCov">      19356 :         (match_op_dup 1 [(and:QI (match_dup 2) (match_dup 3))</span>
<span class="lineNum">    8553 </span>            :                          (const_int 0)]))]
<span class="lineNum">    8554 </span>            : {
<span class="lineNum">    8555 </span>            :   operands[2] = gen_lowpart (QImode, operands[2]);
<span class="lineNum">    8556 </span>            :   operands[3] = gen_int_mode (INTVAL (operands[3]), QImode);
<span class="lineNum">    8557 </span>            : })
<span class="lineNum">    8558 </span><span class="lineCov">      74928 : </span>
<span class="lineNum">    8559 </span><span class="lineCov">      74928 : ;; %%% This used to optimize known byte-wide and operations to memory,</span>
<span class="lineNum">    8560 </span><span class="lineCov">      74928 : ;; and sometimes to QImode registers.  If this is considered useful,</span>
<span class="lineNum">    8561 </span><span class="lineCov">      31350 : ;; it should be done with splitters.</span>
<span class="lineNum">    8562 </span><span class="lineCov">      43578 : </span>
<span class="lineNum">    8563 </span><span class="lineCov">      43578 : (define_expand &quot;and&lt;mode&gt;3&quot;</span>
<span class="lineNum">    8564 </span><span class="lineCov">      43578 :   [(set (match_operand:SWIM1248x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8565 </span><span class="lineCov">      43578 :         (and:SWIM1248x (match_operand:SWIM1248x 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8566 </span>            :                       (match_operand:SWIM1248x 2 &quot;&lt;general_szext_operand&gt;&quot;)))]
<span class="lineNum">    8567 </span>            :   &quot;&quot;
<span class="lineNum">    8568 </span>            : {
<span class="lineNum">    8569 </span>            :   machine_mode mode = &lt;MODE&gt;mode;
<span class="lineNum">    8570 </span>            :   rtx (*insn) (rtx, rtx);
<span class="lineNum">    8571 </span>            : 
<span class="lineNum">    8572 </span>            :   if (CONST_INT_P (operands[2]) &amp;&amp; REG_P (operands[0]))
<span class="lineNum">    8573 </span>            :     {
<span class="lineNum">    8574 </span>            :       HOST_WIDE_INT ival = INTVAL (operands[2]);
<span class="lineNum">    8575 </span>            : 
<span class="lineNum">    8576 </span>            :       if (ival == (HOST_WIDE_INT) 0xffffffff)
<span class="lineNum">    8577 </span>            :         mode = SImode;
<span class="lineNum">    8578 </span>            :       else if (ival == 0xffff)
<a name="8579"><span class="lineNum">    8579 </span>            :         mode = HImode;</a>
<span class="lineNum">    8580 </span>            :       else if (ival == 0xff)
<span class="lineNum">    8581 </span>            :         mode = QImode;
<span class="lineNum">    8582 </span>            :       }
<span class="lineNum">    8583 </span>            : 
<span class="lineNum">    8584 </span>            :   if (mode == &lt;MODE&gt;mode)
<span class="lineNum">    8585 </span>            :     {
<span class="lineNum">    8586 </span>            :       ix86_expand_binary_operator (AND, &lt;MODE&gt;mode, operands);
<span class="lineNum">    8587 </span>            :       DONE;
<span class="lineNum">    8588 </span>            :     }
<span class="lineNum">    8589 </span>            : 
<span class="lineNum">    8590 </span>            :   if (&lt;MODE&gt;mode == DImode)
<span class="lineNum">    8591 </span>            :     insn = (mode == SImode)
<span class="lineNum">    8592 </span>            :            ? gen_zero_extendsidi2
<span class="lineNum">    8593 </span>            :            : (mode == HImode)
<span class="lineNum">    8594 </span>            :            ? gen_zero_extendhidi2
<span class="lineNum">    8595 </span>            :            : gen_zero_extendqidi2;
<span class="lineNum">    8596 </span>            :   else if (&lt;MODE&gt;mode == SImode)
<span class="lineNum">    8597 </span>            :     insn = (mode == HImode)
<span class="lineNum">    8598 </span>            :            ? gen_zero_extendhisi2
<span class="lineNum">    8599 </span>            :            : gen_zero_extendqisi2;
<span class="lineNum">    8600 </span>            :   else if (&lt;MODE&gt;mode == HImode)
<span class="lineNum">    8601 </span>            :     insn = gen_zero_extendqihi2;
<span class="lineNum">    8602 </span>            :   else
<span class="lineNum">    8603 </span>            :     gcc_unreachable ();
<span class="lineNum">    8604 </span>            : 
<span class="lineNum">    8605 </span>            :   emit_insn (insn (operands[0], gen_lowpart (mode, operands[1])));
<span class="lineNum">    8606 </span>            :   DONE;
<span class="lineNum">    8607 </span>            : })
<span class="lineNum">    8608 </span><span class="lineCov">      48551 : </span>
<span class="lineNum">    8609 </span><span class="lineCov">      48551 : (define_insn_and_split &quot;*anddi3_doubleword&quot;</span>
<span class="lineNum">    8610 </span><span class="lineCov">      48551 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=r,rm,r&quot;)</span>
<span class="lineNum">    8611 </span><span class="lineCov">      48551 :         (and:DI</span>
<span class="lineNum">    8612 </span><span class="lineCov">      48551 :          (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,0&quot;)</span>
<span class="lineNum">    8613 </span>            :          (match_operand:DI 2 &quot;x86_64_szext_general_operand&quot; &quot;Z,re,rm&quot;)))
<span class="lineNum">    8614 </span><span class="lineCov">      48551 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8615 </span><span class="lineCov">     261692 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2</span>
<span class="lineNum">    8616 </span><span class="lineCov">     335747 :    &amp;&amp; ix86_binary_operator_ok (AND, DImode, operands)&quot;</span>
<span class="lineNum">    8617 </span>            :   &quot;#&quot;
<span class="lineNum">    8618 </span><span class="lineCov">       6030 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    8619 </span><span class="lineCov">      13242 :   [(const_int 0)]</span>
<span class="lineNum">    8620 </span><span class="lineCov">     252538 : {</span>
<span class="lineNum">    8621 </span><span class="lineCov">     250220 :   split_double_mode (DImode, &amp;operands[0], 3, &amp;operands[0], &amp;operands[3]);</span>
<span class="lineNum">    8622 </span><span class="lineCov">       2283 :   if (operands[2] == const0_rtx)</span>
<span class="lineNum">    8623 </span><span class="lineCov">       2283 :     {</span>
<span class="lineNum">    8624 </span>            :       operands[1] = const0_rtx;
<span class="lineNum">    8625 </span>            :       ix86_expand_move (SImode, &amp;operands[0]);
<a name="8626"><span class="lineNum">    8626 </span>            :     }</a>
<a name="8627"><span class="lineNum">    8627 </span>            :   else if (operands[2] != constm1_rtx)</a>
<span class="lineNum">    8628 </span><span class="lineCov">      97102 :     ix86_expand_binary_operator (AND, SImode, &amp;operands[0]);</span>
<span class="lineNum">    8629 </span>            :   else if (operands[5] == constm1_rtx)
<span class="lineNum">    8630 </span><span class="lineCov">        965 :     emit_note (NOTE_INSN_DELETED);</span>
<span class="lineNum">    8631 </span><span class="lineCov">       1930 :   if (operands[5] == const0_rtx)</span>
<span class="lineNum">    8632 </span>            :     {
<span class="lineNum">    8633 </span>            :       operands[4] = const0_rtx;
<span class="lineNum">    8634 </span><span class="lineCov">      97102 :       ix86_expand_move (SImode, &amp;operands[3]);</span>
<span class="lineNum">    8635 </span>            :     }
<span class="lineNum">    8636 </span><span class="lineCov">      48551 :   else if (operands[5] != constm1_rtx)</span>
<span class="lineNum">    8637 </span><span class="lineCov">      97102 :     ix86_expand_binary_operator (AND, SImode, &amp;operands[3]);</span>
<span class="lineNum">    8638 </span>            :   DONE;
<span class="lineNum">    8639 </span><span class="lineCov">      97102 : })</span>
<span class="lineNum">    8640 </span>            : 
<span class="lineNum">    8641 </span>            : (define_insn &quot;*anddi_1&quot;
<span class="lineNum">    8642 </span>            :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=r,rm,r,r&quot;)
<span class="lineNum">    8643 </span><span class="lineCov">      48551 :         (and:DI</span>
<span class="lineNum">    8644 </span><span class="lineCov">      55163 :          (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,0,qm&quot;)</span>
<span class="lineNum">    8645 </span><span class="lineCov">      48551 :          (match_operand:DI 2 &quot;x86_64_szext_general_operand&quot; &quot;Z,re,rm,L&quot;)))</span>
<span class="lineNum">    8646 </span><span class="lineCov">      48551 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8647 </span><span class="lineCov">     341492 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (AND, DImode, operands)&quot;</span>
<span class="lineNum">    8648 </span><span class="lineCov">      49575 :   &quot;@</span>
<span class="lineNum">    8649 </span><span class="lineCov">     144689 :    and{l}\t{%k2, %k0|%k0, %k2}</span>
<span class="lineNum">    8650 </span><span class="lineCov">     132742 :    and{q}\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8651 </span><span class="lineCov">      35141 :    and{q}\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8652 </span>            :    #&quot;
<span class="lineNum">    8653 </span><span class="lineCov">     102010 :   [(set_attr &quot;type&quot; &quot;alu,alu,alu,imovx&quot;)</span>
<span class="lineNum">    8654 </span><span class="lineCov">     102010 :    (set_attr &quot;length_immediate&quot; &quot;*,*,*,0&quot;)</span>
<span class="lineNum">    8655 </span><span class="lineCov">      48563 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">    8656 </span><span class="lineCov">       2104 :      (if_then_else</span>
<span class="lineNum">    8657 </span><span class="lineCov">       2104 :        (and (eq_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    8658 </span><span class="lineCov">       2104 :             (and (match_test &quot;INTVAL (operands[2]) == 0xff&quot;)</span>
<span class="lineNum">    8659 </span><span class="lineCov">         12 :                  (match_operand 1 &quot;ext_QIreg_operand&quot;)))</span>
<span class="lineNum">    8660 </span>            :        (const_string &quot;1&quot;)
<span class="lineNum">    8661 </span><span class="lineCov">      52465 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    8662 </span>            :    (set_attr &quot;mode&quot; &quot;SI,DI,DI,SI&quot;)])
<span class="lineNum">    8663 </span><span class="lineCov">      52453 : </span>
<span class="lineNum">    8664 </span><span class="lineCov">      52453 : (define_insn_and_split &quot;*anddi_1_btr&quot;</span>
<span class="lineNum">    8665 </span><span class="lineCov">      52453 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=rm&quot;)</span>
<span class="lineNum">    8666 </span><span class="lineCov">      52453 :         (and:DI</span>
<span class="lineNum">    8667 </span><span class="lineCov">      41816 :          (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    8668 </span><span class="lineCov">      10637 :          (match_operand:DI 2 &quot;const_int_operand&quot; &quot;n&quot;)))</span>
<span class="lineNum">    8669 </span><span class="lineCov">      63090 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8670 </span><span class="lineCov">     300130 :   &quot;TARGET_64BIT &amp;&amp; TARGET_USE_BT</span>
<span class="lineNum">    8671 </span><span class="lineCov">     509044 :    &amp;&amp; ix86_binary_operator_ok (AND, DImode, operands)</span>
<span class="lineNum">    8672 </span><span class="lineCov">     242363 :    &amp;&amp; IN_RANGE (exact_log2 (~INTVAL (operands[2])), 31, 63)&quot;</span>
<span class="lineNum">    8673 </span><span class="lineCov">      87832 :   &quot;#&quot;</span>
<span class="lineNum">    8674 </span><span class="lineCov">      10950 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    8675 </span><span class="lineCov">      11073 :   [(parallel [(set (zero_extract:DI (match_dup 0)</span>
<span class="lineNum">    8676 </span><span class="lineCov">      47998 :                                     (const_int 1)</span>
<span class="lineNum">    8677 </span><span class="lineCov">      47998 :                                     (match_dup 3))</span>
<span class="lineNum">    8678 </span><span class="lineCov">     183104 :                    (const_int 0))</span>
<span class="lineNum">    8679 </span><span class="lineCov">      59306 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8680 </span><span class="lineCov">      59306 :   &quot;operands[3] = GEN_INT (exact_log2 (~INTVAL (operands[2])));&quot;</span>
<span class="lineNum">    8681 </span><span class="lineCov">      59306 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    8682 </span><span class="lineCov">      31911 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">    8683 </span>            :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)
<span class="lineNum">    8684 </span>            :    (set_attr &quot;mode&quot; &quot;DI&quot;)])
<span class="lineNum">    8685 </span>            : 
<span class="lineNum">    8686 </span>            : ;; Turn *anddi_1 into *andsi_1_zext if possible.
<span class="lineNum">    8687 </span>            : (define_split
<span class="lineNum">    8688 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot;)
<span class="lineNum">    8689 </span><span class="lineCov">      19356 :         (and:DI (subreg:DI (match_operand:SI 1 &quot;register_operand&quot;) 0)</span>
<span class="lineNum">    8690 </span><span class="lineCov">      38712 :                 (match_operand:DI 2 &quot;x86_64_zext_immediate_operand&quot;)))</span>
<span class="lineNum">    8691 </span><span class="lineCov">      58068 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8692 </span><span class="lineCov">       2955 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">    8693 </span><span class="lineCov">      13592 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">    8694 </span><span class="lineCov">      10637 :                    (zero_extend:DI (and:SI (match_dup 1) (match_dup 2))))</span>
<span class="lineNum">    8695 </span><span class="lineCov">      29993 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8696 </span><span class="lineCov">     266883 :   &quot;operands[2] = gen_lowpart (SImode, operands[2]);&quot;)</span>
<span class="lineNum">    8697 </span><span class="lineCov">      19356 : </span>
<span class="lineNum">    8698 </span><span class="lineCov">     189741 : ;; See comment for addsi_1_zext why we do use nonimmediate_operand</span>
<span class="lineNum">    8699 </span><span class="lineCov">     189741 : (define_insn &quot;*andsi_1_zext&quot;</span>
<span class="lineNum">    8700 </span><span class="lineCov">     189741 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    8701 </span><span class="lineCov">      38712 :         (zero_extend:DI</span>
<span class="lineNum">    8702 </span><span class="lineCov">     189515 :           (and:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    8703 </span><span class="lineCov">     208871 :                   (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))))</span>
<span class="lineNum">    8704 </span><span class="lineCov">    1066249 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8705 </span><span class="lineCov">     464538 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (AND, SImode, operands)&quot;</span>
<span class="lineNum">    8706 </span><span class="lineCov">      22520 :   &quot;and{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    8707 </span><span class="lineCov">     438404 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    8708 </span><span class="lineCov">      19393 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    8709 </span><span class="lineCov">      20645 : </span>
<span class="lineNum">    8710 </span><span class="lineCov">      40001 : (define_insn &quot;*and&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    8711 </span><span class="lineCov">     371356 :   [(set (match_operand:SWI24 0 &quot;nonimmediate_operand&quot; &quot;=rm,r,Ya&quot;)</span>
<span class="lineNum">    8712 </span><span class="lineCov">       4688 :         (and:SWI24 (match_operand:SWI24 1 &quot;nonimmediate_operand&quot; &quot;%0,0,qm&quot;)</span>
<span class="lineNum">    8713 </span><span class="lineCov">     354421 :                    (match_operand:SWI24 2 &quot;&lt;general_operand&gt;&quot; &quot;r&lt;i&gt;,rm,L&quot;)))</span>
<span class="lineNum">    8714 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    8715 </span><span class="lineCov">    1091661 :   &quot;ix86_binary_operator_ok (AND, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    8716 </span><span class="lineCov">      28332 :   &quot;@</span>
<span class="lineNum">    8717 </span><span class="lineCov">     159552 :    and{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8718 </span><span class="lineCov">     159552 :    and{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}</span>
<a name="8719"><span class="lineNum">    8719 </span><span class="lineCov">    1299575 :    #&quot;</span></a>
<span class="lineNum">    8720 </span><span class="lineCov">     536911 :   [(set_attr &quot;type&quot; &quot;alu,alu,imovx&quot;)</span>
<span class="lineNum">    8721 </span><span class="lineCov">    1036731 :    (set_attr &quot;length_immediate&quot; &quot;*,*,0&quot;)</span>
<span class="lineNum">    8722 </span><span class="lineCov">     842034 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">    8723 </span><span class="lineCov">     114070 :      (if_then_else</span>
<span class="lineNum">    8724 </span><span class="lineCov">     149382 :        (and (eq_attr &quot;type&quot; &quot;imovx&quot;)</span>
<span class="lineNum">    8725 </span><span class="lineCov">      70012 :             (and (match_test &quot;INTVAL (operands[2]) == 0xff&quot;)</span>
<span class="lineNum">    8726 </span><span class="lineCov">     127835 :                  (match_operand 1 &quot;ext_QIreg_operand&quot;)))</span>
<span class="lineNum">    8727 </span><span class="lineCov">      45356 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">    8728 </span><span class="lineCov">      34446 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">    8729 </span><span class="lineCov">      34446 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;,&lt;MODE&gt;,SI&quot;)])</span>
<span class="lineNum">    8730 </span><span class="lineCov">      31591 : </span>
<span class="lineNum">    8731 </span><span class="lineCov">      38761 : (define_insn &quot;*andqi_1&quot;</span>
<span class="lineNum">    8732 </span><span class="lineCov">       3472 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=qm,q,r&quot;)</span>
<span class="lineNum">    8733 </span><span class="lineCov">      14166 :         (and:QI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,0&quot;)</span>
<span class="lineNum">    8734 </span><span class="lineCov">      10694 :                 (match_operand:QI 2 &quot;general_operand&quot; &quot;qn,qmn,rn&quot;)))</span>
<span class="lineNum">    8735 </span><span class="lineCov">        226 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8736 </span><span class="lineCov">     454782 :   &quot;ix86_binary_operator_ok (AND, QImode, operands)&quot;</span>
<span class="lineNum">    8737 </span><span class="lineCov">      10530 :   &quot;@</span>
<span class="lineNum">    8738 </span><span class="lineCov">      64440 :    and{b}\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8739 </span><span class="lineCov">      64440 :    and{b}\t{%2, %0|%0, %2}</span>
<span class="lineNum">    8740 </span><span class="lineCov">      17382 :    and{l}\t{%k2, %k0|%k0, %k2}&quot;</span>
<span class="lineNum">    8741 </span><span class="lineCov">      34764 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    8742 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI,QI,SI&quot;)</span>
<span class="lineNum">    8743 </span>            :    ;; Potential partial reg stall on alternative 2.
<span class="lineNum">    8744 </span>            :    (set (attr &quot;preferred_for_speed&quot;)
<span class="lineNum">    8745 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)
<span class="lineNum">    8746 </span>            :               (symbol_ref &quot;!TARGET_PARTIAL_REG_STALL&quot;)]
<span class="lineNum">    8747 </span>            :            (symbol_ref &quot;true&quot;)))])
<span class="lineNum">    8748 </span>            : 
<span class="lineNum">    8749 </span>            : (define_insn &quot;*andqi_1_slp&quot;
<span class="lineNum">    8750 </span>            :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+qm,q&quot;))
<span class="lineNum">    8751 </span>            :         (and:QI (match_dup 0)
<span class="lineNum">    8752 </span>            :                 (match_operand:QI 1 &quot;general_operand&quot; &quot;qn,qmn&quot;)))
<span class="lineNum">    8753 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    8754 </span><span class="lineCov">        216 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    8755 </span><span class="lineCov">       3231 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    8756 </span><span class="lineCov">       6030 :   &quot;and{b}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    8757 </span><span class="lineCov">       3015 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    8758 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    8759 </span><span class="lineCov">       1225 : </span>
<span class="lineNum">    8760 </span><span class="lineCov">       2450 : (define_split</span>
<span class="lineNum">    8761 </span>            :   [(set (match_operand:SWI248 0 &quot;register_operand&quot;)
<span class="lineNum">    8762 </span><span class="lineCov">       1790 :         (and:SWI248 (match_operand:SWI248 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    8763 </span><span class="lineCov">     343731 :                     (match_operand:SWI248 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">    8764 </span><span class="lineCov">      58913 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8765 </span><span class="lineCov">      58288 :   &quot;reload_completed</span>
<span class="lineNum">    8766 </span><span class="lineCov">     367499 :    &amp;&amp; (!REG_P (operands[1])</span>
<span class="lineNum">    8767 </span><span class="lineCov">    1311161 :        || REGNO (operands[0]) != REGNO (operands[1]))&quot;</span>
<span class="lineNum">    8768 </span><span class="lineCov">     324300 :   [(const_int 0)]</span>
<span class="lineNum">    8769 </span><span class="lineCov">      62265 : {</span>
<span class="lineNum">    8770 </span><span class="lineCov">     382585 :   HOST_WIDE_INT ival = INTVAL (operands[2]);</span>
<span class="lineNum">    8771 </span><span class="lineCov">      60822 :   machine_mode mode;</span>
<span class="lineNum">    8772 </span><span class="lineCov">     376081 :   rtx (*insn) (rtx, rtx);</span>
<span class="lineNum">    8773 </span><span class="lineCov">     701672 : </span>
<span class="lineNum">    8774 </span><span class="lineCov">     818498 :   if (ival == (HOST_WIDE_INT) 0xffffffff)</span>
<span class="lineNum">    8775 </span><span class="lineCov">       6522 :     mode = SImode;</span>
<span class="lineNum">    8776 </span><span class="lineCov">     726634 :   else if (ival == 0xffff)</span>
<span class="lineNum">    8777 </span><span class="lineCov">      26980 :     mode = HImode;</span>
<span class="lineNum">    8778 </span><span class="lineCov">     464176 :   else</span>
<span class="lineNum">    8779 </span><span class="lineCov">      13490 :     {</span>
<span class="lineNum">    8780 </span><span class="lineCov">        141 :       gcc_assert (ival == 0xff);</span>
<span class="lineNum">    8781 </span><span class="lineCov">        141 :       mode = QImode;</span>
<span class="lineNum">    8782 </span><span class="lineCov">       5284 :     }</span>
<span class="lineNum">    8783 </span><span class="lineCov">        141 : </span>
<span class="lineNum">    8784 </span><span class="lineCov">       4656 :   if (&lt;MODE&gt;mode == DImode)</span>
<span class="lineNum">    8785 </span>            :     insn = (mode == SImode)
<span class="lineNum">    8786 </span><span class="lineCov">        161 :            ? gen_zero_extendsidi2</span>
<span class="lineNum">    8787 </span>            :            : (mode == HImode)
<span class="lineNum">    8788 </span><span class="lineCov">        161 :            ? gen_zero_extendhidi2</span>
<span class="lineNum">    8789 </span><span class="lineCov">        161 :            : gen_zero_extendqidi2;</span>
<span class="lineNum">    8790 </span><span class="lineCov">        161 :   else</span>
<span class="lineNum">    8791 </span><span class="lineCov">        161 :     {</span>
<span class="lineNum">    8792 </span><span class="lineCov">        161 :       if (&lt;MODE&gt;mode != SImode)</span>
<span class="lineNum">    8793 </span><span class="lineCov">        161 :         /* Zero extend to SImode to avoid partial register stalls.  */</span>
<span class="lineNum">    8794 </span><span class="lineNoCov">          0 :         operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">    8795 </span><span class="lineCov">        161 : </span>
<span class="lineNum">    8796 </span>            :       insn = (mode == HImode)
<span class="lineNum">    8797 </span>            :              ? gen_zero_extendhisi2
<span class="lineNum">    8798 </span>            :              : gen_zero_extendqisi2;
<span class="lineNum">    8799 </span>            :     }
<span class="lineNum">    8800 </span>            :   emit_insn (insn (operands[0], gen_lowpart (mode, operands[1])));
<span class="lineNum">    8801 </span>            :   DONE;
<span class="lineNum">    8802 </span>            : })
<span class="lineNum">    8803 </span>            : 
<span class="lineNum">    8804 </span>            : (define_split
<span class="lineNum">    8805 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)
<span class="lineNum">    8806 </span>            :         (and:SWI48 (match_dup 0)
<span class="lineNum">    8807 </span>            :                    (const_int -65536)))
<span class="lineNum">    8808 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    8809 </span><span class="lineCov">        122 :   &quot;(TARGET_FAST_PREFIX &amp;&amp; !TARGET_PARTIAL_REG_STALL)</span>
<span class="lineNum">    8810 </span><span class="lineCov">         51 :     || optimize_function_for_size_p (cfun)&quot;</span>
<span class="lineNum">    8811 </span><span class="lineCov">         71 :   [(set (strict_low_part (match_dup 1)) (const_int 0))]</span>
<a name="8812"><span class="lineNum">    8812 </span>            :   &quot;operands[1] = gen_lowpart (HImode, operands[0]);&quot;)</a>
<span class="lineNum">    8813 </span>            : 
<span class="lineNum">    8814 </span><span class="lineCov">        236 : (define_split</span>
<span class="lineNum">    8815 </span><span class="lineCov">        558 :   [(set (match_operand:SWI248 0 &quot;any_QIreg_operand&quot;)</span>
<span class="lineNum">    8816 </span>            :         (and:SWI248 (match_dup 0)
<span class="lineNum">    8817 </span><span class="lineCov">         18 :                     (const_int -256)))</span>
<span class="lineNum">    8818 </span><span class="lineCov">        179 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8819 </span><span class="lineCov">        337 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    8820 </span><span class="lineCov">        396 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    8821 </span><span class="lineCov">        220 :   [(set (strict_low_part (match_dup 1)) (const_int 0))]</span>
<span class="lineNum">    8822 </span><span class="lineCov">        161 :   &quot;operands[1] = gen_lowpart (QImode, operands[0]);&quot;)</span>
<span class="lineNum">    8823 </span><span class="lineCov">        161 : </span>
<span class="lineNum">    8824 </span><span class="lineCov">        221 : (define_split</span>
<span class="lineNum">    8825 </span><span class="lineCov">        221 :   [(set (match_operand:SWI248 0 &quot;QIreg_operand&quot;)</span>
<span class="lineNum">    8826 </span><span class="lineCov">        202 :         (and:SWI248 (match_dup 0)</span>
<span class="lineNum">    8827 </span><span class="lineCov">        101 :                     (const_int -65281)))</span>
<span class="lineNum">    8828 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    8829 </span><span class="lineNoCov">          0 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    8830 </span><span class="lineCov">         38 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    8831 </span><span class="lineCov">       5917 :   [(parallel</span>
<span class="lineNum">    8832 </span><span class="lineNoCov">          0 :      [(set (zero_extract:SI (match_dup 0)</span>
<span class="lineNum">    8833 </span><span class="lineNoCov">          0 :                             (const_int 8)</span>
<span class="lineNum">    8834 </span><span class="lineCov">        161 :                             (const_int 8))</span>
<span class="lineNum">    8835 </span><span class="lineCov">        192 :            (subreg:SI</span>
<span class="lineNum">    8836 </span><span class="lineCov">       3123 :              (xor:QI</span>
<span class="lineNum">    8837 </span><span class="lineCov">       2993 :                (subreg:QI</span>
<span class="lineNum">    8838 </span><span class="lineCov">       2955 :                  (zero_extract:SI (match_dup 0)</span>
<span class="lineNum">    8839 </span><span class="lineCov">       2955 :                                   (const_int 8)</span>
<span class="lineNum">    8840 </span><span class="lineCov">       2955 :                                   (const_int 8)) 0)</span>
<span class="lineNum">    8841 </span>            :                (subreg:QI
<span class="lineNum">    8842 </span><span class="lineCov">       2955 :                  (zero_extract:SI (match_dup 0)</span>
<span class="lineNum">    8843 </span><span class="lineCov">     692995 :                                   (const_int 8)</span>
<span class="lineNum">    8844 </span><span class="lineCov">     695950 :                                   (const_int 8)) 0)) 0))</span>
<span class="lineNum">    8845 </span><span class="lineCov">     695950 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    8846 </span><span class="lineCov">       2955 :   &quot;operands[0] = gen_lowpart (SImode, operands[0]);&quot;)</span>
<span class="lineNum">    8847 </span><span class="lineCov">      50751 : </span>
<span class="lineNum">    8848 </span><span class="lineCov">      53706 : (define_insn &quot;*anddi_2&quot;</span>
<span class="lineNum">    8849 </span><span class="lineCov">      50751 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    8850 </span><span class="lineCov">       2955 :         (compare</span>
<span class="lineNum">    8851 </span><span class="lineCov">      47796 :          (and:DI</span>
<span class="lineNum">    8852 </span><span class="lineCov">      22303 :           (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,0&quot;)</span>
<span class="lineNum">    8853 </span><span class="lineCov">      47796 :           (match_operand:DI 2 &quot;x86_64_szext_general_operand&quot; &quot;Z,rem,re&quot;))</span>
<span class="lineNum">    8854 </span>            :          (const_int 0)))
<span class="lineNum">    8855 </span>            :    (set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=r,r,rm&quot;)
<span class="lineNum">    8856 </span><span class="lineNoCov">          0 :         (and:DI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    8857 </span><span class="lineCov">       9302 :   &quot;TARGET_64BIT</span>
<span class="lineNum">    8858 </span><span class="lineCov">       9302 :    &amp;&amp; ix86_match_ccmode</span>
<span class="lineNum">    8859 </span><span class="lineCov">       9302 :         (insn,</span>
<span class="lineNum">    8860 </span><span class="lineNoCov">          0 :          /* If we are going to emit andl instead of andq, and the operands[2]</span>
<span class="lineNum">    8861 </span><span class="lineNoCov">          0 :             constant might have the SImode sign bit set, make sure the sign</span>
<span class="lineNum">    8862 </span>            :             flag isn't tested, because the instruction will set the sign flag
<span class="lineNum">    8863 </span>            :             based on bit 31 rather than bit 63.  If it isn't CONST_INT,
<span class="lineNum">    8864 </span>            :             conservatively assume it might have bit 31 set.  */
<span class="lineNum">    8865 </span><span class="lineCov">       9302 :          (satisfies_constraint_Z (operands[2])</span>
<span class="lineNum">    8866 </span><span class="lineCov">       7710 :           &amp;&amp; (!CONST_INT_P (operands[2])</span>
<span class="lineNum">    8867 </span><span class="lineCov">      15420 :               || val_signbit_known_set_p (SImode, INTVAL (operands[2]))))</span>
<span class="lineNum">    8868 </span>            :          ? CCZmode : CCNOmode)
<span class="lineNum">    8869 </span><span class="lineCov">      18600 :    &amp;&amp; ix86_binary_operator_ok (AND, DImode, operands)&quot;</span>
<span class="lineNum">    8870 </span><span class="lineCov">        280 :   &quot;@</span>
<span class="lineNum">    8871 </span>            :    and{l}\t{%k2, %k0|%k0, %k2}
<span class="lineNum">    8872 </span>            :    and{q}\t{%2, %0|%0, %2}
<span class="lineNum">    8873 </span><span class="lineCov">      10154 :    and{q}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    8874 </span><span class="lineCov">      10154 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    8875 </span>            :    (set_attr &quot;mode&quot; &quot;SI,DI,DI&quot;)])
<span class="lineNum">    8876 </span><span class="lineCov">      10154 : </span>
<span class="lineNum">    8877 </span>            : ;; See comment for addsi_1_zext why we do use nonimmediate_operand
<span class="lineNum">    8878 </span>            : (define_insn &quot;*andsi_2_zext&quot;
<span class="lineNum">    8879 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    8880 </span>            :         (compare (and:SI
<span class="lineNum">    8881 </span>            :                   (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)
<span class="lineNum">    8882 </span>            :                   (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))
<span class="lineNum">    8883 </span>            :                  (const_int 0)))
<span class="lineNum">    8884 </span>            :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    8885 </span>            :         (zero_extend:DI (and:SI (match_dup 1) (match_dup 2))))]
<span class="lineNum">    8886 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8887 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_binary_operator_ok (AND, SImode, operands)&quot;</span>
<span class="lineNum">    8888 </span>            :   &quot;and{l}\t{%2, %k0|%k0, %2}&quot;
<span class="lineNum">    8889 </span>            :   [(set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    8890 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    8891 </span>            : 
<span class="lineNum">    8892 </span>            : (define_insn &quot;*andqi_2_maybe_si&quot;
<span class="lineNum">    8893 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    8894 </span><span class="lineCov">      15497 :         (compare (and:QI</span>
<span class="lineNum">    8895 </span><span class="lineCov">       8194 :                   (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,0&quot;)</span>
<span class="lineNum">    8896 </span><span class="lineCov">        372 :                   (match_operand:QI 2 &quot;general_operand&quot; &quot;qmn,qn,n&quot;))</span>
<span class="lineNum">    8897 </span><span class="lineCov">      16241 :                  (const_int 0)))</span>
<span class="lineNum">    8898 </span>            :    (set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=q,qm,*r&quot;)
<span class="lineNum">    8899 </span>            :         (and:QI (match_dup 1) (match_dup 2)))]
<span class="lineNum">    8900 </span><span class="lineCov">      20308 :   &quot;ix86_binary_operator_ok (AND, QImode, operands)</span>
<span class="lineNum">    8901 </span><span class="lineCov">      20308 :    &amp;&amp; ix86_match_ccmode (insn,</span>
<span class="lineNum">    8902 </span><span class="lineCov">      10154 :                          CONST_INT_P (operands[2])</span>
<span class="lineNum">    8903 </span><span class="lineCov">       8546 :                          &amp;&amp; INTVAL (operands[2]) &gt;= 0 ? CCNOmode : CCZmode)&quot;</span>
<span class="lineNum">    8904 </span><span class="lineCov">       2619 : {</span>
<span class="lineNum">    8905 </span><span class="lineCov">       2619 :   if (which_alternative == 2)</span>
<span class="lineNum">    8906 </span><span class="lineCov">          8 :     {</span>
<span class="lineNum">    8907 </span><span class="lineCov">          8 :       if (CONST_INT_P (operands[2]) &amp;&amp; INTVAL (operands[2]) &lt; 0)</span>
<span class="lineNum">    8908 </span><span class="lineNoCov">          0 :         operands[2] = GEN_INT (INTVAL (operands[2]) &amp; 0xff);</span>
<span class="lineNum">    8909 </span><span class="lineCov">          8 :       return &quot;and{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">    8910 </span>            :     }
<span class="lineNum">    8911 </span><span class="lineCov">          6 :   return &quot;and{b}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">    8912 </span>            : }
<span class="lineNum">    8913 </span>            :   [(set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    8914 </span>            :    (set_attr &quot;mode&quot; &quot;QI,QI,SI&quot;)])
<span class="lineNum">    8915 </span><span class="lineCov">          4 : </span>
<span class="lineNum">    8916 </span>            : (define_insn &quot;*and&lt;mode&gt;_2&quot;
<span class="lineNum">    8917 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    8918 </span>            :         (compare (and:SWI124
<span class="lineNum">    8919 </span><span class="lineCov">         16 :                   (match_operand:SWI124 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;)</span>
<span class="lineNum">    8920 </span><span class="lineCov">          5 :                   (match_operand:SWI124 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;,&lt;r&gt;&lt;i&gt;&quot;))</span>
<span class="lineNum">    8921 </span><span class="lineCov">          5 :                  (const_int 0)))</span>
<span class="lineNum">    8922 </span><span class="lineCov">          3 :    (set (match_operand:SWI124 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;,&lt;r&gt;m&quot;)</span>
<span class="lineNum">    8923 </span><span class="lineCov">          3 :         (and:SWI124 (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">    8924 </span><span class="lineCov">      20555 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8925 </span><span class="lineCov">      41110 :    &amp;&amp; ix86_binary_operator_ok (AND, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    8926 </span><span class="lineCov">        190 :   &quot;and{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    8927 </span><span class="lineCov">          6 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    8928 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    8929 </span><span class="lineCov">      20583 : </span>
<span class="lineNum">    8930 </span><span class="lineCov">      20583 : (define_insn &quot;*andqi_2_slp&quot;</span>
<a name="8931"><span class="lineNum">    8931 </span><span class="lineCov">      61696 :   [(set (reg FLAGS_REG)</span></a>
<span class="lineNum">    8932 </span><span class="lineCov">          3 :         (compare (and:QI</span>
<span class="lineNum">    8933 </span><span class="lineCov">      85165 :                    (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+q,qm&quot;)</span>
<span class="lineNum">    8934 </span><span class="lineNoCov">          0 :                    (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;qmn,qn&quot;))</span>
<span class="lineNum">    8935 </span><span class="lineCov">          8 :                  (const_int 0)))</span>
<span class="lineNum">    8936 </span><span class="lineCov">         16 :    (set (strict_low_part (match_dup 0))</span>
<span class="lineNum">    8937 </span><span class="lineNoCov">          0 :         (and:QI (match_dup 0) (match_dup 1)))]</span>
<span class="lineNum">    8938 </span><span class="lineNoCov">          0 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    8939 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8940 </span><span class="lineNoCov">          0 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    8941 </span><span class="lineNoCov">          0 :   &quot;and{b}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    8942 </span>            :   [(set_attr &quot;type&quot; &quot;alu1&quot;)
<span class="lineNum">    8943 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    8944 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    8945 </span><span class="lineNoCov">          0 : (define_insn &quot;andqi_ext_1&quot;</span>
<span class="lineNum">    8946 </span><span class="lineNoCov">          0 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q,Q&quot;)</span>
<span class="lineNum">    8947 </span><span class="lineCov">        244 :                          (const_int 8)</span>
<a name="8948"><span class="lineNum">    8948 </span>            :                          (const_int 8))</a>
<span class="lineNum">    8949 </span><span class="lineCov">         79 :         (subreg:SI</span>
<span class="lineNum">    8950 </span><span class="lineCov">       1063 :           (and:QI</span>
<span class="lineNum">    8951 </span><span class="lineCov">        201 :             (subreg:QI</span>
<span class="lineNum">    8952 </span><span class="lineCov">          8 :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    8953 </span><span class="lineNoCov">          0 :                                (const_int 8)</span>
<span class="lineNum">    8954 </span><span class="lineCov">       2632 :                                (const_int 8)) 0)</span>
<span class="lineNum">    8955 </span><span class="lineCov">        941 :             (match_operand:QI 2 &quot;general_operand&quot; &quot;QnBc,m&quot;)) 0))</span>
<span class="lineNum">    8956 </span><span class="lineCov">       1012 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    8957 </span><span class="lineCov">       1497 :   &quot;/* FIXME: without this LRA can't reload this pattern, see PR82524.  */</span>
<span class="lineNum">    8958 </span><span class="lineCov">        414 :    rtx_equal_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">    8959 </span><span class="lineCov">       1063 :   &quot;and{b}\t{%2, %h0|%h0, %2}&quot;</span>
<span class="lineNum">    8960 </span><span class="lineCov">        509 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<span class="lineNum">    8961 </span><span class="lineCov">        221 :    (set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    8962 </span><span class="lineCov">       1448 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    8963 </span><span class="lineCov">        506 : </span>
<span class="lineNum">    8964 </span><span class="lineCov">        217 : ;; Generated by peephole translating test to and.  This shows up</span>
<span class="lineNum">    8965 </span><span class="lineCov">        358 : ;; often in fp comparisons.</span>
<span class="lineNum">    8966 </span><span class="lineCov">        745 : (define_insn &quot;*andqi_ext_1_cc&quot;</span>
<span class="lineNum">    8967 </span><span class="lineCov">        217 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    8968 </span><span class="lineCov">        962 :         (compare</span>
<span class="lineNum">    8969 </span><span class="lineCov">       1031 :           (and:QI</span>
<span class="lineNum">    8970 </span><span class="lineCov">         69 :             (subreg:QI</span>
<span class="lineNum">    8971 </span><span class="lineCov">        745 :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    8972 </span><span class="lineCov">        814 :                                (const_int 8)</span>
<span class="lineNum">    8973 </span><span class="lineCov">        745 :                                (const_int 8)) 0)</span>
<span class="lineNum">    8974 </span><span class="lineCov">        745 :             (match_operand:QI 2 &quot;general_operand&quot; &quot;QnBc,m&quot;))</span>
<span class="lineNum">    8975 </span><span class="lineCov">        944 :           (const_int 0)))</span>
<span class="lineNum">    8976 </span><span class="lineCov">        745 :    (set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q,Q&quot;)</span>
<span class="lineNum">    8977 </span><span class="lineCov">        199 :                          (const_int 8)</span>
<span class="lineNum">    8978 </span><span class="lineCov">        944 :                          (const_int 8))</span>
<span class="lineNum">    8979 </span><span class="lineCov">        745 :         (subreg:SI</span>
<span class="lineNum">    8980 </span><span class="lineCov">        944 :           (and:QI</span>
<span class="lineNum">    8981 </span><span class="lineCov">        759 :             (subreg:QI</span>
<span class="lineNum">    8982 </span><span class="lineCov">        199 :               (zero_extract:SI (match_dup 1)</span>
<span class="lineNum">    8983 </span><span class="lineCov">        745 :                                (const_int 8)</span>
<span class="lineNum">    8984 </span><span class="lineCov">        752 :                                (const_int 8)) 0)</span>
<span class="lineNum">    8985 </span><span class="lineCov">          7 :             (match_dup 2)) 0))]</span>
<span class="lineNum">    8986 </span><span class="lineCov">       1124 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    8987 </span>            :    /* FIXME: without this LRA can't reload this pattern, see PR82524.  */
<span class="lineNum">    8988 </span><span class="lineCov">        372 :    &amp;&amp; rtx_equal_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">    8989 </span><span class="lineCov">      15251 :   &quot;and{b}\t{%2, %h0|%h0, %2}&quot;</span>
<span class="lineNum">    8990 </span><span class="lineCov">        126 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<span class="lineNum">    8991 </span>            :    (set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    8992 </span><span class="lineCov">       2320 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    8993 </span><span class="lineCov">       2320 : </span>
<span class="lineNum">    8994 </span><span class="lineCov">       2320 : (define_insn &quot;*andqi_ext_2&quot;</span>
<span class="lineNum">    8995 </span>            :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q&quot;)
<span class="lineNum">    8996 </span><span class="lineNoCov">          0 :                          (const_int 8)</span>
<span class="lineNum">    8997 </span><span class="lineNoCov">          0 :                          (const_int 8))</span>
<span class="lineNum">    8998 </span><span class="lineNoCov">          0 :         (subreg:SI</span>
<span class="lineNum">    8999 </span><span class="lineNoCov">          0 :           (and:QI</span>
<span class="lineNum">    9000 </span><span class="lineNoCov">          0 :             (subreg:QI</span>
<span class="lineNum">    9001 </span><span class="lineNoCov">          0 :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    9002 </span><span class="lineNoCov">          0 :                                (const_int 8)</span>
<span class="lineNum">    9003 </span>            :                                (const_int 8)) 0)
<span class="lineNum">    9004 </span><span class="lineNoCov">          0 :             (subreg:QI</span>
<span class="lineNum">    9005 </span><span class="lineNoCov">          0 :               (zero_extract:SI (match_operand 2 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    9006 </span><span class="lineNoCov">          0 :                                (const_int 8)</span>
<span class="lineNum">    9007 </span>            :                                (const_int 8)) 0)) 0))
<span class="lineNum">    9008 </span><span class="lineCov">          7 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9009 </span><span class="lineCov">          7 :   &quot;/* FIXME: without this LRA can't reload this pattern, see PR82524.  */</span>
<span class="lineNum">    9010 </span><span class="lineCov">          7 :    rtx_equal_p (operands[0], operands[1])</span>
<span class="lineNum">    9011 </span><span class="lineNoCov">          0 :    || rtx_equal_p (operands[0], operands[2])&quot;</span>
<span class="lineNum">    9012 </span><span class="lineCov">        577 :   &quot;and{b}\t{%h2, %h0|%h0, %h2}&quot;</span>
<span class="lineNum">    9013 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9014 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    9015 </span><span class="lineCov">       4810 : </span>
<span class="lineNum">    9016 </span><span class="lineCov">       5310 : ;; Convert wide AND instructions with immediate operand to shorter QImode</span>
<span class="lineNum">    9017 </span><span class="lineCov">         45 : ;; equivalents when possible.</span>
<span class="lineNum">    9018 </span><span class="lineCov">       5309 : ;; Don't do the splitting with memory operands, since it introduces risk</span>
<span class="lineNum">    9019 </span><span class="lineCov">       5314 : ;; of memory mismatch stalls.  We may want to do the splitting for optimizing</span>
<span class="lineNum">    9020 </span><span class="lineCov">       4816 : ;; for size, but that can (should?) be handled by generic code instead.</span>
<span class="lineNum">    9021 </span><span class="lineCov">       4814 : (define_split</span>
<span class="lineNum">    9022 </span><span class="lineCov">        505 :   [(set (match_operand:SWI248 0 &quot;QIreg_operand&quot;)</span>
<span class="lineNum">    9023 </span><span class="lineNoCov">          0 :         (and:SWI248 (match_operand:SWI248 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    9024 </span><span class="lineCov">        493 :                     (match_operand:SWI248 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">    9025 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9026 </span>            :    &quot;reload_completed
<span class="lineNum">    9027 </span><span class="lineCov">     301373 :     &amp;&amp; (!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9028 </span><span class="lineCov">     301373 :     &amp;&amp; !(~INTVAL (operands[2]) &amp; ~(255 &lt;&lt; 8))&quot;</span>
<span class="lineNum">    9029 </span><span class="lineCov">       1580 :   [(parallel</span>
<span class="lineNum">    9030 </span><span class="lineCov">     380974 :      [(set (zero_extract:SI (match_dup 0)</span>
<span class="lineNum">    9031 </span><span class="lineCov">     250782 :                             (const_int 8)</span>
<span class="lineNum">    9032 </span><span class="lineCov">     380974 :                             (const_int 8))</span>
<span class="lineNum">    9033 </span>            :            (subreg:SI
<span class="lineNum">    9034 </span>            :              (and:QI
<span class="lineNum">    9035 </span>            :                (subreg:QI
<span class="lineNum">    9036 </span>            :                  (zero_extract:SI (match_dup 1)
<span class="lineNum">    9037 </span>            :                                   (const_int 8)
<span class="lineNum">    9038 </span>            :                                   (const_int 8)) 0)
<span class="lineNum">    9039 </span>            :                (match_dup 2)) 0))
<span class="lineNum">    9040 </span>            :       (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    9041 </span>            : {
<span class="lineNum">    9042 </span>            :   operands[0] = gen_lowpart (SImode, operands[0]);
<span class="lineNum">    9043 </span>            :   operands[1] = gen_lowpart (SImode, operands[1]);
<span class="lineNum">    9044 </span>            :   operands[2] = gen_int_mode (INTVAL (operands[2]) &gt;&gt; 8, QImode);
<span class="lineNum">    9045 </span>            : })
<span class="lineNum">    9046 </span>            : 
<span class="lineNum">    9047 </span>            : ;; Since AND can be encoded with sign extended immediate, this is only
<span class="lineNum">    9048 </span>            : ;; profitable when 7th bit is not set.
<span class="lineNum">    9049 </span>            : (define_split
<span class="lineNum">    9050 </span>            :   [(set (match_operand:SWI248 0 &quot;any_QIreg_operand&quot;)
<span class="lineNum">    9051 </span>            :         (and:SWI248 (match_operand:SWI248 1 &quot;general_operand&quot;)
<span class="lineNum">    9052 </span>            :                     (match_operand:SWI248 2 &quot;const_int_operand&quot;)))
<span class="lineNum">    9053 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9054 </span>            :    &quot;reload_completed
<span class="lineNum">    9055 </span><span class="lineCov">     357341 :     &amp;&amp; (!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9056 </span><span class="lineCov">     357230 :     &amp;&amp; !(~INTVAL (operands[2]) &amp; ~255)</span>
<span class="lineNum">    9057 </span><span class="lineCov">     100015 :     &amp;&amp; !(INTVAL (operands[2]) &amp; 128)&quot;</span>
<span class="lineNum">    9058 </span><span class="lineCov">        216 :   [(parallel [(set (strict_low_part (match_dup 0))</span>
<span class="lineNum">    9059 </span>            :                    (and:QI (match_dup 1)
<span class="lineNum">    9060 </span>            :                            (match_dup 2)))
<span class="lineNum">    9061 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    9062 </span><span class="lineCov">     334758 : {</span>
<span class="lineNum">    9063 </span><span class="lineCov">     334758 :   operands[0] = gen_lowpart (QImode, operands[0]);</span>
<span class="lineNum">    9064 </span><span class="lineCov">     334758 :   operands[1] = gen_lowpart (QImode, operands[1]);</span>
<span class="lineNum">    9065 </span>            :   operands[2] = gen_int_mode (INTVAL (operands[2]), QImode);
<span class="lineNum">    9066 </span><span class="lineCov">    1151323 : })</span>
<span class="lineNum">    9067 </span><span class="lineCov">     205753 : </span>
<span class="lineNum">    9068 </span><span class="lineCov">     540511 : (define_insn &quot;*andndi3_doubleword&quot;</span>
<span class="lineNum">    9069 </span><span class="lineCov">      10187 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=&amp;r,r,r,&amp;r&quot;)</span>
<span class="lineNum">    9070 </span><span class="lineCov">       8975 :         (and:DI</span>
<span class="lineNum">    9071 </span><span class="lineCov">     259457 :           (not:DI (match_operand:DI 1 &quot;register_operand&quot; &quot;r,0,r,0&quot;))</span>
<span class="lineNum">    9072 </span>            :           (match_operand:DI 2 &quot;nonimmediate_operand&quot; &quot;rm,rm,0,rm&quot;)))
<span class="lineNum">    9073 </span><span class="lineCov">       8975 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9074 </span><span class="lineCov">       7907 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2&quot;</span>
<span class="lineNum">    9075 </span><span class="lineCov">       8975 :   &quot;#&quot;</span>
<span class="lineNum">    9076 </span><span class="lineCov">       2268 :   [(set_attr &quot;isa&quot; &quot;bmi,bmi,bmi,*&quot;)])</span>
<span class="lineNum">    9077 </span><span class="lineCov">          6 : </span>
<span class="lineNum">    9078 </span><span class="lineCov">       2955 : (define_split</span>
<span class="lineNum">    9079 </span><span class="lineCov">       8528 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    9080 </span>            :         (and:DI
<span class="lineNum">    9081 </span>            :           (not:DI (match_operand:DI 1 &quot;register_operand&quot;))
<span class="lineNum">    9082 </span>            :           (match_operand:DI 2 &quot;nonimmediate_operand&quot;)))
<span class="lineNum">    9083 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9084 </span><span class="lineCov">         79 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_BMI &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2</span>
<span class="lineNum">    9085 </span><span class="lineNoCov">          0 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9086 </span><span class="lineNoCov">          0 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">    9087 </span><span class="lineCov">       1342 :                    (and:SI (not:SI (match_dup 1)) (match_dup 2)))</span>
<span class="lineNum">    9088 </span><span class="lineCov">       1342 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    9089 </span><span class="lineCov">       1342 :    (parallel [(set (match_dup 3)</span>
<span class="lineNum">    9090 </span>            :                    (and:SI (not:SI (match_dup 4)) (match_dup 5)))
<span class="lineNum">    9091 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    9092 </span>            :   &quot;split_double_mode (DImode, &amp;operands[0], 3, &amp;operands[0], &amp;operands[3]);&quot;)
<span class="lineNum">    9093 </span>            : 
<span class="lineNum">    9094 </span>            : (define_split
<span class="lineNum">    9095 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot;)
<span class="lineNum">    9096 </span>            :         (and:DI
<span class="lineNum">    9097 </span>            :           (not:DI (match_dup 0))
<span class="lineNum">    9098 </span>            :           (match_operand:DI 1 &quot;nonimmediate_operand&quot;)))
<span class="lineNum">    9099 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9100 </span><span class="lineCov">         26 :   &quot;!TARGET_64BIT &amp;&amp; !TARGET_BMI &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2</span>
<span class="lineNum">    9101 </span><span class="lineCov">         26 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9102 </span>            :   [(set (match_dup 0) (not:SI (match_dup 0)))
<span class="lineNum">    9103 </span><span class="lineCov">         26 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">    9104 </span>            :                    (and:SI (match_dup 0) (match_dup 1)))
<span class="lineNum">    9105 </span><span class="lineCov">        226 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">    9106 </span><span class="lineCov">        226 :    (set (match_dup 2) (not:SI (match_dup 2)))</span>
<span class="lineNum">    9107 </span>            :    (parallel [(set (match_dup 2)
<span class="lineNum">    9108 </span><span class="lineCov">          1 :                    (and:SI (match_dup 2) (match_dup 3)))</span>
<span class="lineNum">    9109 </span><span class="lineCov">          3 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    9110 </span>            :   &quot;split_double_mode (DImode, &amp;operands[0], 2, &amp;operands[0], &amp;operands[2]);&quot;)
<span class="lineNum">    9111 </span>            : 
<span class="lineNum">    9112 </span>            : (define_insn &quot;*andn&lt;mode&gt;_1&quot;
<span class="lineNum">    9113 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)
<span class="lineNum">    9114 </span>            :         (and:SWI48
<span class="lineNum">    9115 </span>            :           (not:SWI48 (match_operand:SWI48 1 &quot;register_operand&quot; &quot;r,r&quot;))
<span class="lineNum">    9116 </span>            :           (match_operand:SWI48 2 &quot;nonimmediate_operand&quot; &quot;r,m&quot;)))
<span class="lineNum">    9117 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9118 </span><span class="lineCov">       4315 :   &quot;TARGET_BMI&quot;</span>
<span class="lineNum">    9119 </span><span class="lineCov">       3989 :   &quot;andn\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">    9120 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">    9121 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_decode&quot; &quot;direct, double&quot;)</span>
<span class="lineNum">    9122 </span><span class="lineCov">       4202 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9123 </span><span class="lineCov">       4202 : </span>
<span class="lineNum">    9124 </span><span class="lineCov">       4202 : (define_insn &quot;*andn&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    9125 </span>            :   [(set (match_operand:SWI12 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    9126 </span>            :         (and:SWI12
<span class="lineNum">    9127 </span><span class="lineCov">        526 :           (not:SWI12 (match_operand:SWI12 1 &quot;register_operand&quot; &quot;r&quot;))</span>
<span class="lineNum">    9128 </span><span class="lineCov">        526 :           (match_operand:SWI12 2 &quot;register_operand&quot; &quot;r&quot;)))</span>
<span class="lineNum">    9129 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9130 </span><span class="lineCov">        216 :   &quot;TARGET_BMI&quot;</span>
<span class="lineNum">    9131 </span><span class="lineCov">      11501 :   &quot;andn\t{%k2, %k1, %k0|%k0, %k1, %k2}&quot;</span>
<span class="lineNum">    9132 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">    9133 </span><span class="lineCov">        114 :    (set_attr &quot;btver2_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">    9134 </span><span class="lineCov">         67 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    9135 </span><span class="lineCov">         67 : </span>
<span class="lineNum">    9136 </span><span class="lineCov">         67 : (define_insn &quot;*andn_&lt;mode&gt;_ccno&quot;</span>
<span class="lineNum">    9137 </span><span class="lineCov">        184 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    9138 </span><span class="lineCov">        326 :         (compare</span>
<span class="lineNum">    9139 </span><span class="lineCov">        104 :           (and:SWI48</span>
<span class="lineNum">    9140 </span><span class="lineCov">        178 :             (not:SWI48 (match_operand:SWI48 1 &quot;register_operand&quot; &quot;r,r&quot;))</span>
<span class="lineNum">    9141 </span>            :             (match_operand:SWI48 2 &quot;nonimmediate_operand&quot; &quot;r,m&quot;))
<span class="lineNum">    9142 </span><span class="lineCov">        104 :           (const_int 0)))</span>
<span class="lineNum">    9143 </span><span class="lineCov">        104 :    (clobber (match_scratch:SWI48 0 &quot;=r,r&quot;))]</span>
<span class="lineNum">    9144 </span><span class="lineCov">         62 :   &quot;TARGET_BMI &amp;&amp; ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">    9145 </span><span class="lineCov">       3389 :   &quot;andn\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<a name="9146"><span class="lineNum">    9146 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span></a>
<span class="lineNum">    9147 </span><span class="lineCov">          2 :    (set_attr &quot;btver2_decode&quot; &quot;direct, double&quot;)</span>
<span class="lineNum">    9148 </span><span class="lineCov">         32 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9149 </span><span class="lineCov">         32 : </span>
<span class="lineNum">    9150 </span><span class="lineNoCov">          0 : ;; Logical inclusive and exclusive OR instructions</span>
<span class="lineNum">    9151 </span><span class="lineCov">       2828 : </span>
<span class="lineNum">    9152 </span><span class="lineCov">       2115 : ;; %%% This used to optimize known byte-wide and operations to memory.</span>
<span class="lineNum">    9153 </span><span class="lineCov">       4253 : ;; If this is considered useful, it should be done with splitters.</span>
<span class="lineNum">    9154 </span>            : 
<span class="lineNum">    9155 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;3&quot;
<span class="lineNum">    9156 </span>            :   [(set (match_operand:SWIM1248x 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    9157 </span>            :         (any_or:SWIM1248x (match_operand:SWIM1248x 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">    9158 </span>            :                              (match_operand:SWIM1248x 2 &quot;&lt;general_operand&gt;&quot;)))]
<span class="lineNum">    9159 </span>            :   &quot;&quot;
<span class="lineNum">    9160 </span>            :   &quot;ix86_expand_binary_operator (&lt;CODE&gt;, &lt;MODE&gt;mode, operands); DONE;&quot;)
<span class="lineNum">    9161 </span>            : 
<span class="lineNum">    9162 </span>            : (define_insn_and_split &quot;*&lt;code&gt;di3_doubleword&quot;
<span class="lineNum">    9163 </span>            :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=r,rm,r&quot;)
<span class="lineNum">    9164 </span>            :         (any_or:DI
<span class="lineNum">    9165 </span>            :          (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,0&quot;)
<span class="lineNum">    9166 </span>            :          (match_operand:DI 2 &quot;x86_64_szext_general_operand&quot; &quot;Z,re,rm&quot;)))
<span class="lineNum">    9167 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9168 </span><span class="lineCov">     455137 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2</span>
<span class="lineNum">    9169 </span><span class="lineCov">      81444 :    &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, DImode, operands)&quot;</span>
<span class="lineNum">    9170 </span>            :   &quot;#&quot;
<span class="lineNum">    9171 </span><span class="lineCov">     330844 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9172 </span><span class="lineCov">     627529 :   [(const_int 0)]</span>
<span class="lineNum">    9173 </span><span class="lineCov">     268176 : {</span>
<span class="lineNum">    9174 </span><span class="lineCov">     482289 :   split_double_mode (DImode, &amp;operands[0], 3, &amp;operands[0], &amp;operands[3]);</span>
<span class="lineNum">    9175 </span><span class="lineCov">     395041 :   if (operands[2] == constm1_rtx)</span>
<span class="lineNum">    9176 </span><span class="lineCov">       1758 :     {</span>
<span class="lineNum">    9177 </span><span class="lineCov">       3516 :       if (&lt;CODE&gt; == IOR)</span>
<span class="lineNum">    9178 </span><span class="lineCov">       3516 :         {</span>
<a name="9179"><span class="lineNum">    9179 </span><span class="lineCov">       5274 :           operands[1] = constm1_rtx;</span></a>
<a name="9180"><span class="lineNum">    9180 </span>            :           ix86_expand_move (SImode, &amp;operands[0]);</a>
<span class="lineNum">    9181 </span>            :         }
<span class="lineNum">    9182 </span>            :       else
<span class="lineNum">    9183 </span><span class="lineCov">       1758 :         ix86_expand_unary_operator (NOT, SImode, &amp;operands[0]);</span>
<span class="lineNum">    9184 </span><span class="lineCov">       1758 :     }</span>
<span class="lineNum">    9185 </span><span class="lineCov">       1758 :   else if (operands[2] != const0_rtx)</span>
<span class="lineNum">    9186 </span><span class="lineCov">       1758 :     ix86_expand_binary_operator (&lt;CODE&gt;, SImode, &amp;operands[0]);</span>
<span class="lineNum">    9187 </span><span class="lineCov">       1758 :   else if (operands[5] == const0_rtx)</span>
<span class="lineNum">    9188 </span><span class="lineCov">       1758 :     emit_note (NOTE_INSN_DELETED);</span>
<span class="lineNum">    9189 </span><span class="lineCov">       1758 :   if (operands[5] == constm1_rtx)</span>
<span class="lineNum">    9190 </span>            :     {
<span class="lineNum">    9191 </span>            :       if (&lt;CODE&gt; == IOR)
<span class="lineNum">    9192 </span>            :         {
<span class="lineNum">    9193 </span>            :           operands[4] = constm1_rtx;
<span class="lineNum">    9194 </span>            :           ix86_expand_move (SImode, &amp;operands[3]);
<span class="lineNum">    9195 </span>            :         }
<span class="lineNum">    9196 </span>            :       else
<span class="lineNum">    9197 </span><span class="lineCov">        216 :         ix86_expand_unary_operator (NOT, SImode, &amp;operands[3]);</span>
<span class="lineNum">    9198 </span><span class="lineCov">        432 :     }</span>
<span class="lineNum">    9199 </span><span class="lineCov">        432 :   else if (operands[5] != const0_rtx)</span>
<span class="lineNum">    9200 </span><span class="lineCov">        648 :     ix86_expand_binary_operator (&lt;CODE&gt;, SImode, &amp;operands[3]);</span>
<span class="lineNum">    9201 </span>            :   DONE;
<span class="lineNum">    9202 </span>            : })
<span class="lineNum">    9203 </span>            : 
<span class="lineNum">    9204 </span><span class="lineCov">        216 : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;_1&quot;</span>
<span class="lineNum">    9205 </span><span class="lineCov">        216 :   [(set (match_operand:SWI248 0 &quot;nonimmediate_operand&quot; &quot;=r,rm&quot;)</span>
<span class="lineNum">    9206 </span><span class="lineCov">       1758 :         (any_or:SWI248</span>
<span class="lineNum">    9207 </span><span class="lineCov">       1758 :          (match_operand:SWI248 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;)</span>
<span class="lineNum">    9208 </span><span class="lineCov">       1974 :          (match_operand:SWI248 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;,r&lt;i&gt;&quot;)))</span>
<span class="lineNum">    9209 </span><span class="lineCov">        216 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9210 </span><span class="lineCov">    1666610 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    9211 </span><span class="lineCov">      11219 :   &quot;&lt;logic&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<a name="9212"><span class="lineNum">    9212 </span><span class="lineCov">      68542 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span></a>
<span class="lineNum">    9213 </span><span class="lineCov">      68542 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9214 </span><span class="lineCov">     279802 : </span>
<span class="lineNum">    9215 </span><span class="lineCov">     278536 : (define_insn_and_split &quot;*iordi_1_bts&quot;</span>
<span class="lineNum">    9216 </span><span class="lineCov">      46482 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=rm&quot;)</span>
<span class="lineNum">    9217 </span><span class="lineCov">       1266 :         (ior:DI</span>
<span class="lineNum">    9218 </span><span class="lineCov">        216 :          (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    9219 </span><span class="lineCov">      27628 :          (match_operand:DI 2 &quot;const_int_operand&quot; &quot;n&quot;)))</span>
<span class="lineNum">    9220 </span><span class="lineCov">      28678 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9221 </span><span class="lineCov">      52887 :   &quot;TARGET_64BIT &amp;&amp; TARGET_USE_BT</span>
<span class="lineNum">    9222 </span><span class="lineCov">      51016 :    &amp;&amp; ix86_binary_operator_ok (IOR, DImode, operands)</span>
<span class="lineNum">    9223 </span><span class="lineCov">      23605 :    &amp;&amp; IN_RANGE (exact_log2 (INTVAL (operands[2])), 31, 63)&quot;</span>
<span class="lineNum">    9224 </span><span class="lineCov">      18509 :   &quot;#&quot;</span>
<span class="lineNum">    9225 </span><span class="lineCov">       1201 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9226 </span><span class="lineCov">       2342 :   [(parallel [(set (zero_extract:DI (match_dup 0)</span>
<span class="lineNum">    9227 </span><span class="lineCov">      19331 :                                     (const_int 1)</span>
<span class="lineNum">    9228 </span><span class="lineCov">     140362 :                                     (match_dup 3))</span>
<span class="lineNum">    9229 </span><span class="lineCov">      57889 :                    (const_int 1))</span>
<span class="lineNum">    9230 </span><span class="lineCov">       9553 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    9231 </span><span class="lineCov">       1934 :   &quot;operands[3] = GEN_INT (exact_log2 (INTVAL (operands[2])));&quot;</span>
<span class="lineNum">    9232 </span><span class="lineCov">       4884 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    9233 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">    9234 </span><span class="lineCov">        215 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    9235 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    9236 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9237 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;*xordi_1_btc&quot;</span>
<span class="lineNum">    9238 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=rm&quot;)</span>
<span class="lineNum">    9239 </span><span class="lineNoCov">          0 :         (xor:DI</span>
<span class="lineNum">    9240 </span><span class="lineNoCov">          0 :          (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    9241 </span><span class="lineNoCov">          0 :          (match_operand:DI 2 &quot;const_int_operand&quot; &quot;n&quot;)))</span>
<span class="lineNum">    9242 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9243 </span><span class="lineCov">      69432 :   &quot;TARGET_64BIT &amp;&amp; TARGET_USE_BT</span>
<span class="lineNum">    9244 </span><span class="lineCov">     134958 :    &amp;&amp; ix86_binary_operator_ok (XOR, DImode, operands)</span>
<span class="lineNum">    9245 </span><span class="lineCov">      62234 :    &amp;&amp; IN_RANGE (exact_log2 (INTVAL (operands[2])), 31, 63)&quot;</span>
<span class="lineNum">    9246 </span><span class="lineCov">     114328 :   &quot;#&quot;</span>
<span class="lineNum">    9247 </span><span class="lineCov">       6941 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9248 </span><span class="lineCov">       7616 :   [(parallel [(set (zero_extract:DI (match_dup 0)</span>
<span class="lineNum">    9249 </span><span class="lineCov">       4052 :                                     (const_int 1)</span>
<span class="lineNum">    9250 </span><span class="lineCov">     144441 :                                     (match_dup 3))</span>
<span class="lineNum">    9251 </span><span class="lineCov">      18569 :                    (not:DI (zero_extract:DI (match_dup 0)</span>
<span class="lineNum">    9252 </span><span class="lineCov">      37714 :                                             (const_int 1)</span>
<span class="lineNum">    9253 </span><span class="lineCov">       9188 :                                             (match_dup 3))))</span>
<span class="lineNum">    9254 </span><span class="lineCov">      18870 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    9255 </span><span class="lineCov">         26 :   &quot;operands[3] = GEN_INT (exact_log2 (INTVAL (operands[2])));&quot;</span>
<span class="lineNum">    9256 </span><span class="lineCov">         26 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    9257 </span>            :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)
<span class="lineNum">    9258 </span><span class="lineNoCov">          0 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">    9259 </span><span class="lineCov">         26 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">    9260 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9261 </span>            : ;; See comment for addsi_1_zext why we do use nonimmediate_operand
<span class="lineNum">    9262 </span>            : (define_insn &quot;*&lt;code&gt;si_1_zext&quot;
<span class="lineNum">    9263 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    9264 </span>            :         (zero_extend:DI
<span class="lineNum">    9265 </span>            :          (any_or:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)
<span class="lineNum">    9266 </span><span class="lineCov">         26 :                     (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))))</span>
<span class="lineNum">    9267 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9268 </span><span class="lineCov">        534 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, SImode, operands)&quot;</span>
<span class="lineNum">    9269 </span><span class="lineCov">       6898 :   &quot;&lt;logic&gt;{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    9270 </span><span class="lineCov">        212 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9271 </span><span class="lineCov">        212 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    9272 </span><span class="lineCov">        823 : </span>
<span class="lineNum">    9273 </span><span class="lineCov">        823 : (define_insn &quot;*&lt;code&gt;si_1_zext_imm&quot;</span>
<span class="lineNum">    9274 </span><span class="lineCov">       2210 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    9275 </span><span class="lineCov">       1450 :         (any_or:DI</span>
<span class="lineNum">    9276 </span><span class="lineCov">         26 :          (zero_extend:DI (match_operand:SI 1 &quot;register_operand&quot; &quot;%0&quot;))</span>
<span class="lineNum">    9277 </span><span class="lineCov">         26 :          (match_operand:DI 2 &quot;x86_64_zext_immediate_operand&quot; &quot;Z&quot;)))</span>
<span class="lineNum">    9278 </span><span class="lineCov">         26 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9279 </span><span class="lineCov">         84 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, SImode, operands)&quot;</span>
<span class="lineNum">    9280 </span><span class="lineCov">      50650 :   &quot;&lt;logic&gt;{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    9281 </span><span class="lineCov">         20 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9282 </span><span class="lineCov">         20 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    9283 </span><span class="lineCov">      64541 : </span>
<span class="lineNum">    9284 </span><span class="lineCov">       8121 : (define_insn &quot;*&lt;code&gt;qi_1&quot;</span>
<span class="lineNum">    9285 </span><span class="lineCov">      18892 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=q,m,r&quot;)</span>
<span class="lineNum">    9286 </span><span class="lineCov">      15719 :         (any_or:QI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;%0,0,0&quot;)</span>
<span class="lineNum">    9287 </span><span class="lineCov">      53696 :                    (match_operand:QI 2 &quot;general_operand&quot; &quot;qmn,qn,rn&quot;)))</span>
<span class="lineNum">    9288 </span><span class="lineCov">      59593 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9289 </span><span class="lineCov">     277155 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, QImode, operands)&quot;</span>
<span class="lineNum">    9290 </span><span class="lineCov">      49793 :   &quot;@</span>
<span class="lineNum">    9291 </span><span class="lineCov">      40757 :    &lt;logic&gt;{b}\t{%2, %0|%0, %2}</span>
<span class="lineNum">    9292 </span><span class="lineCov">      74532 :    &lt;logic&gt;{b}\t{%2, %0|%0, %2}</span>
<span class="lineNum">    9293 </span><span class="lineCov">      41272 :    &lt;logic&gt;{l}\t{%k2, %k0|%k0, %k2}&quot;</span>
<span class="lineNum">    9294 </span><span class="lineCov">        128 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9295 </span><span class="lineCov">     359634 :    (set_attr &quot;mode&quot; &quot;QI,QI,SI&quot;)</span>
<span class="lineNum">    9296 </span>            :    ;; Potential partial reg stall on alternative 2.
<span class="lineNum">    9297 </span><span class="lineCov">       2724 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    9298 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    9299 </span><span class="lineNoCov">          0 :               (symbol_ref &quot;!TARGET_PARTIAL_REG_STALL&quot;)]</span>
<span class="lineNum">    9300 </span><span class="lineCov">        770 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    9301 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9302 </span><span class="lineNoCov">          0 : (define_insn &quot;*&lt;code&gt;qi_1_slp&quot;</span>
<span class="lineNum">    9303 </span><span class="lineNoCov">          0 :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+q,m&quot;))</span>
<span class="lineNum">    9304 </span><span class="lineNoCov">          0 :         (any_or:QI (match_dup 0)</span>
<span class="lineNum">    9305 </span><span class="lineCov">        224 :                    (match_operand:QI 1 &quot;general_operand&quot; &quot;qmn,qn&quot;)))</span>
<span class="lineNum">    9306 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9307 </span><span class="lineCov">       1129 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9308 </span><span class="lineCov">       5127 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    9309 </span><span class="lineCov">      11054 :   &quot;&lt;logic&gt;{b}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9310 </span><span class="lineCov">       5127 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    9311 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    9312 </span><span class="lineCov">       8609 : </span>
<span class="lineNum">    9313 </span><span class="lineCov">       3462 : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;_2&quot;</span>
<span class="lineNum">    9314 </span><span class="lineCov">       8577 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    9315 </span><span class="lineCov">       5115 :         (compare (any_or:SWI</span>
<span class="lineNum">    9316 </span><span class="lineCov">     298590 :                   (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0,0&quot;)</span>
<span class="lineNum">    9317 </span><span class="lineCov">      24989 :                   (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;,&lt;r&gt;&lt;i&gt;&quot;))</span>
<span class="lineNum">    9318 </span><span class="lineCov">      23770 :                  (const_int 0)))</span>
<span class="lineNum">    9319 </span><span class="lineCov">       1725 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;,&lt;r&gt;m&quot;)</span>
<span class="lineNum">    9320 </span><span class="lineCov">       6820 :         (any_or:SWI (match_dup 1) (match_dup 2)))]</span>
<a name="9321"><span class="lineNum">    9321 </span><span class="lineCov">     284149 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span></a>
<span class="lineNum">    9322 </span><span class="lineCov">      12770 :    &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    9323 </span><span class="lineCov">     694800 :   &quot;&lt;logic&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    9324 </span><span class="lineCov">       5127 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9325 </span><span class="lineCov">     275326 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9326 </span><span class="lineCov">     279346 : </span>
<span class="lineNum">    9327 </span><span class="lineCov">      15470 : ;; See comment for addsi_1_zext why we do use nonimmediate_operand</span>
<span class="lineNum">    9328 </span><span class="lineCov">     694784 : ;; ??? Special case for immediate operand is missing - it is tricky.</span>
<span class="lineNum">    9329 </span><span class="lineCov">     694784 : (define_insn &quot;*&lt;code&gt;si_2_zext&quot;</span>
<span class="lineNum">    9330 </span><span class="lineCov">     694784 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    9331 </span><span class="lineCov">     690444 :         (compare (any_or:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    9332 </span><span class="lineCov">       4354 :                             (match_operand:SI 2 &quot;x86_64_general_operand&quot; &quot;rme&quot;))</span>
<span class="lineNum">    9333 </span><span class="lineCov">      12594 :                  (const_int 0)))</span>
<span class="lineNum">    9334 </span><span class="lineCov">      17714 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    9335 </span><span class="lineCov">      17642 :         (zero_extend:DI (any_or:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">    9336 </span><span class="lineCov">      14594 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    9337 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, SImode, operands)&quot;</span>
<span class="lineNum">    9338 </span><span class="lineCov">        245 :   &quot;&lt;logic&gt;{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    9339 </span><span class="lineCov">       1444 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9340 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    9341 </span><span class="lineCov">        181 : </span>
<span class="lineNum">    9342 </span><span class="lineCov">        181 : (define_insn &quot;*&lt;code&gt;si_2_zext_imm&quot;</span>
<span class="lineNum">    9343 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    9344 </span><span class="lineNoCov">          0 :         (compare (any_or:SI</span>
<span class="lineNum">    9345 </span><span class="lineCov">         57 :                   (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    9346 </span><span class="lineCov">      90818 :                   (match_operand:SI 2 &quot;x86_64_zext_immediate_operand&quot; &quot;Z&quot;))</span>
<span class="lineNum">    9347 </span><span class="lineCov">        550 :                  (const_int 0)))</span>
<span class="lineNum">    9348 </span><span class="lineCov">       1716 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    9349 </span><span class="lineCov">       5719 :         (any_or:DI (zero_extend:DI (match_dup 1)) (match_dup 2)))]</span>
<span class="lineNum">    9350 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    9351 </span><span class="lineCov">       4003 :    &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, SImode, operands)&quot;</span>
<span class="lineNum">    9352 </span><span class="lineCov">       3402 :   &quot;&lt;logic&gt;{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">    9353 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9354 </span><span class="lineCov">       3402 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    9355 </span><span class="lineCov">        601 : </span>
<span class="lineNum">    9356 </span><span class="lineCov">  902299411 : (define_insn &quot;*&lt;code&gt;qi_2_slp&quot;</span>
<span class="lineNum">    9357 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    9358 </span><span class="lineCov">  902299411 :         (compare (any_or:QI (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+q,qm&quot;)</span>
<span class="lineNum">    9359 </span><span class="lineCov">        245 :                             (match_operand:QI 1 &quot;general_operand&quot; &quot;qmn,qn&quot;))</span>
<span class="lineNum">    9360 </span><span class="lineCov">  902299055 :                  (const_int 0)))</span>
<span class="lineNum">    9361 </span><span class="lineCov">        245 :    (set (strict_low_part (match_dup 0))</span>
<span class="lineNum">    9362 </span><span class="lineCov">       1200 :         (any_or:QI (match_dup 0) (match_dup 1)))]</span>
<span class="lineNum">    9363 </span><span class="lineCov">       1200 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9364 </span><span class="lineCov">       1200 :    &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    9365 </span><span class="lineCov">       1200 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">    9366 </span><span class="lineCov">       2402 :   &quot;&lt;logic&gt;{b}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">    9367 </span><span class="lineCov">       1200 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    9368 </span><span class="lineCov">       1200 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    9369 </span><span class="lineCov">       1801 : </span>
<span class="lineNum">    9370 </span><span class="lineCov">       1801 : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;_3&quot;</span>
<span class="lineNum">    9371 </span><span class="lineCov">       1801 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    9372 </span><span class="lineCov">        601 :         (compare (any_or:SWI</span>
<span class="lineNum">    9373 </span><span class="lineCov">       1801 :                   (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    9374 </span><span class="lineCov">       1801 :                   (match_operand:SWI 2 &quot;&lt;general_operand&gt;&quot; &quot;&lt;g&gt;&quot;))</span>
<span class="lineNum">    9375 </span><span class="lineCov">        601 :                  (const_int 0)))</span>
<span class="lineNum">    9376 </span><span class="lineCov">        601 :    (clobber (match_scratch:SWI 0 &quot;=&lt;r&gt;&quot;))]</span>
<span class="lineNum">    9377 </span><span class="lineCov">       7301 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    9378 </span><span class="lineCov">      37096 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">    9379 </span><span class="lineCov">       1835 :   &quot;&lt;logic&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">    9380 </span><span class="lineCov">      17736 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9381 </span><span class="lineCov">      17736 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9382 </span><span class="lineCov">      14042 : </span>
<span class="lineNum">    9383 </span><span class="lineCov">      22103 : (define_insn &quot;*&lt;code&gt;qi_ext_1&quot;</span>
<span class="lineNum">    9384 </span><span class="lineCov">      51171 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q,Q&quot;)</span>
<span class="lineNum">    9385 </span><span class="lineCov">        601 :                          (const_int 8)</span>
<span class="lineNum">    9386 </span><span class="lineCov">      80609 :                          (const_int 8))</span>
<span class="lineNum">    9387 </span><span class="lineCov">        601 :         (subreg:SI</span>
<span class="lineNum">    9388 </span><span class="lineCov">      80008 :           (any_or:QI</span>
<span class="lineNum">    9389 </span><span class="lineCov">      80008 :             (subreg:QI</span>
<span class="lineNum">    9390 </span><span class="lineCov">      13062 :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;0,0&quot;)</span>
<span class="lineNum">    9391 </span><span class="lineCov">      80008 :                                (const_int 8)</span>
<span class="lineNum">    9392 </span>            :                                (const_int 8)) 0)
<span class="lineNum">    9393 </span><span class="lineCov">      13122 :             (match_operand:QI 2 &quot;general_operand&quot; &quot;QnBc,m&quot;)) 0))</span>
<span class="lineNum">    9394 </span><span class="lineCov">       6591 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9395 </span><span class="lineCov">      17935 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9396 </span><span class="lineCov">      13122 :    /* FIXME: without this LRA can't reload this pattern, see PR82524.  */</span>
<span class="lineNum">    9397 </span><span class="lineCov">      18069 :    &amp;&amp; rtx_equal_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">    9398 </span><span class="lineCov">      13062 :   &quot;&lt;logic&gt;{b}\t{%2, %h0|%h0, %2}&quot;</span>
<span class="lineNum">    9399 </span><span class="lineCov">      13080 :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)</span>
<span class="lineNum">    9400 </span><span class="lineCov">       6549 :    (set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9401 </span><span class="lineCov">       6553 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    9402 </span><span class="lineCov">       6533 : </span>
<span class="lineNum">    9403 </span><span class="lineCov">         54 : (define_insn &quot;*&lt;code&gt;qi_ext_2&quot;</span>
<span class="lineNum">    9404 </span><span class="lineCov">          2 :   [(set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q&quot;)</span>
<span class="lineNum">    9405 </span>            :                          (const_int 8)
<span class="lineNum">    9406 </span><span class="lineCov">         96 :                          (const_int 8))</span>
<span class="lineNum">    9407 </span><span class="lineCov">         96 :         (subreg:SI</span>
<span class="lineNum">    9408 </span><span class="lineCov">         96 :           (any_or:QI</span>
<span class="lineNum">    9409 </span><span class="lineCov">         96 :             (subreg:QI</span>
<span class="lineNum">    9410 </span><span class="lineCov">         96 :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">    9411 </span><span class="lineCov">         96 :                                (const_int 8)</span>
<span class="lineNum">    9412 </span><span class="lineCov">         96 :                                (const_int 8)) 0)</span>
<span class="lineNum">    9413 </span><span class="lineCov">       6627 :             (subreg:QI</span>
<span class="lineNum">    9414 </span><span class="lineCov">       6627 :               (zero_extract:SI (match_operand 2 &quot;ext_register_operand&quot; &quot;Q&quot;)</span>
<span class="lineNum">    9415 </span><span class="lineCov">       6531 :                                (const_int 8)</span>
<span class="lineNum">    9416 </span>            :                                (const_int 8)) 0)) 0))
<span class="lineNum">    9417 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9418 </span><span class="lineCov">         99 :   &quot;(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9419 </span>            :    /* FIXME: without this LRA can't reload this pattern, see PR82524.  */
<span class="lineNum">    9420 </span><span class="lineNoCov">          0 :    &amp;&amp; (rtx_equal_p (operands[0], operands[1])</span>
<span class="lineNum">    9421 </span><span class="lineCov">       4155 :        || rtx_equal_p (operands[0], operands[2]))&quot;</span>
<span class="lineNum">    9422 </span><span class="lineCov">          2 :   &quot;&lt;logic&gt;{b}\t{%h2, %h0|%h0, %h2}&quot;</span>
<span class="lineNum">    9423 </span><span class="lineCov">       4155 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">    9424 </span><span class="lineCov">       4243 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    9425 </span><span class="lineCov">       9704 : </span>
<span class="lineNum">    9426 </span><span class="lineCov">       4295 : ;; Convert wide OR instructions with immediate operand to shorter QImode</span>
<span class="lineNum">    9427 </span><span class="lineCov">      11409 : ;; equivalents when possible.</span>
<span class="lineNum">    9428 </span><span class="lineCov">      12795 : ;; Don't do the splitting with memory operands, since it introduces risk</span>
<span class="lineNum">    9429 </span><span class="lineCov">      16810 : ;; of memory mismatch stalls.  We may want to do the splitting for optimizing</span>
<a name="9430"><span class="lineNum">    9430 </span><span class="lineCov">       7386 : ;; for size, but that can (should?) be handled by generic code instead.</span></a>
<span class="lineNum">    9431 </span><span class="lineCov">       7390 : (define_split</span>
<span class="lineNum">    9432 </span><span class="lineCov">      10398 :   [(set (match_operand:SWI248 0 &quot;QIreg_operand&quot;)</span>
<span class="lineNum">    9433 </span><span class="lineCov">      10394 :         (any_or:SWI248 (match_operand:SWI248 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    9434 </span><span class="lineCov">       7246 :                        (match_operand:SWI248 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">    9435 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9436 </span><span class="lineCov">     544591 :    &quot;reload_completed</span>
<span class="lineNum">    9437 </span><span class="lineCov">      76948 :     &amp;&amp; (!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9438 </span><span class="lineCov">      76948 :     &amp;&amp; !(INTVAL (operands[2]) &amp; ~(255 &lt;&lt; 8))&quot;</span>
<span class="lineNum">    9439 </span><span class="lineCov">       4826 :   [(parallel</span>
<span class="lineNum">    9440 </span><span class="lineCov">     769493 :      [(set (zero_extract:SI (match_dup 0)</span>
<span class="lineNum">    9441 </span><span class="lineCov">     612252 :                             (const_int 8)</span>
<span class="lineNum">    9442 </span><span class="lineCov">     108828 :                             (const_int 8))</span>
<span class="lineNum">    9443 </span><span class="lineCov">        152 :            (subreg:SI</span>
<span class="lineNum">    9444 </span><span class="lineCov">        152 :              (any_or:QI</span>
<span class="lineNum">    9445 </span><span class="lineCov">        152 :                (subreg:QI</span>
<span class="lineNum">    9446 </span>            :                  (zero_extract:SI (match_dup 1)
<span class="lineNum">    9447 </span>            :                                   (const_int 8)
<span class="lineNum">    9448 </span>            :                                   (const_int 8)) 0)
<span class="lineNum">    9449 </span>            :                (match_dup 2)) 0))
<span class="lineNum">    9450 </span>            :       (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    9451 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">    9452 </span>            :   operands[0] = gen_lowpart (SImode, operands[0]);
<span class="lineNum">    9453 </span>            :   operands[1] = gen_lowpart (SImode, operands[1]);
<span class="lineNum">    9454 </span><span class="lineNoCov">          0 :   operands[2] = gen_int_mode (INTVAL (operands[2]) &gt;&gt; 8, QImode);</span>
<span class="lineNum">    9455 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    9456 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9457 </span>            : ;; Since OR can be encoded with sign extended immediate, this is only
<span class="lineNum">    9458 </span>            : ;; profitable when 7th bit is set.
<span class="lineNum">    9459 </span>            : (define_split
<span class="lineNum">    9460 </span>            :   [(set (match_operand:SWI248 0 &quot;any_QIreg_operand&quot;)
<span class="lineNum">    9461 </span>            :         (any_or:SWI248 (match_operand:SWI248 1 &quot;general_operand&quot;)
<span class="lineNum">    9462 </span><span class="lineNoCov">          0 :                        (match_operand:SWI248 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">    9463 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9464 </span>            :    &quot;reload_completed
<span class="lineNum">    9465 </span><span class="lineCov">      79965 :     &amp;&amp; (!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    9466 </span><span class="lineCov">      67646 :     &amp;&amp; !(INTVAL (operands[2]) &amp; ~255)</span>
<span class="lineNum">    9467 </span><span class="lineCov">      12303 :     &amp;&amp; (INTVAL (operands[2]) &amp; 128)&quot;</span>
<span class="lineNum">    9468 </span><span class="lineCov">     107792 :   [(parallel [(set (strict_low_part (match_dup 0))</span>
<span class="lineNum">    9469 </span><span class="lineCov">       1036 :                    (any_or:QI (match_dup 1)</span>
<span class="lineNum">    9470 </span><span class="lineNoCov">          0 :                               (match_dup 2)))</span>
<span class="lineNum">    9471 </span><span class="lineCov">      97491 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    9472 </span><span class="lineCov">     194987 : {</span>
<span class="lineNum">    9473 </span><span class="lineCov">      56331 :   operands[0] = gen_lowpart (QImode, operands[0]);</span>
<span class="lineNum">    9474 </span><span class="lineCov">     153817 :   operands[1] = gen_lowpart (QImode, operands[1]);</span>
<span class="lineNum">    9475 </span>            :   operands[2] = gen_int_mode (INTVAL (operands[2]), QImode);
<span class="lineNum">    9476 </span>            : })
<span class="lineNum">    9477 </span>            : 
<span class="lineNum">    9478 </span>            : (define_expand &quot;xorqi_ext_1_cc&quot;
<span class="lineNum">    9479 </span>            :   [(parallel [
<span class="lineNum">    9480 </span>            :      (set (reg:CCNO FLAGS_REG)
<span class="lineNum">    9481 </span>            :           (compare:CCNO
<span class="lineNum">    9482 </span>            :             (xor:QI
<span class="lineNum">    9483 </span>            :               (subreg:QI
<span class="lineNum">    9484 </span>            :                 (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot;)
<span class="lineNum">    9485 </span>            :                                  (const_int 8)
<span class="lineNum">    9486 </span>            :                                  (const_int 8)) 0)
<span class="lineNum">    9487 </span>            :               (match_operand 2 &quot;const_int_operand&quot;))
<span class="lineNum">    9488 </span>            :             (const_int 0)))
<span class="lineNum">    9489 </span>            :      (set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot;)
<span class="lineNum">    9490 </span>            :                            (const_int 8)
<span class="lineNum">    9491 </span>            :                            (const_int 8))
<span class="lineNum">    9492 </span>            :           (subreg:SI
<span class="lineNum">    9493 </span>            :             (xor:QI
<span class="lineNum">    9494 </span>            :               (subreg:QI
<span class="lineNum">    9495 </span>            :                 (zero_extract:SI (match_dup 1)
<span class="lineNum">    9496 </span>            :                                  (const_int 8)
<span class="lineNum">    9497 </span>            :                                  (const_int 8)) 0)
<span class="lineNum">    9498 </span>            :             (match_dup 2)) 0))])])
<span class="lineNum">    9499 </span>            : 
<span class="lineNum">    9500 </span>            : (define_insn &quot;*xorqi_ext_1_cc&quot;
<span class="lineNum">    9501 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">    9502 </span>            :         (compare
<span class="lineNum">    9503 </span>            :           (xor:QI
<span class="lineNum">    9504 </span>            :             (subreg:QI
<span class="lineNum">    9505 </span>            :               (zero_extract:SI (match_operand 1 &quot;ext_register_operand&quot; &quot;0,0&quot;)
<span class="lineNum">    9506 </span>            :                                (const_int 8)
<span class="lineNum">    9507 </span>            :                                (const_int 8)) 0)
<span class="lineNum">    9508 </span>            :             (match_operand:QI 2 &quot;general_operand&quot; &quot;QnBc,m&quot;))
<span class="lineNum">    9509 </span>            :           (const_int 0)))
<span class="lineNum">    9510 </span>            :    (set (zero_extract:SI (match_operand 0 &quot;ext_register_operand&quot; &quot;+Q,Q&quot;)
<span class="lineNum">    9511 </span>            :                          (const_int 8)
<span class="lineNum">    9512 </span>            :                          (const_int 8))
<span class="lineNum">    9513 </span>            :         (subreg:SI
<span class="lineNum">    9514 </span>            :           (xor:QI
<span class="lineNum">    9515 </span>            :             (subreg:QI
<span class="lineNum">    9516 </span>            :               (zero_extract:SI (match_dup 1)
<span class="lineNum">    9517 </span>            :                                (const_int 8)
<span class="lineNum">    9518 </span>            :                                (const_int 8)) 0)
<span class="lineNum">    9519 </span>            :           (match_dup 2)) 0))]
<span class="lineNum">    9520 </span><span class="lineNoCov">          0 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    9521 </span>            :    /* FIXME: without this LRA can't reload this pattern, see PR82524.  */
<span class="lineNum">    9522 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">    9523 </span><span class="lineCov">       1342 :   &quot;xor{b}\t{%2, %h0|%h0, %2}&quot;</span>
<span class="lineNum">    9524 </span>            :   [(set_attr &quot;isa&quot; &quot;*,nox64&quot;)
<span class="lineNum">    9525 </span>            :    (set_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">    9526 </span><span class="lineCov">       8916 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">    9527 </span><span class="lineCov">       8916 : </span>
<span class="lineNum">    9528 </span>            : ;; Negation instructions
<span class="lineNum">    9529 </span><span class="lineCov">        538 : </span>
<span class="lineNum">    9530 </span><span class="lineCov">        538 : (define_expand &quot;neg&lt;mode&gt;2&quot;</span>
<span class="lineNum">    9531 </span><span class="lineCov">        538 :   [(set (match_operand:SDWIM 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9532 </span>            :         (neg:SDWIM (match_operand:SDWIM 1 &quot;nonimmediate_operand&quot;)))]
<span class="lineNum">    9533 </span><span class="lineCov">         20 :   &quot;&quot;</span>
<a name="9534"><span class="lineNum">    9534 </span><span class="lineCov">         20 :   &quot;ix86_expand_unary_operator (NEG, &lt;MODE&gt;mode, operands); DONE;&quot;)</span></a>
<span class="lineNum">    9535 </span>            : 
<span class="lineNum">    9536 </span><span class="lineCov">         20 : (define_insn_and_split &quot;*neg&lt;dwi&gt;2_doubleword&quot;</span>
<span class="lineNum">    9537 </span><span class="lineCov">         20 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;nonimmediate_operand&quot; &quot;=ro&quot;)</span>
<span class="lineNum">    9538 </span><span class="lineCov">         20 :         (neg:&lt;DWI&gt; (match_operand:&lt;DWI&gt; 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">    9539 </span><span class="lineCov">         20 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9540 </span><span class="lineCov">      86872 :   &quot;ix86_unary_operator_ok (NEG, &lt;DWI&gt;mode, operands)&quot;</span>
<span class="lineNum">    9541 </span><span class="lineCov">         20 :   &quot;#&quot;</span>
<span class="lineNum">    9542 </span>            :   &quot;reload_completed&quot;
<span class="lineNum">    9543 </span><span class="lineCov">         20 :   [(parallel</span>
<span class="lineNum">    9544 </span><span class="lineCov">         20 :     [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">    9545 </span>            :           (compare:CCZ (neg:DWIH (match_dup 1)) (const_int 0)))
<span class="lineNum">    9546 </span><span class="lineNoCov">          0 :      (set (match_dup 0) (neg:DWIH (match_dup 1)))])</span>
<span class="lineNum">    9547 </span><span class="lineNoCov">          0 :    (parallel</span>
<span class="lineNum">    9548 </span>            :     [(set (match_dup 2)
<span class="lineNum">    9549 </span>            :           (plus:DWIH (plus:DWIH (ltu:DWIH (reg:CC FLAGS_REG) (const_int 0))
<a name="9550"><span class="lineNum">    9550 </span>            :                                 (match_dup 3))</a>
<span class="lineNum">    9551 </span>            :                      (const_int 0)))
<span class="lineNum">    9552 </span>            :      (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">    9553 </span>            :    (parallel
<span class="lineNum">    9554 </span>            :     [(set (match_dup 2)
<span class="lineNum">    9555 </span>            :           (neg:DWIH (match_dup 2)))
<span class="lineNum">    9556 </span>            :      (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    9557 </span>            :   &quot;split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 2, &amp;operands[0], &amp;operands[2]);&quot;)
<span class="lineNum">    9558 </span>            : 
<span class="lineNum">    9559 </span>            : (define_insn &quot;*neg&lt;mode&gt;2_1&quot;
<span class="lineNum">    9560 </span>            :   [(set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)
<span class="lineNum">    9561 </span>            :         (neg:SWI (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)))
<span class="lineNum">    9562 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9563 </span><span class="lineCov">     161296 :   &quot;ix86_unary_operator_ok (NEG, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    9564 </span><span class="lineCov">       1281 :   &quot;neg{&lt;imodesuffix&gt;}\t%0&quot;</span>
<span class="lineNum">    9565 </span><span class="lineCov">      17482 :   [(set_attr &quot;type&quot; &quot;negnot&quot;)</span>
<span class="lineNum">    9566 </span><span class="lineCov">      17482 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9567 </span><span class="lineCov">      22184 : </span>
<span class="lineNum">    9568 </span><span class="lineCov">      22184 : ;; Combine is quite creative about this pattern.</span>
<span class="lineNum">    9569 </span><span class="lineCov">       7772 : (define_insn &quot;*negsi2_1_zext&quot;</span>
<span class="lineNum">    9570 </span><span class="lineCov">       2332 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    9571 </span><span class="lineCov">       4629 :         (lshiftrt:DI</span>
<span class="lineNum">    9572 </span><span class="lineCov">      35851 :           (neg:DI (ashift:DI (match_operand:DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    9573 </span><span class="lineCov">      29387 :                              (const_int 32)))</span>
<span class="lineNum">    9574 </span><span class="lineCov">      51316 :         (const_int 32)))</span>
<span class="lineNum">    9575 </span><span class="lineCov">       6464 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9576 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; ix86_unary_operator_ok (NEG, SImode, operands)&quot;</span>
<span class="lineNum">    9577 </span><span class="lineNoCov">          0 :   &quot;neg{l}\t%k0&quot;</span>
<span class="lineNum">    9578 </span><span class="lineCov">       6464 :   [(set_attr &quot;type&quot; &quot;negnot&quot;)</span>
<span class="lineNum">    9579 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    9580 </span><span class="lineCov">     347342 : </span>
<span class="lineNum">    9581 </span><span class="lineCov">     703067 : ;; The problem with neg is that it does not perform (compare x 0),</span>
<span class="lineNum">    9582 </span><span class="lineCov">     703067 : ;; it really performs (compare 0 x), which leaves us with the zero</span>
<span class="lineNum">    9583 </span><span class="lineCov">       3082 : ;; flag being the only useful item.</span>
<span class="lineNum">    9584 </span><span class="lineCov">     699985 : </span>
<span class="lineNum">    9585 </span><span class="lineCov">        305 : (define_insn &quot;*neg&lt;mode&gt;2_cmpz&quot;</span>
<span class="lineNum">    9586 </span><span class="lineCov">     687381 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">    9587 </span><span class="lineCov">     359088 :         (compare:CCZ</span>
<span class="lineNum">    9588 </span><span class="lineCov">       9876 :           (neg:SWI (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">    9589 </span><span class="lineCov">     328672 :                    (const_int 0)))</span>
<span class="lineNum">    9590 </span><span class="lineCov">        305 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">    9591 </span><span class="lineNoCov">          0 :         (neg:SWI (match_dup 1)))]</span>
<span class="lineNum">    9592 </span><span class="lineCov">       2121 :   &quot;ix86_unary_operator_ok (NEG, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    9593 </span><span class="lineCov">       5243 :   &quot;neg{&lt;imodesuffix&gt;}\t%0&quot;</span>
<span class="lineNum">    9594 </span><span class="lineCov">     337864 :   [(set_attr &quot;type&quot; &quot;negnot&quot;)</span>
<span class="lineNum">    9595 </span><span class="lineCov">       5243 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9596 </span><span class="lineCov">     339985 : </span>
<span class="lineNum">    9597 </span><span class="lineCov">       7059 : (define_insn &quot;*negsi2_cmpz_zext&quot;</span>
<span class="lineNum">    9598 </span><span class="lineCov">     337864 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">    9599 </span><span class="lineCov">     337864 :         (compare:CCZ</span>
<span class="lineNum">    9600 </span><span class="lineCov">     332926 :           (lshiftrt:DI</span>
<span class="lineNum">    9601 </span><span class="lineNoCov">          0 :             (neg:DI (ashift:DI</span>
<span class="lineNum">    9602 </span><span class="lineCov">       1053 :                       (match_operand:DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    9603 </span><span class="lineCov">       1053 :                       (const_int 32)))</span>
<span class="lineNum">    9604 </span>            :             (const_int 32))
<span class="lineNum">    9605 </span><span class="lineCov">        494 :           (const_int 0)))</span>
<span class="lineNum">    9606 </span><span class="lineCov">        494 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    9607 </span><span class="lineCov">       1129 :         (lshiftrt:DI (neg:DI (ashift:DI (match_dup 1)</span>
<span class="lineNum">    9608 </span><span class="lineCov">       2258 :                                         (const_int 32)))</span>
<span class="lineNum">    9609 </span><span class="lineCov">       2258 :                      (const_int 32)))]</span>
<span class="lineNum">    9610 </span><span class="lineCov">       3387 :   &quot;TARGET_64BIT &amp;&amp; ix86_unary_operator_ok (NEG, SImode, operands)&quot;</span>
<span class="lineNum">    9611 </span><span class="lineNoCov">          0 :   &quot;neg{l}\t%k0&quot;</span>
<span class="lineNum">    9612 </span>            :   [(set_attr &quot;type&quot; &quot;negnot&quot;)
<span class="lineNum">    9613 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    9614 </span><span class="lineCov">       2352 : </span>
<span class="lineNum">    9615 </span><span class="lineCov">       2352 : ;; Negate with jump on overflow.</span>
<span class="lineNum">    9616 </span><span class="lineCov">       6161 : (define_expand &quot;negv&lt;mode&gt;3&quot;</span>
<span class="lineNum">    9617 </span><span class="lineCov">       6161 :   [(parallel [(set (reg:CCO FLAGS_REG)</span>
<span class="lineNum">    9618 </span><span class="lineCov">       6067 :                    (ne:CCO (match_operand:SWI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">    9619 </span><span class="lineCov">       2279 :                            (match_dup 3)))</span>
<span class="lineNum">    9620 </span><span class="lineCov">       2279 :               (set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    9621 </span><span class="lineCov">       1150 :                    (neg:SWI (match_dup 1)))])</span>
<span class="lineNum">    9622 </span><span class="lineCov">       1150 :    (set (pc) (if_then_else</span>
<span class="lineNum">    9623 </span>            :                (eq (reg:CCO FLAGS_REG) (const_int 0))
<span class="lineNum">    9624 </span><span class="lineCov">       2217 :                (label_ref (match_operand 2))</span>
<span class="lineNum">    9625 </span><span class="lineCov">        963 :                (pc)))]</span>
<span class="lineNum">    9626 </span><span class="lineCov">       1254 :   &quot;&quot;</span>
<span class="lineNum">    9627 </span><span class="lineCov">       1289 : {</span>
<span class="lineNum">    9628 </span><span class="lineCov">       1199 :   operands[3]</span>
<span class="lineNum">    9629 </span><span class="lineCov">       1129 :     = gen_int_mode (HOST_WIDE_INT_1U &lt;&lt; (GET_MODE_BITSIZE (&lt;MODE&gt;mode) - 1),</span>
<span class="lineNum">    9630 </span><span class="lineCov">       1254 :                     &lt;MODE&gt;mode);</span>
<span class="lineNum">    9631 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">    9632 </span><span class="lineCov">       1254 : </span>
<span class="lineNum">    9633 </span>            : (define_insn &quot;*negv&lt;mode&gt;3&quot;
<span class="lineNum">    9634 </span>            :   [(set (reg:CCO FLAGS_REG)
<span class="lineNum">    9635 </span><span class="lineNoCov">          0 :         (ne:CCO (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    9636 </span><span class="lineCov">        658 :                 (match_operand:SWI 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">    9637 </span>            :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)
<span class="lineNum">    9638 </span><span class="lineCov">        658 :         (neg:SWI (match_dup 1)))]</span>
<span class="lineNum">    9639 </span><span class="lineCov">       2942 :   &quot;ix86_unary_operator_ok (NEG, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">    9640 </span><span class="lineCov">       3216 :    &amp;&amp; mode_signbit_p (&lt;MODE&gt;mode, operands[2])&quot;</span>
<span class="lineNum">    9641 </span><span class="lineCov">       1330 :   &quot;neg{&lt;imodesuffix&gt;}\t%0&quot;</span>
<span class="lineNum">    9642 </span><span class="lineCov">        658 :   [(set_attr &quot;type&quot; &quot;negnot&quot;)</span>
<span class="lineNum">    9643 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9644 </span><span class="lineCov">       2417 : </span>
<span class="lineNum">    9645 </span><span class="lineCov">       1759 : ;; Changing of sign for FP values is doable using integer unit too.</span>
<span class="lineNum">    9646 </span><span class="lineCov">       4181 : </span>
<span class="lineNum">    9647 </span>            : (define_expand &quot;&lt;code&gt;&lt;mode&gt;2&quot;
<span class="lineNum">    9648 </span>            :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot;)
<span class="lineNum">    9649 </span>            :         (absneg:X87MODEF (match_operand:X87MODEF 1 &quot;register_operand&quot;)))]
<span class="lineNum">    9650 </span>            :   &quot;TARGET_80387 || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;
<span class="lineNum">    9651 </span>            :   &quot;ix86_expand_fp_absneg_operator (&lt;CODE&gt;, &lt;MODE&gt;mode, operands); DONE;&quot;)
<span class="lineNum">    9652 </span>            : 
<span class="lineNum">    9653 </span>            : (define_insn &quot;*absneg&lt;mode&gt;2&quot;
<span class="lineNum">    9654 </span>            :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=Yv,Yv,f,!r&quot;)
<span class="lineNum">    9655 </span>            :         (match_operator:MODEF 3 &quot;absneg_operator&quot;
<span class="lineNum">    9656 </span>            :           [(match_operand:MODEF 1 &quot;register_operand&quot; &quot;0,Yv,0,0&quot;)]))
<span class="lineNum">    9657 </span>            :    (use (match_operand:&lt;ssevecmode&gt; 2 &quot;nonimmediate_operand&quot; &quot;Yvm,0,X,X&quot;))
<span class="lineNum">    9658 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9659 </span><span class="lineCov">      11287 :   &quot;TARGET_80387 || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">    9660 </span><span class="lineCov">      62494 :   &quot;#&quot;</span>
<span class="lineNum">    9661 </span><span class="lineNoCov">          0 :   [(set (attr &quot;enabled&quot;)</span>
<span class="lineNum">    9662 </span><span class="lineNoCov">          0 :      (if_then_else</span>
<span class="lineNum">    9663 </span><span class="lineCov">      32522 :        (match_test (&quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;))</span>
<span class="lineNum">    9664 </span><span class="lineCov">      32522 :        (if_then_else</span>
<span class="lineNum">    9665 </span><span class="lineCov">      32522 :          (eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">    9666 </span><span class="lineCov">       3104 :          (symbol_ref &quot;TARGET_MIX_SSE_I387&quot;)</span>
<a name="9667"><span class="lineNum">    9667 </span><span class="lineCov">      15615 :          (symbol_ref &quot;true&quot;))</span></a>
<span class="lineNum">    9668 </span><span class="lineNoCov">          0 :        (if_then_else</span>
<span class="lineNum">    9669 </span><span class="lineCov">      26452 :          (eq_attr &quot;alternative&quot; &quot;2,3&quot;)</span>
<span class="lineNum">    9670 </span>            :          (symbol_ref &quot;true&quot;)
<span class="lineNum">    9671 </span><span class="lineCov">       1396 :          (symbol_ref &quot;false&quot;))))])</span>
<span class="lineNum">    9672 </span>            : 
<span class="lineNum">    9673 </span>            : (define_insn &quot;*absnegxf2_i387&quot;
<span class="lineNum">    9674 </span><span class="lineCov">       1396 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f,!r&quot;)</span>
<span class="lineNum">    9675 </span><span class="lineCov">       1396 :         (match_operator:XF 3 &quot;absneg_operator&quot;</span>
<span class="lineNum">    9676 </span><span class="lineCov">       1396 :           [(match_operand:XF 1 &quot;register_operand&quot; &quot;0,0&quot;)]))</span>
<span class="lineNum">    9677 </span><span class="lineCov">       1396 :    (use (match_operand 2))</span>
<span class="lineNum">    9678 </span><span class="lineCov">       1396 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9679 </span><span class="lineCov">       1396 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    9680 </span><span class="lineNoCov">          0 :   &quot;#&quot;)</span>
<span class="lineNum">    9681 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9682 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;code&gt;tf2&quot;</span>
<span class="lineNum">    9683 </span><span class="lineCov">       5809 :   [(set (match_operand:TF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    9684 </span><span class="lineCov">       5809 :         (absneg:TF (match_operand:TF 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">    9685 </span><span class="lineCov">       5809 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    9686 </span><span class="lineCov">        500 :   &quot;ix86_expand_fp_absneg_operator (&lt;CODE&gt;, TFmode, operands); DONE;&quot;)</span>
<span class="lineNum">    9687 </span><span class="lineCov">      28289 : </span>
<span class="lineNum">    9688 </span><span class="lineCov">        315 : (define_insn &quot;*absnegtf2_sse&quot;</span>
<span class="lineNum">    9689 </span>            :   [(set (match_operand:TF 0 &quot;register_operand&quot; &quot;=Yv,Yv&quot;)
<span class="lineNum">    9690 </span><span class="lineCov">      25371 :         (match_operator:TF 3 &quot;absneg_operator&quot;</span>
<span class="lineNum">    9691 </span><span class="lineCov">      25056 :           [(match_operand:TF 1 &quot;register_operand&quot; &quot;0,Yv&quot;)]))</span>
<span class="lineNum">    9692 </span><span class="lineCov">       4212 :    (use (match_operand:TF 2 &quot;nonimmediate_operand&quot; &quot;Yvm,0&quot;))</span>
<span class="lineNum">    9693 </span><span class="lineCov">      25371 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9694 </span><span class="lineCov">      27947 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">    9695 </span><span class="lineCov">      31837 :   &quot;#&quot;)</span>
<span class="lineNum">    9696 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9697 </span><span class="lineCov">        315 : ;; Splitters for fp abs and neg.</span>
<span class="lineNum">    9698 </span><span class="lineCov">       2106 : </span>
<span class="lineNum">    9699 </span><span class="lineCov">       2701 : (define_split</span>
<span class="lineNum">    9700 </span><span class="lineCov">       2701 :   [(set (match_operand 0 &quot;fp_register_operand&quot;)</span>
<span class="lineNum">    9701 </span><span class="lineCov">       2701 :         (match_operator 1 &quot;absneg_operator&quot; [(match_dup 0)]))</span>
<a name="9702"><span class="lineNum">    9702 </span><span class="lineCov">       2721 :    (use (match_operand 2))</span></a>
<span class="lineNum">    9703 </span><span class="lineCov">       2721 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9704 </span><span class="lineNoCov">          0 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    9705 </span><span class="lineNoCov">          0 :   [(set (match_dup 0) (match_op_dup 1 [(match_dup 0)]))])</span>
<span class="lineNum">    9706 </span><span class="lineCov">         12 : </span>
<span class="lineNum">    9707 </span><span class="lineCov">      32214 : (define_split</span>
<span class="lineNum">    9708 </span><span class="lineCov">      32214 :   [(set (match_operand 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">    9709 </span>            :         (match_operator 3 &quot;absneg_operator&quot;
<span class="lineNum">    9710 </span><span class="lineCov">      16143 :           [(match_operand 1 &quot;register_operand&quot;)]))</span>
<span class="lineNum">    9711 </span><span class="lineCov">      16143 :    (use (match_operand 2 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    9712 </span><span class="lineCov">      16143 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9713 </span><span class="lineCov">      16143 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    9714 </span><span class="lineCov">      18208 :   [(set (match_dup 0) (match_dup 3))]</span>
<span class="lineNum">    9715 </span><span class="lineCov">      16143 : {</span>
<span class="lineNum">    9716 </span><span class="lineCov">      16143 :   machine_mode mode = GET_MODE (operands[0]);</span>
<span class="lineNum">    9717 </span><span class="lineCov">      16143 :   machine_mode vmode = GET_MODE (operands[2]);</span>
<span class="lineNum">    9718 </span><span class="lineCov">      16112 :   rtx tmp;</span>
<span class="lineNum">    9719 </span><span class="lineCov">      16112 : </span>
<span class="lineNum">    9720 </span><span class="lineCov">      21532 :   operands[0] = lowpart_subreg (vmode, operands[0], mode);</span>
<span class="lineNum">    9721 </span>            :   operands[1] = lowpart_subreg (vmode, operands[1], mode);
<span class="lineNum">    9722 </span><span class="lineCov">          3 :   if (operands_match_p (operands[0], operands[2]))</span>
<span class="lineNum">    9723 </span><span class="lineCov">          3 :     std::swap (operands[1], operands[2]);</span>
<span class="lineNum">    9724 </span><span class="lineCov">          3 :   if (GET_CODE (operands[3]) == ABS)</span>
<span class="lineNum">    9725 </span><span class="lineCov">          6 :     tmp = gen_rtx_AND (vmode, operands[1], operands[2]);</span>
<span class="lineNum">    9726 </span><span class="lineCov">       2109 :   else</span>
<span class="lineNum">    9727 </span>            :     tmp = gen_rtx_XOR (vmode, operands[1], operands[2]);
<span class="lineNum">    9728 </span>            :   operands[3] = tmp;
<span class="lineNum">    9729 </span>            : })
<span class="lineNum">    9730 </span>            : 
<span class="lineNum">    9731 </span>            : (define_split
<span class="lineNum">    9732 </span><span class="lineCov">       2106 :   [(set (match_operand:SF 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">    9733 </span><span class="lineCov">       2106 :         (match_operator:SF 1 &quot;absneg_operator&quot; [(match_dup 0)]))</span>
<span class="lineNum">    9734 </span><span class="lineCov">       2106 :    (use (match_operand:V4SF 2))</span>
<span class="lineNum">    9735 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9736 </span><span class="lineCov">          3 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    9737 </span><span class="lineCov">          3 :   [(parallel [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    9738 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">    9739 </span><span class="lineCov">      16197 : {</span>
<span class="lineNum">    9740 </span><span class="lineCov">      27568 :   rtx tmp;</span>
<span class="lineNum">    9741 </span>            :   operands[0] = gen_lowpart (SImode, operands[0]);
<span class="lineNum">    9742 </span><span class="lineCov">       1793 :   if (GET_CODE (operands[1]) == ABS)</span>
<span class="lineNum">    9743 </span><span class="lineCov">       1881 :     {</span>
<span class="lineNum">    9744 </span><span class="lineCov">       1881 :       tmp = gen_int_mode (0x7fffffff, SImode);</span>
<span class="lineNum">    9745 </span><span class="lineCov">         92 :       tmp = gen_rtx_AND (SImode, operands[0], tmp);</span>
<span class="lineNum">    9746 </span><span class="lineCov">       1881 :     }</span>
<span class="lineNum">    9747 </span><span class="lineCov">       1791 :   else</span>
<span class="lineNum">    9748 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    9749 </span><span class="lineCov">       1791 :       tmp = gen_int_mode (0x80000000, SImode);</span>
<span class="lineNum">    9750 </span><span class="lineCov">         88 :       tmp = gen_rtx_XOR (SImode, operands[0], tmp);</span>
<span class="lineNum">    9751 </span>            :     }
<span class="lineNum">    9752 </span>            :   operands[1] = tmp;
<span class="lineNum">    9753 </span>            : })
<span class="lineNum">    9754 </span>            : 
<span class="lineNum">    9755 </span>            : (define_split
<span class="lineNum">    9756 </span>            :   [(set (match_operand:DF 0 &quot;general_reg_operand&quot;)
<span class="lineNum">    9757 </span>            :         (match_operator:DF 1 &quot;absneg_operator&quot; [(match_dup 0)]))
<span class="lineNum">    9758 </span>            :    (use (match_operand 2))
<span class="lineNum">    9759 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">    9760 </span><span class="lineCov">          2 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    9761 </span><span class="lineCov">          2 :   [(parallel [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    9762 </span><span class="lineCov">       1033 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    9763 </span><span class="lineCov">      17140 : {</span>
<span class="lineNum">    9764 </span><span class="lineCov">      20239 :   rtx tmp;</span>
<span class="lineNum">    9765 </span><span class="lineCov">      16195 :   if (TARGET_64BIT)</span>
<span class="lineNum">    9766 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">    9767 </span><span class="lineNoCov">          0 :       tmp = gen_lowpart (DImode, operands[0]);</span>
<span class="lineNum">    9768 </span><span class="lineNoCov">          0 :       tmp = gen_rtx_ZERO_EXTRACT (DImode, tmp, const1_rtx, GEN_INT (63));</span>
<span class="lineNum">    9769 </span><span class="lineCov">       1033 :       operands[0] = tmp;</span>
<span class="lineNum">    9770 </span><span class="lineCov">       1033 : </span>
<span class="lineNum">    9771 </span><span class="lineCov">       1033 :       if (GET_CODE (operands[1]) == ABS)</span>
<span class="lineNum">    9772 </span><span class="lineCov">       1033 :         tmp = const0_rtx;</span>
<span class="lineNum">    9773 </span><span class="lineCov">       1033 :       else</span>
<span class="lineNum">    9774 </span><span class="lineCov">       1033 :         tmp = gen_rtx_NOT (DImode, tmp);</span>
<span class="lineNum">    9775 </span><span class="lineCov">       1033 :     }</span>
<span class="lineNum">    9776 </span><span class="lineCov">       1033 :   else</span>
<span class="lineNum">    9777 </span>            :     {
<span class="lineNum">    9778 </span><span class="lineCov">       1033 :       operands[0] = gen_highpart (SImode, operands[0]);</span>
<span class="lineNum">    9779 </span>            :       if (GET_CODE (operands[1]) == ABS)
<span class="lineNum">    9780 </span>            :         {
<span class="lineNum">    9781 </span>            :           tmp = gen_int_mode (0x7fffffff, SImode);
<span class="lineNum">    9782 </span>            :           tmp = gen_rtx_AND (SImode, operands[0], tmp);
<span class="lineNum">    9783 </span>            :         }
<span class="lineNum">    9784 </span>            :       else
<span class="lineNum">    9785 </span>            :         {
<span class="lineNum">    9786 </span><span class="lineCov">      18361 :           tmp = gen_int_mode (0x80000000, SImode);</span>
<span class="lineNum">    9787 </span>            :           tmp = gen_rtx_XOR (SImode, operands[0], tmp);
<span class="lineNum">    9788 </span><span class="lineCov">       1033 :         }</span>
<span class="lineNum">    9789 </span>            :     }
<span class="lineNum">    9790 </span>            :   operands[1] = tmp;
<span class="lineNum">    9791 </span>            : })
<span class="lineNum">    9792 </span>            : 
<span class="lineNum">    9793 </span>            : (define_split
<span class="lineNum">    9794 </span>            :   [(set (match_operand:XF 0 &quot;general_reg_operand&quot;)
<span class="lineNum">    9795 </span>            :         (match_operator:XF 1 &quot;absneg_operator&quot; [(match_dup 0)]))
<span class="lineNum">    9796 </span>            :    (use (match_operand 2))
<span class="lineNum">    9797 </span><span class="lineCov">       1033 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">    9798 </span><span class="lineCov">       1033 :   &quot;reload_completed&quot;</span>
<span class="lineNum">    9799 </span><span class="lineCov">       1033 :   [(parallel [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">    9800 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">    9801 </span>            : {
<span class="lineNum">    9802 </span><span class="lineCov">         24 :   rtx tmp;</span>
<span class="lineNum">    9803 </span><span class="lineCov">         24 :   operands[0] = gen_rtx_REG (SImode,</span>
<span class="lineNum">    9804 </span><span class="lineCov">      20000 :                              REGNO (operands[0]) + (TARGET_64BIT ? 1 : 2));</span>
<span class="lineNum">    9805 </span><span class="lineCov">         24 :   if (GET_CODE (operands[1]) == ABS)</span>
<span class="lineNum">    9806 </span><span class="lineCov">         24 :     {</span>
<span class="lineNum">    9807 </span><span class="lineCov">      19055 :       tmp = GEN_INT (0x7fff);</span>
<span class="lineNum">    9808 </span><span class="lineCov">      19055 :       tmp = gen_rtx_AND (SImode, operands[0], tmp);</span>
<span class="lineNum">    9809 </span><span class="lineCov">      20000 :     }</span>
<span class="lineNum">    9810 </span><span class="lineCov">        945 :   else</span>
<span class="lineNum">    9811 </span><span class="lineCov">      20000 :     {</span>
<span class="lineNum">    9812 </span><span class="lineCov">      18361 :       tmp = GEN_INT (0x8000);</span>
<span class="lineNum">    9813 </span><span class="lineCov">        945 :       tmp = gen_rtx_XOR (SImode, operands[0], tmp);</span>
<span class="lineNum">    9814 </span><span class="lineCov">        945 :     }</span>
<span class="lineNum">    9815 </span><span class="lineCov">        945 :   operands[1] = tmp;</span>
<span class="lineNum">    9816 </span>            : })
<span class="lineNum">    9817 </span>            : 
<span class="lineNum">    9818 </span>            : ;; Conditionalize these after reload. If they match before reload, we
<span class="lineNum">    9819 </span>            : ;; lose the clobber and ability to use integer instructions.
<span class="lineNum">    9820 </span>            : 
<span class="lineNum">    9821 </span><span class="lineCov">       1843 : (define_insn &quot;*&lt;code&gt;&lt;mode&gt;2_1&quot;</span>
<span class="lineNum">    9822 </span>            :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot; &quot;=f&quot;)
<span class="lineNum">    9823 </span>            :         (absneg:X87MODEF (match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;0&quot;)))]
<span class="lineNum">    9824 </span><span class="lineCov">       9875 :   &quot;TARGET_80387</span>
<span class="lineNum">    9825 </span>            :    &amp;&amp; (reload_completed
<span class="lineNum">    9826 </span><span class="lineCov">      43196 :        || !(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH))&quot;</span>
<span class="lineNum">    9827 </span><span class="lineCov">      24052 :   &quot;f&lt;absneg_mnemonic&gt;&quot;</span>
<span class="lineNum">    9828 </span>            :   [(set_attr &quot;type&quot; &quot;fsgn&quot;)
<span class="lineNum">    9829 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">    9830 </span><span class="lineCov">      36089 : </span>
<span class="lineNum">    9831 </span><span class="lineCov">      36089 : (define_insn &quot;*&lt;code&gt;extendsfdf2&quot;</span>
<span class="lineNum">    9832 </span>            :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=f&quot;)
<a name="9833"><span class="lineNum">    9833 </span><span class="lineCov">      35436 :         (absneg:DF (float_extend:DF</span></a>
<span class="lineNum">    9834 </span><span class="lineCov">      35436 :                      (match_operand:SF 1 &quot;register_operand&quot; &quot;0&quot;))))]</span>
<span class="lineNum">    9835 </span><span class="lineCov">      35436 :   &quot;TARGET_80387 &amp;&amp; (!TARGET_SSE_MATH || TARGET_MIX_SSE_I387)&quot;</span>
<span class="lineNum">    9836 </span><span class="lineCov">      68871 :   &quot;f&lt;absneg_mnemonic&gt;&quot;</span>
<span class="lineNum">    9837 </span>            :   [(set_attr &quot;type&quot; &quot;fsgn&quot;)
<span class="lineNum">    9838 </span>            :    (set_attr &quot;mode&quot; &quot;DF&quot;)])
<span class="lineNum">    9839 </span><span class="lineCov">        455 : </span>
<span class="lineNum">    9840 </span><span class="lineNoCov">          0 : (define_insn &quot;*&lt;code&gt;extend&lt;mode&gt;xf2&quot;</span>
<span class="lineNum">    9841 </span>            :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)
<span class="lineNum">    9842 </span><span class="lineCov">        455 :         (absneg:XF (float_extend:XF</span>
<span class="lineNum">    9843 </span><span class="lineCov">        455 :                      (match_operand:MODEF 1 &quot;register_operand&quot; &quot;0&quot;))))]</span>
<span class="lineNum">    9844 </span><span class="lineCov">        455 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">    9845 </span><span class="lineNoCov">          0 :   &quot;f&lt;absneg_mnemonic&gt;&quot;</span>
<span class="lineNum">    9846 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;fsgn&quot;)</span>
<span class="lineNum">    9847 </span><span class="lineCov">        455 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">    9848 </span><span class="lineCov">        170 : </span>
<span class="lineNum">    9849 </span><span class="lineCov">        170 : ;; Copysign instructions</span>
<span class="lineNum">    9850 </span><span class="lineCov">      16102 : </span>
<span class="lineNum">    9851 </span><span class="lineCov">      16102 : (define_mode_iterator CSGNMODE [SF DF TF])</span>
<a name="9852"><span class="lineNum">    9852 </span><span class="lineNoCov">          0 : (define_mode_attr CSGNVMODE [(SF &quot;V4SF&quot;) (DF &quot;V2DF&quot;) (TF &quot;TF&quot;)])</span></a>
<span class="lineNum">    9853 </span><span class="lineCov">      16102 : </span>
<span class="lineNum">    9854 </span><span class="lineCov">       4228 : (define_expand &quot;copysign&lt;mode&gt;3&quot;</span>
<span class="lineNum">    9855 </span><span class="lineCov">      16102 :   [(match_operand:CSGNMODE 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    9856 </span><span class="lineCov">      16102 :    (match_operand:CSGNMODE 1 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">    9857 </span><span class="lineCov">      16102 :    (match_operand:CSGNMODE 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">    9858 </span><span class="lineCov">       6672 :   &quot;(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">    9859 </span><span class="lineCov">      20330 :    || (TARGET_SSE &amp;&amp; (&lt;MODE&gt;mode == TFmode))&quot;</span>
<span class="lineNum">    9860 </span><span class="lineCov">      11728 :   &quot;ix86_expand_copysign (operands); DONE;&quot;)</span>
<span class="lineNum">    9861 </span><span class="lineCov">        969 : </span>
<span class="lineNum">    9862 </span><span class="lineCov">       8638 : (define_insn_and_split &quot;copysign&lt;mode&gt;3_const&quot;</span>
<span class="lineNum">    9863 </span><span class="lineCov">      32276 :   [(set (match_operand:CSGNMODE 0 &quot;register_operand&quot; &quot;=Yv&quot;)</span>
<span class="lineNum">    9864 </span><span class="lineCov">        969 :         (unspec:CSGNMODE</span>
<span class="lineNum">    9865 </span><span class="lineCov">      17071 :           [(match_operand:&lt;CSGNVMODE&gt; 1 &quot;vector_move_operand&quot; &quot;YvmC&quot;)</span>
<span class="lineNum">    9866 </span><span class="lineCov">      17071 :            (match_operand:CSGNMODE 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">    9867 </span><span class="lineCov">      32204 :            (match_operand:&lt;CSGNVMODE&gt; 3 &quot;nonimmediate_operand&quot; &quot;Yvm&quot;)]</span>
<span class="lineNum">    9868 </span><span class="lineCov">      32227 :           UNSPEC_COPYSIGN))]</span>
<span class="lineNum">    9869 </span><span class="lineCov">     364881 :   &quot;(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">    9870 </span><span class="lineCov">      39621 :    || (TARGET_SSE &amp;&amp; (&lt;MODE&gt;mode == TFmode))&quot;</span>
<span class="lineNum">    9871 </span><span class="lineCov">         23 :   &quot;#&quot;</span>
<span class="lineNum">    9872 </span><span class="lineCov">      62706 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9873 </span><span class="lineCov">      39381 :   [(const_int 0)]</span>
<span class="lineNum">    9874 </span><span class="lineCov">      64563 :   &quot;ix86_split_copysign_const (operands); DONE;&quot;)</span>
<span class="lineNum">    9875 </span><span class="lineCov">      64560 : </span>
<span class="lineNum">    9876 </span><span class="lineCov">      23276 : (define_insn &quot;copysign&lt;mode&gt;3_var&quot;</span>
<span class="lineNum">    9877 </span><span class="lineCov">      39375 :   [(set (match_operand:CSGNMODE 0 &quot;register_operand&quot; &quot;=Yv,Yv,Yv,Yv,Yv&quot;)</span>
<a name="9878"><span class="lineNum">    9878 </span><span class="lineCov">      17005 :         (unspec:CSGNMODE</span></a>
<a name="9879"><span class="lineNum">    9879 </span><span class="lineCov">        903 :           [(match_operand:CSGNMODE 2 &quot;register_operand&quot;       &quot;Yv,0,0,Yv,Yv&quot;)</span></a>
<span class="lineNum">    9880 </span><span class="lineNoCov">          0 :            (match_operand:CSGNMODE 3 &quot;register_operand&quot;       &quot;1,1,Yv,1,Yv&quot;)</span>
<span class="lineNum">    9881 </span><span class="lineCov">         34 :            (match_operand:&lt;CSGNVMODE&gt; 4</span>
<span class="lineNum">    9882 </span><span class="lineCov">     147897 :              &quot;nonimmediate_operand&quot; &quot;X,Yvm,Yvm,0,0&quot;)</span>
<span class="lineNum">    9883 </span><span class="lineCov">     147897 :            (match_operand:&lt;CSGNVMODE&gt; 5</span>
<a name="9884"><span class="lineNum">    9884 </span><span class="lineCov">          9 :              &quot;nonimmediate_operand&quot; &quot;0,Yvm,1,Yvm,1&quot;)]</span></a>
<span class="lineNum">    9885 </span><span class="lineCov">          6 :           UNSPEC_COPYSIGN))</span>
<span class="lineNum">    9886 </span><span class="lineNoCov">          0 :    (clobber (match_scratch:&lt;CSGNVMODE&gt; 1 &quot;=Yv,Yv,Yv,Yv,Yv&quot;))]</span>
<span class="lineNum">    9887 </span><span class="lineCov">       1363 :   &quot;(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">    9888 </span><span class="lineCov">         87 :    || (TARGET_SSE &amp;&amp; (&lt;MODE&gt;mode == TFmode))&quot;</span>
<span class="lineNum">    9889 </span><span class="lineCov">        290 :   &quot;#&quot;)</span>
<span class="lineNum">    9890 </span><span class="lineCov">        354 : </span>
<span class="lineNum">    9891 </span><span class="lineCov">        351 : (define_split</span>
<span class="lineNum">    9892 </span><span class="lineCov">        870 :   [(set (match_operand:CSGNMODE 0 &quot;register_operand&quot;)</span>
<span class="lineNum">    9893 </span><span class="lineCov">        870 :         (unspec:CSGNMODE</span>
<span class="lineNum">    9894 </span><span class="lineCov">       1311 :           [(match_operand:CSGNMODE 2 &quot;register_operand&quot;)</span>
<span class="lineNum">    9895 </span><span class="lineCov">        615 :            (match_operand:CSGNMODE 3 &quot;register_operand&quot;)</span>
<span class="lineNum">    9896 </span><span class="lineCov">        262 :            (match_operand:&lt;CSGNVMODE&gt; 4)</span>
<span class="lineNum">    9897 </span><span class="lineCov">     131246 :            (match_operand:&lt;CSGNVMODE&gt; 5)]</span>
<span class="lineNum">    9898 </span><span class="lineCov">     151436 :           UNSPEC_COPYSIGN))</span>
<span class="lineNum">    9899 </span><span class="lineCov">         44 :    (clobber (match_scratch:&lt;CSGNVMODE&gt; 1))]</span>
<span class="lineNum">    9900 </span><span class="lineCov">       1473 :   &quot;((SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">    9901 </span><span class="lineCov">        109 :     || (TARGET_SSE &amp;&amp; (&lt;MODE&gt;mode == TFmode)))</span>
<span class="lineNum">    9902 </span><span class="lineCov">        228 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9903 </span><span class="lineCov">        302 :   [(const_int 0)]</span>
<span class="lineNum">    9904 </span><span class="lineCov">        615 :   &quot;ix86_split_copysign_var (operands); DONE;&quot;)</span>
<span class="lineNum">    9905 </span><span class="lineCov">        224 : </span>
<span class="lineNum">    9906 </span><span class="lineCov">        549 : ;; One complement instructions</span>
<span class="lineNum">    9907 </span><span class="lineCov">        548 : </span>
<span class="lineNum">    9908 </span><span class="lineCov">        886 : (define_expand &quot;one_cmpl&lt;mode&gt;2&quot;</span>
<span class="lineNum">    9909 </span><span class="lineCov">        237 :   [(set (match_operand:SWIM1248x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9910 </span><span class="lineCov">   10849748 :         (not:SWIM1248x (match_operand:SWIM1248x 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">    9911 </span><span class="lineCov">   10849748 :   &quot;&quot;</span>
<span class="lineNum">    9912 </span><span class="lineCov">   10849748 :   &quot;ix86_expand_unary_operator (NOT, &lt;MODE&gt;mode, operands); DONE;&quot;)</span>
<a name="9913"><span class="lineNum">    9913 </span><span class="lineCov">          2 : </span></a>
<a name="9914"><span class="lineNum">    9914 </span><span class="lineCov">      42971 : (define_insn_and_split &quot;*one_cmpldi2_doubleword&quot;</span></a>
<span class="lineNum">    9915 </span><span class="lineCov">      42973 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=rm&quot;)</span>
<span class="lineNum">    9916 </span><span class="lineNoCov">          0 :         (not:DI (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)))]</span>
<span class="lineNum">    9917 </span><span class="lineCov">      41517 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_STV &amp;&amp; TARGET_SSE2</span>
<span class="lineNum">    9918 </span><span class="lineCov">      55823 :    &amp;&amp; ix86_unary_operator_ok (NOT, DImode, operands)&quot;</span>
<span class="lineNum">    9919 </span><span class="lineCov">      32735 :   &quot;#&quot;</span>
<span class="lineNum">    9920 </span><span class="lineCov">        584 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">    9921 </span><span class="lineCov">      43286 :   [(set (match_dup 0)</span>
<span class="lineNum">    9922 </span><span class="lineCov">  105248206 :         (not:SI (match_dup 1)))</span>
<span class="lineNum">    9923 </span><span class="lineCov">       8286 :    (set (match_dup 2)</span>
<span class="lineNum">    9924 </span><span class="lineCov">   25346923 :         (not:SI (match_dup 3)))]</span>
<span class="lineNum">    9925 </span><span class="lineCov">   24680968 :   &quot;split_double_mode (DImode, &amp;operands[0], 2, &amp;operands[0], &amp;operands[2]);&quot;)</span>
<span class="lineNum">    9926 </span><span class="lineCov">   14324146 : </span>
<span class="lineNum">    9927 </span><span class="lineCov">   30886413 : (define_insn &quot;*one_cmpl&lt;mode&gt;2_1&quot;</span>
<a name="9928"><span class="lineNum">    9928 </span><span class="lineCov">     665957 :   [(set (match_operand:SWI248 0 &quot;nonimmediate_operand&quot; &quot;=rm&quot;)</span></a>
<span class="lineNum">    9929 </span><span class="lineCov">     668545 :         (not:SWI248 (match_operand:SWI248 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)))]</span>
<span class="lineNum">    9930 </span><span class="lineCov">     160900 :   &quot;ix86_unary_operator_ok (NOT, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    9931 </span><span class="lineCov">        398 :   &quot;not{&lt;imodesuffix&gt;}\t%0&quot;</span>
<span class="lineNum">    9932 </span><span class="lineCov">     665959 :   [(set_attr &quot;type&quot; &quot;negnot&quot;)</span>
<span class="lineNum">    9933 </span><span class="lineCov">     665959 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9934 </span><span class="lineCov">     671809 : </span>
<span class="lineNum">    9935 </span><span class="lineCov">       5852 : ;; ??? Currently never generated - xor is used instead.</span>
<span class="lineNum">    9936 </span><span class="lineCov">       5843 : (define_insn &quot;*one_cmplsi2_1_zext&quot;</span>
<span class="lineNum">    9937 </span><span class="lineCov">       5843 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">    9938 </span><span class="lineCov">      10733 :         (zero_extend:DI</span>
<span class="lineNum">    9939 </span><span class="lineCov">    1490243 :           (not:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;))))]</span>
<span class="lineNum">    9940 </span><span class="lineCov">     824372 :   &quot;TARGET_64BIT &amp;&amp; ix86_unary_operator_ok (NOT, SImode, operands)&quot;</span>
<span class="lineNum">    9941 </span><span class="lineCov">     824560 :   &quot;not{l}\t%k0&quot;</span>
<span class="lineNum">    9942 </span><span class="lineCov">     665957 :   [(set_attr &quot;type&quot; &quot;negnot&quot;)</span>
<span class="lineNum">    9943 </span><span class="lineCov">     665957 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">    9944 </span><span class="lineCov">     666295 : </span>
<span class="lineNum">    9945 </span><span class="lineCov">     666295 : (define_insn &quot;*one_cmplqi2_1&quot;</span>
<span class="lineNum">    9946 </span><span class="lineCov">     239366 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=qm,r&quot;)</span>
<span class="lineNum">    9947 </span><span class="lineCov">     239492 :         (not:QI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;0,0&quot;)))]</span>
<span class="lineNum">    9948 </span><span class="lineCov">     573757 :   &quot;ix86_unary_operator_ok (NOT, QImode, operands)&quot;</span>
<span class="lineNum">    9949 </span><span class="lineCov">       1509 :   &quot;@</span>
<span class="lineNum">    9950 </span><span class="lineCov">     563873 :    not{b}\t%0</span>
<span class="lineNum">    9951 </span><span class="lineCov">       9880 :    not{l}\t%k0&quot;</span>
<span class="lineNum">    9952 </span><span class="lineCov">       9880 :   [(set_attr &quot;type&quot; &quot;negnot&quot;)</span>
<span class="lineNum">    9953 </span><span class="lineCov">       9880 :    (set_attr &quot;mode&quot; &quot;QI,SI&quot;)</span>
<span class="lineNum">    9954 </span><span class="lineNoCov">          0 :    ;; Potential partial reg stall on alternative 1.</span>
<span class="lineNum">    9955 </span><span class="lineNoCov">          0 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">    9956 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">    9957 </span><span class="lineNoCov">          0 :               (symbol_ref &quot;!TARGET_PARTIAL_REG_STALL&quot;)]</span>
<span class="lineNum">    9958 </span><span class="lineCov">       4536 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">    9959 </span><span class="lineCov">       4536 : </span>
<span class="lineNum">    9960 </span><span class="lineNoCov">          0 : (define_insn &quot;*one_cmpl&lt;mode&gt;2_2&quot;</span>
<span class="lineNum">    9961 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    9962 </span>            :         (compare (not:SWI (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;))
<span class="lineNum">    9963 </span><span class="lineCov">     877377 :                  (const_int 0)))</span>
<span class="lineNum">    9964 </span><span class="lineNoCov">          0 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">    9965 </span><span class="lineNoCov">          0 :         (not:SWI (match_dup 1)))]</span>
<span class="lineNum">    9966 </span><span class="lineNoCov">          0 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    9967 </span><span class="lineCov">         40 :    &amp;&amp; ix86_unary_operator_ok (NOT, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">    9968 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">    9969 </span><span class="lineCov">     877377 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">    9970 </span><span class="lineCov">     889177 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">    9971 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9972 </span><span class="lineCov">         40 : (define_split</span>
<span class="lineNum">    9973 </span><span class="lineCov">     877377 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">    9974 </span><span class="lineCov">     889177 :         (match_operator 2 &quot;compare_operator&quot;</span>
<span class="lineNum">    9975 </span><span class="lineCov">     889177 :           [(not:SWI (match_operand:SWI 3 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">    9976 </span><span class="lineCov">     889177 :            (const_int 0)]))</span>
<span class="lineNum">    9977 </span><span class="lineCov">     889177 :    (set (match_operand:SWI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">    9978 </span><span class="lineCov">     889177 :         (not:SWI (match_dup 3)))]</span>
<span class="lineNum">    9979 </span><span class="lineCov">      11817 :   &quot;ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">    9980 </span><span class="lineCov">      11800 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">    9981 </span><span class="lineCov">     877394 :                    (match_op_dup 2 [(xor:SWI (match_dup 3) (const_int -1))</span>
<span class="lineNum">    9982 </span><span class="lineCov">     877377 :                                     (const_int 0)]))</span>
<span class="lineNum">    9983 </span><span class="lineCov">         17 :               (set (match_dup 1)</span>
<span class="lineNum">    9984 </span><span class="lineCov">         17 :                    (xor:SWI (match_dup 3) (const_int -1)))])])</span>
<span class="lineNum">    9985 </span><span class="lineCov">         17 : </span>
<span class="lineNum">    9986 </span><span class="lineCov">         17 : ;; ??? Currently never generated - xor is used instead.</span>
<span class="lineNum">    9987 </span><span class="lineCov">    1454346 : (define_insn &quot;*one_cmplsi2_2_zext&quot;</span>
<span class="lineNum">    9988 </span><span class="lineCov">    1454312 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">    9989 </span>            :         (compare (not:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;))
<span class="lineNum">    9990 </span>            :                  (const_int 0)))
<span class="lineNum">    9991 </span>            :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">    9992 </span><span class="lineCov">    1364115 :         (zero_extend:DI (not:SI (match_dup 1))))]</span>
<span class="lineNum">    9993 </span><span class="lineCov">    1364115 :   &quot;TARGET_64BIT &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">    9994 </span><span class="lineCov">    1364115 :    &amp;&amp; ix86_unary_operator_ok (NOT, SImode, operands)&quot;</span>
<span class="lineNum">    9995 </span><span class="lineCov">      35538 :   &quot;#&quot;</span>
<span class="lineNum">    9996 </span>            :   [(set_attr &quot;type&quot; &quot;alu1&quot;)
<span class="lineNum">    9997 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">    9998 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">    9999 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">   10000 </span><span class="lineNoCov">          0 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   10001 </span>            :         (match_operator 2 &quot;compare_operator&quot;
<span class="lineNum">   10002 </span><span class="lineCov">      53065 :           [(not:SI (match_operand:SI 3 &quot;register_operand&quot;))</span>
<span class="lineNum">   10003 </span><span class="lineCov">      53065 :            (const_int 0)]))</span>
<span class="lineNum">   10004 </span><span class="lineCov">      53065 :    (set (match_operand:DI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10005 </span>            :         (zero_extend:DI (not:SI (match_dup 3))))]
<span class="lineNum">   10006 </span><span class="lineCov">      23557 :   &quot;ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">   10007 </span><span class="lineNoCov">          0 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   10008 </span><span class="lineNoCov">          0 :                    (match_op_dup 2 [(xor:SI (match_dup 3) (const_int -1))</span>
<span class="lineNum">   10009 </span><span class="lineCov">      46779 :                                     (const_int 0)]))</span>
<span class="lineNum">   10010 </span><span class="lineCov">      23500 :               (set (match_dup 1)</span>
<span class="lineNum">   10011 </span><span class="lineCov">      23500 :                    (zero_extend:DI (xor:SI (match_dup 3) (const_int -1))))])])</span>
<span class="lineNum">   10012 </span>            : 
<span class="lineNum">   10013 </span><span class="lineCov">      20346 : ;; Shift instructions</span>
<span class="lineNum">   10014 </span><span class="lineCov">      20346 : </span>
<span class="lineNum">   10015 </span><span class="lineCov">      11869 : ;; DImode shifts are implemented using the i386 &quot;shift double&quot; opcode,</span>
<span class="lineNum">   10016 </span><span class="lineCov">      11656 : ;; which is written as &quot;sh[lr]d[lw] imm,reg,reg/mem&quot;.  If the shift count</span>
<span class="lineNum">   10017 </span><span class="lineCov">         24 : ;; is variable, then the count is in %cl and the &quot;imm&quot; operand is dropped</span>
<a name="10018"><span class="lineNum">   10018 </span><span class="lineCov">      11644 : ;; from the assembler input.</span></a>
<span class="lineNum">   10019 </span><span class="lineCov">      11644 : ;;</span>
<span class="lineNum">   10020 </span><span class="lineCov">     395693 : ;; This instruction shifts the target reg/mem as usual, but instead of</span>
<span class="lineNum">   10021 </span><span class="lineCov">      23435 : ;; shifting in zeros, bits are shifted in from reg operand.  If the insn</span>
<span class="lineNum">   10022 </span><span class="lineCov">     763356 : ;; is a left shift double, bits are taken from the high order bits of</span>
<span class="lineNum">   10023 </span><span class="lineCov">     407484 : ;; reg, else if the insn is a shift right double, bits are taken from the</span>
<span class="lineNum">   10024 </span><span class="lineCov">     395615 : ;; low order bits of reg.  So if %eax is &quot;1234&quot; and %edx is &quot;5678&quot;,</span>
<span class="lineNum">   10025 </span><span class="lineCov">     395693 : ;; &quot;shldl $8,%edx,%eax&quot; leaves %edx unchanged and sets %eax to &quot;2345&quot;.</span>
<span class="lineNum">   10026 </span><span class="lineCov">      11791 : ;;</span>
<span class="lineNum">   10027 </span><span class="lineCov">     356506 : ;; Since sh[lr]d does not change the `reg' operand, that is done</span>
<span class="lineNum">   10028 </span><span class="lineCov">     356506 : ;; separately, making all shifts emit pairs of shift double and normal</span>
<span class="lineNum">   10029 </span><span class="lineCov">     356506 : ;; shift.  Since sh[lr]d does not shift more than 31 bits, and we wish to</span>
<span class="lineNum">   10030 </span><span class="lineCov">     356506 : ;; support a 63 bit shift, each shift where the count is in a reg expands</span>
<span class="lineNum">   10031 </span><span class="lineCov">     356506 : ;; to a pair of shifts, a branch, a shift by 32 and a label.</span>
<span class="lineNum">   10032 </span>            : ;;
<span class="lineNum">   10033 </span><span class="lineCov">       5108 : ;; If the shift count is a constant, we need never emit more than one</span>
<span class="lineNum">   10034 </span>            : ;; shift pair, instead using moves and sign extension for counts greater
<span class="lineNum">   10035 </span><span class="lineCov">         15 : ;; than 31.</span>
<span class="lineNum">   10036 </span><span class="lineCov">         15 : </span>
<span class="lineNum">   10037 </span>            : (define_expand &quot;ashl&lt;mode&gt;3&quot;
<span class="lineNum">   10038 </span>            :   [(set (match_operand:SDWIM 0 &quot;&lt;shift_operand&gt;&quot;)
<span class="lineNum">   10039 </span><span class="lineCov">        389 :         (ashift:SDWIM (match_operand:SDWIM 1 &quot;&lt;ashl_input_operand&gt;&quot;)</span>
<span class="lineNum">   10040 </span>            :                       (match_operand:QI 2 &quot;nonmemory_operand&quot;)))]
<span class="lineNum">   10041 </span>            :   &quot;&quot;
<span class="lineNum">   10042 </span>            :   &quot;ix86_expand_binary_operator (ASHIFT, &lt;MODE&gt;mode, operands); DONE;&quot;)
<span class="lineNum">   10043 </span>            : 
<span class="lineNum">   10044 </span>            : (define_insn_and_split &quot;*ashl&lt;dwi&gt;3_doubleword_mask&quot;
<span class="lineNum">   10045 </span>            :   [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">   10046 </span>            :         (ashift:&lt;DWI&gt;
<span class="lineNum">   10047 </span><span class="lineCov">      29492 :           (match_operand:&lt;DWI&gt; 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10048 </span>            :           (subreg:QI
<span class="lineNum">   10049 </span>            :             (and:SI
<span class="lineNum">   10050 </span><span class="lineCov">       1826 :               (match_operand:SI 2 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   10051 </span><span class="lineCov">        233 :               (match_operand:SI 3 &quot;const_int_operand&quot;)) 0)))</span>
<span class="lineNum">   10052 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10053 </span><span class="lineCov">       3223 :   &quot;(INTVAL (operands[3]) &amp; (&lt;MODE_SIZE&gt; * BITS_PER_UNIT)) == 0</span>
<span class="lineNum">   10054 </span><span class="lineCov">       2180 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10055 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   10056 </span><span class="lineCov">        233 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   10057 </span><span class="lineCov">       1834 :   [(parallel</span>
<span class="lineNum">   10058 </span><span class="lineCov">       1826 :      [(set (match_dup 6)</span>
<span class="lineNum">   10059 </span>            :            (ior:DWIH (ashift:DWIH (match_dup 6) (match_dup 2))
<span class="lineNum">   10060 </span><span class="lineCov">       4311 :                      (lshiftrt:DWIH (match_dup 5)</span>
<a name="10061"><span class="lineNum">   10061 </span><span class="lineCov">          8 :                        (minus:QI (match_dup 8) (match_dup 2)))))</span></a>
<span class="lineNum">   10062 </span>            :       (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">   10063 </span><span class="lineCov">        292 :    (parallel</span>
<span class="lineNum">   10064 </span><span class="lineCov">        292 :      [(set (match_dup 4)</span>
<span class="lineNum">   10065 </span><span class="lineCov">      27958 :            (ashift:DWIH (match_dup 5) (match_dup 2)))</span>
<span class="lineNum">   10066 </span><span class="lineCov">        584 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   10067 </span><span class="lineCov">        292 : {</span>
<span class="lineNum">   10068 </span><span class="lineCov">      28250 :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 2, &amp;operands[4], &amp;operands[6]);</span>
<span class="lineNum">   10069 </span><span class="lineCov">      27666 : </span>
<span class="lineNum">   10070 </span><span class="lineCov">      28250 :   operands[8] = GEN_INT (&lt;MODE_SIZE&gt; * BITS_PER_UNIT);</span>
<span class="lineNum">   10071 </span><span class="lineCov">        584 : </span>
<span class="lineNum">   10072 </span><span class="lineCov">      27958 :   if ((INTVAL (operands[3]) &amp; ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))</span>
<span class="lineNum">   10073 </span><span class="lineCov">      27958 :       != ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))</span>
<span class="lineNum">   10074 </span><span class="lineCov">        584 :     {</span>
<span class="lineNum">   10075 </span><span class="lineCov">        292 :       rtx tem = gen_reg_rtx (SImode);</span>
<span class="lineNum">   10076 </span>            :       emit_insn (gen_andsi3 (tem, operands[2], operands[3]));
<span class="lineNum">   10077 </span><span class="lineCov">        292 :       operands[2] = tem;</span>
<span class="lineNum">   10078 </span><span class="lineCov">        292 :     }</span>
<span class="lineNum">   10079 </span><span class="lineCov">        292 : </span>
<span class="lineNum">   10080 </span>            :   operands[2] = gen_lowpart (QImode, operands[2]);
<span class="lineNum">   10081 </span>            : 
<span class="lineNum">   10082 </span>            :   if (!rtx_equal_p (operands[6], operands[7]))
<span class="lineNum">   10083 </span>            :     emit_move_insn (operands[6], operands[7]);
<span class="lineNum">   10084 </span>            : })
<span class="lineNum">   10085 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10086 </span>            : (define_insn_and_split &quot;*ashl&lt;dwi&gt;3_doubleword_mask_1&quot;
<span class="lineNum">   10087 </span><span class="lineNoCov">          0 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10088 </span><span class="lineNoCov">          0 :         (ashift:&lt;DWI&gt;</span>
<span class="lineNum">   10089 </span><span class="lineNoCov">          0 :           (match_operand:&lt;DWI&gt; 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10090 </span><span class="lineNoCov">          0 :           (and:QI</span>
<span class="lineNum">   10091 </span><span class="lineNoCov">          0 :             (match_operand:QI 2 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   10092 </span><span class="lineNoCov">          0 :             (match_operand:QI 3 &quot;const_int_operand&quot;))))</span>
<span class="lineNum">   10093 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10094 </span><span class="lineCov">        929 :   &quot;(INTVAL (operands[3]) &amp; (&lt;MODE_SIZE&gt; * BITS_PER_UNIT)) == 0</span>
<span class="lineNum">   10095 </span><span class="lineNoCov">          0 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10096 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   10097 </span><span class="lineNoCov">          0 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   10098 </span><span class="lineNoCov">          0 :   [(parallel</span>
<span class="lineNum">   10099 </span><span class="lineNoCov">          0 :      [(set (match_dup 6)</span>
<span class="lineNum">   10100 </span><span class="lineCov">        459 :            (ior:DWIH (ashift:DWIH (match_dup 6) (match_dup 2))</span>
<span class="lineNum">   10101 </span><span class="lineCov">       1377 :                      (lshiftrt:DWIH (match_dup 5)</span>
<span class="lineNum">   10102 </span><span class="lineCov">        115 :                        (minus:QI (match_dup 8) (match_dup 2)))))</span>
<span class="lineNum">   10103 </span><span class="lineNoCov">          0 :       (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   10104 </span>            :    (parallel
<span class="lineNum">   10105 </span>            :      [(set (match_dup 4)
<span class="lineNum">   10106 </span>            :            (ashift:DWIH (match_dup 5) (match_dup 2)))
<span class="lineNum">   10107 </span>            :       (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">   10108 </span>            : {
<span class="lineNum">   10109 </span>            :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 2, &amp;operands[4], &amp;operands[6]);
<span class="lineNum">   10110 </span>            : 
<span class="lineNum">   10111 </span>            :   operands[8] = GEN_INT (&lt;MODE_SIZE&gt; * BITS_PER_UNIT);
<span class="lineNum">   10112 </span>            : 
<span class="lineNum">   10113 </span>            :   if ((INTVAL (operands[3]) &amp; ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))
<span class="lineNum">   10114 </span>            :       != ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))
<span class="lineNum">   10115 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   10116 </span><span class="lineNoCov">          0 :       rtx tem = gen_reg_rtx (QImode);</span>
<span class="lineNum">   10117 </span><span class="lineNoCov">          0 :       emit_insn (gen_andqi3 (tem, operands[2], operands[3]));</span>
<span class="lineNum">   10118 </span>            :       operands[2] = tem;
<span class="lineNum">   10119 </span>            :     }
<span class="lineNum">   10120 </span>            : 
<span class="lineNum">   10121 </span>            :   if (!rtx_equal_p (operands[6], operands[7]))
<span class="lineNum">   10122 </span>            :     emit_move_insn (operands[6], operands[7]);
<span class="lineNum">   10123 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   10124 </span>            : 
<span class="lineNum">   10125 </span><span class="lineNoCov">          0 : (define_insn &quot;*ashl&lt;mode&gt;3_doubleword&quot;</span>
<span class="lineNum">   10126 </span><span class="lineNoCov">          0 :   [(set (match_operand:DWI 0 &quot;register_operand&quot; &quot;=&amp;r&quot;)</span>
<span class="lineNum">   10127 </span><span class="lineNoCov">          0 :         (ashift:DWI (match_operand:DWI 1 &quot;reg_or_pm1_operand&quot; &quot;0n&quot;)</span>
<span class="lineNum">   10128 </span><span class="lineNoCov">          0 :                     (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;&lt;S&gt;c&quot;)))</span>
<span class="lineNum">   10129 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10130 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   10131 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   10132 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;multi&quot;)])</span>
<span class="lineNum">   10133 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10134 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">   10135 </span><span class="lineNoCov">          0 :   [(set (match_operand:DWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10136 </span><span class="lineNoCov">          0 :         (ashift:DWI (match_operand:DWI 1 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">   10137 </span><span class="lineNoCov">          0 :                     (match_operand:QI 2 &quot;nonmemory_operand&quot;)))</span>
<a name="10138"><span class="lineNum">   10138 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span></a>
<span class="lineNum">   10139 </span><span class="lineCov">     500952 :   &quot;(optimize &amp;&amp; flag_peephole2) ? epilogue_completed : reload_completed&quot;</span>
<span class="lineNum">   10140 </span><span class="lineNoCov">          0 :   [(const_int 0)]</span>
<span class="lineNum">   10141 </span><span class="lineNoCov">          0 :   &quot;ix86_split_ashl (operands, NULL_RTX, &lt;MODE&gt;mode); DONE;&quot;)</span>
<span class="lineNum">   10142 </span>            : 
<span class="lineNum">   10143 </span>            : ;; By default we don't ask for a scratch register, because when DWImode
<span class="lineNum">   10144 </span>            : ;; values are manipulated, registers are already at a premium.  But if
<span class="lineNum">   10145 </span>            : ;; we have one handy, we won't turn it away.
<span class="lineNum">   10146 </span>            : 
<span class="lineNum">   10147 </span>            : (define_peephole2
<span class="lineNum">   10148 </span>            :   [(match_scratch:DWIH 3 &quot;r&quot;)
<span class="lineNum">   10149 </span>            :    (parallel [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">   10150 </span>            :                    (ashift:&lt;DWI&gt;
<a name="10151"><span class="lineNum">   10151 </span>            :                      (match_operand:&lt;DWI&gt; 1 &quot;nonmemory_operand&quot;)</a>
<span class="lineNum">   10152 </span>            :                      (match_operand:QI 2 &quot;nonmemory_operand&quot;)))
<span class="lineNum">   10153 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   10154 </span><span class="lineNoCov">          0 :    (match_dup 3)]</span>
<span class="lineNum">   10155 </span><span class="lineCov">      91742 :   &quot;TARGET_CMOVE&quot;</span>
<span class="lineNum">   10156 </span>            :   [(const_int 0)]
<span class="lineNum">   10157 </span>            :   &quot;ix86_split_ashl (operands, operands[3], &lt;DWI&gt;mode); DONE;&quot;)
<span class="lineNum">   10158 </span>            : 
<span class="lineNum">   10159 </span>            : (define_insn &quot;x86_64_shld&quot;
<span class="lineNum">   10160 </span>            :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;+r*m&quot;)
<span class="lineNum">   10161 </span><span class="lineCov">         17 :         (ior:DI (ashift:DI (match_dup 0)</span>
<span class="lineNum">   10162 </span>            :                   (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;Jc&quot;))
<span class="lineNum">   10163 </span><span class="lineCov">         17 :                 (lshiftrt:DI (match_operand:DI 1 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   10164 </span><span class="lineCov">         17 :                   (minus:QI (const_int 64) (match_dup 2)))))</span>
<span class="lineNum">   10165 </span><span class="lineCov">         17 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10166 </span><span class="lineCov">       3457 :   &quot;TARGET_64BIT&quot;</span>
<a name="10167"><span class="lineNum">   10167 </span><span class="lineCov">         17 :   &quot;shld{q}\t{%s2%1, %0|%0, %1, %2}&quot;</span></a>
<span class="lineNum">   10168 </span><span class="lineCov">         17 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<span class="lineNum">   10169 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<a name="10170"><span class="lineNum">   10170 </span><span class="lineCov">         17 :    (set_attr &quot;mode&quot; &quot;DI&quot;)</span></a>
<span class="lineNum">   10171 </span><span class="lineCov">         17 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10172 </span><span class="lineCov">         17 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10173 </span><span class="lineCov">         17 :    (set_attr &quot;bdver1_decode&quot; &quot;vector&quot;)])</span>
<span class="lineNum">   10174 </span><span class="lineCov">         17 : </span>
<span class="lineNum">   10175 </span><span class="lineCov">         17 : (define_insn &quot;x86_shld&quot;</span>
<span class="lineNum">   10176 </span><span class="lineCov">         17 :   [(set (match_operand:SI 0 &quot;nonimmediate_operand&quot; &quot;+r*m&quot;)</span>
<span class="lineNum">   10177 </span><span class="lineCov">     480239 :         (ior:SI (ashift:SI (match_dup 0)</span>
<span class="lineNum">   10178 </span><span class="lineCov">        241 :                   (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;Ic&quot;))</span>
<span class="lineNum">   10179 </span><span class="lineCov">         17 :                 (lshiftrt:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   10180 </span><span class="lineCov">         80 :                   (minus:QI (const_int 32) (match_dup 2)))))</span>
<span class="lineNum">   10181 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10182 </span><span class="lineCov">         79 :   &quot;&quot;</span>
<span class="lineNum">   10183 </span><span class="lineCov">        301 :   &quot;shld{l}\t{%s2%1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   10184 </span><span class="lineCov">        222 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<span class="lineNum">   10185 </span><span class="lineCov">         79 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   10186 </span><span class="lineCov">         69 :    (set_attr &quot;mode&quot; &quot;SI&quot;)</span>
<span class="lineNum">   10187 </span><span class="lineCov">         72 :    (set_attr &quot;pent_pair&quot; &quot;np&quot;)</span>
<span class="lineNum">   10188 </span><span class="lineCov">         69 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10189 </span><span class="lineCov">         69 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10190 </span><span class="lineCov">         26 :    (set_attr &quot;bdver1_decode&quot; &quot;vector&quot;)])</span>
<span class="lineNum">   10191 </span><span class="lineCov">         84 : </span>
<span class="lineNum">   10192 </span><span class="lineCov">         17 : (define_expand &quot;x86_shift&lt;mode&gt;_adj_1&quot;</span>
<span class="lineNum">   10193 </span><span class="lineCov">         18 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">   10194 </span><span class="lineCov">          2 :         (compare:CCZ (and:QI (match_operand:QI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   10195 </span>            :                              (match_dup 4))
<span class="lineNum">   10196 </span>            :                      (const_int 0)))
<span class="lineNum">   10197 </span>            :    (set (match_operand:SWI48 0 &quot;register_operand&quot;)
<span class="lineNum">   10198 </span><span class="lineCov">     465549 :         (if_then_else:SWI48 (ne (reg:CCZ FLAGS_REG) (const_int 0))</span>
<span class="lineNum">   10199 </span><span class="lineNoCov">          0 :                             (match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   10200 </span>            :                             (match_dup 0)))
<span class="lineNum">   10201 </span><span class="lineNoCov">          0 :    (set (match_dup 1)</span>
<span class="lineNum">   10202 </span><span class="lineCov">     465557 :         (if_then_else:SWI48 (ne (reg:CCZ FLAGS_REG) (const_int 0))</span>
<span class="lineNum">   10203 </span><span class="lineCov">     465565 :                             (match_operand:SWI48 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   10204 </span><span class="lineCov">     465549 :                             (match_dup 1)))]</span>
<span class="lineNum">   10205 </span><span class="lineCov">          8 :   &quot;TARGET_CMOVE&quot;</span>
<span class="lineNum">   10206 </span><span class="lineCov">     465549 :   &quot;operands[4] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode));&quot;)</span>
<span class="lineNum">   10207 </span><span class="lineCov">          8 : </span>
<span class="lineNum">   10208 </span><span class="lineCov">     465549 : (define_expand &quot;x86_shift&lt;mode&gt;_adj_2&quot;</span>
<span class="lineNum">   10209 </span><span class="lineNoCov">          0 :   [(use (match_operand:SWI48 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   10210 </span><span class="lineCov">         14 :    (use (match_operand:SWI48 1 &quot;register_operand&quot;))</span>
<span class="lineNum">   10211 </span><span class="lineCov">          7 :    (use (match_operand:QI 2 &quot;register_operand&quot;))]</span>
<span class="lineNum">   10212 </span><span class="lineCov">          7 :   &quot;&quot;</span>
<span class="lineNum">   10213 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   10214 </span><span class="lineNoCov">          0 :   rtx_code_label *label = gen_label_rtx ();</span>
<span class="lineNum">   10215 </span><span class="lineCov">         16 :   rtx tmp;</span>
<span class="lineNum">   10216 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10217 </span><span class="lineCov">          8 :   emit_insn (gen_testqi_ccz_1 (operands[2],</span>
<span class="lineNum">   10218 </span><span class="lineCov">          8 :                                GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode))));</span>
<span class="lineNum">   10219 </span>            : 
<span class="lineNum">   10220 </span>            :   tmp = gen_rtx_REG (CCZmode, FLAGS_REG);
<span class="lineNum">   10221 </span>            :   tmp = gen_rtx_EQ (VOIDmode, tmp, const0_rtx);
<span class="lineNum">   10222 </span><span class="lineCov">          8 :   tmp = gen_rtx_IF_THEN_ELSE (VOIDmode, tmp,</span>
<span class="lineNum">   10223 </span><span class="lineCov">          8 :                               gen_rtx_LABEL_REF (VOIDmode, label),</span>
<span class="lineNum">   10224 </span><span class="lineCov">          8 :                               pc_rtx);</span>
<span class="lineNum">   10225 </span><span class="lineCov">          8 :   tmp = emit_jump_insn (gen_rtx_SET (pc_rtx, tmp));</span>
<span class="lineNum">   10226 </span><span class="lineCov">          8 :   JUMP_LABEL (tmp) = label;</span>
<span class="lineNum">   10227 </span><span class="lineCov">          8 : </span>
<span class="lineNum">   10228 </span><span class="lineCov">          8 :   emit_move_insn (operands[0], operands[1]);</span>
<span class="lineNum">   10229 </span><span class="lineCov">          8 :   ix86_expand_clear (operands[1]);</span>
<span class="lineNum">   10230 </span><span class="lineCov">          8 : </span>
<span class="lineNum">   10231 </span><span class="lineCov">          8 :   emit_label (label);</span>
<span class="lineNum">   10232 </span><span class="lineCov">          8 :   LABEL_NUSES (label) = 1;</span>
<span class="lineNum">   10233 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10234 </span>            :   DONE;
<span class="lineNum">   10235 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   10236 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10237 </span><span class="lineNoCov">          0 : ;; Avoid useless masking of count operand.</span>
<span class="lineNum">   10238 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;*ashl&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   10239 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10240 </span><span class="lineNoCov">          0 :         (ashift:SWI48</span>
<span class="lineNum">   10241 </span><span class="lineNoCov">          0 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10242 </span><span class="lineNoCov">          0 :           (subreg:QI</span>
<span class="lineNum">   10243 </span><span class="lineNoCov">          0 :             (and:SI</span>
<span class="lineNum">   10244 </span><span class="lineNoCov">          0 :               (match_operand:SI 2 &quot;register_operand&quot; &quot;c,r&quot;)</span>
<span class="lineNum">   10245 </span><span class="lineNoCov">          0 :               (match_operand:SI 3 &quot;const_int_operand&quot;)) 0)))</span>
<span class="lineNum">   10246 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10247 </span><span class="lineCov">      22872 :   &quot;ix86_binary_operator_ok (ASHIFT, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">   10248 </span><span class="lineCov">      22836 :    &amp;&amp; (INTVAL (operands[3]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   10249 </span><span class="lineCov">      34254 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   10250 </span><span class="lineCov">      15950 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10251 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   10252 </span><span class="lineCov">       1395 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   10253 </span><span class="lineCov">       5552 :   [(parallel</span>
<span class="lineNum">   10254 </span>            :      [(set (match_dup 0)
<span class="lineNum">   10255 </span>            :            (ashift:SWI48 (match_dup 1)
<span class="lineNum">   10256 </span><span class="lineCov">     442478 :                          (match_dup 2)))</span>
<span class="lineNum">   10257 </span>            :       (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">   10258 </span><span class="lineCov">     442177 :   &quot;operands[2] = gen_lowpart (QImode, operands[2]);&quot;</span>
<span class="lineNum">   10259 </span><span class="lineCov">     442177 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)])</span>
<span class="lineNum">   10260 </span><span class="lineCov">     442236 : </span>
<span class="lineNum">   10261 </span><span class="lineCov">      59340 : (define_insn_and_split &quot;*ashl&lt;mode&gt;3_mask_1&quot;</span>
<span class="lineNum">   10262 </span><span class="lineCov">     870025 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10263 </span><span class="lineCov">      34617 :         (ashift:SWI48</span>
<span class="lineNum">   10264 </span><span class="lineCov">      34212 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10265 </span><span class="lineCov">      60238 :           (and:QI</span>
<span class="lineNum">   10266 </span><span class="lineCov">     812828 :             (match_operand:QI 2 &quot;register_operand&quot; &quot;c,r&quot;)</span>
<span class="lineNum">   10267 </span><span class="lineCov">          8 :             (match_operand:QI 3 &quot;const_int_operand&quot;))))</span>
<span class="lineNum">   10268 </span><span class="lineCov">          8 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10269 </span><span class="lineCov">       2486 :   &quot;ix86_binary_operator_ok (ASHIFT, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">   10270 </span><span class="lineCov">       2486 :    &amp;&amp; (INTVAL (operands[3]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   10271 </span><span class="lineCov">       3725 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   10272 </span><span class="lineCov">       1179 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10273 </span><span class="lineCov">        191 :   &quot;#&quot;</span>
<span class="lineNum">   10274 </span><span class="lineCov">         17 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   10275 </span><span class="lineCov">          9 :   [(parallel</span>
<span class="lineNum">   10276 </span><span class="lineCov">        574 :      [(set (match_dup 0)</span>
<span class="lineNum">   10277 </span><span class="lineNoCov">          0 :            (ashift:SWI48 (match_dup 1)</span>
<span class="lineNum">   10278 </span><span class="lineNoCov">          0 :                          (match_dup 2)))</span>
<span class="lineNum">   10279 </span><span class="lineNoCov">          0 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   10280 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   10281 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)])</span>
<span class="lineNum">   10282 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10283 </span><span class="lineNoCov">          0 : (define_insn &quot;*bmi2_ashl&lt;mode&gt;3_1&quot;</span>
<a name="10284"><span class="lineNum">   10284 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span></a>
<a name="10285"><span class="lineNum">   10285 </span><span class="lineNoCov">          0 :         (ashift:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span></a>
<span class="lineNum">   10286 </span><span class="lineCov">     117848 :                       (match_operand:SWI48 2 &quot;register_operand&quot; &quot;r&quot;)))]</span>
<span class="lineNum">   10287 </span><span class="lineCov">         60 :   &quot;TARGET_BMI2&quot;</span>
<span class="lineNum">   10288 </span><span class="lineCov">     989246 :   &quot;shlx\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   10289 </span><span class="lineCov">     812793 :   [(set_attr &quot;type&quot; &quot;ishiftx&quot;)</span>
<span class="lineNum">   10290 </span><span class="lineCov">         50 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   10291 </span><span class="lineCov">     223144 : </span>
<span class="lineNum">   10292 </span><span class="lineCov">     524765 : (define_insn &quot;*ashl&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   10293 </span><span class="lineCov">     524765 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot; &quot;=rm,r,r&quot;)</span>
<span class="lineNum">   10294 </span><span class="lineCov">    1346468 :         (ashift:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;0,l,rm&quot;)</span>
<span class="lineNum">   10295 </span><span class="lineCov">    1869550 :                       (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;c&lt;S&gt;,M,r&quot;)))</span>
<span class="lineNum">   10296 </span><span class="lineCov">     523075 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10297 </span><span class="lineCov">    3618117 :   &quot;ix86_binary_operator_ok (ASHIFT, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   10298 </span><span class="lineCov">    1327939 : {</span>
<span class="lineNum">   10299 </span><span class="lineCov">     248786 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10300 </span><span class="lineCov">     103345 :     {</span>
<span class="lineNum">   10301 </span><span class="lineCov">     237470 :     case TYPE_LEA:</span>
<span class="lineNum">   10302 </span><span class="lineCov">      16706 :     case TYPE_ISHIFTX:</span>
<span class="lineNum">   10303 </span><span class="lineCov">      16814 :       return &quot;#&quot;;</span>
<span class="lineNum">   10304 </span><span class="lineCov">      16706 : </span>
<span class="lineNum">   10305 </span><span class="lineCov">     125790 :     case TYPE_ALU:</span>
<span class="lineNum">   10306 </span><span class="lineCov">      23756 :       gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">   10307 </span><span class="lineCov">      41116 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">   10308 </span><span class="lineCov">     748068 :       return &quot;add{&lt;imodesuffix&gt;}\t%0, %0&quot;;</span>
<span class="lineNum">   10309 </span><span class="lineCov">     533856 : </span>
<span class="lineNum">   10310 </span><span class="lineCov">    1451806 :     default:</span>
<span class="lineNum">   10311 </span><span class="lineCov">     638963 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   10312 </span><span class="lineCov">     223872 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10313 </span><span class="lineCov">      12847 :         return &quot;sal{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   10314 </span><span class="lineCov">     326319 :       else</span>
<span class="lineNum">   10315 </span><span class="lineCov">     245649 :         return &quot;sal{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   10316 </span><span class="lineCov">          8 :     }</span>
<span class="lineNum">   10317 </span><span class="lineCov">      36656 : }</span>
<span class="lineNum">   10318 </span><span class="lineCov">      36656 :   [(set_attr &quot;isa&quot; &quot;*,*,bmi2&quot;)</span>
<a name="10319"><span class="lineNum">   10319 </span><span class="lineCov">      14582 :    (set (attr &quot;type&quot;)</span></a>
<span class="lineNum">   10320 </span><span class="lineNoCov">          0 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">   10321 </span><span class="lineCov">     162399 :               (const_string &quot;lea&quot;)</span>
<span class="lineNum">   10322 </span><span class="lineCov">       4934 :             (eq_attr &quot;alternative&quot; &quot;2&quot;)</span>
<span class="lineNum">   10323 </span><span class="lineNoCov">          0 :               (const_string &quot;ishiftx&quot;)</span>
<span class="lineNum">   10324 </span><span class="lineCov">       4934 :             (and (and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</span>
<span class="lineNum">   10325 </span><span class="lineCov">       1994 :                       (match_operand 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   10326 </span><span class="lineCov">       7492 :                  (match_operand 2 &quot;const1_operand&quot;))</span>
<span class="lineNum">   10327 </span><span class="lineCov">       7758 :               (const_string &quot;alu&quot;)</span>
<span class="lineNum">   10328 </span><span class="lineCov">        116 :            ]</span>
<span class="lineNum">   10329 </span><span class="lineCov">       2649 :            (const_string &quot;ishift&quot;)))</span>
<span class="lineNum">   10330 </span><span class="lineCov">        116 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10331 </span><span class="lineCov">       2765 :      (if_then_else</span>
<span class="lineNum">   10332 </span>            :        (ior (eq_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">   10333 </span><span class="lineCov">        116 :             (and (eq_attr &quot;type&quot; &quot;ishift&quot;)</span>
<span class="lineNum">   10334 </span><span class="lineCov">        116 :                  (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   10335 </span><span class="lineNoCov">          0 :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   10336 </span><span class="lineCov">        116 :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))</span>
<span class="lineNum">   10337 </span><span class="lineCov">       1041 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   10338 </span><span class="lineCov">       1213 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   10339 </span><span class="lineCov">        116 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   10340 </span><span class="lineCov">       1097 : </span>
<span class="lineNum">   10341 </span><span class="lineCov">       1480 : ;; Convert shift to the shiftx pattern to avoid flags dependency.</span>
<span class="lineNum">   10342 </span><span class="lineCov">       2106 : (define_split</span>
<span class="lineNum">   10343 </span><span class="lineCov">       2194 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10344 </span><span class="lineCov">       1308 :         (ashift:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10345 </span><span class="lineCov">       1181 :                       (match_operand:QI 2 &quot;register_operand&quot;)))</span>
<span class="lineNum">   10346 </span><span class="lineCov">        383 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10347 </span><span class="lineCov">      55695 :   &quot;TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   10348 </span><span class="lineCov">        960 :   [(set (match_dup 0)</span>
<span class="lineNum">   10349 </span><span class="lineCov">        949 :         (ashift:SWI48 (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">   10350 </span><span class="lineCov">        949 :   &quot;operands[2] = gen_lowpart (&lt;MODE&gt;mode, operands[2]);&quot;)</span>
<span class="lineNum">   10351 </span><span class="lineCov">     724992 : </span>
<span class="lineNum">   10352 </span><span class="lineCov">     724992 : (define_insn &quot;*bmi2_ashlsi3_1_zext&quot;</span>
<span class="lineNum">   10353 </span><span class="lineCov">     724968 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   10354 </span><span class="lineCov">         24 :         (zero_extend:DI</span>
<span class="lineNum">   10355 </span><span class="lineCov">     609840 :           (ashift:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   10356 </span><span class="lineCov">         24 :                      (match_operand:SI 2 &quot;register_operand&quot; &quot;r&quot;))))]</span>
<span class="lineNum">   10357 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT &amp;&amp; TARGET_BMI2&quot;</span>
<span class="lineNum">   10358 </span><span class="lineCov">      14306 :   &quot;shlx\t{%2, %1, %k0|%k0, %1, %2}&quot;</span>
<span class="lineNum">   10359 </span><span class="lineCov">      14242 :   [(set_attr &quot;type&quot; &quot;ishiftx&quot;)</span>
<span class="lineNum">   10360 </span><span class="lineCov">      14337 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   10361 </span><span class="lineCov">      14468 : </span>
<span class="lineNum">   10362 </span><span class="lineCov">         12 : (define_insn &quot;*ashlsi3_1_zext&quot;</span>
<span class="lineNum">   10363 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r,r&quot;)
<span class="lineNum">   10364 </span><span class="lineNoCov">          0 :         (zero_extend:DI</span>
<span class="lineNum">   10365 </span><span class="lineNoCov">          0 :           (ashift:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;0,l,rm&quot;)</span>
<span class="lineNum">   10366 </span>            :                      (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;cI,M,r&quot;))))
<span class="lineNum">   10367 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10368 </span><span class="lineCov">        247 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (ASHIFT, SImode, operands)&quot;</span>
<span class="lineNum">   10369 </span><span class="lineCov">        345 : {</span>
<span class="lineNum">   10370 </span><span class="lineCov">        104 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10371 </span><span class="lineCov">         36 :     {</span>
<span class="lineNum">   10372 </span><span class="lineCov">        286 :     case TYPE_LEA:</span>
<span class="lineNum">   10373 </span><span class="lineCov">        737 :     case TYPE_ISHIFTX:</span>
<span class="lineNum">   10374 </span><span class="lineCov">         58 :       return &quot;#&quot;;</span>
<span class="lineNum">   10375 </span><span class="lineCov">       3128 : </span>
<span class="lineNum">   10376 </span><span class="lineCov">        851 :     case TYPE_ALU:</span>
<span class="lineNum">   10377 </span><span class="lineCov">        689 :       gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">   10378 </span><span class="lineCov">       1142 :       return &quot;add{l}\t%k0, %k0&quot;;</span>
<span class="lineNum">   10379 </span><span class="lineCov">       1142 : </span>
<span class="lineNum">   10380 </span><span class="lineCov">       1177 :     default:</span>
<span class="lineNum">   10381 </span><span class="lineCov">       1177 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   10382 </span><span class="lineCov">       1447 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10383 </span><span class="lineCov">       1645 :         return &quot;sal{l}\t%k0&quot;;</span>
<span class="lineNum">   10384 </span><span class="lineCov">       1375 :       else</span>
<span class="lineNum">   10385 </span><span class="lineCov">       1133 :         return &quot;sal{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">   10386 </span><span class="lineCov">        301 :     }</span>
<span class="lineNum">   10387 </span><span class="lineCov">        841 : }</span>
<span class="lineNum">   10388 </span><span class="lineCov">         37 :   [(set_attr &quot;isa&quot; &quot;*,*,bmi2&quot;)</span>
<a name="10389"><span class="lineNum">   10389 </span><span class="lineCov">       2392 :    (set (attr &quot;type&quot;)</span></a>
<span class="lineNum">   10390 </span><span class="lineCov">        270 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">   10391 </span><span class="lineCov">        304 :               (const_string &quot;lea&quot;)</span>
<span class="lineNum">   10392 </span>            :             (eq_attr &quot;alternative&quot; &quot;2&quot;)
<span class="lineNum">   10393 </span>            :               (const_string &quot;ishiftx&quot;)
<span class="lineNum">   10394 </span><span class="lineCov">        270 :             (and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</span>
<span class="lineNum">   10395 </span><span class="lineCov">        270 :                  (match_operand 2 &quot;const1_operand&quot;))</span>
<span class="lineNum">   10396 </span><span class="lineCov">       1061 :               (const_string &quot;alu&quot;)</span>
<span class="lineNum">   10397 </span><span class="lineCov">        270 :            ]</span>
<span class="lineNum">   10398 </span><span class="lineCov">        270 :            (const_string &quot;ishift&quot;)))</span>
<span class="lineNum">   10399 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">   10400 </span><span class="lineCov">        270 :      (if_then_else</span>
<span class="lineNum">   10401 </span><span class="lineCov">        270 :        (ior (eq_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">   10402 </span>            :             (and (eq_attr &quot;type&quot; &quot;ishift&quot;)
<span class="lineNum">   10403 </span><span class="lineCov">        540 :                  (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   10404 </span><span class="lineCov">       1061 :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   10405 </span>            :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))
<span class="lineNum">   10406 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   10407 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   10408 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">   10409 </span>            : 
<span class="lineNum">   10410 </span>            : ;; Convert shift to the shiftx pattern to avoid flags dependency.
<span class="lineNum">   10411 </span>            : (define_split
<span class="lineNum">   10412 </span><span class="lineCov">       1061 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10413 </span><span class="lineCov">       1061 :         (zero_extend:DI</span>
<span class="lineNum">   10414 </span><span class="lineCov">       1061 :           (ashift:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10415 </span>            :                      (match_operand:QI 2 &quot;register_operand&quot;))))
<span class="lineNum">   10416 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10417 </span><span class="lineCov">         57 :   &quot;TARGET_64BIT &amp;&amp; TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   10418 </span><span class="lineCov">         75 :   [(set (match_dup 0)</span>
<span class="lineNum">   10419 </span><span class="lineCov">        345 :         (zero_extend:DI (ashift:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">   10420 </span>            :   &quot;operands[2] = gen_lowpart (SImode, operands[2]);&quot;)
<span class="lineNum">   10421 </span><span class="lineCov">         68 : </span>
<span class="lineNum">   10422 </span><span class="lineCov">         68 : (define_insn &quot;*ashlhi3_1&quot;</span>
<span class="lineNum">   10423 </span><span class="lineCov">        272 :   [(set (match_operand:HI 0 &quot;nonimmediate_operand&quot; &quot;=rm,Yp&quot;)</span>
<span class="lineNum">   10424 </span><span class="lineCov">        340 :         (ashift:HI (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;0,l&quot;)</span>
<span class="lineNum">   10425 </span><span class="lineCov">        345 :                    (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;cI,M&quot;)))</span>
<span class="lineNum">   10426 </span><span class="lineCov">        136 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10427 </span><span class="lineCov">      51078 :   &quot;ix86_binary_operator_ok (ASHIFT, HImode, operands)&quot;</span>
<span class="lineNum">   10428 </span><span class="lineCov">      14896 : {</span>
<span class="lineNum">   10429 </span><span class="lineCov">       8038 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10430 </span><span class="lineCov">      15807 :     {</span>
<span class="lineNum">   10431 </span><span class="lineCov">      28126 :     case TYPE_LEA:</span>
<span class="lineNum">   10432 </span><span class="lineCov">      20250 :       return &quot;#&quot;;</span>
<span class="lineNum">   10433 </span><span class="lineCov">      27990 : </span>
<span class="lineNum">   10434 </span><span class="lineCov">      37486 :     case TYPE_ALU:</span>
<span class="lineNum">   10435 </span><span class="lineCov">      60196 :       gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">   10436 </span><span class="lineCov">       7876 :       return &quot;add{w}\t%0, %0&quot;;</span>
<span class="lineNum">   10437 </span><span class="lineCov">         61 : </span>
<span class="lineNum">   10438 </span><span class="lineCov">         34 :     default:</span>
<span class="lineNum">   10439 </span><span class="lineCov">         34 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   10440 </span><span class="lineCov">         34 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10441 </span><span class="lineCov">         33 :         return &quot;sal{w}\t%0&quot;;</span>
<span class="lineNum">   10442 </span>            :       else
<span class="lineNum">   10443 </span><span class="lineCov">       4158 :         return &quot;sal{w}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   10444 </span><span class="lineCov">       4157 :     }</span>
<span class="lineNum">   10445 </span><span class="lineCov">       4157 : }</span>
<span class="lineNum">   10446 </span>            :   [(set (attr &quot;type&quot;)
<a name="10447"><span class="lineNum">   10447 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</a>
<span class="lineNum">   10448 </span>            :               (const_string &quot;lea&quot;)
<span class="lineNum">   10449 </span><span class="lineCov">         31 :             (and (and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</span>
<span class="lineNum">   10450 </span>            :                       (match_operand 0 &quot;register_operand&quot;))
<span class="lineNum">   10451 </span><span class="lineCov">        553 :                  (match_operand 2 &quot;const1_operand&quot;))</span>
<span class="lineNum">   10452 </span><span class="lineCov">        574 :               (const_string &quot;alu&quot;)</span>
<span class="lineNum">   10453 </span><span class="lineCov">       1127 :            ]</span>
<span class="lineNum">   10454 </span><span class="lineCov">       1127 :            (const_string &quot;ishift&quot;)))</span>
<span class="lineNum">   10455 </span><span class="lineCov">       1127 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10456 </span><span class="lineCov">       1127 :      (if_then_else</span>
<span class="lineNum">   10457 </span><span class="lineCov">        553 :        (ior (eq_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">   10458 </span><span class="lineCov">        574 :             (and (eq_attr &quot;type&quot; &quot;ishift&quot;)</span>
<span class="lineNum">   10459 </span><span class="lineCov">        553 :                  (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   10460 </span>            :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   10461 </span>            :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))
<span class="lineNum">   10462 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   10463 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   10464 </span>            :    (set_attr &quot;mode&quot; &quot;HI,SI&quot;)])
<span class="lineNum">   10465 </span><span class="lineCov">        574 : </span>
<span class="lineNum">   10466 </span><span class="lineCov">        574 : (define_insn &quot;*ashlqi3_1&quot;</span>
<span class="lineNum">   10467 </span><span class="lineCov">        574 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=qm,r,Yp&quot;)</span>
<span class="lineNum">   10468 </span>            :         (ashift:QI (match_operand:QI 1 &quot;nonimmediate_operand&quot; &quot;0,0,l&quot;)
<span class="lineNum">   10469 </span>            :                    (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;cI,cI,M&quot;)))
<span class="lineNum">   10470 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10471 </span><span class="lineCov">      52858 :   &quot;ix86_binary_operator_ok (ASHIFT, QImode, operands)&quot;</span>
<span class="lineNum">   10472 </span><span class="lineCov">       9223 : {</span>
<span class="lineNum">   10473 </span><span class="lineCov">       8748 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10474 </span><span class="lineCov">       8223 :     {</span>
<span class="lineNum">   10475 </span><span class="lineCov">        494 :     case TYPE_LEA:</span>
<span class="lineNum">   10476 </span><span class="lineCov">        624 :       return &quot;#&quot;;</span>
<span class="lineNum">   10477 </span><span class="lineCov">        624 : </span>
<span class="lineNum">   10478 </span><span class="lineCov">        624 :     case TYPE_ALU:</span>
<span class="lineNum">   10479 </span><span class="lineCov">        494 :       gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">   10480 </span><span class="lineNoCov">          0 :       if (REG_P (operands[1]) &amp;&amp; !ANY_QI_REGNO_P (REGNO (operands[1])))</span>
<span class="lineNum">   10481 </span><span class="lineCov">        494 :         return &quot;add{l}\t%k0, %k0&quot;;</span>
<span class="lineNum">   10482 </span><span class="lineNoCov">          0 :       else</span>
<span class="lineNum">   10483 </span><span class="lineNoCov">          0 :         return &quot;add{b}\t%0, %0&quot;;</span>
<span class="lineNum">   10484 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10485 </span><span class="lineCov">         31 :     default:</span>
<span class="lineNum">   10486 </span><span class="lineCov">         31 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   10487 </span><span class="lineCov">         31 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10488 </span>            :         {
<span class="lineNum">   10489 </span><span class="lineCov">         30 :           if (get_attr_mode (insn) == MODE_SI)</span>
<span class="lineNum">   10490 </span><span class="lineNoCov">          0 :             return &quot;sal{l}\t%k0&quot;;</span>
<span class="lineNum">   10491 </span><span class="lineNoCov">          0 :           else</span>
<span class="lineNum">   10492 </span><span class="lineCov">         30 :             return &quot;sal{b}\t%0&quot;;</span>
<span class="lineNum">   10493 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10494 </span>            :       else
<span class="lineNum">   10495 </span>            :         {
<span class="lineNum">   10496 </span><span class="lineCov">          1 :           if (get_attr_mode (insn) == MODE_SI)</span>
<span class="lineNum">   10497 </span>            :             return &quot;sal{l}\t{%2, %k0|%k0, %2}&quot;;
<span class="lineNum">   10498 </span>            :           else
<span class="lineNum">   10499 </span><span class="lineCov">          1 :             return &quot;sal{b}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   10500 </span>            :         }
<span class="lineNum">   10501 </span>            :     }
<span class="lineNum">   10502 </span>            : }
<span class="lineNum">   10503 </span>            :   [(set (attr &quot;type&quot;)
<a name="10504"><span class="lineNum">   10504 </span>            :      (cond [(eq_attr &quot;alternative&quot; &quot;2&quot;)</a>
<span class="lineNum">   10505 </span>            :               (const_string &quot;lea&quot;)
<span class="lineNum">   10506 </span><span class="lineCov">          1 :             (and (and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</span>
<span class="lineNum">   10507 </span>            :                       (match_operand 0 &quot;register_operand&quot;))
<span class="lineNum">   10508 </span>            :                  (match_operand 2 &quot;const1_operand&quot;))
<span class="lineNum">   10509 </span>            :               (const_string &quot;alu&quot;)
<span class="lineNum">   10510 </span>            :            ]
<span class="lineNum">   10511 </span>            :            (const_string &quot;ishift&quot;)))
<span class="lineNum">   10512 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">   10513 </span>            :      (if_then_else
<span class="lineNum">   10514 </span>            :        (ior (eq_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">   10515 </span>            :             (and (eq_attr &quot;type&quot; &quot;ishift&quot;)
<span class="lineNum">   10516 </span>            :                  (and (match_operand 2 &quot;const1_operand&quot;)
<span class="lineNum">   10517 </span>            :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   10518 </span>            :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))
<span class="lineNum">   10519 </span><span class="lineCov">        100 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   10520 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   10521 </span>            :    (set_attr &quot;mode&quot; &quot;QI,SI,SI&quot;)
<span class="lineNum">   10522 </span><span class="lineCov">         50 :    ;; Potential partial reg stall on alternative 1.</span>
<span class="lineNum">   10523 </span><span class="lineCov">         50 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   10524 </span><span class="lineCov">         50 :      (cond [(eq_attr &quot;alternative&quot; &quot;1&quot;)</span>
<span class="lineNum">   10525 </span><span class="lineCov">         50 :               (symbol_ref &quot;!TARGET_PARTIAL_REG_STALL&quot;)]</span>
<span class="lineNum">   10526 </span><span class="lineCov">         50 :            (symbol_ref &quot;true&quot;)))])</span>
<span class="lineNum">   10527 </span><span class="lineCov">         50 : </span>
<span class="lineNum">   10528 </span><span class="lineCov">        100 : (define_insn &quot;*ashlqi3_1_slp&quot;</span>
<span class="lineNum">   10529 </span>            :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+qm&quot;))
<span class="lineNum">   10530 </span>            :         (ashift:QI (match_dup 0)
<span class="lineNum">   10531 </span>            :                    (match_operand:QI 1 &quot;nonmemory_operand&quot; &quot;cI&quot;)))
<span class="lineNum">   10532 </span><span class="lineCov">         50 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10533 </span><span class="lineCov">         51 :   &quot;(optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   10534 </span><span class="lineCov">         51 :     || !TARGET_PARTIAL_FLAG_REG_STALL</span>
<span class="lineNum">   10535 </span><span class="lineNoCov">          0 :     || (operands[1] == const1_rtx</span>
<span class="lineNum">   10536 </span><span class="lineNoCov">          0 :         &amp;&amp; (TARGET_SHIFT1</span>
<span class="lineNum">   10537 </span><span class="lineNoCov">          0 :             || (TARGET_DOUBLE_WITH_ADD &amp;&amp; REG_P (operands[0])))))&quot;</span>
<span class="lineNum">   10538 </span><span class="lineCov">         34 : {</span>
<span class="lineNum">   10539 </span><span class="lineCov">          2 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10540 </span><span class="lineCov">         16 :     {</span>
<span class="lineNum">   10541 </span><span class="lineCov">          1 :     case TYPE_ALU1:</span>
<span class="lineNum">   10542 </span><span class="lineCov">         16 :       gcc_assert (operands[1] == const1_rtx);</span>
<span class="lineNum">   10543 </span><span class="lineCov">         15 :       return &quot;add{b}\t%0, %0&quot;;</span>
<span class="lineNum">   10544 </span><span class="lineCov">         15 : </span>
<a name="10545"><span class="lineNum">   10545 </span><span class="lineCov">         15 :     default:</span></a>
<span class="lineNum">   10546 </span><span class="lineCov">       1442 :       if (operands[1] == const1_rtx</span>
<span class="lineNum">   10547 </span><span class="lineCov">       1427 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10548 </span><span class="lineCov">       1442 :         return &quot;sal{b}\t%0&quot;;</span>
<span class="lineNum">   10549 </span>            :       else
<span class="lineNum">   10550 </span><span class="lineNoCov">          0 :         return &quot;sal{b}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   10551 </span><span class="lineCov">        632 :     }</span>
<span class="lineNum">   10552 </span><span class="lineCov">     179644 : }</span>
<span class="lineNum">   10553 </span><span class="lineCov">     179644 :   [(set (attr &quot;type&quot;)</span>
<a name="10554"><span class="lineNum">   10554 </span><span class="lineCov">     179644 :      (cond [(and (and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</span></a>
<span class="lineNum">   10555 </span><span class="lineCov">     179644 :                       (match_operand 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   10556 </span><span class="lineCov">     179656 :                  (match_operand 1 &quot;const1_operand&quot;))</span>
<span class="lineNum">   10557 </span>            :               (const_string &quot;alu1&quot;)
<span class="lineNum">   10558 </span><span class="lineCov">     179644 :            ]</span>
<span class="lineNum">   10559 </span><span class="lineCov">     179644 :            (const_string &quot;ishift1&quot;)))</span>
<span class="lineNum">   10560 </span><span class="lineCov">     179644 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   10561 </span>            :      (if_then_else
<span class="lineNum">   10562 </span><span class="lineCov">     179644 :        (ior (eq_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   10563 </span><span class="lineCov">     179644 :             (and (eq_attr &quot;type&quot; &quot;ishift1&quot;)</span>
<span class="lineNum">   10564 </span><span class="lineCov">     179644 :                  (and (match_operand 1 &quot;const1_operand&quot;)</span>
<span class="lineNum">   10565 </span>            :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   10566 </span><span class="lineCov">     177209 :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))</span>
<span class="lineNum">   10567 </span><span class="lineCov">     177209 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   10568 </span><span class="lineCov">     177209 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   10569 </span>            :    (set_attr &quot;mode&quot; &quot;QI&quot;)])
<span class="lineNum">   10570 </span><span class="lineCov">      41851 : </span>
<span class="lineNum">   10571 </span><span class="lineCov">      41851 : ;; Convert ashift to the lea pattern to avoid flags dependency.</span>
<span class="lineNum">   10572 </span>            : (define_split
<span class="lineNum">   10573 </span><span class="lineCov">        592 :   [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10574 </span><span class="lineCov">        592 :         (ashift:SWI (match_operand:SWI 1 &quot;index_register_operand&quot;)</span>
<span class="lineNum">   10575 </span>            :                     (match_operand 2 &quot;const_0_to_3_operand&quot;)))
<span class="lineNum">   10576 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10577 </span>            :   &quot;reload_completed
<span class="lineNum">   10578 </span><span class="lineCov">     292177 :    &amp;&amp; REGNO (operands[0]) != REGNO (operands[1])&quot;</span>
<span class="lineNum">   10579 </span><span class="lineCov">      16303 :   [(set (match_dup 0)</span>
<span class="lineNum">   10580 </span>            :         (mult:&lt;LEAMODE&gt; (match_dup 1) (match_dup 2)))]
<span class="lineNum">   10581 </span>            : {
<span class="lineNum">   10582 </span><span class="lineCov">      95063 :   if (&lt;MODE&gt;mode != &lt;LEAMODE&gt;mode)</span>
<span class="lineNum">   10583 </span><span class="lineCov">      95063 :     {</span>
<span class="lineNum">   10584 </span><span class="lineCov">      94216 :       operands[0] = gen_lowpart (&lt;LEAMODE&gt;mode, operands[0]);</span>
<span class="lineNum">   10585 </span><span class="lineCov">      94216 :       operands[1] = gen_lowpart (&lt;LEAMODE&gt;mode, operands[1]);</span>
<span class="lineNum">   10586 </span><span class="lineCov">     183196 :     }</span>
<span class="lineNum">   10587 </span>            :   operands[2] = GEN_INT (1 &lt;&lt; INTVAL (operands[2]));
<span class="lineNum">   10588 </span>            : })
<span class="lineNum">   10589 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10590 </span>            : ;; Convert ashift to the lea pattern to avoid flags dependency.
<span class="lineNum">   10591 </span><span class="lineCov">     767970 : (define_split</span>
<span class="lineNum">   10592 </span><span class="lineCov">    1535940 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   10593 </span><span class="lineNoCov">          0 :         (zero_extend:DI</span>
<span class="lineNum">   10594 </span><span class="lineCov">     505663 :           (ashift:SI (match_operand:SI 1 &quot;index_register_operand&quot;)</span>
<span class="lineNum">   10595 </span><span class="lineCov">     505663 :                      (match_operand 2 &quot;const_0_to_3_operand&quot;))))</span>
<span class="lineNum">   10596 </span><span class="lineCov">     505663 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10597 </span><span class="lineCov">         63 :   &quot;TARGET_64BIT &amp;&amp; reload_completed</span>
<span class="lineNum">   10598 </span><span class="lineCov">     505425 :    &amp;&amp; REGNO (operands[0]) != REGNO (operands[1])&quot;</span>
<span class="lineNum">   10599 </span><span class="lineCov">     473002 :   [(set (match_dup 0)</span>
<span class="lineNum">   10600 </span><span class="lineCov">    1277209 :         (zero_extend:DI (mult:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">   10601 </span>            : {
<span class="lineNum">   10602 </span>            :   operands[1] = gen_lowpart (SImode, operands[1]);
<span class="lineNum">   10603 </span><span class="lineNoCov">          0 :   operands[2] = GEN_INT (1 &lt;&lt; INTVAL (operands[2]));</span>
<span class="lineNum">   10604 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   10605 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10606 </span><span class="lineCov">       4440 : ;; This pattern can't accept a variable shift count, since shifts by</span>
<span class="lineNum">   10607 </span><span class="lineCov">       4440 : ;; zero don't affect the flags.  We assume that shifts by constant</span>
<span class="lineNum">   10608 </span><span class="lineCov">       4440 : ;; zero are optimized away.</span>
<span class="lineNum">   10609 </span>            : (define_insn &quot;*ashl&lt;mode&gt;3_cmp&quot;
<span class="lineNum">   10610 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">   10611 </span><span class="lineCov">       3710 :         (compare</span>
<span class="lineNum">   10612 </span>            :           (ashift:SWI (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)
<span class="lineNum">   10613 </span><span class="lineCov">       3710 :                       (match_operand:QI 2 &quot;&lt;shift_immediate_operand&gt;&quot; &quot;&lt;S&gt;&quot;))</span>
<span class="lineNum">   10614 </span><span class="lineCov">       3710 :           (const_int 0)))</span>
<span class="lineNum">   10615 </span><span class="lineCov">       3710 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">   10616 </span><span class="lineCov">       3710 :         (ashift:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">   10617 </span><span class="lineCov">       3722 :   &quot;(optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   10618 </span><span class="lineCov">       5238 :     || !TARGET_PARTIAL_FLAG_REG_STALL</span>
<span class="lineNum">   10619 </span><span class="lineCov">       3710 :     || (operands[2] == const1_rtx</span>
<span class="lineNum">   10620 </span><span class="lineNoCov">          0 :         &amp;&amp; (TARGET_SHIFT1</span>
<span class="lineNum">   10621 </span><span class="lineNoCov">          0 :             || (TARGET_DOUBLE_WITH_ADD &amp;&amp; REG_P (operands[0])))))</span>
<span class="lineNum">   10622 </span><span class="lineCov">       5838 :    &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)</span>
<a name="10623"><span class="lineNum">   10623 </span><span class="lineCov">      11322 :    &amp;&amp; ix86_binary_operator_ok (ASHIFT, &lt;MODE&gt;mode, operands)&quot;</span></a>
<span class="lineNum">   10624 </span><span class="lineCov">       5065 : {</span>
<span class="lineNum">   10625 </span><span class="lineCov">       4956 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10626 </span>            :     {
<span class="lineNum">   10627 </span><span class="lineCov">       6327 :     case TYPE_ALU:</span>
<span class="lineNum">   10628 </span><span class="lineCov">      11900 :       gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">   10629 </span>            :       return &quot;add{&lt;imodesuffix&gt;}\t%0, %0&quot;;
<span class="lineNum">   10630 </span>            : 
<span class="lineNum">   10631 </span><span class="lineCov">       4455 :     default:</span>
<span class="lineNum">   10632 </span><span class="lineCov">       4455 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   10633 </span><span class="lineCov">       4455 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10634 </span><span class="lineNoCov">          0 :         return &quot;sal{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   10635 </span>            :       else
<span class="lineNum">   10636 </span><span class="lineCov">       4455 :         return &quot;sal{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   10637 </span>            :     }
<span class="lineNum">   10638 </span>            : }
<span class="lineNum">   10639 </span>            :   [(set (attr &quot;type&quot;)
<a name="10640"><span class="lineNum">   10640 </span>            :      (cond [(and (and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</a>
<span class="lineNum">   10641 </span>            :                       (match_operand 0 &quot;register_operand&quot;))
<span class="lineNum">   10642 </span><span class="lineCov">       4944 :                  (match_operand 2 &quot;const1_operand&quot;))</span>
<span class="lineNum">   10643 </span>            :               (const_string &quot;alu&quot;)
<span class="lineNum">   10644 </span>            :            ]
<span class="lineNum">   10645 </span>            :            (const_string &quot;ishift&quot;)))
<span class="lineNum">   10646 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">   10647 </span>            :      (if_then_else
<span class="lineNum">   10648 </span>            :        (ior (eq_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">   10649 </span>            :             (and (eq_attr &quot;type&quot; &quot;ishift&quot;)
<span class="lineNum">   10650 </span>            :                  (and (match_operand 2 &quot;const1_operand&quot;)
<span class="lineNum">   10651 </span>            :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   10652 </span>            :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))
<span class="lineNum">   10653 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   10654 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   10655 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">   10656 </span>            : 
<span class="lineNum">   10657 </span>            : (define_insn &quot;*ashlsi3_cmp_zext&quot;
<span class="lineNum">   10658 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">   10659 </span>            :         (compare
<span class="lineNum">   10660 </span>            :           (ashift:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   10661 </span>            :                      (match_operand:QI 2 &quot;const_1_to_31_operand&quot; &quot;I&quot;))
<span class="lineNum">   10662 </span>            :           (const_int 0)))
<span class="lineNum">   10663 </span>            :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">   10664 </span>            :         (zero_extend:DI (ashift:SI (match_dup 1) (match_dup 2))))]
<span class="lineNum">   10665 </span><span class="lineNoCov">          0 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   10666 </span><span class="lineNoCov">          0 :    &amp;&amp; (optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   10667 </span><span class="lineNoCov">          0 :        || !TARGET_PARTIAL_FLAG_REG_STALL</span>
<span class="lineNum">   10668 </span><span class="lineNoCov">          0 :        || (operands[2] == const1_rtx</span>
<span class="lineNum">   10669 </span><span class="lineNoCov">          0 :            &amp;&amp; (TARGET_SHIFT1</span>
<span class="lineNum">   10670 </span><span class="lineNoCov">          0 :                || TARGET_DOUBLE_WITH_ADD)))</span>
<span class="lineNum">   10671 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">   10672 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_binary_operator_ok (ASHIFT, SImode, operands)&quot;</span>
<span class="lineNum">   10673 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   10674 </span><span class="lineNoCov">          0 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10675 </span>            :     {
<span class="lineNum">   10676 </span><span class="lineNoCov">          0 :     case TYPE_ALU:</span>
<span class="lineNum">   10677 </span><span class="lineNoCov">          0 :       gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">   10678 </span>            :       return &quot;add{l}\t%k0, %k0&quot;;
<span class="lineNum">   10679 </span>            : 
<span class="lineNum">   10680 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">   10681 </span><span class="lineNoCov">          0 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   10682 </span><span class="lineNoCov">          0 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10683 </span><span class="lineNoCov">          0 :         return &quot;sal{l}\t%k0&quot;;</span>
<span class="lineNum">   10684 </span>            :       else
<span class="lineNum">   10685 </span><span class="lineNoCov">          0 :         return &quot;sal{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">   10686 </span>            :     }
<span class="lineNum">   10687 </span>            : }
<span class="lineNum">   10688 </span>            :   [(set (attr &quot;type&quot;)
<a name="10689"><span class="lineNum">   10689 </span>            :      (cond [(and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</a>
<span class="lineNum">   10690 </span>            :                  (match_operand 2 &quot;const1_operand&quot;))
<span class="lineNum">   10691 </span><span class="lineNoCov">          0 :               (const_string &quot;alu&quot;)</span>
<span class="lineNum">   10692 </span>            :            ]
<span class="lineNum">   10693 </span>            :            (const_string &quot;ishift&quot;)))
<span class="lineNum">   10694 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">   10695 </span>            :      (if_then_else
<span class="lineNum">   10696 </span>            :        (ior (eq_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">   10697 </span>            :             (and (eq_attr &quot;type&quot; &quot;ishift&quot;)
<span class="lineNum">   10698 </span>            :                  (and (match_operand 2 &quot;const1_operand&quot;)
<span class="lineNum">   10699 </span>            :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   10700 </span>            :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))
<span class="lineNum">   10701 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   10702 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   10703 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">   10704 </span>            : 
<span class="lineNum">   10705 </span>            : (define_insn &quot;*ashl&lt;mode&gt;3_cconly&quot;
<span class="lineNum">   10706 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">   10707 </span>            :         (compare
<span class="lineNum">   10708 </span>            :           (ashift:SWI (match_operand:SWI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   10709 </span>            :                       (match_operand:QI 2 &quot;&lt;shift_immediate_operand&gt;&quot; &quot;&lt;S&gt;&quot;))
<span class="lineNum">   10710 </span>            :           (const_int 0)))
<span class="lineNum">   10711 </span>            :    (clobber (match_scratch:SWI 0 &quot;=&lt;r&gt;&quot;))]
<span class="lineNum">   10712 </span><span class="lineCov">         10 :   &quot;(optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   10713 </span><span class="lineCov">        198 :     || !TARGET_PARTIAL_FLAG_REG_STALL</span>
<span class="lineNum">   10714 </span><span class="lineNoCov">          0 :     || (operands[2] == const1_rtx</span>
<span class="lineNum">   10715 </span><span class="lineNoCov">          0 :         &amp;&amp; (TARGET_SHIFT1</span>
<span class="lineNum">   10716 </span><span class="lineNoCov">          0 :             || TARGET_DOUBLE_WITH_ADD)))</span>
<span class="lineNum">   10717 </span><span class="lineCov">        208 :    &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)&quot;</span>
<span class="lineNum">   10718 </span><span class="lineCov">        124 : {</span>
<span class="lineNum">   10719 </span><span class="lineCov">        116 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   10720 </span><span class="lineCov">         41 :     {</span>
<span class="lineNum">   10721 </span><span class="lineCov">         67 :     case TYPE_ALU:</span>
<span class="lineNum">   10722 </span><span class="lineCov">         85 :       gcc_assert (operands[2] == const1_rtx);</span>
<span class="lineNum">   10723 </span><span class="lineCov">        330 :       return &quot;add{&lt;imodesuffix&gt;}\t%0, %0&quot;;</span>
<span class="lineNum">   10724 </span>            : 
<span class="lineNum">   10725 </span><span class="lineCov">         26 :     default:</span>
<span class="lineNum">   10726 </span><span class="lineCov">         26 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   10727 </span><span class="lineCov">         26 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   10728 </span><span class="lineNoCov">          0 :         return &quot;sal{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   10729 </span>            :       else
<span class="lineNum">   10730 </span><span class="lineCov">         26 :         return &quot;sal{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   10731 </span>            :     }
<span class="lineNum">   10732 </span>            : }
<span class="lineNum">   10733 </span>            :   [(set (attr &quot;type&quot;)
<a name="10734"><span class="lineNum">   10734 </span>            :      (cond [(and (and (match_test &quot;TARGET_DOUBLE_WITH_ADD&quot;)</a>
<span class="lineNum">   10735 </span>            :                       (match_operand 0 &quot;register_operand&quot;))
<span class="lineNum">   10736 </span><span class="lineCov">         75 :                  (match_operand 2 &quot;const1_operand&quot;))</span>
<span class="lineNum">   10737 </span>            :               (const_string &quot;alu&quot;)
<span class="lineNum">   10738 </span>            :            ]
<span class="lineNum">   10739 </span>            :            (const_string &quot;ishift&quot;)))
<span class="lineNum">   10740 </span>            :    (set (attr &quot;length_immediate&quot;)
<span class="lineNum">   10741 </span>            :      (if_then_else
<span class="lineNum">   10742 </span>            :        (ior (eq_attr &quot;type&quot; &quot;alu&quot;)
<span class="lineNum">   10743 </span>            :             (and (eq_attr &quot;type&quot; &quot;ishift&quot;)
<span class="lineNum">   10744 </span>            :                  (and (match_operand 2 &quot;const1_operand&quot;)
<span class="lineNum">   10745 </span>            :                       (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   10746 </span>            :                            (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))))
<span class="lineNum">   10747 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   10748 </span>            :        (const_string &quot;*&quot;)))
<a name="10749"><span class="lineNum">   10749 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</a>
<span class="lineNum">   10750 </span><span class="lineCov">      45455 : </span>
<span class="lineNum">   10751 </span><span class="lineCov">     133218 : ;; See comment above `ashl&lt;mode&gt;3' about how this works.</span>
<span class="lineNum">   10752 </span>            : 
<span class="lineNum">   10753 </span><span class="lineCov">      11272 : (define_expand &quot;&lt;shift_insn&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   10754 </span><span class="lineCov">      11272 :   [(set (match_operand:SDWIM 0 &quot;&lt;shift_operand&gt;&quot;)</span>
<span class="lineNum">   10755 </span>            :         (any_shiftrt:SDWIM (match_operand:SDWIM 1 &quot;&lt;shift_operand&gt;&quot;)
<span class="lineNum">   10756 </span><span class="lineCov">      45455 :                            (match_operand:QI 2 &quot;nonmemory_operand&quot;)))]</span>
<span class="lineNum">   10757 </span>            :   &quot;&quot;
<span class="lineNum">   10758 </span>            :   &quot;ix86_expand_binary_operator (&lt;CODE&gt;, &lt;MODE&gt;mode, operands); DONE;&quot;)
<span class="lineNum">   10759 </span>            : 
<span class="lineNum">   10760 </span><span class="lineCov">      45455 : ;; Avoid useless masking of count operand.</span>
<span class="lineNum">   10761 </span><span class="lineCov">      45455 : (define_insn_and_split &quot;*&lt;shift_insn&gt;&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   10762 </span><span class="lineCov">      45455 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10763 </span><span class="lineCov">      45455 :         (any_shiftrt:SWI48</span>
<span class="lineNum">   10764 </span><span class="lineCov">      45455 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10765 </span><span class="lineCov">      45455 :           (subreg:QI</span>
<span class="lineNum">   10766 </span><span class="lineCov">      90910 :             (and:SI</span>
<span class="lineNum">   10767 </span>            :               (match_operand:SI 2 &quot;register_operand&quot; &quot;c,r&quot;)
<span class="lineNum">   10768 </span>            :               (match_operand:SI 3 &quot;const_int_operand&quot;)) 0)))
<span class="lineNum">   10769 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10770 </span><span class="lineCov">      51340 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">   10771 </span><span class="lineCov">      52443 :    &amp;&amp; (INTVAL (operands[3]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   10772 </span><span class="lineCov">      10444 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   10773 </span><span class="lineCov">       4437 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10774 </span>            :   &quot;#&quot;
<span class="lineNum">   10775 </span><span class="lineCov">          9 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   10776 </span><span class="lineCov">        509 :   [(parallel</span>
<a name="10777"><span class="lineNum">   10777 </span><span class="lineCov">         19 :      [(set (match_dup 0)</span></a>
<span class="lineNum">   10778 </span><span class="lineCov">      41916 :            (any_shiftrt:SWI48 (match_dup 1)</span>
<span class="lineNum">   10779 </span><span class="lineCov">        166 :                               (match_dup 2)))</span>
<span class="lineNum">   10780 </span><span class="lineCov">      41983 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   10781 </span><span class="lineCov">      41954 :   &quot;operands[2] = gen_lowpart (QImode, operands[2]);&quot;</span>
<span class="lineNum">   10782 </span><span class="lineCov">        238 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)])</span>
<span class="lineNum">   10783 </span><span class="lineCov">      41967 : </span>
<span class="lineNum">   10784 </span><span class="lineCov">      41764 : (define_insn_and_split &quot;*&lt;shift_insn&gt;&lt;mode&gt;3_mask_1&quot;</span>
<span class="lineNum">   10785 </span><span class="lineCov">          8 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10786 </span><span class="lineCov">      41764 :         (any_shiftrt:SWI48</span>
<span class="lineNum">   10787 </span><span class="lineCov">         19 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   10788 </span><span class="lineCov">         19 :           (and:QI</span>
<span class="lineNum">   10789 </span><span class="lineCov">         19 :             (match_operand:QI 2 &quot;register_operand&quot; &quot;c,r&quot;)</span>
<span class="lineNum">   10790 </span>            :             (match_operand:QI 3 &quot;const_int_operand&quot;))))
<span class="lineNum">   10791 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10792 </span><span class="lineCov">         47 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">   10793 </span><span class="lineCov">         52 :    &amp;&amp; (INTVAL (operands[3]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   10794 </span><span class="lineCov">       8435 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   10795 </span><span class="lineCov">         21 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10796 </span><span class="lineCov">          3 :   &quot;#&quot;</span>
<span class="lineNum">   10797 </span><span class="lineNoCov">          0 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   10798 </span><span class="lineCov">       8364 :   [(parallel</span>
<span class="lineNum">   10799 </span><span class="lineCov">       8359 :      [(set (match_dup 0)</span>
<span class="lineNum">   10800 </span><span class="lineCov">       8364 :            (any_shiftrt:SWI48 (match_dup 1)</span>
<span class="lineNum">   10801 </span><span class="lineCov">       8369 :                               (match_dup 2)))</span>
<span class="lineNum">   10802 </span><span class="lineCov">       8379 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   10803 </span><span class="lineCov">       8370 :   &quot;&quot;</span>
<span class="lineNum">   10804 </span><span class="lineCov">       8371 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)])</span>
<span class="lineNum">   10805 </span>            : 
<span class="lineNum">   10806 </span>            : (define_insn_and_split &quot;*&lt;shift_insn&gt;&lt;dwi&gt;3_doubleword_mask&quot;
<span class="lineNum">   10807 </span>            :   [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">   10808 </span>            :         (any_shiftrt:&lt;DWI&gt;
<span class="lineNum">   10809 </span>            :           (match_operand:&lt;DWI&gt; 1 &quot;register_operand&quot;)
<span class="lineNum">   10810 </span>            :           (subreg:QI
<span class="lineNum">   10811 </span>            :             (and:SI
<span class="lineNum">   10812 </span>            :               (match_operand:SI 2 &quot;register_operand&quot; &quot;c&quot;)
<span class="lineNum">   10813 </span>            :               (match_operand:SI 3 &quot;const_int_operand&quot;)) 0)))
<span class="lineNum">   10814 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10815 </span><span class="lineCov">        147 :   &quot;(INTVAL (operands[3]) &amp; (&lt;MODE_SIZE&gt; * BITS_PER_UNIT)) == 0</span>
<span class="lineNum">   10816 </span><span class="lineCov">         63 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10817 </span>            :   &quot;#&quot;
<span class="lineNum">   10818 </span>            :   &quot;&amp;&amp; 1&quot;
<span class="lineNum">   10819 </span><span class="lineCov">         16 :   [(parallel</span>
<span class="lineNum">   10820 </span>            :      [(set (match_dup 4)
<span class="lineNum">   10821 </span>            :            (ior:DWIH (lshiftrt:DWIH (match_dup 4) (match_dup 2))
<span class="lineNum">   10822 </span><span class="lineCov">         16 :                      (ashift:DWIH (match_dup 7)</span>
<span class="lineNum">   10823 </span><span class="lineCov">         16 :                        (minus:QI (match_dup 8) (match_dup 2)))))</span>
<span class="lineNum">   10824 </span>            :       (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">   10825 </span>            :    (parallel
<span class="lineNum">   10826 </span><span class="lineCov">     792683 :      [(set (match_dup 6)</span>
<span class="lineNum">   10827 </span><span class="lineCov">     792683 :            (any_shiftrt:DWIH (match_dup 7) (match_dup 2)))</span>
<span class="lineNum">   10828 </span><span class="lineCov">      29025 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   10829 </span><span class="lineCov">      17200 : {</span>
<span class="lineNum">   10830 </span><span class="lineCov">      17200 :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 2, &amp;operands[4], &amp;operands[6]);</span>
<span class="lineNum">   10831 </span><span class="lineCov">     792683 : </span>
<span class="lineNum">   10832 </span>            :   operands[8] = GEN_INT (&lt;MODE_SIZE&gt; * BITS_PER_UNIT);
<span class="lineNum">   10833 </span>            : 
<span class="lineNum">   10834 </span><span class="lineCov">     821599 :   if ((INTVAL (operands[3]) &amp; ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))</span>
<span class="lineNum">   10835 </span>            :       != ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))
<span class="lineNum">   10836 </span>            :     {
<span class="lineNum">   10837 </span>            :       rtx tem = gen_reg_rtx (SImode);
<span class="lineNum">   10838 </span>            :       emit_insn (gen_andsi3 (tem, operands[2], operands[3]));
<span class="lineNum">   10839 </span>            :       operands[2] = tem;
<span class="lineNum">   10840 </span><span class="lineCov">     821599 :     }</span>
<span class="lineNum">   10841 </span>            : 
<span class="lineNum">   10842 </span>            :   operands[2] = gen_lowpart (QImode, operands[2]);
<span class="lineNum">   10843 </span>            : 
<span class="lineNum">   10844 </span>            :   if (!rtx_equal_p (operands[4], operands[5]))
<span class="lineNum">   10845 </span>            :     emit_move_insn (operands[4], operands[5]);
<span class="lineNum">   10846 </span>            : })
<span class="lineNum">   10847 </span>            : 
<span class="lineNum">   10848 </span>            : (define_insn_and_split &quot;*&lt;shift_insn&gt;&lt;dwi&gt;3_doubleword_mask_1&quot;
<span class="lineNum">   10849 </span>            :   [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)
<span class="lineNum">   10850 </span>            :         (any_shiftrt:&lt;DWI&gt;
<span class="lineNum">   10851 </span>            :           (match_operand:&lt;DWI&gt; 1 &quot;register_operand&quot;)
<span class="lineNum">   10852 </span>            :           (and:QI
<span class="lineNum">   10853 </span>            :             (match_operand:QI 2 &quot;register_operand&quot; &quot;c&quot;)
<span class="lineNum">   10854 </span>            :             (match_operand:QI 3 &quot;const_int_operand&quot;))))
<span class="lineNum">   10855 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10856 </span><span class="lineCov">         18 :   &quot;(INTVAL (operands[3]) &amp; (&lt;MODE_SIZE&gt; * BITS_PER_UNIT)) == 0</span>
<span class="lineNum">   10857 </span><span class="lineCov">          2 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   10858 </span>            :   &quot;#&quot;
<span class="lineNum">   10859 </span>            :   &quot;&amp;&amp; 1&quot;
<span class="lineNum">   10860 </span><span class="lineNoCov">          0 :   [(parallel</span>
<span class="lineNum">   10861 </span><span class="lineNoCov">          0 :      [(set (match_dup 4)</span>
<span class="lineNum">   10862 </span>            :            (ior:DWIH (lshiftrt:DWIH (match_dup 4) (match_dup 2))
<span class="lineNum">   10863 </span><span class="lineNoCov">          0 :                      (ashift:DWIH (match_dup 7)</span>
<span class="lineNum">   10864 </span><span class="lineNoCov">          0 :                        (minus:QI (match_dup 8) (match_dup 2)))))</span>
<span class="lineNum">   10865 </span>            :       (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">   10866 </span>            :    (parallel
<a name="10867"><span class="lineNum">   10867 </span>            :      [(set (match_dup 6)</a>
<span class="lineNum">   10868 </span>            :            (any_shiftrt:DWIH (match_dup 7) (match_dup 2)))
<span class="lineNum">   10869 </span><span class="lineCov">     516322 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   10870 </span>            : {
<span class="lineNum">   10871 </span><span class="lineCov">      28315 :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 2, &amp;operands[4], &amp;operands[6]);</span>
<span class="lineNum">   10872 </span><span class="lineCov">     516322 : </span>
<span class="lineNum">   10873 </span><span class="lineCov">     516322 :   operands[8] = GEN_INT (&lt;MODE_SIZE&gt; * BITS_PER_UNIT);</span>
<span class="lineNum">   10874 </span><span class="lineCov">     516322 : </span>
<span class="lineNum">   10875 </span>            :   if ((INTVAL (operands[3]) &amp; ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))
<span class="lineNum">   10876 </span><span class="lineCov">     463522 :       != ((&lt;MODE_SIZE&gt; * BITS_PER_UNIT) - 1))</span>
<span class="lineNum">   10877 </span><span class="lineCov">     463522 :     {</span>
<span class="lineNum">   10878 </span><span class="lineCov">     463522 :       rtx tem = gen_reg_rtx (QImode);</span>
<span class="lineNum">   10879 </span><span class="lineCov">      26848 :       emit_insn (gen_andqi3 (tem, operands[2], operands[3]));</span>
<span class="lineNum">   10880 </span><span class="lineCov">     436674 :       operands[2] = tem;</span>
<span class="lineNum">   10881 </span><span class="lineCov">         11 :     }</span>
<span class="lineNum">   10882 </span><span class="lineCov">       6950 : </span>
<span class="lineNum">   10883 </span><span class="lineCov">         11 :   if (!rtx_equal_p (operands[4], operands[5]))</span>
<span class="lineNum">   10884 </span><span class="lineCov">        457 :     emit_move_insn (operands[4], operands[5]);</span>
<span class="lineNum">   10885 </span><span class="lineCov">        457 : })</span>
<span class="lineNum">   10886 </span>            : 
<span class="lineNum">   10887 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;*&lt;shift_insn&gt;&lt;mode&gt;3_doubleword&quot;</span>
<span class="lineNum">   10888 </span><span class="lineNoCov">          0 :   [(set (match_operand:DWI 0 &quot;register_operand&quot; &quot;=&amp;r&quot;)</span>
<span class="lineNum">   10889 </span>            :         (any_shiftrt:DWI (match_operand:DWI 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   10890 </span>            :                          (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;&lt;S&gt;c&quot;)))
<span class="lineNum">   10891 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10892 </span>            :   &quot;&quot;
<span class="lineNum">   10893 </span>            :   &quot;#&quot;
<span class="lineNum">   10894 </span><span class="lineCov">     543589 :   &quot;(optimize &amp;&amp; flag_peephole2) ? epilogue_completed : reload_completed&quot;</span>
<span class="lineNum">   10895 </span>            :   [(const_int 0)]
<span class="lineNum">   10896 </span>            :   &quot;ix86_split_&lt;shift_insn&gt; (operands, NULL_RTX, &lt;MODE&gt;mode); DONE;&quot;
<span class="lineNum">   10897 </span>            :   [(set_attr &quot;type&quot; &quot;multi&quot;)])
<span class="lineNum">   10898 </span>            : 
<span class="lineNum">   10899 </span>            : ;; By default we don't ask for a scratch register, because when DWImode
<span class="lineNum">   10900 </span>            : ;; values are manipulated, registers are already at a premium.  But if
<span class="lineNum">   10901 </span>            : ;; we have one handy, we won't turn it away.
<span class="lineNum">   10902 </span>            : 
<span class="lineNum">   10903 </span>            : (define_peephole2
<span class="lineNum">   10904 </span>            :   [(match_scratch:DWIH 3 &quot;r&quot;)
<span class="lineNum">   10905 </span>            :    (parallel [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot;)
<a name="10906"><span class="lineNum">   10906 </span>            :                    (any_shiftrt:&lt;DWI&gt;</a>
<span class="lineNum">   10907 </span>            :                      (match_operand:&lt;DWI&gt; 1 &quot;register_operand&quot;)
<span class="lineNum">   10908 </span>            :                      (match_operand:QI 2 &quot;nonmemory_operand&quot;)))
<span class="lineNum">   10909 </span>            :               (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">   10910 </span>            :    (match_dup 3)]
<span class="lineNum">   10911 </span><span class="lineCov">     129010 :   &quot;TARGET_CMOVE&quot;</span>
<span class="lineNum">   10912 </span>            :   [(const_int 0)]
<span class="lineNum">   10913 </span>            :   &quot;ix86_split_&lt;shift_insn&gt; (operands, operands[3], &lt;DWI&gt;mode); DONE;&quot;)
<span class="lineNum">   10914 </span>            : 
<span class="lineNum">   10915 </span>            : (define_insn &quot;x86_64_shrd&quot;
<span class="lineNum">   10916 </span>            :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;+r*m&quot;)
<span class="lineNum">   10917 </span>            :         (ior:DI (lshiftrt:DI (match_dup 0)
<span class="lineNum">   10918 </span>            :                   (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;Jc&quot;))
<span class="lineNum">   10919 </span>            :                 (ashift:DI (match_operand:DI 1 &quot;register_operand&quot; &quot;r&quot;)
<span class="lineNum">   10920 </span>            :                   (minus:QI (const_int 64) (match_dup 2)))))
<span class="lineNum">   10921 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10922 </span><span class="lineCov">        385 :   &quot;TARGET_64BIT&quot;</span>
<a name="10923"><span class="lineNum">   10923 </span><span class="lineNoCov">          0 :   &quot;shrd{q}\t{%s2%1, %0|%0, %1, %2}&quot;</span></a>
<span class="lineNum">   10924 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<span class="lineNum">   10925 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   10926 </span>            :    (set_attr &quot;mode&quot; &quot;DI&quot;)
<span class="lineNum">   10927 </span><span class="lineCov">     356508 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10928 </span><span class="lineNoCov">          0 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10929 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;vector&quot;)])</span>
<span class="lineNum">   10930 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10931 </span>            : (define_insn &quot;x86_shrd&quot;
<a name="10932"><span class="lineNum">   10932 </span>            :   [(set (match_operand:SI 0 &quot;nonimmediate_operand&quot; &quot;+r*m&quot;)</a>
<span class="lineNum">   10933 </span><span class="lineCov">       6653 :         (ior:SI (lshiftrt:SI (match_dup 0)</span>
<span class="lineNum">   10934 </span><span class="lineCov">       6653 :                   (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;Ic&quot;))</span>
<span class="lineNum">   10935 </span><span class="lineCov">       6653 :                 (ashift:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   10936 </span><span class="lineCov">      10236 :                   (minus:QI (const_int 32) (match_dup 2)))))</span>
<span class="lineNum">   10937 </span><span class="lineCov">         12 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10938 </span><span class="lineCov">      10248 :   &quot;&quot;</span>
<span class="lineNum">   10939 </span><span class="lineCov">      10248 :   &quot;shrd{l}\t{%s2%1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   10940 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<span class="lineNum">   10941 </span><span class="lineCov">         18 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   10942 </span><span class="lineCov">          6 :    (set_attr &quot;mode&quot; &quot;SI&quot;)</span>
<span class="lineNum">   10943 </span><span class="lineCov">         12 :    (set_attr &quot;pent_pair&quot; &quot;np&quot;)</span>
<span class="lineNum">   10944 </span><span class="lineCov">         12 :    (set_attr &quot;athlon_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10945 </span><span class="lineNoCov">          0 :    (set_attr &quot;amdfam10_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   10946 </span><span class="lineCov">         24 :    (set_attr &quot;bdver1_decode&quot; &quot;vector&quot;)])</span>
<span class="lineNum">   10947 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   10948 </span><span class="lineCov">     339800 : (define_insn &quot;ashrdi3_cvt&quot;</span>
<span class="lineNum">   10949 </span><span class="lineCov">        452 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=*d,rm&quot;)</span>
<span class="lineNum">   10950 </span><span class="lineCov">        968 :         (ashiftrt:DI (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;*a,0&quot;)</span>
<span class="lineNum">   10951 </span><span class="lineCov">        452 :                      (match_operand:QI 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   10952 </span><span class="lineCov">     340246 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   10953 </span><span class="lineCov">     515936 :   &quot;TARGET_64BIT &amp;&amp; INTVAL (operands[2]) == 63</span>
<span class="lineNum">   10954 </span><span class="lineCov">     394778 :    &amp;&amp; (TARGET_USE_CLTD || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   10955 </span><span class="lineCov">     108548 :    &amp;&amp; ix86_binary_operator_ok (ASHIFTRT, DImode, operands)&quot;</span>
<span class="lineNum">   10956 </span><span class="lineNoCov">          0 :   &quot;@</span>
<span class="lineNum">   10957 </span><span class="lineCov">      57714 :    {cqto|cqo}</span>
<span class="lineNum">   10958 </span><span class="lineCov">     471408 :    sar{q}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   10959 </span><span class="lineCov">        481 :   [(set_attr &quot;type&quot; &quot;imovx,ishift&quot;)</span>
<span class="lineNum">   10960 </span>            :    (set_attr &quot;prefix_0f&quot; &quot;0,*&quot;)
<span class="lineNum">   10961 </span><span class="lineCov">     138816 :    (set_attr &quot;length_immediate&quot; &quot;0,*&quot;)</span>
<span class="lineNum">   10962 </span><span class="lineCov">     138816 :    (set_attr &quot;modrm&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   10963 </span><span class="lineCov">      71603 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   10964 </span><span class="lineCov">      67213 : </span>
<span class="lineNum">   10965 </span><span class="lineCov">      66180 : (define_insn &quot;*ashrsi3_cvt_zext&quot;</span>
<span class="lineNum">   10966 </span><span class="lineCov">      67694 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=*d,r&quot;)</span>
<span class="lineNum">   10967 </span><span class="lineCov">        481 :         (zero_extend:DI</span>
<span class="lineNum">   10968 </span><span class="lineCov">        481 :           (ashiftrt:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;*a,0&quot;)</span>
<span class="lineNum">   10969 </span>            :                        (match_operand:QI 2 &quot;const_int_operand&quot;))))
<span class="lineNum">   10970 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10971 </span><span class="lineCov">         49 :   &quot;TARGET_64BIT &amp;&amp; INTVAL (operands[2]) == 31</span>
<span class="lineNum">   10972 </span><span class="lineNoCov">          0 :    &amp;&amp; (TARGET_USE_CLTD || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   10973 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_binary_operator_ok (ASHIFTRT, SImode, operands)&quot;</span>
<span class="lineNum">   10974 </span><span class="lineCov">         36 :   &quot;@</span>
<span class="lineNum">   10975 </span><span class="lineCov">         53 :    {cltd|cdq}</span>
<span class="lineNum">   10976 </span><span class="lineCov">         89 :    sar{l}\t{%2, %k0|%k0, %2}&quot;</span>
<span class="lineNum">   10977 </span><span class="lineCov">        121 :   [(set_attr &quot;type&quot; &quot;imovx,ishift&quot;)</span>
<span class="lineNum">   10978 </span><span class="lineCov">         45 :    (set_attr &quot;prefix_0f&quot; &quot;0,*&quot;)</span>
<span class="lineNum">   10979 </span><span class="lineCov">         45 :    (set_attr &quot;length_immediate&quot; &quot;0,*&quot;)</span>
<span class="lineNum">   10980 </span><span class="lineCov">         36 :    (set_attr &quot;modrm&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   10981 </span><span class="lineCov">          9 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   10982 </span><span class="lineCov">         36 : </span>
<span class="lineNum">   10983 </span><span class="lineNoCov">          0 : (define_insn &quot;ashrsi3_cvt&quot;</span>
<span class="lineNum">   10984 </span><span class="lineNoCov">          0 :   [(set (match_operand:SI 0 &quot;nonimmediate_operand&quot; &quot;=*d,rm&quot;)</span>
<span class="lineNum">   10985 </span>            :         (ashiftrt:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;*a,0&quot;)
<span class="lineNum">   10986 </span>            :                      (match_operand:QI 2 &quot;const_int_operand&quot;)))
<span class="lineNum">   10987 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   10988 </span><span class="lineCov">      48180 :   &quot;INTVAL (operands[2]) == 31</span>
<span class="lineNum">   10989 </span><span class="lineCov">      27722 :    &amp;&amp; (TARGET_USE_CLTD || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   10990 </span><span class="lineCov">      55435 :    &amp;&amp; ix86_binary_operator_ok (ASHIFTRT, SImode, operands)&quot;</span>
<span class="lineNum">   10991 </span>            :   &quot;@
<span class="lineNum">   10992 </span><span class="lineCov">       9930 :    {cltd|cdq}</span>
<span class="lineNum">   10993 </span><span class="lineCov">       9930 :    sar{l}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   10994 </span>            :   [(set_attr &quot;type&quot; &quot;imovx,ishift&quot;)
<span class="lineNum">   10995 </span>            :    (set_attr &quot;prefix_0f&quot; &quot;0,*&quot;)
<span class="lineNum">   10996 </span><span class="lineCov">          8 :    (set_attr &quot;length_immediate&quot; &quot;0,*&quot;)</span>
<span class="lineNum">   10997 </span><span class="lineCov">     219312 :    (set_attr &quot;modrm&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   10998 </span><span class="lineCov">         24 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   10999 </span><span class="lineCov">     219344 : </span>
<span class="lineNum">   11000 </span><span class="lineCov">     219320 : (define_expand &quot;x86_shift&lt;mode&gt;_adj_3&quot;</span>
<span class="lineNum">   11001 </span><span class="lineCov">     446839 :   [(use (match_operand:SWI48 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   11002 </span><span class="lineCov">     227519 :    (use (match_operand:SWI48 1 &quot;register_operand&quot;))</span>
<span class="lineNum">   11003 </span><span class="lineCov">     219328 :    (use (match_operand:QI 2 &quot;register_operand&quot;))]</span>
<span class="lineNum">   11004 </span><span class="lineCov">     375686 :   &quot;&quot;</span>
<span class="lineNum">   11005 </span><span class="lineCov">     375678 : {</span>
<span class="lineNum">   11006 </span><span class="lineCov">     156367 :   rtx_code_label *label = gen_label_rtx ();</span>
<span class="lineNum">   11007 </span><span class="lineCov">     136882 :   rtx tmp;</span>
<span class="lineNum">   11008 </span><span class="lineCov">     293221 : </span>
<span class="lineNum">   11009 </span><span class="lineCov">     154938 :   emit_insn (gen_testqi_ccz_1 (operands[2],</span>
<span class="lineNum">   11010 </span><span class="lineCov">     220288 :                                GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode))));</span>
<span class="lineNum">   11011 </span><span class="lineCov">     375861 : </span>
<span class="lineNum">   11012 </span><span class="lineCov">      93221 :   tmp = gen_rtx_REG (CCZmode, FLAGS_REG);</span>
<span class="lineNum">   11013 </span><span class="lineCov">     230073 :   tmp = gen_rtx_EQ (VOIDmode, tmp, const0_rtx);</span>
<span class="lineNum">   11014 </span><span class="lineCov">         16 :   tmp = gen_rtx_IF_THEN_ELSE (VOIDmode, tmp,</span>
<span class="lineNum">   11015 </span>            :                               gen_rtx_LABEL_REF (VOIDmode, label),
<span class="lineNum">   11016 </span>            :                               pc_rtx);
<span class="lineNum">   11017 </span>            :   tmp = emit_jump_insn (gen_rtx_SET (pc_rtx, tmp));
<span class="lineNum">   11018 </span><span class="lineCov">         16 :   JUMP_LABEL (tmp) = label;</span>
<span class="lineNum">   11019 </span><span class="lineCov">         16 : </span>
<span class="lineNum">   11020 </span><span class="lineCov">         16 :   emit_move_insn (operands[0], operands[1]);</span>
<span class="lineNum">   11021 </span><span class="lineCov">         16 :   emit_insn (gen_ashr&lt;mode&gt;3_cvt (operands[1], operands[1],</span>
<span class="lineNum">   11022 </span><span class="lineCov">         16 :                                   GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1)));</span>
<span class="lineNum">   11023 </span><span class="lineCov">         16 :   emit_label (label);</span>
<span class="lineNum">   11024 </span><span class="lineCov">         16 :   LABEL_NUSES (label) = 1;</span>
<span class="lineNum">   11025 </span><span class="lineCov">         16 : </span>
<span class="lineNum">   11026 </span><span class="lineCov">         16 :   DONE;</span>
<span class="lineNum">   11027 </span><span class="lineCov">         16 : })</span>
<span class="lineNum">   11028 </span><span class="lineCov">         16 : </span>
<span class="lineNum">   11029 </span><span class="lineCov">         16 : (define_insn &quot;*bmi2_&lt;shift_insn&gt;&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   11030 </span><span class="lineCov">         16 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   11031 </span><span class="lineCov">         16 :         (any_shiftrt:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   11032 </span><span class="lineCov">         16 :                            (match_operand:SWI48 2 &quot;register_operand&quot; &quot;r&quot;)))]</span>
<span class="lineNum">   11033 </span><span class="lineCov">         90 :   &quot;TARGET_BMI2&quot;</span>
<span class="lineNum">   11034 </span><span class="lineCov">         16 :   &quot;&lt;shift&gt;x\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11035 </span><span class="lineCov">     349206 :   [(set_attr &quot;type&quot; &quot;ishiftx&quot;)</span>
<span class="lineNum">   11036 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   11037 </span><span class="lineCov">     408122 : </span>
<span class="lineNum">   11038 </span><span class="lineCov">     408122 : (define_insn &quot;*&lt;shift_insn&gt;&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   11039 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot; &quot;=rm,r&quot;)</span>
<span class="lineNum">   11040 </span><span class="lineCov">     188252 :         (any_shiftrt:SWI48</span>
<span class="lineNum">   11041 </span><span class="lineCov">     218662 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;0,rm&quot;)</span>
<span class="lineNum">   11042 </span><span class="lineCov">     218662 :           (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;c&lt;S&gt;,r&quot;)))</span>
<span class="lineNum">   11043 </span><span class="lineCov">     243726 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11044 </span><span class="lineCov">    1575117 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   11045 </span><span class="lineCov">     882794 : {</span>
<span class="lineNum">   11046 </span><span class="lineCov">     295197 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   11047 </span><span class="lineCov">     101637 :     {</span>
<span class="lineNum">   11048 </span><span class="lineCov">      24131 :     case TYPE_ISHIFTX:</span>
<span class="lineNum">   11049 </span><span class="lineCov">      24147 :       return &quot;#&quot;;</span>
<span class="lineNum">   11050 </span><span class="lineCov">      35919 : </span>
<span class="lineNum">   11051 </span><span class="lineCov">     205511 :     default:</span>
<span class="lineNum">   11052 </span><span class="lineCov">     217344 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   11053 </span><span class="lineCov">     193562 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11054 </span><span class="lineCov">      28167 :         return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   11055 </span>            :       else
<span class="lineNum">   11056 </span><span class="lineCov">     165411 :         return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   11057 </span><span class="lineCov">         16 :     }</span>
<span class="lineNum">   11058 </span><span class="lineCov">         16 : }</span>
<span class="lineNum">   11059 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)</span>
<a name="11060"><span class="lineNum">   11060 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;ishift,ishiftx&quot;)</span></a>
<span class="lineNum">   11061 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   11062 </span><span class="lineCov">     155664 :      (if_then_else</span>
<span class="lineNum">   11063 </span><span class="lineNoCov">          0 :        (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11064 </span><span class="lineCov">         16 :             (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   11065 </span><span class="lineCov">       9196 :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))</span>
<span class="lineNum">   11066 </span><span class="lineCov">         16 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   11067 </span><span class="lineCov">         16 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   11068 </span><span class="lineCov">         16 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   11069 </span><span class="lineCov">         16 : </span>
<span class="lineNum">   11070 </span><span class="lineCov">         16 : ;; Convert shift to the shiftx pattern to avoid flags dependency.</span>
<span class="lineNum">   11071 </span><span class="lineCov">         16 : (define_split</span>
<span class="lineNum">   11072 </span><span class="lineCov">         16 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11073 </span><span class="lineCov">         16 :         (any_shiftrt:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11074 </span><span class="lineCov">         16 :                            (match_operand:QI 2 &quot;register_operand&quot;)))</span>
<span class="lineNum">   11075 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11076 </span><span class="lineCov">      26674 :   &quot;TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   11077 </span><span class="lineCov">       9900 :   [(set (match_dup 0)</span>
<span class="lineNum">   11078 </span><span class="lineCov">     792664 :         (any_shiftrt:SWI48 (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">   11079 </span><span class="lineCov">       9865 :   &quot;operands[2] = gen_lowpart (&lt;MODE&gt;mode, operands[2]);&quot;)</span>
<span class="lineNum">   11080 </span><span class="lineCov">     464279 : </span>
<span class="lineNum">   11081 </span><span class="lineCov">     460195 : (define_insn &quot;*bmi2_&lt;shift_insn&gt;si3_1_zext&quot;</span>
<span class="lineNum">   11082 </span><span class="lineCov">     491553 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   11083 </span>            :         (zero_extend:DI
<span class="lineNum">   11084 </span><span class="lineCov">     465076 :           (any_shiftrt:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   11085 </span><span class="lineCov">     424475 :                           (match_operand:SI 2 &quot;register_operand&quot; &quot;r&quot;))))]</span>
<span class="lineNum">   11086 </span><span class="lineCov">    1253965 :   &quot;TARGET_64BIT &amp;&amp; TARGET_BMI2&quot;</span>
<span class="lineNum">   11087 </span>            :   &quot;&lt;shift&gt;x\t{%2, %1, %k0|%k0, %1, %2}&quot;
<span class="lineNum">   11088 </span><span class="lineCov">       1057 :   [(set_attr &quot;type&quot; &quot;ishiftx&quot;)</span>
<span class="lineNum">   11089 </span><span class="lineCov">        732 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   11090 </span><span class="lineCov">       1114 : </span>
<span class="lineNum">   11091 </span>            : (define_insn &quot;*&lt;shift_insn&gt;si3_1_zext&quot;
<span class="lineNum">   11092 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r&quot;)
<span class="lineNum">   11093 </span><span class="lineCov">         48 :         (zero_extend:DI</span>
<span class="lineNum">   11094 </span><span class="lineCov">       2673 :           (any_shiftrt:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;0,rm&quot;)</span>
<span class="lineNum">   11095 </span><span class="lineCov">         31 :                           (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;cI,r&quot;))))</span>
<span class="lineNum">   11096 </span><span class="lineCov">         54 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11097 </span><span class="lineCov">      22908 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, SImode, operands)&quot;</span>
<span class="lineNum">   11098 </span><span class="lineCov">       7138 : {</span>
<span class="lineNum">   11099 </span><span class="lineCov">       9775 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   11100 </span><span class="lineCov">         73 :     {</span>
<span class="lineNum">   11101 </span><span class="lineCov">      14239 :     case TYPE_ISHIFTX:</span>
<span class="lineNum">   11102 </span><span class="lineCov">      11652 :       return &quot;#&quot;;</span>
<span class="lineNum">   11103 </span><span class="lineCov">      26746 : </span>
<span class="lineNum">   11104 </span><span class="lineCov">       4429 :     default:</span>
<span class="lineNum">   11105 </span><span class="lineCov">       6037 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   11106 </span><span class="lineCov">       6037 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11107 </span><span class="lineCov">        767 :         return &quot;&lt;shift&gt;{l}\t%k0&quot;;</span>
<span class="lineNum">   11108 </span><span class="lineCov">        514 :       else</span>
<span class="lineNum">   11109 </span><span class="lineCov">       3662 :         return &quot;&lt;shift&gt;{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">   11110 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   11111 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11112 </span><span class="lineNoCov">          0 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)</span>
<a name="11113"><span class="lineNum">   11113 </span><span class="lineNoCov">          0 :    (set_attr &quot;type&quot; &quot;ishift,ishiftx&quot;)</span></a>
<span class="lineNum">   11114 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   11115 </span><span class="lineCov">       7685 :      (if_then_else</span>
<span class="lineNum">   11116 </span><span class="lineNoCov">          0 :        (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11117 </span><span class="lineNoCov">          0 :             (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   11118 </span>            :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))
<span class="lineNum">   11119 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   11120 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11121 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">   11122 </span>            : 
<span class="lineNum">   11123 </span>            : ;; Convert shift to the shiftx pattern to avoid flags dependency.
<span class="lineNum">   11124 </span>            : (define_split
<span class="lineNum">   11125 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot;)
<span class="lineNum">   11126 </span>            :         (zero_extend:DI
<span class="lineNum">   11127 </span>            :           (any_shiftrt:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11128 </span>            :                           (match_operand:QI 2 &quot;register_operand&quot;))))
<span class="lineNum">   11129 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   11130 </span><span class="lineCov">         42 :   &quot;TARGET_64BIT &amp;&amp; TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   11131 </span>            :   [(set (match_dup 0)
<span class="lineNum">   11132 </span><span class="lineNoCov">          0 :         (zero_extend:DI (any_shiftrt:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">   11133 </span>            :   &quot;operands[2] = gen_lowpart (SImode, operands[2]);&quot;)
<span class="lineNum">   11134 </span><span class="lineCov">         39 : </span>
<span class="lineNum">   11135 </span><span class="lineCov">         39 : (define_insn &quot;*&lt;shift_insn&gt;&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   11136 </span><span class="lineCov">         39 :   [(set (match_operand:SWI12 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">   11137 </span>            :         (any_shiftrt:SWI12
<span class="lineNum">   11138 </span>            :           (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)
<span class="lineNum">   11139 </span>            :           (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;c&lt;S&gt;&quot;)))
<span class="lineNum">   11140 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   11141 </span><span class="lineCov">     120812 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   11142 </span><span class="lineCov">      50968 : {</span>
<span class="lineNum">   11143 </span><span class="lineCov">      44880 :   if (operands[2] == const1_rtx</span>
<span class="lineNum">   11144 </span><span class="lineCov">      24827 :       &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11145 </span><span class="lineCov">      25331 :     return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   11146 </span><span class="lineCov">      19633 :   else</span>
<span class="lineNum">   11147 </span><span class="lineCov">      54255 :     return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   11148 </span><span class="lineCov">      27102 : }</span>
<span class="lineNum">   11149 </span><span class="lineCov">      47433 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<a name="11150"><span class="lineNum">   11150 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span></a>
<span class="lineNum">   11151 </span><span class="lineNoCov">          0 :      (if_then_else</span>
<a name="11152"><span class="lineNum">   11152 </span><span class="lineCov">      24060 :        (and (match_operand 2 &quot;const1_operand&quot;)</span></a>
<span class="lineNum">   11153 </span><span class="lineNoCov">          0 :             (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   11154 </span>            :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))
<span class="lineNum">   11155 </span><span class="lineNoCov">          0 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   11156 </span><span class="lineNoCov">          0 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   11157 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   11158 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   11159 </span>            : (define_insn &quot;*&lt;shift_insn&gt;qi3_1_slp&quot;
<span class="lineNum">   11160 </span>            :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+qm&quot;))
<span class="lineNum">   11161 </span>            :         (any_shiftrt:QI (match_dup 0)
<span class="lineNum">   11162 </span>            :                         (match_operand:QI 1 &quot;nonmemory_operand&quot; &quot;cI&quot;)))
<span class="lineNum">   11163 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   11164 </span><span class="lineNoCov">          0 :   &quot;(optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   11165 </span><span class="lineNoCov">          0 :     || !TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   11166 </span><span class="lineNoCov">          0 :     || (operands[1] == const1_rtx</span>
<span class="lineNum">   11167 </span><span class="lineNoCov">          0 :         &amp;&amp; TARGET_SHIFT1))&quot;</span>
<span class="lineNum">   11168 </span><span class="lineCov">         19 : {</span>
<span class="lineNum">   11169 </span><span class="lineNoCov">          0 :   if (operands[1] == const1_rtx</span>
<span class="lineNum">   11170 </span><span class="lineNoCov">          0 :       &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11171 </span><span class="lineNoCov">          0 :     return &quot;&lt;shift&gt;{b}\t%0&quot;;</span>
<span class="lineNum">   11172 </span>            :   else
<span class="lineNum">   11173 </span><span class="lineNoCov">          0 :     return &quot;&lt;shift&gt;{b}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   11174 </span><span class="lineCov">         20 : }</span>
<span class="lineNum">   11175 </span><span class="lineCov">         46 :   [(set_attr &quot;type&quot; &quot;ishift1&quot;)</span>
<a name="11176"><span class="lineNum">   11176 </span><span class="lineCov">         55 :    (set (attr &quot;length_immediate&quot;)</span></a>
<span class="lineNum">   11177 </span>            :      (if_then_else
<span class="lineNum">   11178 </span><span class="lineCov">         47 :        (and (match_operand 1 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11179 </span><span class="lineCov">         81 :             (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<a name="11180"><span class="lineNum">   11180 </span><span class="lineCov">          2 :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))</span></a>
<span class="lineNum">   11181 </span><span class="lineCov">         40 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   11182 </span><span class="lineCov">    1275113 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   11183 </span><span class="lineCov">         21 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   11184 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   11185 </span>            : ;; This pattern can't accept a variable shift count, since shifts by
<span class="lineNum">   11186 </span><span class="lineCov">    1814561 : ;; zero don't affect the flags.  We assume that shifts by constant</span>
<span class="lineNum">   11187 </span><span class="lineCov">    1275113 : ;; zero are optimized away.</span>
<span class="lineNum">   11188 </span><span class="lineCov">    1275093 : (define_insn &quot;*&lt;shift_insn&gt;&lt;mode&gt;3_cmp&quot;</span>
<span class="lineNum">   11189 </span><span class="lineCov">    1275113 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">   11190 </span><span class="lineCov">    1275113 :         (compare</span>
<span class="lineNum">   11191 </span><span class="lineCov">     244497 :           (any_shiftrt:SWI</span>
<span class="lineNum">   11192 </span><span class="lineCov">    1030676 :             (match_operand:SWI 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   11193 </span><span class="lineCov">    1030676 :             (match_operand:QI 2 &quot;&lt;shift_immediate_operand&gt;&quot; &quot;&lt;S&gt;&quot;))</span>
<span class="lineNum">   11194 </span><span class="lineCov">          5 :           (const_int 0)))</span>
<span class="lineNum">   11195 </span><span class="lineCov">         45 :    (set (match_operand:SWI 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">   11196 </span><span class="lineCov">     881650 :         (any_shiftrt:SWI (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">   11197 </span><span class="lineCov">         39 :   &quot;(optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   11198 </span><span class="lineCov">       4123 :     || !TARGET_PARTIAL_FLAG_REG_STALL</span>
<span class="lineNum">   11199 </span><span class="lineNoCov">          0 :     || (operands[2] == const1_rtx</span>
<span class="lineNum">   11200 </span><span class="lineNoCov">          0 :         &amp;&amp; TARGET_SHIFT1))</span>
<span class="lineNum">   11201 </span><span class="lineCov">       4146 :    &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">   11202 </span><span class="lineCov">     888658 :    &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   11203 </span><span class="lineCov">       3229 : {</span>
<span class="lineNum">   11204 </span><span class="lineCov">     421137 :   if (operands[2] == const1_rtx</span>
<span class="lineNum">   11205 </span><span class="lineCov">     418411 :       &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11206 </span><span class="lineCov">     418405 :     return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   11207 </span><span class="lineCov">       7572 :   else</span>
<span class="lineNum">   11208 </span><span class="lineCov">     124251 :     return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   11209 </span>            : }
<span class="lineNum">   11210 </span><span class="lineCov">     120269 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<a name="11211"><span class="lineNum">   11211 </span>            :    (set (attr &quot;length_immediate&quot;)</a>
<span class="lineNum">   11212 </span><span class="lineCov">      87532 :      (if_then_else</span>
<span class="lineNum">   11213 </span><span class="lineCov">      90717 :        (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11214 </span>            :             (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   11215 </span>            :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))
<span class="lineNum">   11216 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   11217 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11218 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">   11219 </span><span class="lineCov">          9 : </span>
<span class="lineNum">   11220 </span><span class="lineCov">          8 : (define_insn &quot;*&lt;shift_insn&gt;si3_cmp_zext&quot;</span>
<span class="lineNum">   11221 </span>            :   [(set (reg FLAGS_REG)
<span class="lineNum">   11222 </span><span class="lineCov">          8 :         (compare</span>
<span class="lineNum">   11223 </span><span class="lineCov">         17 :           (any_shiftrt:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   11224 </span><span class="lineCov">          9 :                           (match_operand:QI 2 &quot;const_1_to_31_operand&quot; &quot;I&quot;))</span>
<span class="lineNum">   11225 </span><span class="lineCov">         17 :           (const_int 0)))</span>
<span class="lineNum">   11226 </span><span class="lineCov">          8 :    (set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   11227 </span><span class="lineNoCov">          0 :         (zero_extend:DI (any_shiftrt:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">   11228 </span><span class="lineCov">          8 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   11229 </span><span class="lineCov">          9 :    &amp;&amp; (optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   11230 </span><span class="lineNoCov">          0 :        || !TARGET_PARTIAL_FLAG_REG_STALL</span>
<span class="lineNum">   11231 </span><span class="lineNoCov">          0 :        || (operands[2] == const1_rtx</span>
<span class="lineNum">   11232 </span><span class="lineNoCov">          0 :            &amp;&amp; TARGET_SHIFT1))</span>
<span class="lineNum">   11233 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)</span>
<span class="lineNum">   11234 </span><span class="lineNoCov">          0 :    &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, SImode, operands)&quot;</span>
<span class="lineNum">   11235 </span><span class="lineCov">          2 : {</span>
<span class="lineNum">   11236 </span><span class="lineNoCov">          0 :   if (operands[2] == const1_rtx</span>
<span class="lineNum">   11237 </span><span class="lineNoCov">          0 :       &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11238 </span><span class="lineNoCov">          0 :     return &quot;&lt;shift&gt;{l}\t%k0&quot;;</span>
<span class="lineNum">   11239 </span>            :   else
<span class="lineNum">   11240 </span><span class="lineNoCov">          0 :     return &quot;&lt;shift&gt;{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">   11241 </span>            : }
<span class="lineNum">   11242 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<a name="11243"><span class="lineNum">   11243 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span></a>
<span class="lineNum">   11244 </span>            :      (if_then_else
<span class="lineNum">   11245 </span><span class="lineCov">         10 :        (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11246 </span>            :             (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   11247 </span>            :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))
<span class="lineNum">   11248 </span><span class="lineCov">        148 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   11249 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11250 </span>            :    (set_attr &quot;mode&quot; &quot;SI&quot;)])
<span class="lineNum">   11251 </span><span class="lineCov">         74 : </span>
<span class="lineNum">   11252 </span><span class="lineCov">         74 : (define_insn &quot;*&lt;shift_insn&gt;&lt;mode&gt;3_cconly&quot;</span>
<span class="lineNum">   11253 </span><span class="lineCov">         74 :   [(set (reg FLAGS_REG)</span>
<span class="lineNum">   11254 </span><span class="lineCov">         74 :         (compare</span>
<span class="lineNum">   11255 </span><span class="lineCov">         74 :           (any_shiftrt:SWI</span>
<span class="lineNum">   11256 </span><span class="lineCov">         74 :             (match_operand:SWI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   11257 </span><span class="lineCov">        148 :             (match_operand:QI 2 &quot;&lt;shift_immediate_operand&gt;&quot; &quot;&lt;S&gt;&quot;))</span>
<span class="lineNum">   11258 </span>            :           (const_int 0)))
<span class="lineNum">   11259 </span>            :    (clobber (match_scratch:SWI 0 &quot;=&lt;r&gt;&quot;))]
<span class="lineNum">   11260 </span><span class="lineCov">         10 :   &quot;(optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   11261 </span><span class="lineCov">       1288 :     || !TARGET_PARTIAL_FLAG_REG_STALL</span>
<span class="lineNum">   11262 </span><span class="lineCov">         74 :     || (operands[2] == const1_rtx</span>
<span class="lineNum">   11263 </span><span class="lineCov">         74 :         &amp;&amp; TARGET_SHIFT1))</span>
<span class="lineNum">   11264 </span><span class="lineCov">       1227 :    &amp;&amp; ix86_match_ccmode (insn, CCGOCmode)&quot;</span>
<span class="lineNum">   11265 </span><span class="lineCov">        930 : {</span>
<span class="lineNum">   11266 </span><span class="lineCov">       1242 :   if (operands[2] == const1_rtx</span>
<span class="lineNum">   11267 </span><span class="lineCov">        343 :       &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11268 </span><span class="lineCov">         69 :     return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   11269 </span><span class="lineCov">        142 :   else</span>
<span class="lineNum">   11270 </span><span class="lineCov">       3044 :     return &quot;&lt;shift&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   11271 </span><span class="lineCov">         66 : }</span>
<span class="lineNum">   11272 </span><span class="lineCov">         66 :   [(set_attr &quot;type&quot; &quot;ishift&quot;)</span>
<a name="11273"><span class="lineNum">   11273 </span><span class="lineCov">         66 :    (set (attr &quot;length_immediate&quot;)</span></a>
<span class="lineNum">   11274 </span><span class="lineCov">         66 :      (if_then_else</span>
<span class="lineNum">   11275 </span><span class="lineCov">       3001 :        (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11276 </span><span class="lineNoCov">          0 :             (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   11277 </span><span class="lineCov">         66 :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))</span>
<span class="lineNum">   11278 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   11279 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11280 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">   11281 </span>            : 
<span class="lineNum">   11282 </span>            : ;; Rotate instructions
<span class="lineNum">   11283 </span>            : 
<span class="lineNum">   11284 </span>            : (define_expand &quot;&lt;rotate_insn&gt;ti3&quot;
<span class="lineNum">   11285 </span>            :   [(set (match_operand:TI 0 &quot;register_operand&quot;)
<span class="lineNum">   11286 </span>            :         (any_rotate:TI (match_operand:TI 1 &quot;register_operand&quot;)
<span class="lineNum">   11287 </span>            :                        (match_operand:QI 2 &quot;nonmemory_operand&quot;)))]
<span class="lineNum">   11288 </span>            :   &quot;TARGET_64BIT&quot;
<span class="lineNum">   11289 </span>            : {
<span class="lineNum">   11290 </span>            :   if (const_1_to_63_operand (operands[2], VOIDmode))
<span class="lineNum">   11291 </span>            :     emit_insn (gen_ix86_&lt;rotate_insn&gt;ti3_doubleword
<span class="lineNum">   11292 </span>            :                 (operands[0], operands[1], operands[2]));
<span class="lineNum">   11293 </span>            :   else
<span class="lineNum">   11294 </span>            :     FAIL;
<span class="lineNum">   11295 </span>            : 
<span class="lineNum">   11296 </span>            :   DONE;
<span class="lineNum">   11297 </span>            : })
<span class="lineNum">   11298 </span>            : 
<span class="lineNum">   11299 </span>            : (define_expand &quot;&lt;rotate_insn&gt;di3&quot;
<span class="lineNum">   11300 </span>            :   [(set (match_operand:DI 0 &quot;shiftdi_operand&quot;)
<span class="lineNum">   11301 </span>            :         (any_rotate:DI (match_operand:DI 1 &quot;shiftdi_operand&quot;)
<span class="lineNum">   11302 </span><span class="lineNoCov">          0 :                        (match_operand:QI 2 &quot;nonmemory_operand&quot;)))]</span>
<span class="lineNum">   11303 </span>            :  &quot;&quot;
<span class="lineNum">   11304 </span>            : {
<span class="lineNum">   11305 </span><span class="lineNoCov">          0 :   if (TARGET_64BIT)</span>
<span class="lineNum">   11306 </span><span class="lineNoCov">          0 :     ix86_expand_binary_operator (&lt;CODE&gt;, DImode, operands);</span>
<span class="lineNum">   11307 </span><span class="lineNoCov">          0 :   else if (const_1_to_31_operand (operands[2], VOIDmode))</span>
<span class="lineNum">   11308 </span><span class="lineNoCov">          0 :     emit_insn (gen_ix86_&lt;rotate_insn&gt;di3_doubleword</span>
<span class="lineNum">   11309 </span><span class="lineNoCov">          0 :                 (operands[0], operands[1], operands[2]));</span>
<span class="lineNum">   11310 </span><span class="lineNoCov">          0 :   else</span>
<span class="lineNum">   11311 </span><span class="lineNoCov">          0 :     FAIL;</span>
<span class="lineNum">   11312 </span>            : 
<span class="lineNum">   11313 </span>            :   DONE;
<span class="lineNum">   11314 </span>            : })
<span class="lineNum">   11315 </span>            : 
<a name="11316"><span class="lineNum">   11316 </span><span class="lineNoCov">          0 : (define_expand &quot;&lt;rotate_insn&gt;&lt;mode&gt;3&quot;</span></a>
<span class="lineNum">   11317 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWIM124 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11318 </span><span class="lineNoCov">          0 :         (any_rotate:SWIM124 (match_operand:SWIM124 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11319 </span>            :                             (match_operand:QI 2 &quot;nonmemory_operand&quot;)))]
<span class="lineNum">   11320 </span>            :   &quot;&quot;
<span class="lineNum">   11321 </span>            :   &quot;ix86_expand_binary_operator (&lt;CODE&gt;, &lt;MODE&gt;mode, operands); DONE;&quot;)
<span class="lineNum">   11322 </span>            : 
<span class="lineNum">   11323 </span><span class="lineCov">          4 : ;; Avoid useless masking of count operand.</span>
<span class="lineNum">   11324 </span><span class="lineNoCov">          0 : (define_insn_and_split &quot;*&lt;rotate_insn&gt;&lt;mode&gt;3_mask&quot;</span>
<span class="lineNum">   11325 </span>            :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11326 </span><span class="lineNoCov">          0 :         (any_rotate:SWI48</span>
<span class="lineNum">   11327 </span><span class="lineCov">          4 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11328 </span><span class="lineCov">          4 :           (subreg:QI</span>
<span class="lineNum">   11329 </span><span class="lineCov">          4 :             (and:SI</span>
<span class="lineNum">   11330 </span><span class="lineNoCov">          0 :               (match_operand:SI 2 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   11331 </span><span class="lineNoCov">          0 :               (match_operand:SI 3 &quot;const_int_operand&quot;)) 0)))</span>
<span class="lineNum">   11332 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<a name="11333"><span class="lineNum">   11333 </span><span class="lineCov">       1075 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)</span></a>
<span class="lineNum">   11334 </span><span class="lineCov">       1320 :    &amp;&amp; (INTVAL (operands[3]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   11335 </span><span class="lineCov">       1980 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   11336 </span><span class="lineCov">        990 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11337 </span>            :   &quot;#&quot;
<span class="lineNum">   11338 </span><span class="lineNoCov">          0 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11339 </span><span class="lineNoCov">          0 :   [(parallel</span>
<a name="11340"><span class="lineNum">   11340 </span><span class="lineCov">        330 :      [(set (match_dup 0)</span></a>
<span class="lineNum">   11341 </span><span class="lineCov">         70 :            (any_rotate:SWI48 (match_dup 1)</span>
<span class="lineNum">   11342 </span><span class="lineCov">        120 :                              (match_dup 2)))</span>
<span class="lineNum">   11343 </span><span class="lineCov">        190 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   11344 </span><span class="lineNoCov">          0 :   &quot;operands[2] = gen_lowpart (QImode, operands[2]);&quot;)</span>
<span class="lineNum">   11345 </span>            : 
<span class="lineNum">   11346 </span>            : (define_insn_and_split &quot;*&lt;rotate_insn&gt;&lt;mode&gt;3_mask_1&quot;
<span class="lineNum">   11347 </span>            :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11348 </span>            :         (any_rotate:SWI48
<span class="lineNum">   11349 </span>            :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11350 </span>            :           (and:QI
<span class="lineNum">   11351 </span>            :             (match_operand:QI 2 &quot;register_operand&quot; &quot;c&quot;)
<span class="lineNum">   11352 </span>            :             (match_operand:QI 3 &quot;const_int_operand&quot;))))
<span class="lineNum">   11353 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   11354 </span><span class="lineCov">        150 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)</span>
<span class="lineNum">   11355 </span><span class="lineCov">        200 :    &amp;&amp; (INTVAL (operands[3]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   11356 </span><span class="lineCov">        300 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   11357 </span><span class="lineCov">        100 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11358 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   11359 </span><span class="lineNoCov">          0 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11360 </span><span class="lineNoCov">          0 :   [(parallel</span>
<span class="lineNum">   11361 </span><span class="lineCov">         50 :      [(set (match_dup 0)</span>
<span class="lineNum">   11362 </span><span class="lineNoCov">          0 :            (any_rotate:SWI48 (match_dup 1)</span>
<span class="lineNum">   11363 </span><span class="lineNoCov">          0 :                              (match_dup 2)))</span>
<span class="lineNum">   11364 </span><span class="lineNoCov">          0 :       (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   11365 </span><span class="lineCov">      13067 : </span>
<span class="lineNum">   11366 </span><span class="lineCov">      13067 : ;; Implement rotation using two double-precision</span>
<span class="lineNum">   11367 </span>            : ;; shift instructions and a scratch register.
<span class="lineNum">   11368 </span><span class="lineCov">       7797 : </span>
<span class="lineNum">   11369 </span><span class="lineCov">      15594 : (define_insn_and_split &quot;ix86_rotl&lt;dwi&gt;3_doubleword&quot;</span>
<span class="lineNum">   11370 </span>            :  [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">   11371 </span>            :        (rotate:&lt;DWI&gt; (match_operand:&lt;DWI&gt; 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   11372 </span>            :                      (match_operand:QI 2 &quot;&lt;shift_immediate_operand&gt;&quot; &quot;&lt;S&gt;&quot;)))
<span class="lineNum">   11373 </span>            :   (clobber (reg:CC FLAGS_REG))
<span class="lineNum">   11374 </span>            :   (clobber (match_scratch:DWIH 3 &quot;=&amp;r&quot;))]
<span class="lineNum">   11375 </span>            :  &quot;&quot;
<span class="lineNum">   11376 </span>            :  &quot;#&quot;
<span class="lineNum">   11377 </span>            :  &quot;reload_completed&quot;
<span class="lineNum">   11378 </span>            :  [(set (match_dup 3) (match_dup 4))
<span class="lineNum">   11379 </span>            :   (parallel
<span class="lineNum">   11380 </span>            :    [(set (match_dup 4)
<span class="lineNum">   11381 </span>            :          (ior:DWIH (ashift:DWIH (match_dup 4) (match_dup 2))
<span class="lineNum">   11382 </span>            :                    (lshiftrt:DWIH (match_dup 5)
<span class="lineNum">   11383 </span>            :                                   (minus:QI (match_dup 6) (match_dup 2)))))
<span class="lineNum">   11384 </span>            :     (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">   11385 </span>            :   (parallel
<span class="lineNum">   11386 </span>            :    [(set (match_dup 5)
<span class="lineNum">   11387 </span>            :          (ior:DWIH (ashift:DWIH (match_dup 5) (match_dup 2))
<span class="lineNum">   11388 </span>            :                    (lshiftrt:DWIH (match_dup 3)
<span class="lineNum">   11389 </span>            :                                   (minus:QI (match_dup 6) (match_dup 2)))))
<span class="lineNum">   11390 </span>            :     (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">   11391 </span>            : {
<span class="lineNum">   11392 </span>            :   operands[6] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode));
<span class="lineNum">   11393 </span>            : 
<span class="lineNum">   11394 </span>            :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 1, &amp;operands[4], &amp;operands[5]);
<span class="lineNum">   11395 </span>            : })
<span class="lineNum">   11396 </span>            : 
<span class="lineNum">   11397 </span>            : (define_insn_and_split &quot;ix86_rotr&lt;dwi&gt;3_doubleword&quot;
<span class="lineNum">   11398 </span>            :  [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">   11399 </span>            :        (rotatert:&lt;DWI&gt; (match_operand:&lt;DWI&gt; 1 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">   11400 </span>            :                        (match_operand:QI 2 &quot;&lt;shift_immediate_operand&gt;&quot; &quot;&lt;S&gt;&quot;)))
<span class="lineNum">   11401 </span>            :   (clobber (reg:CC FLAGS_REG))
<span class="lineNum">   11402 </span>            :   (clobber (match_scratch:DWIH 3 &quot;=&amp;r&quot;))]
<span class="lineNum">   11403 </span>            :  &quot;&quot;
<span class="lineNum">   11404 </span>            :  &quot;#&quot;
<span class="lineNum">   11405 </span>            :  &quot;reload_completed&quot;
<span class="lineNum">   11406 </span>            :  [(set (match_dup 3) (match_dup 4))
<span class="lineNum">   11407 </span>            :   (parallel
<span class="lineNum">   11408 </span>            :    [(set (match_dup 4)
<span class="lineNum">   11409 </span>            :          (ior:DWIH (lshiftrt:DWIH (match_dup 4) (match_dup 2))
<span class="lineNum">   11410 </span>            :                    (ashift:DWIH (match_dup 5)
<span class="lineNum">   11411 </span>            :                                 (minus:QI (match_dup 6) (match_dup 2)))))
<span class="lineNum">   11412 </span>            :     (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">   11413 </span>            :   (parallel
<span class="lineNum">   11414 </span>            :    [(set (match_dup 5)
<span class="lineNum">   11415 </span>            :          (ior:DWIH (lshiftrt:DWIH (match_dup 5) (match_dup 2))
<span class="lineNum">   11416 </span>            :                    (ashift:DWIH (match_dup 3)
<span class="lineNum">   11417 </span>            :                                 (minus:QI (match_dup 6) (match_dup 2)))))
<span class="lineNum">   11418 </span>            :     (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">   11419 </span>            : {
<span class="lineNum">   11420 </span>            :   operands[6] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode));
<span class="lineNum">   11421 </span>            : 
<span class="lineNum">   11422 </span>            :   split_double_mode (&lt;DWI&gt;mode, &amp;operands[0], 1, &amp;operands[4], &amp;operands[5]);
<span class="lineNum">   11423 </span>            : })
<span class="lineNum">   11424 </span>            : 
<span class="lineNum">   11425 </span>            : (define_mode_attr rorx_immediate_operand
<span class="lineNum">   11426 </span>            :         [(SI &quot;const_0_to_31_operand&quot;)
<span class="lineNum">   11427 </span>            :          (DI &quot;const_0_to_63_operand&quot;)])
<span class="lineNum">   11428 </span>            : 
<span class="lineNum">   11429 </span>            : (define_insn &quot;*bmi2_rorx&lt;mode&gt;3_1&quot;
<span class="lineNum">   11430 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">   11431 </span>            :         (rotatert:SWI48
<span class="lineNum">   11432 </span>            :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)
<span class="lineNum">   11433 </span>            :           (match_operand:QI 2 &quot;&lt;rorx_immediate_operand&gt;&quot; &quot;&lt;S&gt;&quot;)))]
<span class="lineNum">   11434 </span><span class="lineCov">        840 :   &quot;TARGET_BMI2&quot;</span>
<span class="lineNum">   11435 </span><span class="lineCov">       2352 :   &quot;rorx\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   11436 </span>            :   [(set_attr &quot;type&quot; &quot;rotatex&quot;)
<span class="lineNum">   11437 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">   11438 </span>            : 
<span class="lineNum">   11439 </span>            : (define_insn &quot;*&lt;rotate_insn&gt;&lt;mode&gt;3_1&quot;
<span class="lineNum">   11440 </span>            :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot; &quot;=rm,r&quot;)
<span class="lineNum">   11441 </span>            :         (any_rotate:SWI48
<a name="11442"><span class="lineNum">   11442 </span>            :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;0,rm&quot;)</a>
<span class="lineNum">   11443 </span>            :           (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;c&lt;S&gt;,&lt;S&gt;&quot;)))
<span class="lineNum">   11444 </span><span class="lineCov">       4536 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11445 </span><span class="lineCov">      15310 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   11446 </span><span class="lineCov">       4206 : {</span>
<span class="lineNum">   11447 </span><span class="lineCov">       6259 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   11448 </span><span class="lineCov">       2265 :     {</span>
<span class="lineNum">   11449 </span><span class="lineCov">       5075 :     case TYPE_ROTATEX:</span>
<span class="lineNum">   11450 </span><span class="lineCov">        539 :       return &quot;#&quot;;</span>
<span class="lineNum">   11451 </span><span class="lineCov">        773 : </span>
<span class="lineNum">   11452 </span><span class="lineCov">       8530 :     default:</span>
<span class="lineNum">   11453 </span><span class="lineCov">       8530 :       if (operands[2] == const1_rtx</span>
<span class="lineNum">   11454 </span><span class="lineCov">       8530 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11455 </span><span class="lineCov">       5995 :         return &quot;&lt;rotate&gt;{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   11456 </span><span class="lineCov">       4536 :       else</span>
<span class="lineNum">   11457 </span><span class="lineCov">       7071 :         return &quot;&lt;rotate&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   11458 </span><span class="lineCov">         11 :     }</span>
<span class="lineNum">   11459 </span><span class="lineCov">         11 : }</span>
<span class="lineNum">   11460 </span><span class="lineCov">          3 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)</span>
<a name="11461"><span class="lineNum">   11461 </span>            :    (set_attr &quot;type&quot; &quot;rotate,rotatex&quot;)</a>
<span class="lineNum">   11462 </span><span class="lineNoCov">          0 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   11463 </span><span class="lineCov">       1987 :      (if_then_else</span>
<span class="lineNum">   11464 </span><span class="lineNoCov">          0 :        (and (eq_attr &quot;type&quot; &quot;rotate&quot;)</span>
<span class="lineNum">   11465 </span><span class="lineCov">          6 :             (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11466 </span>            :                  (ior (match_test &quot;TARGET_SHIFT1&quot;)
<span class="lineNum">   11467 </span>            :                       (match_test &quot;optimize_function_for_size_p (cfun)&quot;))))
<span class="lineNum">   11468 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   11469 </span>            :        (const_string &quot;*&quot;)))
<span class="lineNum">   11470 </span>            :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])
<span class="lineNum">   11471 </span>            : 
<span class="lineNum">   11472 </span>            : ;; Convert rotate to the rotatex pattern to avoid flags dependency.
<span class="lineNum">   11473 </span><span class="lineCov">        482 : (define_split</span>
<span class="lineNum">   11474 </span><span class="lineCov">        482 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11475 </span><span class="lineCov">        900 :         (rotate:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11476 </span><span class="lineCov">         32 :                       (match_operand:QI 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   11477 </span><span class="lineCov">         30 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11478 </span><span class="lineCov">       4386 :   &quot;TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   11479 </span><span class="lineNoCov">          0 :   [(set (match_dup 0)</span>
<span class="lineNum">   11480 </span><span class="lineCov">          2 :         (rotatert:SWI48 (match_dup 1) (match_dup 2)))]</span>
<span class="lineNum">   11481 </span>            : {
<span class="lineNum">   11482 </span><span class="lineCov">       1351 :   int bitsize = GET_MODE_BITSIZE (&lt;MODE&gt;mode);</span>
<span class="lineNum">   11483 </span><span class="lineCov">        391 : </span>
<span class="lineNum">   11484 </span>            :   operands[2] = GEN_INT ((bitsize - INTVAL (operands[2])) % bitsize);
<span class="lineNum">   11485 </span>            : })
<span class="lineNum">   11486 </span>            : 
<span class="lineNum">   11487 </span><span class="lineCov">        251 : (define_split</span>
<span class="lineNum">   11488 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)
<span class="lineNum">   11489 </span>            :         (rotatert:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)
<span class="lineNum">   11490 </span><span class="lineCov">       5657 :                         (match_operand:QI 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   11491 </span><span class="lineCov">        251 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11492 </span><span class="lineCov">       3666 :   &quot;TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   11493 </span><span class="lineCov">        253 :   [(set (match_dup 0)</span>
<span class="lineNum">   11494 </span><span class="lineCov">        251 :         (rotatert:SWI48 (match_dup 1) (match_dup 2)))])</span>
<span class="lineNum">   11495 </span><span class="lineCov">        251 : </span>
<span class="lineNum">   11496 </span><span class="lineCov">        626 : (define_insn &quot;*bmi2_rorxsi3_1_zext&quot;</span>
<span class="lineNum">   11497 </span><span class="lineCov">        626 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   11498 </span>            :         (zero_extend:DI
<span class="lineNum">   11499 </span>            :           (rotatert:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)
<span class="lineNum">   11500 </span>            :                        (match_operand:QI 2 &quot;const_0_to_31_operand&quot; &quot;I&quot;))))]
<span class="lineNum">   11501 </span><span class="lineCov">         36 :   &quot;TARGET_64BIT &amp;&amp; TARGET_BMI2&quot;</span>
<span class="lineNum">   11502 </span>            :   &quot;rorx\t{%2, %1, %k0|%k0, %1, %2}&quot;
<span class="lineNum">   11503 </span><span class="lineCov">         37 :   [(set_attr &quot;type&quot; &quot;rotatex&quot;)</span>
<span class="lineNum">   11504 </span><span class="lineCov">        587 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   11505 </span><span class="lineCov">         56 : </span>
<span class="lineNum">   11506 </span>            : (define_insn &quot;*&lt;rotate_insn&gt;si3_1_zext&quot;
<span class="lineNum">   11507 </span>            :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r&quot;)
<span class="lineNum">   11508 </span><span class="lineCov">        550 :         (zero_extend:DI</span>
<span class="lineNum">   11509 </span><span class="lineCov">        550 :           (any_rotate:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;0,rm&quot;)</span>
<span class="lineNum">   11510 </span><span class="lineCov">        550 :                          (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;cI,I&quot;))))</span>
<span class="lineNum">   11511 </span><span class="lineCov">       5895 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11512 </span><span class="lineCov">        738 :   &quot;TARGET_64BIT &amp;&amp; ix86_binary_operator_ok (&lt;CODE&gt;, SImode, operands)&quot;</span>
<span class="lineNum">   11513 </span><span class="lineCov">       1408 : {</span>
<span class="lineNum">   11514 </span><span class="lineCov">        588 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   11515 </span><span class="lineCov">       5515 :     {</span>
<span class="lineNum">   11516 </span><span class="lineCov">       5346 :     case TYPE_ROTATEX:</span>
<span class="lineNum">   11517 </span><span class="lineCov">       5827 :       return &quot;#&quot;;</span>
<span class="lineNum">   11518 </span><span class="lineCov">        152 : </span>
<span class="lineNum">   11519 </span><span class="lineCov">        307 :     default:</span>
<a name="11520"><span class="lineNum">   11520 </span><span class="lineCov">        174 :       if (operands[2] == const1_rtx</span></a>
<span class="lineNum">   11521 </span><span class="lineCov">       5937 :           &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11522 </span><span class="lineCov">        469 :         return &quot;&lt;rotate&gt;{l}\t%k0&quot;;</span>
<span class="lineNum">   11523 </span><span class="lineCov">          4 :       else</span>
<span class="lineNum">   11524 </span><span class="lineCov">          1 :         return &quot;&lt;rotate&gt;{l}\t{%2, %k0|%k0, %2}&quot;;</span>
<span class="lineNum">   11525 </span><span class="lineCov">          4 :     }</span>
<span class="lineNum">   11526 </span><span class="lineCov">      46365 : }</span>
<span class="lineNum">   11527 </span><span class="lineCov">          4 :   [(set_attr &quot;isa&quot; &quot;*,bmi2&quot;)</span>
<a name="11528"><span class="lineNum">   11528 </span><span class="lineCov">     749978 :    (set_attr &quot;type&quot; &quot;rotate,rotatex&quot;)</span></a>
<span class="lineNum">   11529 </span><span class="lineCov">     750304 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   11530 </span><span class="lineCov">     750643 :      (if_then_else</span>
<span class="lineNum">   11531 </span><span class="lineCov">     750304 :        (and (eq_attr &quot;type&quot; &quot;rotate&quot;)</span>
<span class="lineNum">   11532 </span><span class="lineCov">     749974 :             (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11533 </span><span class="lineCov">     749974 :                  (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   11534 </span><span class="lineCov">     749974 :                       (match_test &quot;optimize_function_for_size_p (cfun)&quot;))))</span>
<span class="lineNum">   11535 </span>            :        (const_string &quot;0&quot;)
<span class="lineNum">   11536 </span><span class="lineCov">      57741 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   11537 </span><span class="lineCov">      57970 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   11538 </span>            : 
<span class="lineNum">   11539 </span><span class="lineCov">      49002 : ;; Convert rotate to the rotatex pattern to avoid flags dependency.</span>
<span class="lineNum">   11540 </span><span class="lineCov">      49002 : (define_split</span>
<span class="lineNum">   11541 </span><span class="lineCov">        229 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11542 </span><span class="lineCov">       2608 :         (zero_extend:DI</span>
<span class="lineNum">   11543 </span><span class="lineCov">       2608 :           (rotate:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11544 </span><span class="lineNoCov">          0 :                      (match_operand:QI 2 &quot;const_int_operand&quot;))))</span>
<span class="lineNum">   11545 </span><span class="lineCov">       2251 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11546 </span><span class="lineCov">         50 :   &quot;TARGET_64BIT &amp;&amp; TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   11547 </span><span class="lineCov">       2072 :   [(set (match_dup 0)</span>
<span class="lineNum">   11548 </span><span class="lineCov">         50 :         (zero_extend:DI (rotatert:SI (match_dup 1) (match_dup 2))))]</span>
<span class="lineNum">   11549 </span><span class="lineCov">        942 : {</span>
<span class="lineNum">   11550 </span><span class="lineCov">       1891 :   int bitsize = GET_MODE_BITSIZE (SImode);</span>
<span class="lineNum">   11551 </span><span class="lineCov">        999 : </span>
<span class="lineNum">   11552 </span><span class="lineCov">        107 :   operands[2] = GEN_INT ((bitsize - INTVAL (operands[2])) % bitsize);</span>
<span class="lineNum">   11553 </span><span class="lineCov">        892 : })</span>
<span class="lineNum">   11554 </span><span class="lineCov">        892 : </span>
<span class="lineNum">   11555 </span>            : (define_split
<span class="lineNum">   11556 </span><span class="lineCov">        892 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11557 </span><span class="lineCov">       1784 :         (zero_extend:DI</span>
<span class="lineNum">   11558 </span><span class="lineCov">        892 :           (rotatert:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11559 </span><span class="lineCov">         50 :                        (match_operand:QI 2 &quot;const_int_operand&quot;))))</span>
<span class="lineNum">   11560 </span><span class="lineCov">        954 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11561 </span><span class="lineCov">        141 :   &quot;TARGET_64BIT &amp;&amp; TARGET_BMI2 &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   11562 </span><span class="lineCov">        892 :   [(set (match_dup 0)</span>
<span class="lineNum">   11563 </span><span class="lineCov">         50 :         (zero_extend:DI (rotatert:SI (match_dup 1) (match_dup 2))))])</span>
<span class="lineNum">   11564 </span><span class="lineCov">        892 : </span>
<span class="lineNum">   11565 </span><span class="lineCov">        942 : (define_insn &quot;*&lt;rotate_insn&gt;&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   11566 </span><span class="lineCov">        942 :   [(set (match_operand:SWI12 0 &quot;nonimmediate_operand&quot; &quot;=&lt;r&gt;m&quot;)</span>
<span class="lineNum">   11567 </span><span class="lineCov">        942 :         (any_rotate:SWI12 (match_operand:SWI12 1 &quot;nonimmediate_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   11568 </span><span class="lineCov">        942 :                           (match_operand:QI 2 &quot;nonmemory_operand&quot; &quot;c&lt;S&gt;&quot;)))</span>
<a name="11569"><span class="lineNum">   11569 </span><span class="lineCov">       1834 :    (clobber (reg:CC FLAGS_REG))]</span></a>
<span class="lineNum">   11570 </span><span class="lineCov">       9275 :   &quot;ix86_binary_operator_ok (&lt;CODE&gt;, &lt;MODE&gt;mode, operands)&quot;</span>
<span class="lineNum">   11571 </span><span class="lineCov">       3118 : {</span>
<span class="lineNum">   11572 </span><span class="lineCov">       3778 :   if (operands[2] == const1_rtx</span>
<span class="lineNum">   11573 </span><span class="lineCov">   15762667 :       &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11574 </span><span class="lineCov">   19177711 :     return &quot;&lt;rotate&gt;{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">   11575 </span><span class="lineCov">       3667 :   else</span>
<span class="lineNum">   11576 </span><span class="lineCov">       2870 :     return &quot;&lt;rotate&gt;{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   11577 </span><span class="lineCov">   19176554 : }</span>
<span class="lineNum">   11578 </span><span class="lineCov">       2522 :   [(set_attr &quot;type&quot; &quot;rotate&quot;)</span>
<a name="11579"><span class="lineNum">   11579 </span><span class="lineCov">   19174647 :    (set (attr &quot;length_immediate&quot;)</span></a>
<span class="lineNum">   11580 </span>            :      (if_then_else
<span class="lineNum">   11581 </span><span class="lineCov">     991526 :        (and (match_operand 2 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11582 </span><span class="lineCov">     989862 :             (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   11583 </span>            :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))
<span class="lineNum">   11584 </span><span class="lineCov">        616 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   11585 </span><span class="lineCov">      92974 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   11586 </span><span class="lineCov">      92974 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   11587 </span><span class="lineCov">        397 : </span>
<span class="lineNum">   11588 </span><span class="lineCov">      92219 : (define_insn &quot;*&lt;rotate_insn&gt;qi3_1_slp&quot;</span>
<span class="lineNum">   11589 </span><span class="lineCov">        382 :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+qm&quot;))</span>
<span class="lineNum">   11590 </span><span class="lineCov">      57092 :         (any_rotate:QI (match_dup 0)</span>
<span class="lineNum">   11591 </span><span class="lineCov">      57068 :                        (match_operand:QI 1 &quot;nonmemory_operand&quot; &quot;cI&quot;)))</span>
<span class="lineNum">   11592 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   11593 </span><span class="lineCov">          1 :   &quot;(optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   11594 </span><span class="lineCov">      54954 :     || !TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   11595 </span><span class="lineCov">        360 :     || (operands[1] == const1_rtx</span>
<span class="lineNum">   11596 </span><span class="lineCov">         12 :         &amp;&amp; TARGET_SHIFT1))&quot;</span>
<span class="lineNum">   11597 </span><span class="lineCov">         13 : {</span>
<span class="lineNum">   11598 </span><span class="lineCov">      54607 :   if (operands[1] == const1_rtx</span>
<span class="lineNum">   11599 </span><span class="lineCov">         14 :       &amp;&amp; (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))</span>
<span class="lineNum">   11600 </span><span class="lineCov">      54594 :     return &quot;&lt;rotate&gt;{b}\t%0&quot;;</span>
<span class="lineNum">   11601 </span><span class="lineCov">      54594 :   else</span>
<span class="lineNum">   11602 </span><span class="lineCov">     109189 :     return &quot;&lt;rotate&gt;{b}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   11603 </span><span class="lineCov">     109200 : }</span>
<span class="lineNum">   11604 </span><span class="lineCov">         62 :   [(set_attr &quot;type&quot; &quot;rotate1&quot;)</span>
<a name="11605"><span class="lineNum">   11605 </span><span class="lineCov">      54706 :    (set (attr &quot;length_immediate&quot;)</span></a>
<span class="lineNum">   11606 </span><span class="lineCov">         12 :      (if_then_else</span>
<span class="lineNum">   11607 </span><span class="lineCov">        851 :        (and (match_operand 1 &quot;const1_operand&quot;)</span>
<span class="lineNum">   11608 </span><span class="lineCov">         12 :             (ior (match_test &quot;TARGET_SHIFT1&quot;)</span>
<span class="lineNum">   11609 </span><span class="lineCov">   26981475 :                  (match_test &quot;optimize_function_for_size_p (cfun)&quot;)))</span>
<span class="lineNum">   11610 </span><span class="lineCov">   26976870 :        (const_string &quot;0&quot;)</span>
<span class="lineNum">   11611 </span><span class="lineCov">          1 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   11612 </span><span class="lineCov">          1 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   11613 </span>            : 
<span class="lineNum">   11614 </span><span class="lineCov">    1593556 : (define_split</span>
<span class="lineNum">   11615 </span><span class="lineCov">    1593577 :  [(set (match_operand:HI 0 &quot;QIreg_operand&quot;)</span>
<span class="lineNum">   11616 </span><span class="lineCov">    1593619 :        (any_rotate:HI (match_dup 0) (const_int 8)))</span>
<span class="lineNum">   11617 </span><span class="lineCov">    1593556 :   (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11618 </span><span class="lineCov">    1593598 :  &quot;reload_completed</span>
<span class="lineNum">   11619 </span><span class="lineCov">       1044 :   &amp;&amp; (TARGET_USE_XCHGB || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">   11620 </span><span class="lineCov">       1025 :  [(parallel [(set (strict_low_part (match_dup 0))</span>
<span class="lineNum">   11621 </span><span class="lineCov">         19 :                   (bswap:HI (match_dup 0)))</span>
<span class="lineNum">   11622 </span><span class="lineCov">    1593577 :              (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   11623 </span><span class="lineCov">    1593568 : </span>
<span class="lineNum">   11624 </span><span class="lineCov">    1593577 : ;; Bit set / bit test instructions</span>
<span class="lineNum">   11625 </span><span class="lineCov">    1593577 : </span>
<span class="lineNum">   11626 </span><span class="lineCov">    1593577 : ;; %%% bts, btr, btc</span>
<span class="lineNum">   11627 </span><span class="lineCov">    2144970 : </span>
<span class="lineNum">   11628 </span><span class="lineCov">       8884 : ;; These instructions are *slow* when applied to memory.</span>
<span class="lineNum">   11629 </span><span class="lineCov">     542551 : </span>
<span class="lineNum">   11630 </span><span class="lineCov">    1593665 : (define_code_attr btsc [(ior &quot;bts&quot;) (xor &quot;btc&quot;)])</span>
<span class="lineNum">   11631 </span><span class="lineCov">        218 : </span>
<span class="lineNum">   11632 </span><span class="lineCov">    1925083 : (define_insn &quot;*&lt;btsc&gt;&lt;mode&gt;&quot;</span>
<span class="lineNum">   11633 </span><span class="lineCov">    1593577 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   11634 </span><span class="lineCov">         97 :         (any_or:SWI48</span>
<span class="lineNum">   11635 </span><span class="lineCov">        325 :           (ashift:SWI48 (const_int 1)</span>
<span class="lineNum">   11636 </span><span class="lineCov">         33 :                         (match_operand:QI 2 &quot;register_operand&quot; &quot;r&quot;))</span>
<span class="lineNum">   11637 </span><span class="lineCov">        336 :           (match_operand:SWI48 1 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">   11638 </span><span class="lineCov">        345 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11639 </span><span class="lineCov">        385 :   &quot;TARGET_USE_BT&quot;</span>
<span class="lineNum">   11640 </span>            :   &quot;&lt;btsc&gt;{&lt;imodesuffix&gt;}\t{%&lt;k&gt;2, %0|%0, %&lt;k&gt;2}&quot;
<span class="lineNum">   11641 </span><span class="lineCov">          1 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   11642 </span><span class="lineCov">          1 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   11643 </span><span class="lineCov">         25 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   11644 </span><span class="lineCov">         43 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   11645 </span>            : 
<span class="lineNum">   11646 </span><span class="lineCov">          7 : ;; Avoid useless masking of count operand.</span>
<span class="lineNum">   11647 </span><span class="lineCov">          7 : (define_insn_and_split &quot;*&lt;btsc&gt;&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   11648 </span><span class="lineCov">         18 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11649 </span><span class="lineCov">         18 :         (any_or:SWI48</span>
<span class="lineNum">   11650 </span><span class="lineCov">         18 :           (ashift:SWI48</span>
<span class="lineNum">   11651 </span><span class="lineCov">         21 :             (const_int 1)</span>
<span class="lineNum">   11652 </span><span class="lineCov">         18 :             (subreg:QI</span>
<span class="lineNum">   11653 </span><span class="lineCov">         18 :               (and:SI</span>
<span class="lineNum">   11654 </span><span class="lineCov">         18 :                 (match_operand:SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   11655 </span><span class="lineNoCov">          0 :                 (match_operand:SI 2 &quot;const_int_operand&quot;)) 0))</span>
<span class="lineNum">   11656 </span><span class="lineCov">         18 :           (match_operand:SWI48 3 &quot;register_operand&quot;)))</span>
<span class="lineNum">   11657 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11658 </span><span class="lineCov">         10 :   &quot;TARGET_USE_BT</span>
<span class="lineNum">   11659 </span><span class="lineCov">         28 :    &amp;&amp; (INTVAL (operands[2]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   11660 </span><span class="lineCov">         42 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   11661 </span><span class="lineCov">         14 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11662 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   11663 </span><span class="lineNoCov">          0 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11664 </span><span class="lineCov">         21 :   [(parallel</span>
<span class="lineNum">   11665 </span><span class="lineCov">         28 :      [(set (match_dup 0)</span>
<span class="lineNum">   11666 </span><span class="lineCov">         25 :            (any_or:SWI48</span>
<span class="lineNum">   11667 </span><span class="lineNoCov">          0 :              (ashift:SWI48 (const_int 1)</span>
<span class="lineNum">   11668 </span><span class="lineCov">          4 :                            (match_dup 1))</span>
<span class="lineNum">   11669 </span><span class="lineNoCov">          0 :              (match_dup 3)))</span>
<span class="lineNum">   11670 </span>            :       (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">   11671 </span>            :   &quot;operands[1] = gen_lowpart (QImode, operands[1]);&quot;)
<span class="lineNum">   11672 </span><span class="lineCov">          3 : </span>
<span class="lineNum">   11673 </span>            : (define_insn_and_split &quot;*&lt;btsc&gt;&lt;mode&gt;_mask_1&quot;
<span class="lineNum">   11674 </span><span class="lineCov">          3 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11675 </span><span class="lineCov">          3 :         (any_or:SWI48</span>
<span class="lineNum">   11676 </span><span class="lineNoCov">          0 :           (ashift:SWI48</span>
<span class="lineNum">   11677 </span><span class="lineNoCov">          0 :             (const_int 1)</span>
<span class="lineNum">   11678 </span><span class="lineNoCov">          0 :             (and:QI</span>
<span class="lineNum">   11679 </span><span class="lineNoCov">          0 :               (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   11680 </span><span class="lineNoCov">          0 :               (match_operand:QI 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   11681 </span><span class="lineCov">          3 :           (match_operand:SWI48 3 &quot;register_operand&quot;)))</span>
<span class="lineNum">   11682 </span><span class="lineCov">          3 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11683 </span><span class="lineCov">          4 :   &quot;TARGET_USE_BT</span>
<span class="lineNum">   11684 </span><span class="lineCov">         11 :    &amp;&amp; (INTVAL (operands[2]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   11685 </span><span class="lineCov">         12 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   11686 </span><span class="lineCov">         16 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11687 </span><span class="lineCov">         12 :   &quot;#&quot;</span>
<span class="lineNum">   11688 </span><span class="lineCov">         12 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11689 </span><span class="lineCov">         12 :   [(parallel</span>
<span class="lineNum">   11690 </span><span class="lineCov">          2 :      [(set (match_dup 0)</span>
<span class="lineNum">   11691 </span><span class="lineCov">         12 :            (any_or:SWI48</span>
<span class="lineNum">   11692 </span><span class="lineCov">         12 :              (ashift:SWI48 (const_int 1)</span>
<span class="lineNum">   11693 </span><span class="lineCov">         12 :                            (match_dup 1))</span>
<span class="lineNum">   11694 </span><span class="lineCov">         12 :              (match_dup 3)))</span>
<span class="lineNum">   11695 </span><span class="lineNoCov">          0 :       (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   11696 </span><span class="lineCov">     377775 : </span>
<span class="lineNum">   11697 </span><span class="lineCov">     377763 : (define_insn &quot;*btr&lt;mode&gt;&quot;</span>
<span class="lineNum">   11698 </span>            :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)
<span class="lineNum">   11699 </span><span class="lineCov">      69951 :         (and:SWI48</span>
<span class="lineNum">   11700 </span><span class="lineCov">     150348 :           (rotate:SWI48 (const_int -2)</span>
<span class="lineNum">   11701 </span><span class="lineCov">     150348 :                         (match_operand:QI 2 &quot;register_operand&quot; &quot;r&quot;))</span>
<span class="lineNum">   11702 </span><span class="lineCov">      31923 :         (match_operand:SWI48 1 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">   11703 </span><span class="lineCov">     182120 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11704 </span><span class="lineCov">     182157 :   &quot;TARGET_USE_BT&quot;</span>
<span class="lineNum">   11705 </span><span class="lineCov">      62892 :   &quot;btr{&lt;imodesuffix&gt;}\t{%&lt;k&gt;2, %0|%0, %&lt;k&gt;2}&quot;</span>
<span class="lineNum">   11706 </span><span class="lineCov">          2 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   11707 </span><span class="lineCov">          2 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   11708 </span><span class="lineCov">          8 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   11709 </span><span class="lineCov">          6 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   11710 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   11711 </span><span class="lineCov">          2 : ;; Avoid useless masking of count operand.</span>
<span class="lineNum">   11712 </span><span class="lineCov">          2 : (define_insn_and_split &quot;*btr&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   11713 </span><span class="lineCov">          2 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11714 </span><span class="lineCov">          2 :         (and:SWI48</span>
<span class="lineNum">   11715 </span><span class="lineCov">          2 :           (rotate:SWI48</span>
<span class="lineNum">   11716 </span><span class="lineCov">          2 :             (const_int -2)</span>
<span class="lineNum">   11717 </span><span class="lineCov">          4 :             (subreg:QI</span>
<span class="lineNum">   11718 </span>            :               (and:SI
<span class="lineNum">   11719 </span>            :                 (match_operand:SI 1 &quot;register_operand&quot;)
<span class="lineNum">   11720 </span>            :                 (match_operand:SI 2 &quot;const_int_operand&quot;)) 0))
<span class="lineNum">   11721 </span><span class="lineCov">          2 :           (match_operand:SWI48 3 &quot;register_operand&quot;)))</span>
<span class="lineNum">   11722 </span><span class="lineCov">          2 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11723 </span><span class="lineCov">          4 :   &quot;TARGET_USE_BT</span>
<span class="lineNum">   11724 </span><span class="lineCov">          8 :    &amp;&amp; (INTVAL (operands[2]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   11725 </span><span class="lineCov">         14 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   11726 </span><span class="lineCov">          4 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11727 </span><span class="lineCov">          2 :   &quot;#&quot;</span>
<span class="lineNum">   11728 </span><span class="lineCov">          2 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11729 </span><span class="lineCov">          2 :   [(parallel</span>
<span class="lineNum">   11730 </span><span class="lineCov">          4 :      [(set (match_dup 0)</span>
<span class="lineNum">   11731 </span><span class="lineCov">          4 :            (and:SWI48</span>
<span class="lineNum">   11732 </span><span class="lineNoCov">          0 :              (rotate:SWI48 (const_int -2)</span>
<span class="lineNum">   11733 </span><span class="lineCov">          4 :                            (match_dup 1))</span>
<span class="lineNum">   11734 </span><span class="lineCov">          2 :              (match_dup 3)))</span>
<span class="lineNum">   11735 </span><span class="lineCov">          2 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   11736 </span><span class="lineCov">          2 :   &quot;operands[1] = gen_lowpart (QImode, operands[1]);&quot;)</span>
<span class="lineNum">   11737 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   11738 </span><span class="lineCov">          2 : (define_insn_and_split &quot;*btr&lt;mode&gt;_mask_1&quot;</span>
<span class="lineNum">   11739 </span><span class="lineCov">          2 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   11740 </span><span class="lineCov">          4 :         (and:SWI48</span>
<span class="lineNum">   11741 </span>            :           (rotate:SWI48
<span class="lineNum">   11742 </span>            :             (const_int -2)
<span class="lineNum">   11743 </span>            :             (and:QI
<span class="lineNum">   11744 </span><span class="lineCov">          2 :               (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   11745 </span><span class="lineCov">          2 :               (match_operand:QI 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   11746 </span><span class="lineCov">          2 :           (match_operand:SWI48 3 &quot;register_operand&quot;)))</span>
<span class="lineNum">   11747 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">   11748 </span><span class="lineCov">          2 :   &quot;TARGET_USE_BT</span>
<span class="lineNum">   11749 </span><span class="lineCov">          4 :    &amp;&amp; (INTVAL (operands[2]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   11750 </span><span class="lineCov">          6 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   11751 </span><span class="lineCov">          2 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11752 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   11753 </span><span class="lineCov">          2 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11754 </span><span class="lineNoCov">          0 :   [(parallel</span>
<span class="lineNum">   11755 </span><span class="lineCov">          3 :      [(set (match_dup 0)</span>
<span class="lineNum">   11756 </span><span class="lineCov">          2 :            (and:SWI48</span>
<span class="lineNum">   11757 </span><span class="lineCov">          2 :              (rotate:SWI48 (const_int -2)</span>
<span class="lineNum">   11758 </span><span class="lineCov">          2 :                            (match_dup 1))</span>
<span class="lineNum">   11759 </span><span class="lineCov">          2 :              (match_dup 3)))</span>
<span class="lineNum">   11760 </span><span class="lineNoCov">          0 :       (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   11761 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   11762 </span><span class="lineCov">          2 : ;; These instructions are never faster than the corresponding</span>
<span class="lineNum">   11763 </span><span class="lineCov">          2 : ;; and/ior/xor operations when using immediate operand, so with</span>
<span class="lineNum">   11764 </span><span class="lineCov">          2 : ;; 32-bit there's no point.  But in 64-bit, we can't hold the</span>
<a name="11765"><span class="lineNum">   11765 </span><span class="lineCov">          2 : ;; relevant immediates within the instruction itself, so operating</span></a>
<span class="lineNum">   11766 </span><span class="lineCov">          2 : ;; on bits in the high 32-bits of a register becomes easier.</span>
<span class="lineNum">   11767 </span><span class="lineCov">     842981 : ;;</span>
<span class="lineNum">   11768 </span><span class="lineCov">          4 : ;; These are slow on Nocona, but fast on Athlon64.  We do require the use</span>
<span class="lineNum">   11769 </span><span class="lineCov">    1491217 : ;; of btrq and btcq for corner cases of post-reload expansion of absdf and</span>
<span class="lineNum">   11770 </span><span class="lineCov">     842979 : ;; negdf respectively, so they can never be disabled entirely.</span>
<span class="lineNum">   11771 </span><span class="lineCov">     842979 : </span>
<span class="lineNum">   11772 </span><span class="lineCov">     842981 : (define_insn &quot;*btsq_imm&quot;</span>
<span class="lineNum">   11773 </span><span class="lineCov">          2 :   [(set (zero_extract:DI (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;+rm&quot;)</span>
<span class="lineNum">   11774 </span><span class="lineCov">     791144 :                          (const_int 1)</span>
<span class="lineNum">   11775 </span><span class="lineCov">     804962 :                          (match_operand 1 &quot;const_0_to_63_operand&quot; &quot;J&quot;))</span>
<span class="lineNum">   11776 </span><span class="lineCov">     791142 :         (const_int 1))</span>
<span class="lineNum">   11777 </span><span class="lineCov">     794718 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11778 </span><span class="lineCov">        645 :   &quot;TARGET_64BIT &amp;&amp; (TARGET_USE_BT || reload_completed)&quot;</span>
<span class="lineNum">   11779 </span><span class="lineCov">       1788 :   &quot;bts{q}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   11780 </span><span class="lineCov">     788035 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   11781 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   11782 </span><span class="lineCov">     788197 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   11783 </span><span class="lineCov">     788521 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   11784 </span><span class="lineCov">     788035 : </span>
<span class="lineNum">   11785 </span><span class="lineCov">     793555 : (define_insn &quot;*btrq_imm&quot;</span>
<span class="lineNum">   11786 </span><span class="lineCov">     788035 :   [(set (zero_extract:DI (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;+rm&quot;)</span>
<span class="lineNum">   11787 </span><span class="lineCov">     788035 :                          (const_int 1)</span>
<span class="lineNum">   11788 </span><span class="lineCov">     788035 :                          (match_operand 1 &quot;const_0_to_63_operand&quot; &quot;J&quot;))</span>
<span class="lineNum">   11789 </span><span class="lineCov">     788035 :         (const_int 0))</span>
<span class="lineNum">   11790 </span><span class="lineCov">     788035 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11791 </span><span class="lineCov">     788197 :   &quot;TARGET_64BIT &amp;&amp; (TARGET_USE_BT || reload_completed)&quot;</span>
<span class="lineNum">   11792 </span><span class="lineCov">       2073 :   &quot;btr{q}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   11793 </span><span class="lineCov">      63067 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   11794 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   11795 </span><span class="lineCov">      63067 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   11796 </span><span class="lineCov">      63067 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   11797 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   11798 </span><span class="lineCov">       4817 : (define_insn &quot;*btcq_imm&quot;</span>
<span class="lineNum">   11799 </span><span class="lineNoCov">          0 :   [(set (zero_extract:DI (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;+rm&quot;)</span>
<span class="lineNum">   11800 </span><span class="lineCov">        438 :                          (const_int 1)</span>
<span class="lineNum">   11801 </span><span class="lineCov">        438 :                          (match_operand 1 &quot;const_0_to_63_operand&quot; &quot;J&quot;))</span>
<span class="lineNum">   11802 </span><span class="lineNoCov">          0 :         (not:DI (zero_extract:DI (match_dup 0) (const_int 1) (match_dup 1))))</span>
<a name="11803"><span class="lineNum">   11803 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span></a>
<span class="lineNum">   11804 </span><span class="lineCov">       6556 :   &quot;TARGET_64BIT &amp;&amp; (TARGET_USE_BT || reload_completed)&quot;</span>
<span class="lineNum">   11805 </span><span class="lineCov">    4479507 :   &quot;btc{q}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   11806 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   11807 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   11808 </span><span class="lineCov">    4478923 :    (set_attr &quot;znver1_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   11809 </span><span class="lineCov">    4479014 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   11810 </span><span class="lineCov">     352089 : </span>
<span class="lineNum">   11811 </span><span class="lineCov">     352193 : ;; Allow Nocona to avoid these instructions if a register is available.</span>
<span class="lineNum">   11812 </span><span class="lineCov">     352193 : </span>
<a name="11813"><span class="lineNum">   11813 </span><span class="lineCov">     352193 : (define_peephole2</span></a>
<span class="lineNum">   11814 </span><span class="lineCov">     352193 :   [(match_scratch:DI 2 &quot;r&quot;)</span>
<span class="lineNum">   11815 </span><span class="lineCov">     352193 :    (parallel [(set (zero_extract:DI</span>
<span class="lineNum">   11816 </span><span class="lineCov">  211092426 :                      (match_operand:DI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11817 </span><span class="lineCov">  211092426 :                      (const_int 1)</span>
<span class="lineNum">   11818 </span><span class="lineCov">  211092458 :                      (match_operand 1 &quot;const_0_to_63_operand&quot;))</span>
<span class="lineNum">   11819 </span><span class="lineCov">         32 :                    (const_int 1))</span>
<span class="lineNum">   11820 </span><span class="lineCov">     290778 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   11821 </span><span class="lineCov">     291958 :   &quot;TARGET_64BIT &amp;&amp; !TARGET_USE_BT&quot;</span>
<span class="lineNum">   11822 </span><span class="lineCov">     271694 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   11823 </span><span class="lineCov">  211325350 :                    (ior:DI (match_dup 0) (match_dup 3)))</span>
<span class="lineNum">   11824 </span><span class="lineCov">  211299770 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   11825 </span><span class="lineCov">     175882 : {</span>
<span class="lineNum">   11826 </span><span class="lineCov">     997082 :   int i = INTVAL (operands[1]);</span>
<span class="lineNum">   11827 </span><span class="lineCov">         19 : </span>
<span class="lineNum">   11828 </span><span class="lineCov">     175594 :   operands[3] = gen_int_mode (HOST_WIDE_INT_1U &lt;&lt; i, DImode);</span>
<span class="lineNum">   11829 </span><span class="lineCov">     351198 : </span>
<span class="lineNum">   11830 </span><span class="lineCov">     175604 :   if (!x86_64_immediate_operand (operands[3], DImode))</span>
<span class="lineNum">   11831 </span><span class="lineCov">        344 :     {</span>
<span class="lineNum">   11832 </span><span class="lineCov">       7335 :       emit_move_insn (operands[2], operands[3]);</span>
<span class="lineNum">   11833 </span><span class="lineCov">       7316 :       operands[3] = operands[2];</span>
<span class="lineNum">   11834 </span><span class="lineCov">       7307 :     }</span>
<span class="lineNum">   11835 </span><span class="lineCov">       7307 : })</span>
<span class="lineNum">   11836 </span><span class="lineCov">          9 : </span>
<span class="lineNum">   11837 </span><span class="lineCov">         65 : (define_peephole2</span>
<span class="lineNum">   11838 </span><span class="lineCov">         65 :   [(match_scratch:DI 2 &quot;r&quot;)</span>
<span class="lineNum">   11839 </span><span class="lineCov">         75 :    (parallel [(set (zero_extract:DI</span>
<span class="lineNum">   11840 </span><span class="lineCov">         28 :                      (match_operand:DI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11841 </span><span class="lineCov">         72 :                      (const_int 1)</span>
<span class="lineNum">   11842 </span><span class="lineCov">          9 :                      (match_operand 1 &quot;const_0_to_63_operand&quot;))</span>
<span class="lineNum">   11843 </span><span class="lineCov">         44 :                    (const_int 0))</span>
<span class="lineNum">   11844 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">   11845 </span><span class="lineCov">        158 :   &quot;TARGET_64BIT &amp;&amp; !TARGET_USE_BT&quot;</span>
<span class="lineNum">   11846 </span><span class="lineCov">         95 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   11847 </span><span class="lineCov">         95 :                    (and:DI (match_dup 0) (match_dup 3)))</span>
<span class="lineNum">   11848 </span><span class="lineCov">         39 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   11849 </span><span class="lineCov">          1 : {</span>
<span class="lineNum">   11850 </span><span class="lineCov">         28 :   int i = INTVAL (operands[1]);</span>
<span class="lineNum">   11851 </span><span class="lineCov">         28 : </span>
<span class="lineNum">   11852 </span><span class="lineCov">         50 :   operands[3] = gen_int_mode (~(HOST_WIDE_INT_1U &lt;&lt; i), DImode);</span>
<span class="lineNum">   11853 </span><span class="lineNoCov">          0 :  </span>
<span class="lineNum">   11854 </span><span class="lineNoCov">          0 :   if (!x86_64_immediate_operand (operands[3], DImode))</span>
<span class="lineNum">   11855 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   11856 </span><span class="lineNoCov">          0 :       emit_move_insn (operands[2], operands[3]);</span>
<span class="lineNum">   11857 </span>            :       operands[3] = operands[2];
<span class="lineNum">   11858 </span>            :     }
<span class="lineNum">   11859 </span>            : })
<span class="lineNum">   11860 </span><span class="lineCov">    1585814 : </span>
<span class="lineNum">   11861 </span><span class="lineCov">     792907 : (define_peephole2</span>
<span class="lineNum">   11862 </span>            :   [(match_scratch:DI 2 &quot;r&quot;)
<span class="lineNum">   11863 </span><span class="lineCov">     544643 :    (parallel [(set (zero_extract:DI</span>
<span class="lineNum">   11864 </span><span class="lineCov">     544643 :                      (match_operand:DI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11865 </span><span class="lineCov">     544643 :                      (const_int 1)</span>
<span class="lineNum">   11866 </span>            :                      (match_operand 1 &quot;const_0_to_63_operand&quot;))
<span class="lineNum">   11867 </span><span class="lineCov">     544643 :               (not:DI (zero_extract:DI</span>
<span class="lineNum">   11868 </span><span class="lineCov">     544643 :                         (match_dup 0) (const_int 1) (match_dup 1))))</span>
<span class="lineNum">   11869 </span>            :               (clobber (reg:CC FLAGS_REG))])]
<span class="lineNum">   11870 </span><span class="lineCov">       6162 :   &quot;TARGET_64BIT &amp;&amp; !TARGET_USE_BT&quot;</span>
<span class="lineNum">   11871 </span><span class="lineCov">         65 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   11872 </span><span class="lineCov">         62 :                    (xor:DI (match_dup 0) (match_dup 3)))</span>
<span class="lineNum">   11873 </span><span class="lineCov">         66 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   11874 </span><span class="lineCov">          5 : {</span>
<span class="lineNum">   11875 </span><span class="lineCov">         65 :   int i = INTVAL (operands[1]);</span>
<span class="lineNum">   11876 </span><span class="lineCov">          4 : </span>
<span class="lineNum">   11877 </span><span class="lineCov">          4 :   operands[3] = gen_int_mode (HOST_WIDE_INT_1U &lt;&lt; i, DImode);</span>
<span class="lineNum">   11878 </span><span class="lineCov">          4 : </span>
<span class="lineNum">   11879 </span><span class="lineNoCov">          0 :   if (!x86_64_immediate_operand (operands[3], DImode))</span>
<span class="lineNum">   11880 </span><span class="lineCov">          4 :     {</span>
<span class="lineNum">   11881 </span>            :       emit_move_insn (operands[2], operands[3]);
<span class="lineNum">   11882 </span>            :       operands[3] = operands[2];
<span class="lineNum">   11883 </span>            :     }
<span class="lineNum">   11884 </span>            : })
<span class="lineNum">   11885 </span><span class="lineCov">    3578624 : </span>
<span class="lineNum">   11886 </span>            : ;; %%% bt
<span class="lineNum">   11887 </span><span class="lineCov">    3364870 : </span>
<span class="lineNum">   11888 </span><span class="lineCov">    3364870 : (define_insn &quot;*bt&lt;mode&gt;&quot;</span>
<span class="lineNum">   11889 </span>            :   [(set (reg:CCC FLAGS_REG)
<span class="lineNum">   11890 </span>            :         (compare:CCC
<span class="lineNum">   11891 </span><span class="lineCov">    3574924 :           (zero_extract:SWI48</span>
<span class="lineNum">   11892 </span><span class="lineCov">    3574910 :             (match_operand:SWI48 0 &quot;nonimmediate_operand&quot; &quot;r,m&quot;)</span>
<span class="lineNum">   11893 </span>            :             (const_int 1)
<span class="lineNum">   11894 </span><span class="lineCov">    3448334 :             (match_operand:SI 1 &quot;nonmemory_operand&quot; &quot;r&lt;S&gt;,&lt;S&gt;&quot;))</span>
<span class="lineNum">   11895 </span><span class="lineCov">    3448334 :           (const_int 0)))]</span>
<span class="lineNum">   11896 </span><span class="lineCov">    6860859 :   &quot;&quot;</span>
<span class="lineNum">   11897 </span><span class="lineCov">    6820423 : {</span>
<span class="lineNum">   11898 </span><span class="lineCov">       2113 :   switch (get_attr_mode (insn))</span>
<span class="lineNum">   11899 </span><span class="lineCov">    3369990 :     {</span>
<span class="lineNum">   11900 </span><span class="lineCov">          7 :     case MODE_SI:</span>
<span class="lineNum">   11901 </span><span class="lineCov">    2495260 :       return &quot;bt{l}\t{%1, %k0|%k0, %1}&quot;;</span>
<span class="lineNum">   11902 </span><span class="lineCov">    2495260 : </span>
<span class="lineNum">   11903 </span><span class="lineCov">    2496510 :     case MODE_DI:</span>
<span class="lineNum">   11904 </span><span class="lineCov">    2496510 :       return &quot;bt{q}\t{%q1, %0|%0, %q1}&quot;;</span>
<span class="lineNum">   11905 </span><span class="lineCov">    2495253 : </span>
<span class="lineNum">   11906 </span><span class="lineCov">    2495253 :     default:</span>
<span class="lineNum">   11907 </span><span class="lineCov">    2495253 :       gcc_unreachable ();</span>
<span class="lineNum">   11908 </span><span class="lineCov">    2495253 :     }</span>
<span class="lineNum">   11909 </span><span class="lineCov">    2495253 : }</span>
<span class="lineNum">   11910 </span><span class="lineCov">    2495253 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<a name="11911"><span class="lineNum">   11911 </span><span class="lineCov">    2495260 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   11912 </span><span class="lineCov">    2495260 :    (set (attr &quot;mode&quot;)</span>
<span class="lineNum">   11913 </span><span class="lineCov">    2496527 :         (if_then_else</span>
<span class="lineNum">   11914 </span><span class="lineCov">    2495253 :           (and (match_test &quot;CONST_INT_P (operands[1])&quot;)</span>
<span class="lineNum">   11915 </span><span class="lineCov">    2495253 :                (match_test &quot;INTVAL (operands[1]) &lt; 32&quot;))</span>
<span class="lineNum">   11916 </span><span class="lineCov">    2495253 :           (const_string &quot;SI&quot;)</span>
<span class="lineNum">   11917 </span><span class="lineCov">    2495253 :           (const_string &quot;&lt;MODE&gt;&quot;)))])</span>
<span class="lineNum">   11918 </span><span class="lineCov">    2495253 : </span>
<span class="lineNum">   11919 </span><span class="lineCov">    2495257 : (define_insn_and_split &quot;*jcc_bt&lt;mode&gt;&quot;</span>
<span class="lineNum">   11920 </span><span class="lineCov">    2495253 :   [(set (pc)</span>
<a name="11921"><span class="lineNum">   11921 </span><span class="lineCov">    2495257 :         (if_then_else (match_operator 0 &quot;bt_comparison_operator&quot;</span></a>
<span class="lineNum">   11922 </span><span class="lineCov">    2495257 :                         [(zero_extract:SWI48</span>
<span class="lineNum">   11923 </span><span class="lineCov">    2495257 :                            (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   11924 </span><span class="lineCov">          4 :                            (const_int 1)</span>
<span class="lineNum">   11925 </span><span class="lineCov">    2495257 :                            (match_operand:SI 2 &quot;nonmemory_operand&quot;))</span>
<span class="lineNum">   11926 </span><span class="lineCov">          4 :                          (const_int 0)])</span>
<span class="lineNum">   11927 </span><span class="lineCov">    2044395 :                       (label_ref (match_operand 3))</span>
<span class="lineNum">   11928 </span><span class="lineCov">    2044399 :                       (pc)))</span>
<span class="lineNum">   11929 </span><span class="lineCov">    2044396 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11930 </span><span class="lineCov">      16149 :   &quot;(TARGET_USE_BT || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   11931 </span><span class="lineCov">      16146 :    &amp;&amp; (CONST_INT_P (operands[2])</span>
<span class="lineNum">   11932 </span><span class="lineCov">    2111202 :        ? (INTVAL (operands[2]) &lt; GET_MODE_BITSIZE (&lt;MODE&gt;mode)</span>
<span class="lineNum">   11933 </span><span class="lineCov">      22234 :           &amp;&amp; INTVAL (operands[2])</span>
<span class="lineNum">   11934 </span><span class="lineCov">    1946202 :                &gt;= (optimize_function_for_size_p (cfun) ? 8 : 32))</span>
<span class="lineNum">   11935 </span><span class="lineCov">    1924171 :        : !memory_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">   11936 </span><span class="lineCov">        933 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11937 </span><span class="lineCov">      34001 :   &quot;#&quot;</span>
<span class="lineNum">   11938 </span><span class="lineCov">    2044471 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11939 </span><span class="lineCov">    2044471 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   11940 </span><span class="lineCov">        431 :         (compare:CCC</span>
<span class="lineNum">   11941 </span><span class="lineCov">     804196 :           (zero_extract:SWI48</span>
<span class="lineNum">   11942 </span><span class="lineCov">       7658 :             (match_dup 1)</span>
<span class="lineNum">   11943 </span><span class="lineCov">       8725 :             (const_int 1)</span>
<span class="lineNum">   11944 </span><span class="lineCov">     611022 :             (match_dup 2))</span>
<span class="lineNum">   11945 </span>            :           (const_int 0)))
<span class="lineNum">   11946 </span><span class="lineCov">          1 :    (set (pc)</span>
<span class="lineNum">   11947 </span><span class="lineCov">          1 :         (if_then_else (match_op_dup 0 [(reg:CCC FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   11948 </span><span class="lineCov">          1 :                       (label_ref (match_dup 3))</span>
<span class="lineNum">   11949 </span>            :                       (pc)))]
<span class="lineNum">   11950 </span><span class="lineCov">          1 : {</span>
<span class="lineNum">   11951 </span>            :   operands[0] = shallow_copy_rtx (operands[0]);
<span class="lineNum">   11952 </span><span class="lineCov">          1 :   PUT_CODE (operands[0], reverse_condition (GET_CODE (operands[0])));</span>
<span class="lineNum">   11953 </span><span class="lineCov">          1 : })</span>
<span class="lineNum">   11954 </span><span class="lineCov">          1 : </span>
<span class="lineNum">   11955 </span><span class="lineCov">          1 : (define_insn_and_split &quot;*jcc_bt&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   11956 </span><span class="lineCov">          1 :   [(set (pc)</span>
<span class="lineNum">   11957 </span><span class="lineCov">          1 :         (if_then_else (match_operator 0 &quot;bt_comparison_operator&quot;</span>
<span class="lineNum">   11958 </span><span class="lineNoCov">          0 :                         [(zero_extract:SWI48</span>
<span class="lineNum">   11959 </span><span class="lineCov">          1 :                            (match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   11960 </span><span class="lineCov">          1 :                            (const_int 1)</span>
<span class="lineNum">   11961 </span><span class="lineCov">          1 :                            (zero_extend:SI</span>
<span class="lineNum">   11962 </span><span class="lineCov">          1 :                              (match_operand:QI 2 &quot;register_operand&quot;)))</span>
<span class="lineNum">   11963 </span><span class="lineCov">          1 :                          (const_int 0)])</span>
<span class="lineNum">   11964 </span><span class="lineCov">          1 :                       (label_ref (match_operand 3))</span>
<span class="lineNum">   11965 </span><span class="lineCov">          1 :                       (pc)))</span>
<span class="lineNum">   11966 </span><span class="lineCov">          1 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   11967 </span><span class="lineCov">       1445 :   &quot;(TARGET_USE_BT || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   11968 </span><span class="lineCov">       3449 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   11969 </span><span class="lineCov">        121 :   &quot;#&quot;</span>
<span class="lineNum">   11970 </span><span class="lineCov">        724 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   11971 </span><span class="lineCov">        724 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   11972 </span><span class="lineCov">       1606 :         (compare:CCC</span>
<span class="lineNum">   11973 </span><span class="lineCov">        120 :           (zero_extract:SWI48</span>
<span class="lineNum">   11974 </span><span class="lineCov">       1297 :             (match_dup 1)</span>
<span class="lineNum">   11975 </span><span class="lineCov">       3957 :             (const_int 1)</span>
<span class="lineNum">   11976 </span>            :             (match_dup 2))
<span class="lineNum">   11977 </span><span class="lineCov">          1 :           (const_int 0)))</span>
<span class="lineNum">   11978 </span><span class="lineCov">          1 :    (set (pc)</span>
<span class="lineNum">   11979 </span><span class="lineCov">          1 :         (if_then_else (match_op_dup 0 [(reg:CCC FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   11980 </span>            :                       (label_ref (match_dup 3))
<span class="lineNum">   11981 </span><span class="lineCov">          1 :                       (pc)))]</span>
<span class="lineNum">   11982 </span>            : {
<span class="lineNum">   11983 </span>            :   operands[2] = lowpart_subreg (SImode, operands[2], QImode);
<span class="lineNum">   11984 </span>            :   operands[0] = shallow_copy_rtx (operands[0]);
<span class="lineNum">   11985 </span>            :   PUT_CODE (operands[0], reverse_condition (GET_CODE (operands[0])));
<span class="lineNum">   11986 </span><span class="lineCov">          1 : })</span>
<span class="lineNum">   11987 </span>            : 
<span class="lineNum">   11988 </span><span class="lineCov">          4 : ;; Avoid useless masking of bit offset operand.</span>
<span class="lineNum">   11989 </span><span class="lineCov">          1 : (define_insn_and_split &quot;*jcc_bt&lt;mode&gt;_mask&quot;</span>
<span class="lineNum">   11990 </span><span class="lineCov">          1 :   [(set (pc)</span>
<span class="lineNum">   11991 </span><span class="lineCov">          3 :         (if_then_else (match_operator 0 &quot;bt_comparison_operator&quot;</span>
<span class="lineNum">   11992 </span><span class="lineCov">          3 :                         [(zero_extract:SWI48</span>
<span class="lineNum">   11993 </span><span class="lineCov">          1 :                            (match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   11994 </span><span class="lineNoCov">          0 :                            (const_int 1)</span>
<span class="lineNum">   11995 </span><span class="lineCov">          1 :                            (and:SI</span>
<span class="lineNum">   11996 </span><span class="lineCov">          3 :                              (match_operand:SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   11997 </span><span class="lineCov">          3 :                              (match_operand 3 &quot;const_int_operand&quot;)))])</span>
<span class="lineNum">   11998 </span><span class="lineCov">          3 :                       (label_ref (match_operand 4))</span>
<span class="lineNum">   11999 </span><span class="lineCov">          2 :                       (pc)))</span>
<span class="lineNum">   12000 </span><span class="lineCov">          1 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   12001 </span><span class="lineCov">         97 :   &quot;(TARGET_USE_BT || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   12002 </span><span class="lineCov">        331 :    &amp;&amp; (INTVAL (operands[3]) &amp; (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1))</span>
<span class="lineNum">   12003 </span><span class="lineCov">        496 :       == GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1</span>
<span class="lineNum">   12004 </span><span class="lineCov">        150 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   12005 </span><span class="lineCov">        193 :   &quot;#&quot;</span>
<span class="lineNum">   12006 </span><span class="lineCov">         36 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   12007 </span><span class="lineCov">         36 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   12008 </span><span class="lineCov">         63 :         (compare:CCC</span>
<span class="lineNum">   12009 </span><span class="lineCov">          4 :           (zero_extract:SWI48</span>
<span class="lineNum">   12010 </span><span class="lineCov">        333 :             (match_dup 1)</span>
<span class="lineNum">   12011 </span><span class="lineCov">        398 :             (const_int 1)</span>
<span class="lineNum">   12012 </span>            :             (match_dup 2))
<span class="lineNum">   12013 </span><span class="lineCov">          1 :           (const_int 0)))</span>
<span class="lineNum">   12014 </span><span class="lineCov">     131015 :    (set (pc)</span>
<span class="lineNum">   12015 </span><span class="lineCov">     131015 :         (if_then_else (match_op_dup 0 [(reg:CCC FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   12016 </span><span class="lineCov">     131016 :                       (label_ref (match_dup 4))</span>
<span class="lineNum">   12017 </span><span class="lineCov">     131014 :                       (pc)))]</span>
<span class="lineNum">   12018 </span><span class="lineCov">     131016 : {</span>
<span class="lineNum">   12019 </span><span class="lineCov">     131016 :   operands[0] = shallow_copy_rtx (operands[0]);</span>
<span class="lineNum">   12020 </span><span class="lineCov">     131016 :   PUT_CODE (operands[0], reverse_condition (GET_CODE (operands[0])));</span>
<span class="lineNum">   12021 </span><span class="lineCov">     131016 : })</span>
<span class="lineNum">   12022 </span><span class="lineCov">     131016 : </span>
<span class="lineNum">   12023 </span><span class="lineCov">     131016 : ;; Store-flag instructions.</span>
<span class="lineNum">   12024 </span><span class="lineCov">     131014 : </span>
<span class="lineNum">   12025 </span><span class="lineCov">     131016 : ;; For all sCOND expanders, also expand the compare or test insn that</span>
<span class="lineNum">   12026 </span><span class="lineCov">     131015 : ;; generates cc0.  Generate an equality comparison if `seq' or `sne'.</span>
<span class="lineNum">   12027 </span><span class="lineCov">     131015 : </span>
<span class="lineNum">   12028 </span><span class="lineCov">     131015 : (define_insn_and_split &quot;*setcc_di_1&quot;</span>
<span class="lineNum">   12029 </span><span class="lineCov">     131015 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=q&quot;)</span>
<span class="lineNum">   12030 </span><span class="lineCov">     131015 :         (match_operator:DI 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12031 </span><span class="lineCov">     131015 :           [(reg FLAGS_REG) (const_int 0)]))]</span>
<span class="lineNum">   12032 </span><span class="lineCov">      32338 :   &quot;TARGET_64BIT &amp;&amp; !TARGET_PARTIAL_REG_STALL&quot;</span>
<span class="lineNum">   12033 </span><span class="lineCov">     136048 :   &quot;#&quot;</span>
<span class="lineNum">   12034 </span><span class="lineCov">     144953 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   12035 </span><span class="lineNoCov">          0 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   12036 </span><span class="lineCov">       6969 :    (set (match_dup 0) (zero_extend:DI (match_dup 2)))]</span>
<span class="lineNum">   12037 </span><span class="lineCov">      40506 : {</span>
<span class="lineNum">   12038 </span><span class="lineCov">      40506 :   operands[1] = shallow_copy_rtx (operands[1]);</span>
<span class="lineNum">   12039 </span><span class="lineCov">     169173 :   PUT_MODE (operands[1], QImode);</span>
<span class="lineNum">   12040 </span>            :   operands[2] = gen_lowpart (QImode, operands[0]);
<span class="lineNum">   12041 </span>            : })
<span class="lineNum">   12042 </span>            : 
<span class="lineNum">   12043 </span><span class="lineCov">          1 : (define_insn_and_split &quot;*setcc_si_1_and&quot;</span>
<span class="lineNum">   12044 </span><span class="lineCov">          1 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=q&quot;)</span>
<span class="lineNum">   12045 </span><span class="lineCov">          1 :         (match_operator:SI 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12046 </span>            :           [(reg FLAGS_REG) (const_int 0)]))
<span class="lineNum">   12047 </span><span class="lineCov">          1 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   12048 </span><span class="lineCov">      40900 :   &quot;!TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   12049 </span><span class="lineCov">      40901 :    &amp;&amp; TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun)&quot;</span>
<span class="lineNum">   12050 </span><span class="lineCov">     336237 :   &quot;#&quot;</span>
<span class="lineNum">   12051 </span><span class="lineCov">          1 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   12052 </span><span class="lineCov">     131015 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   12053 </span><span class="lineCov">          1 :    (parallel [(set (match_dup 0) (zero_extend:SI (match_dup 2)))</span>
<span class="lineNum">   12054 </span><span class="lineCov">     126744 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   12055 </span><span class="lineCov">      11712 : {</span>
<span class="lineNum">   12056 </span><span class="lineCov">       6488 :   operands[1] = shallow_copy_rtx (operands[1]);</span>
<span class="lineNum">   12057 </span><span class="lineCov">          1 :   PUT_MODE (operands[1], QImode);</span>
<span class="lineNum">   12058 </span><span class="lineCov">       5813 :   operands[2] = gen_lowpart (QImode, operands[0]);</span>
<span class="lineNum">   12059 </span><span class="lineCov">        157 : })</span>
<span class="lineNum">   12060 </span><span class="lineCov">       5226 : </span>
<span class="lineNum">   12061 </span><span class="lineCov">       5226 : (define_insn_and_split &quot;*setcc_si_1_movzbl&quot;</span>
<span class="lineNum">   12062 </span><span class="lineCov">          1 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=q&quot;)</span>
<span class="lineNum">   12063 </span><span class="lineCov">       4750 :         (match_operator:SI 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12064 </span><span class="lineCov">       4750 :           [(reg FLAGS_REG) (const_int 0)]))]</span>
<span class="lineNum">   12065 </span><span class="lineCov">     101647 :   &quot;!TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   12066 </span><span class="lineCov">      96897 :    &amp;&amp; (!TARGET_ZERO_EXTEND_WITH_AND || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">   12067 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">   12068 </span><span class="lineCov">      56391 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   12069 </span><span class="lineCov">      28201 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   12070 </span><span class="lineCov">      28666 :    (set (match_dup 0) (zero_extend:SI (match_dup 2)))]</span>
<span class="lineNum">   12071 </span><span class="lineCov">        476 : {</span>
<span class="lineNum">   12072 </span>            :   operands[1] = shallow_copy_rtx (operands[1]);
<span class="lineNum">   12073 </span>            :   PUT_MODE (operands[1], QImode);
<a name="12074"><span class="lineNum">   12074 </span><span class="lineCov">          1 :   operands[2] = gen_lowpart (QImode, operands[0]);</span></a>
<span class="lineNum">   12075 </span><span class="lineCov">          1 : })</span>
<span class="lineNum">   12076 </span><span class="lineCov">    2807686 : </span>
<span class="lineNum">   12077 </span><span class="lineCov">    1353373 : (define_insn &quot;*setcc_qi&quot;</span>
<span class="lineNum">   12078 </span><span class="lineCov">    1180411 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=qm&quot;)</span>
<span class="lineNum">   12079 </span>            :         (match_operator:QI 1 &quot;ix86_comparison_operator&quot;
<span class="lineNum">   12080 </span><span class="lineCov">    1456561 :           [(reg FLAGS_REG) (const_int 0)]))]</span>
<span class="lineNum">   12081 </span><span class="lineCov">       2013 :   &quot;&quot;</span>
<span class="lineNum">   12082 </span><span class="lineCov">        236 :   &quot;set%C1\t%0&quot;</span>
<span class="lineNum">   12083 </span><span class="lineCov">       2013 :   [(set_attr &quot;type&quot; &quot;setcc&quot;)</span>
<span class="lineNum">   12084 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   12085 </span><span class="lineCov">    2908636 : </span>
<span class="lineNum">   12086 </span><span class="lineCov">    1454336 : (define_insn &quot;*setcc_qi_slp&quot;</span>
<span class="lineNum">   12087 </span><span class="lineNoCov">          0 :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;+qm&quot;))</span>
<span class="lineNum">   12088 </span><span class="lineCov">    1454304 :         (match_operator:QI 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12089 </span><span class="lineCov">    1454304 :           [(reg FLAGS_REG) (const_int 0)]))]</span>
<span class="lineNum">   12090 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   12091 </span><span class="lineNoCov">          0 :   &quot;set%C1\t%0&quot;</span>
<span class="lineNum">   12092 </span><span class="lineCov">    1454304 :   [(set_attr &quot;type&quot; &quot;setcc&quot;)</span>
<span class="lineNum">   12093 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   12094 </span><span class="lineCov">    1454304 : </span>
<span class="lineNum">   12095 </span><span class="lineCov">    1454304 : ;; In general it is not safe to assume too much about CCmode registers,</span>
<span class="lineNum">   12096 </span><span class="lineNoCov">          0 : ;; so simplify-rtx stops when it sees a second one.  Under certain</span>
<span class="lineNum">   12097 </span><span class="lineNoCov">          0 : ;; conditions this is safe on x86, so help combine not create</span>
<span class="lineNum">   12098 </span><span class="lineNoCov">          0 : ;;</span>
<span class="lineNum">   12099 </span><span class="lineNoCov">          0 : ;;      seta    %al</span>
<span class="lineNum">   12100 </span><span class="lineNoCov">          0 : ;;      testb   %al, %al</span>
<span class="lineNum">   12101 </span><span class="lineNoCov">          0 : ;;      sete    %al</span>
<span class="lineNum">   12102 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12103 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">   12104 </span><span class="lineNoCov">          0 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12105 </span><span class="lineNoCov">          0 :         (ne:QI (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12106 </span><span class="lineNoCov">          0 :                  [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   12107 </span><span class="lineNoCov">          0 :             (const_int 0)))]</span>
<span class="lineNum">   12108 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   12109 </span><span class="lineNoCov">          0 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   12110 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   12111 </span><span class="lineNoCov">          0 :   operands[1] = shallow_copy_rtx (operands[1]);</span>
<span class="lineNum">   12112 </span><span class="lineNoCov">          0 :   PUT_MODE (operands[1], QImode);</span>
<span class="lineNum">   12113 </span>            : })
<span class="lineNum">   12114 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12115 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">   12116 </span><span class="lineNoCov">          0 :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   12117 </span><span class="lineNoCov">          0 :         (ne:QI (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12118 </span><span class="lineNoCov">          0 :                  [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   12119 </span>            :             (const_int 0)))]
<span class="lineNum">   12120 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   12121 </span><span class="lineNoCov">          0 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   12122 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   12123 </span><span class="lineCov">          1 :   operands[1] = shallow_copy_rtx (operands[1]);</span>
<span class="lineNum">   12124 </span><span class="lineNoCov">          0 :   PUT_MODE (operands[1], QImode);</span>
<span class="lineNum">   12125 </span><span class="lineCov">          1 : })</span>
<span class="lineNum">   12126 </span><span class="lineCov">          1 : </span>
<span class="lineNum">   12127 </span><span class="lineNoCov">          0 : (define_split</span>
<span class="lineNum">   12128 </span><span class="lineCov">          1 :   [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   12129 </span><span class="lineNoCov">          0 :         (eq:QI (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12130 </span><span class="lineCov">          1 :                  [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   12131 </span><span class="lineNoCov">          0 :             (const_int 0)))]</span>
<span class="lineNum">   12132 </span><span class="lineCov">          1 :   &quot;&quot;</span>
<span class="lineNum">   12133 </span><span class="lineCov">          1 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   12134 </span><span class="lineCov">          1 : {</span>
<span class="lineNum">   12135 </span>            :   operands[1] = shallow_copy_rtx (operands[1]);
<span class="lineNum">   12136 </span><span class="lineCov">          3 :   PUT_MODE (operands[1], QImode);</span>
<span class="lineNum">   12137 </span><span class="lineNoCov">          0 :   PUT_CODE (operands[1],</span>
<span class="lineNum">   12138 </span><span class="lineCov">          2 :             ix86_reverse_condition (GET_CODE (operands[1]),</span>
<span class="lineNum">   12139 </span><span class="lineNoCov">          0 :                                     GET_MODE (XEXP (operands[1], 0))));</span>
<span class="lineNum">   12140 </span><span class="lineCov">          1 : </span>
<span class="lineNum">   12141 </span><span class="lineCov">          1 :   /* Make sure that (a) the CCmode we have for the flags is strong</span>
<span class="lineNum">   12142 </span>            :      enough for the reversed compare or (b) we have a valid FP compare.  */
<span class="lineNum">   12143 </span>            :   if (! ix86_comparison_operator (operands[1], VOIDmode))
<span class="lineNum">   12144 </span>            :     FAIL;
<span class="lineNum">   12145 </span><span class="lineCov">          1 : })</span>
<span class="lineNum">   12146 </span><span class="lineCov">          1 : </span>
<span class="lineNum">   12147 </span><span class="lineCov">          2 : (define_split</span>
<span class="lineNum">   12148 </span><span class="lineCov">          2 :   [(set (strict_low_part (match_operand:QI 0 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   12149 </span><span class="lineCov">          2 :         (eq:QI (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12150 </span><span class="lineCov">          2 :                  [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   12151 </span><span class="lineCov">          2 :             (const_int 0)))]</span>
<span class="lineNum">   12152 </span><span class="lineCov">          2 :   &quot;&quot;</span>
<span class="lineNum">   12153 </span><span class="lineCov">          2 :   [(set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   12154 </span><span class="lineCov">          3 : {</span>
<span class="lineNum">   12155 </span>            :   operands[1] = shallow_copy_rtx (operands[1]);
<span class="lineNum">   12156 </span><span class="lineCov">          1 :   PUT_MODE (operands[1], QImode);</span>
<span class="lineNum">   12157 </span><span class="lineNoCov">          0 :   PUT_CODE (operands[1],</span>
<span class="lineNum">   12158 </span><span class="lineCov">          1 :             ix86_reverse_condition (GET_CODE (operands[1]),</span>
<span class="lineNum">   12159 </span><span class="lineCov">          1 :                                     GET_MODE (XEXP (operands[1], 0))));</span>
<span class="lineNum">   12160 </span>            : 
<span class="lineNum">   12161 </span><span class="lineCov">          4 :   /* Make sure that (a) the CCmode we have for the flags is strong</span>
<span class="lineNum">   12162 </span><span class="lineCov">          1 :      enough for the reversed compare or (b) we have a valid FP compare.  */</span>
<span class="lineNum">   12163 </span><span class="lineCov">          3 :   if (! ix86_comparison_operator (operands[1], VOIDmode))</span>
<span class="lineNum">   12164 </span>            :     FAIL;
<span class="lineNum">   12165 </span><span class="lineCov">          1 : })</span>
<span class="lineNum">   12166 </span><span class="lineCov">          1 : </span>
<span class="lineNum">   12167 </span>            : ;; The SSE store flag instructions saves 0 or 0xffffffff to the result.
<span class="lineNum">   12168 </span>            : ;; subsequent logical operations are used to imitate conditional moves.
<span class="lineNum">   12169 </span><span class="lineCov">          1 : ;; 0xffffffff is NaN, but not in normalized form, so we can't represent</span>
<span class="lineNum">   12170 </span>            : ;; it directly.
<span class="lineNum">   12171 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   12172 </span><span class="lineCov">          2 : (define_insn &quot;setcc_&lt;mode&gt;_sse&quot;</span>
<span class="lineNum">   12173 </span><span class="lineCov">          2 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   12174 </span><span class="lineCov">          2 :         (match_operator:MODEF 3 &quot;sse_comparison_operator&quot;</span>
<span class="lineNum">   12175 </span><span class="lineCov">          2 :           [(match_operand:MODEF 1 &quot;register_operand&quot; &quot;0,x&quot;)</span>
<span class="lineNum">   12176 </span><span class="lineCov">          2 :            (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;xm,xm&quot;)]))]</span>
<span class="lineNum">   12177 </span><span class="lineCov">       7836 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode)&quot;</span>
<span class="lineNum">   12178 </span><span class="lineCov">       1503 :   &quot;@</span>
<span class="lineNum">   12179 </span><span class="lineCov">          1 :    cmp%D3&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   12180 </span><span class="lineCov">          1 :    vcmp%D3&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   12181 </span><span class="lineCov">       9517 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   12182 </span><span class="lineCov">       9518 :    (set_attr &quot;type&quot; &quot;ssecmp&quot;)</span>
<span class="lineNum">   12183 </span><span class="lineCov">       9389 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)</span>
<span class="lineNum">   12184 </span><span class="lineCov">       4018 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   12185 </span><span class="lineNoCov">          0 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   12186 </span><span class="lineCov">       5441 : </span>
<span class="lineNum">   12187 </span><span class="lineCov">          1 : ;; Basic conditional jump instructions.</span>
<span class="lineNum">   12188 </span><span class="lineCov">          1 : ;; We ignore the overflow flag for signed branch instructions.</span>
<span class="lineNum">   12189 </span>            : 
<span class="lineNum">   12190 </span>            : (define_insn &quot;*jcc&quot;
<span class="lineNum">   12191 </span>            :   [(set (pc)
<span class="lineNum">   12192 </span>            :         (if_then_else (match_operator 1 &quot;ix86_comparison_operator&quot;
<span class="lineNum">   12193 </span>            :                                       [(reg FLAGS_REG) (const_int 0)])
<span class="lineNum">   12194 </span><span class="lineCov">         76 :                       (label_ref (match_operand 0))</span>
<span class="lineNum">   12195 </span>            :                       (pc)))]
<span class="lineNum">   12196 </span><span class="lineCov">         76 :   &quot;&quot;</span>
<span class="lineNum">   12197 </span><span class="lineCov">         76 :   &quot;%!%+j%C1\t%l0&quot;</span>
<span class="lineNum">   12198 </span><span class="lineCov">         76 :   [(set_attr &quot;type&quot; &quot;ibr&quot;)</span>
<span class="lineNum">   12199 </span><span class="lineCov">         76 :    (set_attr &quot;modrm&quot; &quot;0&quot;)</span>
<span class="lineNum">   12200 </span><span class="lineCov">         76 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   12201 </span><span class="lineCov">         76 :         (if_then_else</span>
<span class="lineNum">   12202 </span><span class="lineNoCov">          0 :           (and (ge (minus (match_dup 0) (pc))</span>
<span class="lineNum">   12203 </span><span class="lineCov">         76 :                    (const_int -126))</span>
<span class="lineNum">   12204 </span>            :                (lt (minus (match_dup 0) (pc))
<span class="lineNum">   12205 </span>            :                    (const_int 128)))
<span class="lineNum">   12206 </span>            :           (const_int 2)
<span class="lineNum">   12207 </span>            :           (const_int 6)))])
<span class="lineNum">   12208 </span>            : 
<span class="lineNum">   12209 </span>            : ;; In general it is not safe to assume too much about CCmode registers,
<span class="lineNum">   12210 </span>            : ;; so simplify-rtx stops when it sees a second one.  Under certain
<span class="lineNum">   12211 </span>            : ;; conditions this is safe on x86, so help combine not create
<span class="lineNum">   12212 </span>            : ;;
<span class="lineNum">   12213 </span>            : ;;      seta    %al
<span class="lineNum">   12214 </span>            : ;;      testb   %al, %al
<span class="lineNum">   12215 </span>            : ;;      je      Lfoo
<span class="lineNum">   12216 </span>            : 
<span class="lineNum">   12217 </span>            : (define_split
<span class="lineNum">   12218 </span>            :   [(set (pc)
<span class="lineNum">   12219 </span>            :         (if_then_else (ne (match_operator 0 &quot;ix86_comparison_operator&quot;
<span class="lineNum">   12220 </span>            :                                       [(reg FLAGS_REG) (const_int 0)])
<span class="lineNum">   12221 </span>            :                           (const_int 0))
<span class="lineNum">   12222 </span>            :                       (label_ref (match_operand 1))
<span class="lineNum">   12223 </span>            :                       (pc)))]
<span class="lineNum">   12224 </span>            :   &quot;&quot;
<span class="lineNum">   12225 </span>            :   [(set (pc)
<span class="lineNum">   12226 </span>            :         (if_then_else (match_dup 0)
<span class="lineNum">   12227 </span>            :                       (label_ref (match_dup 1))
<span class="lineNum">   12228 </span>            :                       (pc)))]
<span class="lineNum">   12229 </span>            : {
<span class="lineNum">   12230 </span>            :   operands[0] = shallow_copy_rtx (operands[0]);
<span class="lineNum">   12231 </span>            :   PUT_MODE (operands[0], VOIDmode);
<span class="lineNum">   12232 </span>            : })
<span class="lineNum">   12233 </span>            : 
<span class="lineNum">   12234 </span><span class="lineCov">        431 : (define_split</span>
<span class="lineNum">   12235 </span><span class="lineCov">        431 :   [(set (pc)</span>
<span class="lineNum">   12236 </span><span class="lineCov">        431 :         (if_then_else (eq (match_operator 0 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12237 </span>            :                                       [(reg FLAGS_REG) (const_int 0)])
<span class="lineNum">   12238 </span>            :                           (const_int 0))
<span class="lineNum">   12239 </span>            :                       (label_ref (match_operand 1))
<span class="lineNum">   12240 </span><span class="lineCov">        431 :                       (pc)))]</span>
<span class="lineNum">   12241 </span><span class="lineCov">        431 :   &quot;&quot;</span>
<span class="lineNum">   12242 </span><span class="lineCov">        431 :   [(set (pc)</span>
<span class="lineNum">   12243 </span><span class="lineCov">        431 :         (if_then_else (match_dup 0)</span>
<span class="lineNum">   12244 </span><span class="lineCov">        431 :                       (label_ref (match_dup 1))</span>
<span class="lineNum">   12245 </span><span class="lineCov">        431 :                       (pc)))]</span>
<span class="lineNum">   12246 </span><span class="lineCov">        431 : {</span>
<span class="lineNum">   12247 </span><span class="lineCov">        431 :   operands[0] = shallow_copy_rtx (operands[0]);</span>
<span class="lineNum">   12248 </span><span class="lineCov">        862 :   PUT_MODE (operands[0], VOIDmode);</span>
<span class="lineNum">   12249 </span>            :   PUT_CODE (operands[0],
<span class="lineNum">   12250 </span>            :             ix86_reverse_condition (GET_CODE (operands[0]),
<span class="lineNum">   12251 </span>            :                                     GET_MODE (XEXP (operands[0], 0))));
<span class="lineNum">   12252 </span>            : 
<span class="lineNum">   12253 </span>            :   /* Make sure that (a) the CCmode we have for the flags is strong
<span class="lineNum">   12254 </span>            :      enough for the reversed compare or (b) we have a valid FP compare.  */
<span class="lineNum">   12255 </span>            :   if (! ix86_comparison_operator (operands[0], VOIDmode))
<span class="lineNum">   12256 </span><span class="lineCov">        431 :     FAIL;</span>
<span class="lineNum">   12257 </span>            : })
<span class="lineNum">   12258 </span>            : 
<span class="lineNum">   12259 </span>            : ;; Unconditional and other jump instructions
<span class="lineNum">   12260 </span>            : 
<span class="lineNum">   12261 </span>            : (define_insn &quot;jump&quot;
<span class="lineNum">   12262 </span>            :   [(set (pc)
<span class="lineNum">   12263 </span>            :         (label_ref (match_operand 0)))]
<span class="lineNum">   12264 </span>            :   &quot;&quot;
<span class="lineNum">   12265 </span><span class="lineCov">        431 :   &quot;%!jmp\t%l0&quot;</span>
<span class="lineNum">   12266 </span><span class="lineCov">        431 :   [(set_attr &quot;type&quot; &quot;ibr&quot;)</span>
<span class="lineNum">   12267 </span><span class="lineCov">       4818 :    (set_attr &quot;modrm&quot; &quot;0&quot;)</span>
<span class="lineNum">   12268 </span><span class="lineCov">       1606 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   12269 </span><span class="lineCov">       1606 :         (if_then_else</span>
<span class="lineNum">   12270 </span>            :           (and (ge (minus (match_dup 0) (pc))
<span class="lineNum">   12271 </span>            :                    (const_int -126))
<span class="lineNum">   12272 </span>            :                (lt (minus (match_dup 0) (pc))
<span class="lineNum">   12273 </span><span class="lineCov">       2681 :                    (const_int 128)))</span>
<span class="lineNum">   12274 </span><span class="lineCov">       1606 :           (const_int 2)</span>
<span class="lineNum">   12275 </span><span class="lineCov">       2681 :           (const_int 5)))])</span>
<span class="lineNum">   12276 </span><span class="lineCov">       2681 : </span>
<span class="lineNum">   12277 </span><span class="lineCov">       2681 : (define_expand &quot;indirect_jump&quot;</span>
<span class="lineNum">   12278 </span><span class="lineCov">       2681 :   [(set (pc) (match_operand 0 &quot;indirect_branch_operand&quot;))]</span>
<span class="lineNum">   12279 </span><span class="lineCov">       2681 :   &quot;&quot;</span>
<span class="lineNum">   12280 </span><span class="lineCov">       1075 : {</span>
<span class="lineNum">   12281 </span><span class="lineCov">       3212 :   if (TARGET_X32 || TARGET_INDIRECT_BRANCH_REGISTER)</span>
<span class="lineNum">   12282 </span><span class="lineCov">       1075 :     operands[0] = convert_memory_address (word_mode, operands[0]);</span>
<span class="lineNum">   12283 </span>            :   cfun-&gt;machine-&gt;has_local_indirect_jump = true;
<span class="lineNum">   12284 </span>            : })
<span class="lineNum">   12285 </span>            : 
<span class="lineNum">   12286 </span>            : (define_insn &quot;*indirect_jump&quot;
<span class="lineNum">   12287 </span>            :   [(set (pc) (match_operand:W 0 &quot;indirect_branch_operand&quot; &quot;rBw&quot;))]
<span class="lineNum">   12288 </span>            :   &quot;&quot;
<span class="lineNum">   12289 </span><span class="lineCov">       1606 :   &quot;* return ix86_output_indirect_jmp (operands[0]);&quot;</span>
<span class="lineNum">   12290 </span>            :   [(set (attr &quot;type&quot;)
<a name="12291"><span class="lineNum">   12291 </span>            :      (if_then_else (match_test &quot;(cfun-&gt;machine-&gt;indirect_branch_type</a>
<span class="lineNum">   12292 </span>            :                                  != indirect_branch_keep)&quot;)
<span class="lineNum">   12293 </span><span class="lineCov">       2154 :         (const_string &quot;multi&quot;)</span>
<span class="lineNum">   12294 </span>            :         (const_string &quot;ibr&quot;)))
<span class="lineNum">   12295 </span>            :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])
<span class="lineNum">   12296 </span>            : 
<span class="lineNum">   12297 </span>            : (define_expand &quot;tablejump&quot;
<span class="lineNum">   12298 </span><span class="lineCov">       1606 :   [(parallel [(set (pc) (match_operand 0 &quot;indirect_branch_operand&quot;))</span>
<span class="lineNum">   12299 </span><span class="lineCov">       1606 :               (use (label_ref (match_operand 1)))])]</span>
<span class="lineNum">   12300 </span><span class="lineCov">       1606 :   &quot;&quot;</span>
<span class="lineNum">   12301 </span>            : {
<span class="lineNum">   12302 </span><span class="lineCov">         61 :   /* In PIC mode, the table entries are stored GOT (32-bit) or PC (64-bit)</span>
<span class="lineNum">   12303 </span><span class="lineCov">         61 :      relative.  Convert the relative address to an absolute address.  */</span>
<span class="lineNum">   12304 </span><span class="lineCov">         61 :   if (flag_pic)</span>
<span class="lineNum">   12305 </span>            :     {
<span class="lineNum">   12306 </span><span class="lineCov">        924 :       rtx op0, op1;</span>
<span class="lineNum">   12307 </span>            :       enum rtx_code code;
<span class="lineNum">   12308 </span><span class="lineCov">        985 : </span>
<span class="lineNum">   12309 </span><span class="lineCov">        985 :       /* We can't use @GOTOFF for text labels on VxWorks;</span>
<span class="lineNum">   12310 </span><span class="lineCov">        985 :          see gotoff_operand.  */</span>
<span class="lineNum">   12311 </span><span class="lineCov">        985 :       if (TARGET_64BIT || TARGET_VXWORKS_RTP)</span>
<span class="lineNum">   12312 </span><span class="lineCov">        985 :         {</span>
<span class="lineNum">   12313 </span><span class="lineCov">        886 :           code = PLUS;</span>
<span class="lineNum">   12314 </span><span class="lineCov">         38 :           op0 = operands[0];</span>
<span class="lineNum">   12315 </span><span class="lineCov">        886 :           op1 = gen_rtx_LABEL_REF (Pmode, operands[1]);</span>
<span class="lineNum">   12316 </span><span class="lineCov">         38 :         }</span>
<span class="lineNum">   12317 </span><span class="lineCov">         61 :       else if (TARGET_MACHO || HAVE_AS_GOTOFF_IN_DATA)</span>
<span class="lineNum">   12318 </span><span class="lineCov">        122 :         {</span>
<span class="lineNum">   12319 </span>            :           code = PLUS;
<span class="lineNum">   12320 </span>            :           op0 = operands[0];
<span class="lineNum">   12321 </span><span class="lineCov">       6969 :           op1 = pic_offset_table_rtx;</span>
<span class="lineNum">   12322 </span><span class="lineCov">       6969 :         }</span>
<span class="lineNum">   12323 </span><span class="lineCov">      13938 :       else</span>
<span class="lineNum">   12324 </span><span class="lineCov">      13938 :         {</span>
<span class="lineNum">   12325 </span>            :           code = MINUS;
<span class="lineNum">   12326 </span><span class="lineCov">         61 :           op0 = pic_offset_table_rtx;</span>
<span class="lineNum">   12327 </span>            :           op1 = operands[0];
<span class="lineNum">   12328 </span><span class="lineCov">       6969 :         }</span>
<span class="lineNum">   12329 </span><span class="lineCov">       6969 : </span>
<span class="lineNum">   12330 </span><span class="lineCov">       6969 :       operands[0] = expand_simple_binop (Pmode, code, op0, op1, NULL_RTX, 0,</span>
<span class="lineNum">   12331 </span><span class="lineCov">       6969 :                                          OPTAB_DIRECT);</span>
<span class="lineNum">   12332 </span><span class="lineCov">       6969 :     }</span>
<span class="lineNum">   12333 </span><span class="lineCov">       6969 : </span>
<span class="lineNum">   12334 </span><span class="lineCov">       6969 :   if (TARGET_X32 || TARGET_INDIRECT_BRANCH_REGISTER)</span>
<span class="lineNum">   12335 </span><span class="lineCov">         61 :     operands[0] = convert_memory_address (word_mode, operands[0]);</span>
<span class="lineNum">   12336 </span><span class="lineCov">       7030 :   cfun-&gt;machine-&gt;has_local_indirect_jump = true;</span>
<span class="lineNum">   12337 </span><span class="lineCov">         61 : })</span>
<span class="lineNum">   12338 </span>            : 
<span class="lineNum">   12339 </span><span class="lineCov">       6969 : (define_insn &quot;*tablejump_1&quot;</span>
<span class="lineNum">   12340 </span><span class="lineCov">       6969 :   [(set (pc) (match_operand:W 0 &quot;indirect_branch_operand&quot; &quot;rBw&quot;))</span>
<span class="lineNum">   12341 </span><span class="lineNoCov">          0 :    (use (label_ref (match_operand 1)))]</span>
<span class="lineNum">   12342 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   12343 </span><span class="lineCov">       7960 :   &quot;* return ix86_output_indirect_jmp (operands[0]);&quot;</span>
<span class="lineNum">   12344 </span>            :   [(set (attr &quot;type&quot;)
<a name="12345"><span class="lineNum">   12345 </span><span class="lineCov">       6992 :      (if_then_else (match_test &quot;(cfun-&gt;machine-&gt;indirect_branch_type</span></a>
<span class="lineNum">   12346 </span><span class="lineCov">       6992 :                                  != indirect_branch_keep)&quot;)</span>
<span class="lineNum">   12347 </span><span class="lineCov">     253071 :         (const_string &quot;multi&quot;)</span>
<span class="lineNum">   12348 </span><span class="lineCov">       6992 :         (const_string &quot;ibr&quot;)))</span>
<span class="lineNum">   12349 </span><span class="lineCov">       6969 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])</span>
<span class="lineNum">   12350 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12351 </span><span class="lineCov">       6992 : ;; Convert setcc + movzbl to xor + setcc if operands don't overlap.</span>
<span class="lineNum">   12352 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12353 </span><span class="lineCov">         23 : (define_peephole2</span>
<span class="lineNum">   12354 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG) (match_operand 0))</span>
<span class="lineNum">   12355 </span><span class="lineNoCov">          0 :    (set (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12356 </span><span class="lineCov">      28190 :         (match_operator:QI 2 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12357 </span><span class="lineCov">      56380 :           [(reg FLAGS_REG) (const_int 0)]))</span>
<span class="lineNum">   12358 </span><span class="lineCov">      56380 :    (set (match_operand 3 &quot;any_QIreg_operand&quot;)</span>
<span class="lineNum">   12359 </span>            :         (zero_extend (match_dup 1)))]
<span class="lineNum">   12360 </span><span class="lineCov">      25350 :   &quot;(peep2_reg_dead_p (3, operands[1])</span>
<span class="lineNum">   12361 </span><span class="lineCov">      25333 :     || operands_match_p (operands[1], operands[3]))</span>
<span class="lineNum">   12362 </span><span class="lineCov">      53540 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[3], operands[0])</span>
<span class="lineNum">   12363 </span><span class="lineCov">      47289 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   12364 </span><span class="lineCov">      34453 :   [(set (match_dup 4) (match_dup 0))</span>
<span class="lineNum">   12365 </span><span class="lineCov">      47289 :    (set (strict_low_part (match_dup 5))</span>
<span class="lineNum">   12366 </span><span class="lineCov">      47289 :         (match_dup 2))]</span>
<span class="lineNum">   12367 </span><span class="lineCov">      28190 : {</span>
<span class="lineNum">   12368 </span><span class="lineCov">      39711 :   operands[4] = gen_rtx_REG (GET_MODE (operands[0]), FLAGS_REG);</span>
<span class="lineNum">   12369 </span><span class="lineCov">      11521 :   operands[5] = gen_lowpart (QImode, operands[3]);</span>
<span class="lineNum">   12370 </span><span class="lineCov">      28190 :   ix86_expand_clear (operands[3]);</span>
<span class="lineNum">   12371 </span><span class="lineCov">      30639 : })</span>
<span class="lineNum">   12372 </span><span class="lineCov">      30639 : </span>
<span class="lineNum">   12373 </span><span class="lineCov">      30639 : (define_peephole2</span>
<span class="lineNum">   12374 </span><span class="lineCov">      58829 :   [(parallel [(set (reg FLAGS_REG) (match_operand 0))</span>
<span class="lineNum">   12375 </span><span class="lineCov">          7 :               (match_operand 4)])</span>
<span class="lineNum">   12376 </span><span class="lineCov">      30639 :    (set (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12377 </span><span class="lineCov">       2449 :         (match_operator:QI 2 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12378 </span><span class="lineNoCov">          0 :           [(reg FLAGS_REG) (const_int 0)]))</span>
<span class="lineNum">   12379 </span><span class="lineNoCov">          0 :    (set (match_operand 3 &quot;any_QIreg_operand&quot;)</span>
<span class="lineNum">   12380 </span><span class="lineNoCov">          0 :         (zero_extend (match_dup 1)))]</span>
<span class="lineNum">   12381 </span><span class="lineCov">       4779 :   &quot;(peep2_reg_dead_p (3, operands[1])</span>
<span class="lineNum">   12382 </span><span class="lineCov">       4779 :     || operands_match_p (operands[1], operands[3]))</span>
<span class="lineNum">   12383 </span><span class="lineCov">       4779 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[3], operands[0])</span>
<span class="lineNum">   12384 </span><span class="lineCov">       3845 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[3], operands[4])</span>
<span class="lineNum">   12385 </span><span class="lineCov">       3844 :    &amp;&amp; ! reg_set_p (operands[3], operands[4])</span>
<span class="lineNum">   12386 </span><span class="lineCov">       3840 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   12387 </span><span class="lineCov">       1065 :   [(parallel [(set (match_dup 5) (match_dup 0))</span>
<span class="lineNum">   12388 </span><span class="lineCov">       3714 :               (match_dup 4)])</span>
<span class="lineNum">   12389 </span><span class="lineCov">       3714 :    (set (strict_low_part (match_dup 6))</span>
<span class="lineNum">   12390 </span>            :         (match_dup 2))]
<span class="lineNum">   12391 </span><span class="lineCov">        870 : {</span>
<span class="lineNum">   12392 </span><span class="lineCov">        870 :   operands[5] = gen_rtx_REG (GET_MODE (operands[0]), FLAGS_REG);</span>
<span class="lineNum">   12393 </span>            :   operands[6] = gen_lowpart (QImode, operands[3]);
<span class="lineNum">   12394 </span><span class="lineCov">        870 :   ix86_expand_clear (operands[3]);</span>
<span class="lineNum">   12395 </span><span class="lineCov">        870 : })</span>
<span class="lineNum">   12396 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12397 </span><span class="lineCov">        870 : (define_peephole2</span>
<span class="lineNum">   12398 </span><span class="lineCov">        870 :   [(set (reg FLAGS_REG) (match_operand 0))</span>
<span class="lineNum">   12399 </span><span class="lineCov">        870 :    (parallel [(set (reg FLAGS_REG) (match_operand 1))</span>
<span class="lineNum">   12400 </span><span class="lineCov">        870 :               (match_operand 5)])</span>
<span class="lineNum">   12401 </span><span class="lineNoCov">          0 :    (set (match_operand:QI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   12402 </span><span class="lineNoCov">          0 :         (match_operator:QI 3 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12403 </span><span class="lineNoCov">          0 :           [(reg FLAGS_REG) (const_int 0)]))</span>
<span class="lineNum">   12404 </span><span class="lineNoCov">          0 :    (set (match_operand 4 &quot;any_QIreg_operand&quot;)</span>
<span class="lineNum">   12405 </span>            :         (zero_extend (match_dup 2)))]
<span class="lineNum">   12406 </span><span class="lineCov">         43 :   &quot;(peep2_reg_dead_p (4, operands[2])</span>
<span class="lineNum">   12407 </span><span class="lineCov">         43 :     || operands_match_p (operands[2], operands[4]))</span>
<span class="lineNum">   12408 </span><span class="lineCov">         43 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[4], operands[0])</span>
<span class="lineNum">   12409 </span><span class="lineCov">         24 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[4], operands[1])</span>
<span class="lineNum">   12410 </span><span class="lineCov">         23 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[4], operands[5])</span>
<span class="lineNum">   12411 </span><span class="lineCov">         23 :    &amp;&amp; ! reg_set_p (operands[4], operands[5])</span>
<span class="lineNum">   12412 </span><span class="lineCov">         23 :    &amp;&amp; refers_to_regno_p (FLAGS_REG, operands[1], (rtx *)NULL)</span>
<span class="lineNum">   12413 </span><span class="lineCov">         23 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   12414 </span><span class="lineCov">         20 :   [(set (match_dup 6) (match_dup 0))</span>
<span class="lineNum">   12415 </span><span class="lineCov">         23 :    (parallel [(set (match_dup 7) (match_dup 1))</span>
<span class="lineNum">   12416 </span><span class="lineCov">         23 :               (match_dup 5)])</span>
<span class="lineNum">   12417 </span><span class="lineNoCov">          0 :    (set (strict_low_part (match_dup 8))</span>
<span class="lineNum">   12418 </span><span class="lineCov">         93 :         (match_dup 3))]</span>
<span class="lineNum">   12419 </span><span class="lineCov">         93 : {</span>
<span class="lineNum">   12420 </span><span class="lineNoCov">          0 :   operands[6] = gen_rtx_REG (GET_MODE (operands[0]), FLAGS_REG);</span>
<span class="lineNum">   12421 </span><span class="lineCov">         93 :   operands[7] = gen_rtx_REG (GET_MODE (operands[1]), FLAGS_REG);</span>
<span class="lineNum">   12422 </span><span class="lineCov">         93 :   operands[8] = gen_lowpart (QImode, operands[4]);</span>
<span class="lineNum">   12423 </span>            :   ix86_expand_clear (operands[4]);
<span class="lineNum">   12424 </span><span class="lineCov">         93 : })</span>
<span class="lineNum">   12425 </span><span class="lineCov">         93 : </span>
<span class="lineNum">   12426 </span><span class="lineNoCov">          0 : ;; Similar, but match zero extend with andsi3.</span>
<span class="lineNum">   12427 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12428 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">   12429 </span><span class="lineNoCov">          0 :   [(set (reg FLAGS_REG) (match_operand 0))</span>
<span class="lineNum">   12430 </span><span class="lineNoCov">          0 :    (set (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12431 </span><span class="lineNoCov">          0 :         (match_operator:QI 2 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12432 </span><span class="lineNoCov">          0 :           [(reg FLAGS_REG) (const_int 0)]))</span>
<span class="lineNum">   12433 </span><span class="lineNoCov">          0 :    (parallel [(set (match_operand:SI 3 &quot;any_QIreg_operand&quot;)</span>
<span class="lineNum">   12434 </span><span class="lineNoCov">          0 :                    (and:SI (match_dup 3) (const_int 255)))</span>
<span class="lineNum">   12435 </span><span class="lineNoCov">          0 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   12436 </span><span class="lineNoCov">          0 :   &quot;REGNO (operands[1]) == REGNO (operands[3])</span>
<span class="lineNum">   12437 </span><span class="lineNoCov">          0 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[3], operands[0])</span>
<span class="lineNum">   12438 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   12439 </span><span class="lineNoCov">          0 :   [(set (match_dup 4) (match_dup 0))</span>
<span class="lineNum">   12440 </span><span class="lineNoCov">          0 :    (set (strict_low_part (match_dup 5))</span>
<span class="lineNum">   12441 </span><span class="lineNoCov">          0 :         (match_dup 2))]</span>
<span class="lineNum">   12442 </span>            : {
<span class="lineNum">   12443 </span>            :   operands[4] = gen_rtx_REG (GET_MODE (operands[0]), FLAGS_REG);
<span class="lineNum">   12444 </span>            :   operands[5] = gen_lowpart (QImode, operands[3]);
<span class="lineNum">   12445 </span>            :   ix86_expand_clear (operands[3]);
<span class="lineNum">   12446 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   12447 </span><span class="lineCov">       8508 : </span>
<span class="lineNum">   12448 </span><span class="lineCov">       8508 : (define_peephole2</span>
<span class="lineNum">   12449 </span><span class="lineCov">       6515 :   [(parallel [(set (reg FLAGS_REG) (match_operand 0))</span>
<span class="lineNum">   12450 </span><span class="lineNoCov">          0 :               (match_operand 4)])</span>
<span class="lineNum">   12451 </span><span class="lineCov">       6511 :    (set (match_operand:QI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   12452 </span><span class="lineCov">       6511 :         (match_operator:QI 2 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12453 </span><span class="lineNoCov">          0 :           [(reg FLAGS_REG) (const_int 0)]))</span>
<span class="lineNum">   12454 </span><span class="lineCov">       6511 :    (parallel [(set (match_operand 3 &quot;any_QIreg_operand&quot;)</span>
<span class="lineNum">   12455 </span><span class="lineCov">       6511 :                    (zero_extend (match_dup 1)))</span>
<span class="lineNum">   12456 </span><span class="lineCov">       6511 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   12457 </span><span class="lineNoCov">          0 :   &quot;(peep2_reg_dead_p (3, operands[1])</span>
<span class="lineNum">   12458 </span><span class="lineNoCov">          0 :     || operands_match_p (operands[1], operands[3]))</span>
<span class="lineNum">   12459 </span><span class="lineNoCov">          0 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[3], operands[0])</span>
<span class="lineNum">   12460 </span><span class="lineNoCov">          0 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[3], operands[4])</span>
<span class="lineNum">   12461 </span><span class="lineNoCov">          0 :    &amp;&amp; ! reg_set_p (operands[3], operands[4])</span>
<span class="lineNum">   12462 </span><span class="lineCov">        383 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   12463 </span><span class="lineCov">        383 :   [(parallel [(set (match_dup 5) (match_dup 0))</span>
<span class="lineNum">   12464 </span><span class="lineNoCov">          0 :               (match_dup 4)])</span>
<span class="lineNum">   12465 </span><span class="lineNoCov">          0 :    (set (strict_low_part (match_dup 6))</span>
<span class="lineNum">   12466 </span><span class="lineCov">        383 :         (match_dup 2))]</span>
<span class="lineNum">   12467 </span>            : {
<span class="lineNum">   12468 </span><span class="lineCov">        245 :   operands[5] = gen_rtx_REG (GET_MODE (operands[0]), FLAGS_REG);</span>
<span class="lineNum">   12469 </span><span class="lineCov">        245 :   operands[6] = gen_lowpart (QImode, operands[3]);</span>
<span class="lineNum">   12470 </span><span class="lineCov">        245 :   ix86_expand_clear (operands[3]);</span>
<a name="12471"><span class="lineNum">   12471 </span><span class="lineCov">        245 : })</span></a>
<span class="lineNum">   12472 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12473 </span><span class="lineCov">    2495498 : (define_peephole2</span>
<span class="lineNum">   12474 </span><span class="lineCov">        245 :   [(set (reg FLAGS_REG) (match_operand 0))</span>
<span class="lineNum">   12475 </span>            :    (parallel [(set (reg FLAGS_REG) (match_operand 1))
<span class="lineNum">   12476 </span><span class="lineCov">        245 :               (match_operand 5)])</span>
<span class="lineNum">   12477 </span><span class="lineCov">    1226098 :    (set (match_operand:QI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   12478 </span><span class="lineCov">        245 :         (match_operator:QI 3 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   12479 </span><span class="lineCov">    2495253 :           [(reg FLAGS_REG) (const_int 0)]))</span>
<span class="lineNum">   12480 </span><span class="lineCov">        224 :    (parallel [(set (match_operand 4 &quot;any_QIreg_operand&quot;)</span>
<span class="lineNum">   12481 </span><span class="lineCov">        224 :                    (zero_extend (match_dup 2)))</span>
<span class="lineNum">   12482 </span><span class="lineCov">    2495253 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   12483 </span><span class="lineCov">    2495253 :   &quot;(peep2_reg_dead_p (4, operands[2])</span>
<span class="lineNum">   12484 </span><span class="lineNoCov">          0 :     || operands_match_p (operands[2], operands[4]))</span>
<span class="lineNum">   12485 </span><span class="lineCov">        102 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[4], operands[0])</span>
<span class="lineNum">   12486 </span><span class="lineCov">      14215 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[4], operands[1])</span>
<span class="lineNum">   12487 </span><span class="lineNoCov">          0 :    &amp;&amp; ! reg_overlap_mentioned_p (operands[4], operands[5])</span>
<span class="lineNum">   12488 </span><span class="lineCov">      14215 :    &amp;&amp; ! reg_set_p (operands[4], operands[5])</span>
<span class="lineNum">   12489 </span><span class="lineCov">         43 :    &amp;&amp; refers_to_regno_p (FLAGS_REG, operands[1], (rtx *)NULL)</span>
<span class="lineNum">   12490 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   12491 </span><span class="lineNoCov">          0 :   [(set (match_dup 6) (match_dup 0))</span>
<span class="lineNum">   12492 </span><span class="lineCov">         43 :    (parallel [(set (match_dup 7) (match_dup 1))</span>
<span class="lineNum">   12493 </span><span class="lineCov">      10066 :               (match_dup 5)])</span>
<span class="lineNum">   12494 </span>            :    (set (strict_low_part (match_dup 8))
<span class="lineNum">   12495 </span><span class="lineCov">       3362 :         (match_dup 3))]</span>
<span class="lineNum">   12496 </span><span class="lineCov">       3362 : {</span>
<span class="lineNum">   12497 </span><span class="lineCov">       3362 :   operands[6] = gen_rtx_REG (GET_MODE (operands[0]), FLAGS_REG);</span>
<span class="lineNum">   12498 </span>            :   operands[7] = gen_rtx_REG (GET_MODE (operands[1]), FLAGS_REG);
<span class="lineNum">   12499 </span>            :   operands[8] = gen_lowpart (QImode, operands[4]);
<span class="lineNum">   12500 </span>            :   ix86_expand_clear (operands[4]);
<span class="lineNum">   12501 </span>            : })
<span class="lineNum">   12502 </span>            : 
<span class="lineNum">   12503 </span>            : ;; Call instructions.
<span class="lineNum">   12504 </span>            : 
<span class="lineNum">   12505 </span><span class="lineCov">   15855814 : ;; The predicates normally associated with named expanders are not properly</span>
<span class="lineNum">   12506 </span>            : ;; checked for calls.  This is a bug in the generic code, but it isn't that
<span class="lineNum">   12507 </span>            : ;; easy to fix.  Ignore it for now and be prepared to fix things up.
<span class="lineNum">   12508 </span>            : 
<span class="lineNum">   12509 </span><span class="lineCov">   17109361 : ;; P6 processors will jump to the address after the decrement when %esp</span>
<span class="lineNum">   12510 </span><span class="lineCov">   15855814 : ;; is used as a call operand, so they will execute return address as a code.</span>
<span class="lineNum">   12511 </span><span class="lineCov">   15855814 : ;; See Pentium Pro errata 70, Pentium 2 errata A33 and Pentium 3 errata E17.</span>
<span class="lineNum">   12512 </span><span class="lineCov">   15855814 : </span>
<span class="lineNum">   12513 </span><span class="lineCov">   15855814 : ;; Register constraint for call instruction.</span>
<span class="lineNum">   12514 </span><span class="lineNoCov">          0 : (define_mode_attr c [(SI &quot;l&quot;) (DI &quot;r&quot;)])</span>
<span class="lineNum">   12515 </span><span class="lineCov">   11865194 : </span>
<span class="lineNum">   12516 </span><span class="lineCov">   11865194 : ;; Call subroutine returning no value.</span>
<span class="lineNum">   12517 </span>            : 
<span class="lineNum">   12518 </span>            : (define_expand &quot;call&quot;
<span class="lineNum">   12519 </span><span class="lineCov">   15836692 :   [(call (match_operand:QI 0)</span>
<span class="lineNum">   12520 </span><span class="lineCov">   15836692 :          (match_operand 1))</span>
<span class="lineNum">   12521 </span><span class="lineCov">   15836692 :    (use (match_operand 2))]</span>
<span class="lineNum">   12522 </span><span class="lineCov">   15836692 :   &quot;&quot;</span>
<span class="lineNum">   12523 </span><span class="lineCov">   15836692 : {</span>
<span class="lineNum">   12524 </span><span class="lineCov">   15836692 :   ix86_expand_call (NULL, operands[0], operands[1],</span>
<span class="lineNum">   12525 </span><span class="lineCov">    1302837 :                     operands[2], NULL, false);</span>
<span class="lineNum">   12526 </span>            :   DONE;
<span class="lineNum">   12527 </span><span class="lineCov">    1196836 : })</span>
<span class="lineNum">   12528 </span><span class="lineCov">    1196836 : </span>
<span class="lineNum">   12529 </span><span class="lineNoCov">          0 : (define_expand &quot;sibcall&quot;</span>
<span class="lineNum">   12530 </span><span class="lineCov">    1175233 :   [(call (match_operand:QI 0)</span>
<span class="lineNum">   12531 </span><span class="lineCov">    1175233 :          (match_operand 1))</span>
<span class="lineNum">   12532 </span><span class="lineNoCov">          0 :    (use (match_operand 2))]</span>
<span class="lineNum">   12533 </span><span class="lineCov">     684573 :   &quot;&quot;</span>
<span class="lineNum">   12534 </span><span class="lineCov">     684573 : {</span>
<span class="lineNum">   12535 </span><span class="lineCov">     684573 :   ix86_expand_call (NULL, operands[0], operands[1],</span>
<span class="lineNum">   12536 </span><span class="lineCov">     684573 :                     operands[2], NULL, true);</span>
<a name="12537"><span class="lineNum">   12537 </span><span class="lineCov">     684573 :   DONE;</span></a>
<span class="lineNum">   12538 </span><span class="lineCov">     684573 : })</span>
<span class="lineNum">   12539 </span><span class="lineCov">     684573 : </span>
<span class="lineNum">   12540 </span><span class="lineCov">     684573 : (define_insn &quot;*call&quot;</span>
<span class="lineNum">   12541 </span><span class="lineCov">     684573 :   [(call (mem:QI (match_operand:W 0 &quot;call_insn_operand&quot; &quot;&lt;c&gt;BwBz&quot;))</span>
<span class="lineNum">   12542 </span><span class="lineCov">     684573 :          (match_operand 1))]</span>
<span class="lineNum">   12543 </span><span class="lineCov">    4174510 :   &quot;!SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12544 </span><span class="lineCov">     922204 :   &quot;* return ix86_output_call_insn (insn, operands[0]);&quot;</span>
<span class="lineNum">   12545 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12546"><span class="lineNum">   12546 </span><span class="lineCov">     684437 : </span></a>
<a name="12547"><span class="lineNum">   12547 </span><span class="lineCov">     684437 : ;; This covers both call and sibcall since only GOT slot is allowed.</span></a>
<span class="lineNum">   12548 </span><span class="lineCov">    2554316 : (define_insn &quot;*call_got_x32&quot;</span>
<span class="lineNum">   12549 </span><span class="lineCov">     684437 :   [(call (mem:QI (zero_extend:DI</span>
<span class="lineNum">   12550 </span>            :                    (match_operand:SI 0 &quot;GOT_memory_operand&quot; &quot;Bg&quot;)))
<span class="lineNum">   12551 </span><span class="lineCov">     269304 :          (match_operand 1))]</span>
<span class="lineNum">   12552 </span><span class="lineCov">     269304 :   &quot;TARGET_X32&quot;</span>
<span class="lineNum">   12553 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   12554 </span><span class="lineCov">     268740 :   rtx fnaddr = gen_const_mem (DImode, XEXP (operands[0], 0));</span>
<span class="lineNum">   12555 </span><span class="lineNoCov">          0 :   return ix86_output_call_insn (insn, fnaddr);</span>
<span class="lineNum">   12556 </span><span class="lineCov">       5276 : }</span>
<span class="lineNum">   12557 </span><span class="lineCov">       5276 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12558"><span class="lineNum">   12558 </span><span class="lineCov">       5276 : </span></a>
<span class="lineNum">   12559 </span><span class="lineCov">      10440 : ;; Since sibcall never returns, we can only use call-clobbered register</span>
<span class="lineNum">   12560 </span><span class="lineNoCov">          0 : ;; as GOT base.</span>
<span class="lineNum">   12561 </span><span class="lineCov">       1553 : (define_insn &quot;*sibcall_GOT_32&quot;</span>
<span class="lineNum">   12562 </span><span class="lineCov">        760 :   [(call (mem:QI</span>
<span class="lineNum">   12563 </span><span class="lineCov">       1553 :            (mem:SI (plus:SI</span>
<span class="lineNum">   12564 </span><span class="lineCov">       1173 :                      (match_operand:SI 0 &quot;register_no_elim_operand&quot; &quot;U&quot;)</span>
<span class="lineNum">   12565 </span><span class="lineCov">       1531 :                      (match_operand:SI 1 &quot;GOT32_symbol_operand&quot;))))</span>
<span class="lineNum">   12566 </span><span class="lineCov">        362 :          (match_operand 2))]</span>
<span class="lineNum">   12567 </span><span class="lineCov">       1533 :   &quot;!TARGET_MACHO</span>
<span class="lineNum">   12568 </span><span class="lineNoCov">          0 :   &amp;&amp; !TARGET_64BIT</span>
<span class="lineNum">   12569 </span><span class="lineNoCov">          0 :   &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER</span>
<span class="lineNum">   12570 </span><span class="lineNoCov">          0 :   &amp;&amp; SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12571 </span><span class="lineCov">       1303 : {</span>
<span class="lineNum">   12572 </span><span class="lineCov">       1173 :   rtx fnaddr = gen_rtx_PLUS (SImode, operands[0], operands[1]);</span>
<span class="lineNum">   12573 </span><span class="lineNoCov">          0 :   fnaddr = gen_const_mem (SImode, fnaddr);</span>
<span class="lineNum">   12574 </span><span class="lineCov">       1173 :   return ix86_output_call_insn (insn, fnaddr);</span>
<span class="lineNum">   12575 </span>            : }
<span class="lineNum">   12576 </span><span class="lineCov">       1173 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12577"><span class="lineNum">   12577 </span><span class="lineCov">       1173 : </span></a>
<span class="lineNum">   12578 </span><span class="lineCov">       1173 : (define_insn &quot;*sibcall&quot;</span>
<span class="lineNum">   12579 </span><span class="lineCov">       1003 :   [(call (mem:QI (match_operand:W 0 &quot;sibcall_insn_operand&quot; &quot;UBsBz&quot;))</span>
<span class="lineNum">   12580 </span>            :          (match_operand 1))]
<span class="lineNum">   12581 </span><span class="lineCov">     153769 :   &quot;SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12582 </span><span class="lineCov">      65056 :   &quot;* return ix86_output_call_insn (insn, operands[0]);&quot;</span>
<span class="lineNum">   12583 </span><span class="lineCov">      73484 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12584"><span class="lineNum">   12584 </span><span class="lineCov">     115373 : </span></a>
<span class="lineNum">   12585 </span><span class="lineCov">       9431 : (define_insn &quot;*sibcall_memory&quot;</span>
<span class="lineNum">   12586 </span><span class="lineCov">      60235 :   [(call (mem:QI (match_operand:W 0 &quot;memory_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">   12587 </span><span class="lineCov">       9431 :          (match_operand 1))</span>
<span class="lineNum">   12588 </span><span class="lineCov">      18862 :    (unspec [(const_int 0)] UNSPEC_PEEPSIB)]</span>
<span class="lineNum">   12589 </span><span class="lineCov">      10040 :   &quot;!TARGET_X32 &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER&quot;</span>
<span class="lineNum">   12590 </span><span class="lineCov">      10486 :   &quot;* return ix86_output_call_insn (insn, operands[0]);&quot;</span>
<span class="lineNum">   12591 </span><span class="lineCov">       9431 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12592"><span class="lineNum">   12592 </span>            : </a>
<span class="lineNum">   12593 </span>            : (define_peephole2
<span class="lineNum">   12594 </span><span class="lineCov">     163090 :   [(set (match_operand:W 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12595 </span><span class="lineCov">        983 :         (match_operand:W 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   12596 </span>            :    (call (mem:QI (match_dup 0))
<span class="lineNum">   12597 </span><span class="lineCov">        517 :          (match_operand 3))]</span>
<span class="lineNum">   12598 </span><span class="lineCov">       1803 :   &quot;!TARGET_X32</span>
<span class="lineNum">   12599 </span><span class="lineCov">       1803 :    &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER</span>
<span class="lineNum">   12600 </span><span class="lineCov">       1246 :    &amp;&amp; SIBLING_CALL_P (peep2_next_insn (1))</span>
<span class="lineNum">   12601 </span><span class="lineCov">       1075 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12602 </span><span class="lineCov">        609 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (1)))&quot;</span>
<span class="lineNum">   12603 </span><span class="lineCov">        466 :   [(parallel [(call (mem:QI (match_dup 1))</span>
<span class="lineNum">   12604 </span><span class="lineCov">        466 :                     (match_dup 3))</span>
<span class="lineNum">   12605 </span><span class="lineCov">        466 :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])</span>
<span class="lineNum">   12606 </span>            : 
<span class="lineNum">   12607 </span>            : (define_peephole2
<span class="lineNum">   12608 </span>            :   [(set (match_operand:W 0 &quot;register_operand&quot;)
<span class="lineNum">   12609 </span>            :         (match_operand:W 1 &quot;memory_operand&quot;))
<span class="lineNum">   12610 </span>            :    (unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)
<span class="lineNum">   12611 </span>            :    (call (mem:QI (match_dup 0))
<span class="lineNum">   12612 </span>            :          (match_operand 3))]
<span class="lineNum">   12613 </span><span class="lineNoCov">          0 :   &quot;!TARGET_X32</span>
<span class="lineNum">   12614 </span><span class="lineCov">        983 :    &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER</span>
<span class="lineNum">   12615 </span><span class="lineNoCov">          0 :    &amp;&amp; SIBLING_CALL_P (peep2_next_insn (2))</span>
<span class="lineNum">   12616 </span><span class="lineNoCov">          0 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12617 </span><span class="lineNoCov">          0 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (2)))&quot;</span>
<span class="lineNum">   12618 </span><span class="lineCov">       9431 :   [(unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)</span>
<span class="lineNum">   12619 </span><span class="lineCov">          4 :    (parallel [(call (mem:QI (match_dup 1))</span>
<span class="lineNum">   12620 </span><span class="lineCov">       9431 :                     (match_dup 3))</span>
<span class="lineNum">   12621 </span>            :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])
<span class="lineNum">   12622 </span>            : 
<span class="lineNum">   12623 </span>            : (define_expand &quot;call_pop&quot;
<span class="lineNum">   12624 </span><span class="lineCov">       9431 :   [(parallel [(call (match_operand:QI 0)</span>
<span class="lineNum">   12625 </span><span class="lineCov">       9431 :                     (match_operand:SI 1))</span>
<span class="lineNum">   12626 </span><span class="lineCov">       9431 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12627 </span><span class="lineCov">       9431 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12628 </span>            :                             (match_operand:SI 3)))])]
<span class="lineNum">   12629 </span><span class="lineCov">     105074 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   12630 </span>            : {
<a name="12631"><span class="lineNum">   12631 </span>            :   ix86_expand_call (NULL, operands[0], operands[1],</a>
<span class="lineNum">   12632 </span>            :                     operands[2], operands[3], false);
<span class="lineNum">   12633 </span><span class="lineCov">      95643 :   DONE;</span>
<span class="lineNum">   12634 </span><span class="lineCov">       9394 : })</span>
<span class="lineNum">   12635 </span><span class="lineCov">      95643 : </span>
<span class="lineNum">   12636 </span><span class="lineCov">     105074 : (define_insn &quot;*call_pop&quot;</span>
<span class="lineNum">   12637 </span><span class="lineCov">       9431 :   [(call (mem:QI (match_operand:SI 0 &quot;call_insn_operand&quot; &quot;lBwBz&quot;))</span>
<span class="lineNum">   12638 </span><span class="lineCov">       9431 :          (match_operand 1))</span>
<span class="lineNum">   12639 </span>            :    (set (reg:SI SP_REG)
<span class="lineNum">   12640 </span>            :         (plus:SI (reg:SI SP_REG)
<span class="lineNum">   12641 </span>            :                  (match_operand:SI 2 &quot;immediate_operand&quot; &quot;i&quot;)))]
<span class="lineNum">   12642 </span><span class="lineCov">     199893 :   &quot;!TARGET_64BIT &amp;&amp; !SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12643 </span><span class="lineCov">     162553 :   &quot;* return ix86_output_call_insn (insn, operands[0]);&quot;</span>
<span class="lineNum">   12644 </span><span class="lineCov">      19883 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12645"><span class="lineNum">   12645 </span><span class="lineCov">      31991 : </span></a>
<span class="lineNum">   12646 </span><span class="lineCov">      53888 : (define_insn &quot;*sibcall_pop&quot;</span>
<span class="lineNum">   12647 </span><span class="lineCov">    1392711 :   [(call (mem:QI (match_operand:SI 0 &quot;sibcall_insn_operand&quot; &quot;UBsBz&quot;))</span>
<span class="lineNum">   12648 </span><span class="lineCov">      29632 :          (match_operand 1))</span>
<span class="lineNum">   12649 </span><span class="lineCov">    1390681 :    (set (reg:SI SP_REG)</span>
<span class="lineNum">   12650 </span><span class="lineCov">      19099 :         (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12651 </span><span class="lineCov">      38198 :                  (match_operand:SI 2 &quot;immediate_operand&quot; &quot;i&quot;)))]</span>
<span class="lineNum">   12652 </span><span class="lineCov">      19099 :   &quot;!TARGET_64BIT &amp;&amp; SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12653 </span><span class="lineCov">      57689 :   &quot;* return ix86_output_call_insn (insn, operands[0]);&quot;</span>
<span class="lineNum">   12654 </span><span class="lineCov">      19099 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12655"><span class="lineNum">   12655 </span><span class="lineCov">      19099 : </span></a>
<span class="lineNum">   12656 </span>            : (define_insn &quot;*sibcall_pop_memory&quot;
<span class="lineNum">   12657 </span><span class="lineNoCov">          0 :   [(call (mem:QI (match_operand:SI 0 &quot;memory_operand&quot; &quot;Bs&quot;))</span>
<a name="12658"><span class="lineNum">   12658 </span><span class="lineCov">      19099 :          (match_operand 1))</span></a>
<span class="lineNum">   12659 </span><span class="lineCov">      19099 :    (set (reg:SI SP_REG)</span>
<span class="lineNum">   12660 </span><span class="lineCov">      37791 :         (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12661 </span><span class="lineCov">      37791 :                  (match_operand:SI 2 &quot;immediate_operand&quot; &quot;i&quot;)))</span>
<span class="lineNum">   12662 </span><span class="lineCov">      37791 :    (unspec [(const_int 0)] UNSPEC_PEEPSIB)]</span>
<span class="lineNum">   12663 </span><span class="lineCov">      19099 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   12664 </span><span class="lineCov">      19099 :   &quot;* return ix86_output_call_insn (insn, operands[0]);&quot;</span>
<span class="lineNum">   12665 </span><span class="lineCov">      19338 :   [(set_attr &quot;type&quot; &quot;call&quot;)])</span>
<a name="12666"><span class="lineNum">   12666 </span><span class="lineCov">      19099 : </span></a>
<span class="lineNum">   12667 </span><span class="lineCov">      19338 : (define_peephole2</span>
<span class="lineNum">   12668 </span><span class="lineCov">     240487 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12669 </span><span class="lineCov">      19099 :         (match_operand:SI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   12670 </span><span class="lineCov">      19338 :    (parallel [(call (mem:QI (match_dup 0))</span>
<span class="lineNum">   12671 </span>            :                     (match_operand 3))
<a name="12672"><span class="lineNum">   12672 </span><span class="lineCov">      19126 :               (set (reg:SI SP_REG)</span></a>
<span class="lineNum">   12673 </span><span class="lineCov">         27 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12674 </span><span class="lineNoCov">          0 :                             (match_operand:SI 4 &quot;immediate_operand&quot;)))])]</span>
<span class="lineNum">   12675 </span><span class="lineCov">      19450 :   &quot;!TARGET_64BIT &amp;&amp; SIBLING_CALL_P (peep2_next_insn (1))</span>
<span class="lineNum">   12676 </span><span class="lineCov">      22813 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12677 </span><span class="lineCov">       7428 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (1)))&quot;</span>
<span class="lineNum">   12678 </span><span class="lineCov">       5671 :   [(parallel [(call (mem:QI (match_dup 1))</span>
<span class="lineNum">   12679 </span><span class="lineCov">     790673 :                     (match_dup 3))</span>
<span class="lineNum">   12680 </span><span class="lineNoCov">          0 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12681 </span><span class="lineCov">     790673 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12682 </span><span class="lineCov">     794387 :                             (match_dup 4)))</span>
<span class="lineNum">   12683 </span><span class="lineCov">      11807 :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])</span>
<span class="lineNum">   12684 </span><span class="lineCov">       8093 : </span>
<span class="lineNum">   12685 </span><span class="lineCov">     475327 : (define_peephole2</span>
<span class="lineNum">   12686 </span><span class="lineCov">      12074 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12687 </span><span class="lineCov">     170301 :         (match_operand:SI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   12688 </span><span class="lineCov">     170301 :    (unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)</span>
<span class="lineNum">   12689 </span><span class="lineCov">       7428 :    (parallel [(call (mem:QI (match_dup 0))</span>
<span class="lineNum">   12690 </span><span class="lineCov">       7428 :                     (match_operand 3))</span>
<span class="lineNum">   12691 </span><span class="lineCov">       7428 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12692 </span><span class="lineCov">       7428 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12693 </span><span class="lineCov">       3714 :                             (match_operand:SI 4 &quot;immediate_operand&quot;)))])]</span>
<span class="lineNum">   12694 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT &amp;&amp; SIBLING_CALL_P (peep2_next_insn (2))</span>
<span class="lineNum">   12695 </span><span class="lineCov">       3714 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12696 </span><span class="lineCov">       3714 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (2)))&quot;</span>
<span class="lineNum">   12697 </span><span class="lineNoCov">          0 :   [(unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)</span>
<span class="lineNum">   12698 </span><span class="lineNoCov">          0 :    (parallel [(call (mem:QI (match_dup 1))</span>
<span class="lineNum">   12699 </span><span class="lineNoCov">          0 :                     (match_dup 3))</span>
<span class="lineNum">   12700 </span>            :               (set (reg:SI SP_REG)
<span class="lineNum">   12701 </span><span class="lineCov">       3714 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12702 </span><span class="lineNoCov">          0 :                             (match_dup 4)))</span>
<span class="lineNum">   12703 </span><span class="lineCov">         23 :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])</span>
<span class="lineNum">   12704 </span><span class="lineCov">       3737 : </span>
<span class="lineNum">   12705 </span><span class="lineCov">       3737 : ;; Combining simple memory jump instruction</span>
<span class="lineNum">   12706 </span><span class="lineCov">         46 : </span>
<span class="lineNum">   12707 </span><span class="lineCov">         23 : (define_peephole2</span>
<span class="lineNum">   12708 </span>            :   [(set (match_operand:W 0 &quot;register_operand&quot;)
<span class="lineNum">   12709 </span><span class="lineNoCov">          0 :         (match_operand:W 1 &quot;memory_operand&quot;))</span>
<a name="12710"><span class="lineNum">   12710 </span><span class="lineNoCov">          0 :    (set (pc) (match_dup 0))]</span></a>
<span class="lineNum">   12711 </span><span class="lineCov">         34 :   &quot;!TARGET_X32</span>
<span class="lineNum">   12712 </span><span class="lineCov">         57 :    &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER</span>
<a name="12713"><span class="lineNum">   12713 </span><span class="lineCov">         34 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])&quot;</span></a>
<span class="lineNum">   12714 </span><span class="lineCov">         46 :   [(set (pc) (match_dup 1))])</span>
<span class="lineNum">   12715 </span><span class="lineCov">         70 : </span>
<span class="lineNum">   12716 </span><span class="lineCov">         46 : ;; Call subroutine, returning value in operand 0</span>
<span class="lineNum">   12717 </span><span class="lineCov">         70 : </span>
<span class="lineNum">   12718 </span><span class="lineCov">         46 : (define_expand &quot;call_value&quot;</span>
<span class="lineNum">   12719 </span><span class="lineCov">         46 :   [(set (match_operand 0)</span>
<span class="lineNum">   12720 </span><span class="lineCov">         46 :         (call (match_operand:QI 1)</span>
<span class="lineNum">   12721 </span><span class="lineCov">         46 :               (match_operand 2)))</span>
<span class="lineNum">   12722 </span><span class="lineCov">         46 :    (use (match_operand 3))]</span>
<span class="lineNum">   12723 </span><span class="lineCov">         46 :   &quot;&quot;</span>
<span class="lineNum">   12724 </span><span class="lineCov">         23 : {</span>
<span class="lineNum">   12725 </span><span class="lineNoCov">          0 :   ix86_expand_call (operands[0], operands[1], operands[2],</span>
<a name="12726"><span class="lineNum">   12726 </span><span class="lineCov">         23 :                     operands[3], NULL, false);</span></a>
<span class="lineNum">   12727 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   12728 </span><span class="lineCov">     832591 : })</span>
<span class="lineNum">   12729 </span><span class="lineCov">         23 : </span>
<span class="lineNum">   12730 </span><span class="lineCov">     832591 : (define_expand &quot;sibcall_value&quot;</span>
<span class="lineNum">   12731 </span><span class="lineCov">         23 :   [(set (match_operand 0)</span>
<span class="lineNum">   12732 </span>            :         (call (match_operand:QI 1)
<span class="lineNum">   12733 </span><span class="lineNoCov">          0 :               (match_operand 2)))</span>
<span class="lineNum">   12734 </span><span class="lineNoCov">          0 :    (use (match_operand 3))]</span>
<span class="lineNum">   12735 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   12736 </span><span class="lineCov">         23 : {</span>
<span class="lineNum">   12737 </span><span class="lineNoCov">          0 :   ix86_expand_call (operands[0], operands[1], operands[2],</span>
<span class="lineNum">   12738 </span><span class="lineNoCov">          0 :                     operands[3], NULL, true);</span>
<a name="12739"><span class="lineNum">   12739 </span><span class="lineCov">         23 :   DONE;</span></a>
<span class="lineNum">   12740 </span><span class="lineCov">         23 : })</span>
<span class="lineNum">   12741 </span><span class="lineCov">         23 : </span>
<span class="lineNum">   12742 </span><span class="lineNoCov">          0 : (define_insn &quot;*call_value&quot;</span>
<span class="lineNum">   12743 </span><span class="lineNoCov">          0 :   [(set (match_operand 0)</span>
<span class="lineNum">   12744 </span><span class="lineNoCov">          0 :         (call (mem:QI (match_operand:W 1 &quot;call_insn_operand&quot; &quot;&lt;c&gt;BwBz&quot;))</span>
<span class="lineNum">   12745 </span><span class="lineNoCov">          0 :               (match_operand 2)))]</span>
<span class="lineNum">   12746 </span><span class="lineCov">    2524440 :   &quot;!SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12747 </span><span class="lineCov">     221149 :   &quot;* return ix86_output_call_insn (insn, operands[1]);&quot;</span>
<span class="lineNum">   12748 </span>            :   [(set_attr &quot;type&quot; &quot;callv&quot;)])
<a name="12749"><span class="lineNum">   12749 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">   12750 </span><span class="lineNoCov">          0 : ;; This covers both call and sibcall since only GOT slot is allowed.</span>
<a name="12751"><span class="lineNum">   12751 </span><span class="lineCov">    1139018 : (define_insn &quot;*call_value_got_x32&quot;</span></a>
<a name="12752"><span class="lineNum">   12752 </span><span class="lineNoCov">          0 :   [(set (match_operand 0)</span></a>
<span class="lineNum">   12753 </span><span class="lineNoCov">          0 :         (call (mem:QI</span>
<span class="lineNum">   12754 </span><span class="lineNoCov">          0 :                 (zero_extend:DI</span>
<span class="lineNum">   12755 </span><span class="lineNoCov">          0 :                   (match_operand:SI 1 &quot;GOT_memory_operand&quot; &quot;Bg&quot;)))</span>
<span class="lineNum">   12756 </span><span class="lineNoCov">          0 :               (match_operand 2)))]</span>
<span class="lineNum">   12757 </span><span class="lineNoCov">          0 :   &quot;TARGET_X32&quot;</span>
<span class="lineNum">   12758 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   12759 </span><span class="lineNoCov">          0 :   rtx fnaddr = gen_const_mem (DImode, XEXP (operands[1], 0));</span>
<span class="lineNum">   12760 </span><span class="lineNoCov">          0 :   return ix86_output_call_insn (insn, fnaddr);</span>
<span class="lineNum">   12761 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   12762 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;callv&quot;)])</span>
<a name="12763"><span class="lineNum">   12763 </span><span class="lineCov">      25750 : </span></a>
<span class="lineNum">   12764 </span><span class="lineCov">      25750 : ;; Since sibcall never returns, we can only use call-clobbered register</span>
<span class="lineNum">   12765 </span><span class="lineNoCov">          0 : ;; as GOT base.</span>
<span class="lineNum">   12766 </span><span class="lineCov">       1230 : (define_insn &quot;*sibcall_value_GOT_32&quot;</span>
<span class="lineNum">   12767 </span><span class="lineCov">       2460 :   [(set (match_operand 0)</span>
<span class="lineNum">   12768 </span><span class="lineCov">       1230 :         (call (mem:QI</span>
<span class="lineNum">   12769 </span><span class="lineNoCov">          0 :                 (mem:SI (plus:SI</span>
<span class="lineNum">   12770 </span><span class="lineCov">       1166 :                           (match_operand:SI 1 &quot;register_no_elim_operand&quot; &quot;U&quot;)</span>
<span class="lineNum">   12771 </span><span class="lineCov">       1166 :                           (match_operand:SI 2 &quot;GOT32_symbol_operand&quot;))))</span>
<a name="12772"><span class="lineNum">   12772 </span><span class="lineCov">       1166 :          (match_operand 3)))]</span></a>
<span class="lineNum">   12773 </span>            :   &quot;!TARGET_MACHO
<span class="lineNum">   12774 </span><span class="lineCov">        726 :    &amp;&amp; !TARGET_64BIT</span>
<span class="lineNum">   12775 </span><span class="lineNoCov">          0 :    &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER</span>
<span class="lineNum">   12776 </span><span class="lineCov">        726 :    &amp;&amp; SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12777 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   12778 </span><span class="lineNoCov">          0 :   rtx fnaddr = gen_rtx_PLUS (SImode, operands[1], operands[2]);</span>
<span class="lineNum">   12779 </span><span class="lineNoCov">          0 :   fnaddr = gen_const_mem (SImode, fnaddr);</span>
<span class="lineNum">   12780 </span><span class="lineNoCov">          0 :   return ix86_output_call_insn (insn, fnaddr);</span>
<span class="lineNum">   12781 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   12782 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;callv&quot;)])</span>
<a name="12783"><span class="lineNum">   12783 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">   12784 </span><span class="lineNoCov">          0 : (define_insn &quot;*sibcall_value&quot;</span>
<span class="lineNum">   12785 </span><span class="lineCov">       1546 :   [(set (match_operand 0)</span>
<span class="lineNum">   12786 </span>            :         (call (mem:QI (match_operand:W 1 &quot;sibcall_insn_operand&quot; &quot;UBsBz&quot;))
<span class="lineNum">   12787 </span><span class="lineCov">      54253 :               (match_operand 2)))]</span>
<span class="lineNum">   12788 </span><span class="lineCov">      75211 :   &quot;SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12789 </span><span class="lineCov">      55799 :   &quot;* return ix86_output_call_insn (insn, operands[1]);&quot;</span>
<span class="lineNum">   12790 </span><span class="lineCov">      79145 :   [(set_attr &quot;type&quot; &quot;callv&quot;)])</span>
<a name="12791"><span class="lineNum">   12791 </span><span class="lineNoCov">          0 : </span></a>
<a name="12792"><span class="lineNum">   12792 </span><span class="lineNoCov">          0 : (define_insn &quot;*sibcall_value_memory&quot;</span></a>
<span class="lineNum">   12793 </span><span class="lineCov">      23599 :   [(set (match_operand 0)</span>
<span class="lineNum">   12794 </span><span class="lineCov">    4973704 :         (call (mem:QI (match_operand:W 1 &quot;memory_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">   12795 </span><span class="lineNoCov">          0 :               (match_operand 2)))</span>
<span class="lineNum">   12796 </span><span class="lineCov">    4973704 :    (unspec [(const_int 0)] UNSPEC_PEEPSIB)]</span>
<span class="lineNum">   12797 </span><span class="lineCov">        502 :   &quot;!TARGET_X32 &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER&quot;</span>
<span class="lineNum">   12798 </span><span class="lineCov">        189 :   &quot;* return ix86_output_call_insn (insn, operands[1]);&quot;</span>
<span class="lineNum">   12799 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;callv&quot;)])</span>
<a name="12800"><span class="lineNum">   12800 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">   12801 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">   12802 </span><span class="lineCov">        313 :   [(set (match_operand:W 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12803 </span><span class="lineNoCov">          0 :         (match_operand:W 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   12804 </span><span class="lineNoCov">          0 :    (set (match_operand 2)</span>
<span class="lineNum">   12805 </span><span class="lineNoCov">          0 :    (call (mem:QI (match_dup 0))</span>
<span class="lineNum">   12806 </span><span class="lineNoCov">          0 :                  (match_operand 3)))]</span>
<span class="lineNum">   12807 </span><span class="lineCov">    2068524 :   &quot;!TARGET_X32</span>
<span class="lineNum">   12808 </span><span class="lineCov">       2790 :    &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER</span>
<span class="lineNum">   12809 </span><span class="lineCov">       2790 :    &amp;&amp; SIBLING_CALL_P (peep2_next_insn (1))</span>
<span class="lineNum">   12810 </span><span class="lineCov">    4131970 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12811 </span><span class="lineCov">        502 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (1)))&quot;</span>
<a name="12812"><span class="lineNum">   12812 </span>            :   [(parallel [(set (match_dup 2)</a>
<span class="lineNum">   12813 </span><span class="lineNoCov">          0 :                    (call (mem:QI (match_dup 1))</span>
<span class="lineNum">   12814 </span><span class="lineCov">        878 :                          (match_dup 3)))</span>
<span class="lineNum">   12815 </span>            :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])
<span class="lineNum">   12816 </span><span class="lineCov">        878 : </span>
<span class="lineNum">   12817 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">   12818 </span><span class="lineCov">      50207 :   [(set (match_operand:W 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12819 </span><span class="lineCov">      50207 :         (match_operand:W 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   12820 </span>            :    (unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)
<span class="lineNum">   12821 </span><span class="lineCov">     100414 :    (set (match_operand 2)</span>
<span class="lineNum">   12822 </span>            :         (call (mem:QI (match_dup 0))
<span class="lineNum">   12823 </span><span class="lineCov">    2065734 :               (match_operand 3)))]</span>
<span class="lineNum">   12824 </span><span class="lineNoCov">          0 :   &quot;!TARGET_X32</span>
<span class="lineNum">   12825 </span><span class="lineNoCov">          0 :    &amp;&amp; !TARGET_INDIRECT_BRANCH_REGISTER</span>
<span class="lineNum">   12826 </span><span class="lineNoCov">          0 :    &amp;&amp; SIBLING_CALL_P (peep2_next_insn (2))</span>
<span class="lineNum">   12827 </span><span class="lineCov">    2065734 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12828 </span><span class="lineCov">    2065734 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (2)))&quot;</span>
<span class="lineNum">   12829 </span><span class="lineCov">    2065734 :   [(unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)</span>
<span class="lineNum">   12830 </span><span class="lineCov">    2065734 :    (parallel [(set (match_dup 2)</span>
<span class="lineNum">   12831 </span><span class="lineCov">    2065734 :                    (call (mem:QI (match_dup 1))</span>
<a name="12832"><span class="lineNum">   12832 </span><span class="lineCov">    2065734 :                          (match_dup 3)))</span></a>
<span class="lineNum">   12833 </span><span class="lineCov">    2065734 :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])</span>
<span class="lineNum">   12834 </span><span class="lineCov">      99760 : </span>
<span class="lineNum">   12835 </span>            : (define_expand &quot;call_value_pop&quot;
<span class="lineNum">   12836 </span><span class="lineCov">      99760 :   [(parallel [(set (match_operand 0)</span>
<span class="lineNum">   12837 </span><span class="lineCov">      50207 :                    (call (match_operand:QI 1)</span>
<span class="lineNum">   12838 </span><span class="lineCov">      50207 :                          (match_operand:SI 2)))</span>
<span class="lineNum">   12839 </span><span class="lineCov">      50207 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12840 </span><span class="lineCov">      50207 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12841 </span><span class="lineCov">      50207 :                             (match_operand:SI 4)))])]</span>
<span class="lineNum">   12842 </span><span class="lineCov">      50207 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   12843 </span><span class="lineCov">    5853413 : {</span>
<span class="lineNum">   12844 </span>            :   ix86_expand_call (operands[0], operands[1], operands[2],
<span class="lineNum">   12845 </span><span class="lineCov">         72 :                     operands[3], operands[4], false);</span>
<span class="lineNum">   12846 </span>            :   DONE;
<span class="lineNum">   12847 </span><span class="lineCov">         72 : })</span>
<span class="lineNum">   12848 </span><span class="lineCov">         72 : </span>
<span class="lineNum">   12849 </span><span class="lineCov">    5498860 : (define_insn &quot;*call_value_pop&quot;</span>
<span class="lineNum">   12850 </span><span class="lineCov">         72 :   [(set (match_operand 0)</span>
<span class="lineNum">   12851 </span><span class="lineCov">         72 :         (call (mem:QI (match_operand:SI 1 &quot;call_insn_operand&quot; &quot;lBwBz&quot;))</span>
<span class="lineNum">   12852 </span><span class="lineCov">     581424 :               (match_operand 2)))</span>
<span class="lineNum">   12853 </span><span class="lineCov">       3405 :    (set (reg:SI SP_REG)</span>
<span class="lineNum">   12854 </span><span class="lineCov">       3477 :         (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12855 </span><span class="lineCov">     466042 :                  (match_operand:SI 3 &quot;immediate_operand&quot; &quot;i&quot;)))]</span>
<span class="lineNum">   12856 </span><span class="lineCov">     466042 :   &quot;!TARGET_64BIT &amp;&amp; !SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12857 </span><span class="lineCov">     112049 :   &quot;* return ix86_output_call_insn (insn, operands[1]);&quot;</span>
<span class="lineNum">   12858 </span><span class="lineCov">       3456 :   [(set_attr &quot;type&quot; &quot;callv&quot;)])</span>
<a name="12859"><span class="lineNum">   12859 </span><span class="lineCov">     112049 : </span></a>
<span class="lineNum">   12860 </span><span class="lineCov">     112049 : (define_insn &quot;*sibcall_value_pop&quot;</span>
<span class="lineNum">   12861 </span><span class="lineCov">     112049 :   [(set (match_operand 0)</span>
<span class="lineNum">   12862 </span><span class="lineCov">     173805 :         (call (mem:QI (match_operand:SI 1 &quot;sibcall_insn_operand&quot; &quot;UBsBz&quot;))</span>
<span class="lineNum">   12863 </span><span class="lineCov">         72 :               (match_operand 2)))</span>
<span class="lineNum">   12864 </span>            :    (set (reg:SI SP_REG)
<span class="lineNum">   12865 </span><span class="lineCov">    2354804 :         (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12866 </span><span class="lineCov">    2354804 :                  (match_operand:SI 3 &quot;immediate_operand&quot; &quot;i&quot;)))]</span>
<span class="lineNum">   12867 </span><span class="lineCov">    2354804 :   &quot;!TARGET_64BIT &amp;&amp; SIBLING_CALL_P (insn)&quot;</span>
<span class="lineNum">   12868 </span><span class="lineCov">    2354804 :   &quot;* return ix86_output_call_insn (insn, operands[1]);&quot;</span>
<span class="lineNum">   12869 </span><span class="lineCov">    2354804 :   [(set_attr &quot;type&quot; &quot;callv&quot;)])</span>
<a name="12870"><span class="lineNum">   12870 </span><span class="lineCov">    2354804 : </span></a>
<span class="lineNum">   12871 </span><span class="lineCov">    2354804 : (define_insn &quot;*sibcall_value_pop_memory&quot;</span>
<span class="lineNum">   12872 </span><span class="lineCov">    2354804 :   [(set (match_operand 0)</span>
<span class="lineNum">   12873 </span><span class="lineCov">    2626128 :         (call (mem:QI (match_operand:SI 1 &quot;memory_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">   12874 </span><span class="lineCov">         72 :               (match_operand 2)))</span>
<span class="lineNum">   12875 </span><span class="lineCov">         72 :    (set (reg:SI SP_REG)</span>
<span class="lineNum">   12876 </span>            :         (plus:SI (reg:SI SP_REG)
<span class="lineNum">   12877 </span><span class="lineCov">        250 :                  (match_operand:SI 3 &quot;immediate_operand&quot; &quot;i&quot;)))</span>
<span class="lineNum">   12878 </span><span class="lineCov">    2626056 :    (unspec [(const_int 0)] UNSPEC_PEEPSIB)]</span>
<span class="lineNum">   12879 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   12880 </span><span class="lineNoCov">          0 :   &quot;* return ix86_output_call_insn (insn, operands[1]);&quot;</span>
<span class="lineNum">   12881 </span><span class="lineCov">    2671755 :   [(set_attr &quot;type&quot; &quot;callv&quot;)])</span>
<a name="12882"><span class="lineNum">   12882 </span><span class="lineCov">    2671218 : </span></a>
<span class="lineNum">   12883 </span><span class="lineCov">    3982481 : (define_peephole2</span>
<span class="lineNum">   12884 </span><span class="lineCov">    4842456 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12885 </span><span class="lineCov">    3982481 :         (match_operand:SI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   12886 </span><span class="lineCov">      45699 :    (parallel [(set (match_operand 2)</span>
<span class="lineNum">   12887 </span><span class="lineCov">    3655947 :                    (call (mem:QI (match_dup 0))</span>
<span class="lineNum">   12888 </span><span class="lineCov">    3655947 :                          (match_operand 3)))</span>
<span class="lineNum">   12889 </span><span class="lineCov">    3610248 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12890 </span><span class="lineCov">        537 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12891 </span><span class="lineCov">    1269087 :                             (match_operand:SI 4 &quot;immediate_operand&quot;)))])]</span>
<span class="lineNum">   12892 </span><span class="lineCov">     136487 :   &quot;!TARGET_64BIT &amp;&amp; SIBLING_CALL_P (peep2_next_insn (1))</span>
<span class="lineNum">   12893 </span><span class="lineCov">    1133137 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12894 </span><span class="lineCov">    1133137 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (1)))&quot;</span>
<span class="lineNum">   12895 </span><span class="lineCov">        537 :   [(parallel [(set (match_dup 2)</span>
<span class="lineNum">   12896 </span><span class="lineCov">     136487 :                    (call (mem:QI (match_dup 1))</span>
<span class="lineNum">   12897 </span><span class="lineCov">      30711 :                          (match_dup 3)))</span>
<span class="lineNum">   12898 </span><span class="lineCov">     932133 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12899 </span><span class="lineCov">     166661 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12900 </span><span class="lineCov">     898585 :                             (match_dup 4)))</span>
<span class="lineNum">   12901 </span><span class="lineCov">     146988 :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])</span>
<span class="lineNum">   12902 </span><span class="lineCov">     795646 : </span>
<span class="lineNum">   12903 </span><span class="lineCov">     136059 : (define_peephole2</span>
<span class="lineNum">   12904 </span><span class="lineCov">     460294 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   12905 </span><span class="lineCov">     297007 :         (match_operand:SI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   12906 </span>            :    (unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)
<span class="lineNum">   12907 </span><span class="lineCov">     176642 :    (parallel [(set (match_operand 2)</span>
<span class="lineNum">   12908 </span><span class="lineCov">     176642 :                    (call (mem:QI (match_dup 0))</span>
<span class="lineNum">   12909 </span><span class="lineCov">      92711 :                          (match_operand 3)))</span>
<span class="lineNum">   12910 </span><span class="lineCov">      96033 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12911 </span><span class="lineCov">      81570 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12912 </span>            :                             (match_operand:SI 4 &quot;immediate_operand&quot;)))])]
<span class="lineNum">   12913 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT &amp;&amp; SIBLING_CALL_P (peep2_next_insn (2))</span>
<span class="lineNum">   12914 </span><span class="lineCov">      95800 :    &amp;&amp; !reg_mentioned_p (operands[0],</span>
<span class="lineNum">   12915 </span><span class="lineCov">      95643 :                         CALL_INSN_FUNCTION_USAGE (peep2_next_insn (2)))&quot;</span>
<span class="lineNum">   12916 </span><span class="lineNoCov">          0 :   [(unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)</span>
<span class="lineNum">   12917 </span><span class="lineCov">     191286 :    (parallel [(set (match_dup 2)</span>
<span class="lineNum">   12918 </span><span class="lineNoCov">          0 :                    (call (mem:QI (match_dup 1))</span>
<span class="lineNum">   12919 </span><span class="lineNoCov">          0 :                          (match_dup 3)))</span>
<span class="lineNum">   12920 </span><span class="lineNoCov">          0 :               (set (reg:SI SP_REG)</span>
<span class="lineNum">   12921 </span><span class="lineNoCov">          0 :                    (plus:SI (reg:SI SP_REG)</span>
<span class="lineNum">   12922 </span><span class="lineNoCov">          0 :                             (match_dup 4)))</span>
<span class="lineNum">   12923 </span><span class="lineNoCov">          0 :               (unspec [(const_int 0)] UNSPEC_PEEPSIB)])])</span>
<span class="lineNum">   12924 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   12925 </span><span class="lineCov">          2 : ;; Call subroutine returning any type.</span>
<span class="lineNum">   12926 </span><span class="lineCov">          2 : </span>
<span class="lineNum">   12927 </span><span class="lineNoCov">          0 : (define_expand &quot;untyped_call&quot;</span>
<span class="lineNum">   12928 </span><span class="lineNoCov">          0 :   [(parallel [(call (match_operand 0)</span>
<span class="lineNum">   12929 </span><span class="lineNoCov">          0 :                     (const_int 0))</span>
<span class="lineNum">   12930 </span><span class="lineNoCov">          0 :               (match_operand 1)</span>
<span class="lineNum">   12931 </span><span class="lineNoCov">          0 :               (match_operand 2)])]</span>
<span class="lineNum">   12932 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   12933 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   12934 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">   12935 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12936 </span>            :   /* In order to give reg-stack an easier job in validating two
<span class="lineNum">   12937 </span>            :      coprocessor registers as containing a possible return value,
<span class="lineNum">   12938 </span>            :      simply pretend the untyped call returns a complex long double
<span class="lineNum">   12939 </span><span class="lineNoCov">          0 :      value. </span>
<span class="lineNum">   12940 </span>            : 
<span class="lineNum">   12941 </span>            :      We can't use SSE_REGPARM_MAX here since callee is unprototyped
<span class="lineNum">   12942 </span>            :      and should have the default ABI.  */
<span class="lineNum">   12943 </span>            : 
<span class="lineNum">   12944 </span>            :   ix86_expand_call ((TARGET_FLOAT_RETURNS_IN_80387
<span class="lineNum">   12945 </span>            :                      ? gen_rtx_REG (XCmode, FIRST_FLOAT_REG) : NULL),
<span class="lineNum">   12946 </span>            :                     operands[0], const0_rtx,
<span class="lineNum">   12947 </span>            :                     GEN_INT ((TARGET_64BIT
<span class="lineNum">   12948 </span>            :                               ? (ix86_abi == SYSV_ABI
<span class="lineNum">   12949 </span><span class="lineNoCov">          0 :                                  ? X86_64_SSE_REGPARM_MAX</span>
<a name="12950"><span class="lineNum">   12950 </span><span class="lineNoCov">          0 :                                  : X86_64_MS_SSE_REGPARM_MAX)</span></a>
<span class="lineNum">   12951 </span><span class="lineNoCov">          0 :                               : X86_32_SSE_REGPARM_MAX)</span>
<span class="lineNum">   12952 </span><span class="lineCov">       1959 :                              - 1),</span>
<span class="lineNum">   12953 </span><span class="lineNoCov">          0 :                     NULL, false);</span>
<span class="lineNum">   12954 </span><span class="lineCov">       1959 : </span>
<span class="lineNum">   12955 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; XVECLEN (operands[2], 0); i++)</span>
<span class="lineNum">   12956 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   12957 </span><span class="lineNoCov">          0 :       rtx set = XVECEXP (operands[2], 0, i);</span>
<span class="lineNum">   12958 </span><span class="lineNoCov">          0 :       emit_move_insn (SET_DEST (set), SET_SRC (set));</span>
<span class="lineNum">   12959 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">   12960 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12961 </span><span class="lineNoCov">          0 :   /* The optimizer does not know that the call sets the function value</span>
<span class="lineNum">   12962 </span><span class="lineNoCov">          0 :      registers we stored in the result block.  We avoid problems by</span>
<span class="lineNum">   12963 </span><span class="lineNoCov">          0 :      claiming that all hard registers are used and clobbered at this</span>
<span class="lineNum">   12964 </span><span class="lineNoCov">          0 :      point.  */</span>
<span class="lineNum">   12965 </span><span class="lineNoCov">          0 :   emit_insn (gen_blockage ());</span>
<span class="lineNum">   12966 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12967 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   12968 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   12969 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12970 </span><span class="lineNoCov">          0 : ;; Prologue and epilogue instructions</span>
<span class="lineNum">   12971 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12972 </span><span class="lineNoCov">          0 : ;; UNSPEC_VOLATILE is considered to use and clobber all hard registers and</span>
<span class="lineNum">   12973 </span><span class="lineNoCov">          0 : ;; all of memory.  This blocks insns from being moved across this point.</span>
<a name="12974"><span class="lineNum">   12974 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">   12975 </span><span class="lineNoCov">          0 : (define_insn &quot;blockage&quot;</span>
<span class="lineNum">   12976 </span>            :   [(unspec_volatile [(const_int 0)] UNSPECV_BLOCKAGE)]
<span class="lineNum">   12977 </span>            :   &quot;&quot;
<span class="lineNum">   12978 </span>            :   &quot;&quot;
<span class="lineNum">   12979 </span><span class="lineNoCov">          0 :   [(set_attr &quot;length&quot; &quot;0&quot;)])</span>
<span class="lineNum">   12980 </span>            : 
<span class="lineNum">   12981 </span>            : ;; Do not schedule instructions accessing memory across this point.
<span class="lineNum">   12982 </span>            : 
<span class="lineNum">   12983 </span>            : (define_expand &quot;memory_blockage&quot;
<span class="lineNum">   12984 </span>            :   [(set (match_dup 0)
<span class="lineNum">   12985 </span>            :         (unspec:BLK [(match_dup 0)] UNSPEC_MEMORY_BLOCKAGE))]
<span class="lineNum">   12986 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   12987 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   12988 </span><span class="lineNoCov">          0 :   operands[0] = gen_rtx_MEM (BLKmode, gen_rtx_SCRATCH (Pmode));</span>
<span class="lineNum">   12989 </span><span class="lineNoCov">          0 :   MEM_VOLATILE_P (operands[0]) = 1;</span>
<span class="lineNum">   12990 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   12991 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12992 </span>            : (define_insn &quot;*memory_blockage&quot;
<span class="lineNum">   12993 </span>            :   [(set (match_operand:BLK 0)
<span class="lineNum">   12994 </span><span class="lineNoCov">          0 :         (unspec:BLK [(match_dup 0)] UNSPEC_MEMORY_BLOCKAGE))]</span>
<span class="lineNum">   12995 </span>            :   &quot;&quot;
<span class="lineNum">   12996 </span><span class="lineCov">      95643 :   &quot;&quot;</span>
<span class="lineNum">   12997 </span><span class="lineNoCov">          0 :   [(set_attr &quot;length&quot; &quot;0&quot;)])</span>
<span class="lineNum">   12998 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   12999 </span><span class="lineNoCov">          0 : ;; As USE insns aren't meaningful after reload, this is used instead</span>
<span class="lineNum">   13000 </span><span class="lineNoCov">          0 : ;; to prevent deleting instructions setting registers for PIC code</span>
<span class="lineNum">   13001 </span><span class="lineCov">      95643 : (define_insn &quot;prologue_use&quot;</span>
<span class="lineNum">   13002 </span><span class="lineCov">      95643 :   [(unspec_volatile [(match_operand 0)] UNSPECV_PROLOGUE_USE)]</span>
<span class="lineNum">   13003 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   13004 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   13005 </span><span class="lineCov">      95643 :   [(set_attr &quot;length&quot; &quot;0&quot;)])</span>
<a name="13006"><span class="lineNum">   13006 </span><span class="lineCov">      95643 : </span></a>
<span class="lineNum">   13007 </span><span class="lineCov">      95643 : ;; Insn emitted into the body of a function to return from a function.</span>
<span class="lineNum">   13008 </span><span class="lineCov">      95643 : ;; This is only done if the function's epilogue is known to be simple.</span>
<span class="lineNum">   13009 </span><span class="lineCov">    1370422 : ;; See comments for ix86_can_use_return_insn_p in i386.c.</span>
<span class="lineNum">   13010 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13011 </span><span class="lineCov">    2740844 : (define_expand &quot;return&quot;</span>
<span class="lineNum">   13012 </span><span class="lineNoCov">          0 :   [(simple_return)]</span>
<span class="lineNum">   13013 </span><span class="lineNoCov">          0 :   &quot;ix86_can_use_return_insn_p ()&quot;</span>
<span class="lineNum">   13014 </span><span class="lineNoCov">          0 : {</span>
<a name="13015"><span class="lineNum">   13015 </span><span class="lineNoCov">          0 :   if (crtl-&gt;args.pops_args)</span></a>
<span class="lineNum">   13016 </span>            :     {
<span class="lineNum">   13017 </span><span class="lineNoCov">          0 :       rtx popc = GEN_INT (crtl-&gt;args.pops_args);</span>
<span class="lineNum">   13018 </span>            :       emit_jump_insn (gen_simple_return_pop_internal (popc));
<span class="lineNum">   13019 </span><span class="lineNoCov">          0 :       DONE;</span>
<span class="lineNum">   13020 </span><span class="lineCov">      26208 :     }</span>
<span class="lineNum">   13021 </span><span class="lineCov">      26208 : })</span>
<span class="lineNum">   13022 </span>            : 
<span class="lineNum">   13023 </span><span class="lineCov">      52416 : ;; We need to disable this for TARGET_SEH, as otherwise</span>
<span class="lineNum">   13024 </span>            : ;; shrink-wrapped prologue gets enabled too.  This might exceed
<span class="lineNum">   13025 </span>            : ;; the maximum size of prologue in unwind information.
<span class="lineNum">   13026 </span>            : ;; Also disallow shrink-wrapping if using stack slot to pass the
<span class="lineNum">   13027 </span>            : ;; static chain pointer - the first instruction has to be pushl %esi
<span class="lineNum">   13028 </span>            : ;; and it can't be moved around, as we use alternate entry points
<span class="lineNum">   13029 </span>            : ;; in that case.
<span class="lineNum">   13030 </span>            : 
<a name="13031"><span class="lineNum">   13031 </span>            : (define_expand &quot;simple_return&quot;</a>
<span class="lineNum">   13032 </span>            :   [(simple_return)]
<span class="lineNum">   13033 </span><span class="lineCov">    1997149 :   &quot;!TARGET_SEH &amp;&amp; !ix86_static_chain_on_stack&quot;</span>
<span class="lineNum">   13034 </span>            : {
<a name="13035"><span class="lineNum">   13035 </span><span class="lineNoCov">          0 :   if (crtl-&gt;args.pops_args)</span></a>
<span class="lineNum">   13036 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   13037 </span><span class="lineCov">      51866 :       rtx popc = GEN_INT (crtl-&gt;args.pops_args);</span>
<span class="lineNum">   13038 </span>            :       emit_jump_insn (gen_simple_return_pop_internal (popc));
<span class="lineNum">   13039 </span><span class="lineCov">      25658 :       DONE;</span>
<span class="lineNum">   13040 </span><span class="lineCov">      25658 :     }</span>
<span class="lineNum">   13041 </span>            : })
<span class="lineNum">   13042 </span><span class="lineCov">      26208 : </span>
<a name="13043"><span class="lineNum">   13043 </span><span class="lineCov">      26208 : (define_insn &quot;simple_return_internal&quot;</span></a>
<span class="lineNum">   13044 </span><span class="lineCov">      26208 :   [(simple_return)]</span>
<span class="lineNum">   13045 </span><span class="lineCov">      27523 :   &quot;reload_completed&quot;</span>
<span class="lineNum">   13046 </span><span class="lineCov">     886183 :   &quot;* return ix86_output_function_return (false);&quot;</span>
<span class="lineNum">   13047 </span><span class="lineCov">      27523 :   [(set_attr &quot;length&quot; &quot;1&quot;)</span>
<a name="13048"><span class="lineNum">   13048 </span><span class="lineNoCov">          0 :    (set_attr &quot;atom_unit&quot; &quot;jeu&quot;)</span></a>
<a name="13049"><span class="lineNum">   13049 </span><span class="lineCov">     148535 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   13050 </span><span class="lineCov">     122354 :    (set_attr &quot;modrm&quot; &quot;0&quot;)])</span>
<span class="lineNum">   13051 </span><span class="lineCov">     164054 : </span>
<a name="13052"><span class="lineNum">   13052 </span><span class="lineCov">        189 : (define_insn &quot;interrupt_return&quot;</span></a>
<span class="lineNum">   13053 </span><span class="lineCov">     164243 :   [(simple_return)</span>
<span class="lineNum">   13054 </span><span class="lineCov">        189 :    (unspec [(const_int 0)] UNSPEC_INTERRUPT_RETURN)]</span>
<span class="lineNum">   13055 </span><span class="lineNoCov">          0 :   &quot;reload_completed&quot;</span>
<a name="13056"><span class="lineNum">   13056 </span><span class="lineCov">        216 : {</span></a>
<span class="lineNum">   13057 </span><span class="lineCov">      19357 :   return TARGET_64BIT ? &quot;iretq&quot; : &quot;iret&quot;;</span>
<span class="lineNum">   13058 </span><span class="lineCov">      69348 : })</span>
<span class="lineNum">   13059 </span><span class="lineCov">      19330 : </span>
<a name="13060"><span class="lineNum">   13060 </span><span class="lineCov">      50608 : ;; Used by x86_machine_dependent_reorg to avoid penalty on single byte RET</span></a>
<span class="lineNum">   13061 </span><span class="lineCov">      19330 : ;; instruction Athlon and K8 have.</span>
<a name="13062"><span class="lineNum">   13062 </span><span class="lineCov">      19542 : </span></a>
<span class="lineNum">   13063 </span><span class="lineCov">        189 : (define_insn &quot;simple_return_internal_long&quot;</span>
<span class="lineNum">   13064 </span><span class="lineCov">        199 :   [(simple_return)</span>
<span class="lineNum">   13065 </span><span class="lineCov">        197 :    (unspec [(const_int 0)] UNSPEC_REP)]</span>
<span class="lineNum">   13066 </span><span class="lineCov">       3188 :   &quot;reload_completed&quot;</span>
<span class="lineNum">   13067 </span><span class="lineCov">        409 :   &quot;* return ix86_output_function_return (true);&quot;</span>
<span class="lineNum">   13068 </span><span class="lineCov">       3178 :   [(set_attr &quot;length&quot; &quot;2&quot;)</span>
<a name="13069"><span class="lineNum">   13069 </span><span class="lineCov">          8 :    (set_attr &quot;atom_unit&quot; &quot;jeu&quot;)</span></a>
<span class="lineNum">   13070 </span><span class="lineCov">       2997 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">   13071 </span><span class="lineCov">      77569 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13072 </span><span class="lineCov">       2997 :    (set_attr &quot;modrm&quot; &quot;0&quot;)])</span>
<span class="lineNum">   13073 </span><span class="lineCov">      74588 : </span>
<span class="lineNum">   13074 </span><span class="lineCov">       2448 : (define_insn_and_split &quot;simple_return_pop_internal&quot;</span>
<a name="13075"><span class="lineNum">   13075 </span><span class="lineCov">      18461 :   [(simple_return)</span></a>
<span class="lineNum">   13076 </span><span class="lineCov">      20878 :    (use (match_operand:SI 0 &quot;const_int_operand&quot;))]</span>
<span class="lineNum">   13077 </span><span class="lineCov">      18981 :   &quot;reload_completed&quot;</span>
<span class="lineNum">   13078 </span><span class="lineNoCov">          0 :   &quot;%!ret\t%0&quot;</span>
<span class="lineNum">   13079 </span><span class="lineCov">       3134 :   &quot;&amp;&amp; cfun-&gt;machine-&gt;function_return_type != indirect_branch_keep&quot;</span>
<span class="lineNum">   13080 </span><span class="lineCov">      21067 :   [(const_int 0)]</span>
<span class="lineNum">   13081 </span><span class="lineCov">      18650 :   &quot;ix86_split_simple_return_pop_internal (operands[0]); DONE;&quot;</span>
<a name="13082"><span class="lineNum">   13082 </span><span class="lineNoCov">          0 :   [(set_attr &quot;length&quot; &quot;3&quot;)</span></a>
<span class="lineNum">   13083 </span><span class="lineNoCov">          0 :    (set_attr &quot;atom_unit&quot; &quot;jeu&quot;)</span>
<span class="lineNum">   13084 </span><span class="lineCov">      26208 :    (set_attr &quot;length_immediate&quot; &quot;2&quot;)</span>
<span class="lineNum">   13085 </span><span class="lineNoCov">          0 :    (set_attr &quot;modrm&quot; &quot;0&quot;)])</span>
<span class="lineNum">   13086 </span><span class="lineCov">    1396630 : </span>
<span class="lineNum">   13087 </span><span class="lineCov">        313 : (define_expand &quot;simple_return_indirect_internal&quot;</span>
<span class="lineNum">   13088 </span><span class="lineCov">     356597 :   [(parallel</span>
<span class="lineNum">   13089 </span><span class="lineCov">     356910 :      [(simple_return)</span>
<span class="lineNum">   13090 </span><span class="lineCov">        313 :       (use (match_operand 0 &quot;register_operand&quot;))])])</span>
<span class="lineNum">   13091 </span><span class="lineCov">    1683790 : </span>
<span class="lineNum">   13092 </span><span class="lineCov">    1683477 : (define_insn &quot;*simple_return_indirect_internal&lt;mode&gt;&quot;</span>
<span class="lineNum">   13093 </span><span class="lineCov">    1370735 :   [(simple_return)</span>
<span class="lineNum">   13094 </span><span class="lineCov">     247463 :    (use (match_operand:W 0 &quot;register_operand&quot; &quot;r&quot;))]</span>
<a name="13095"><span class="lineNum">   13095 </span><span class="lineCov">     247150 :   &quot;reload_completed&quot;</span></a>
<span class="lineNum">   13096 </span><span class="lineCov">        313 :   &quot;* return ix86_output_indirect_function_return (operands[0]);&quot;</span>
<span class="lineNum">   13097 </span><span class="lineCov">    3374647 :   [(set (attr &quot;type&quot;)</span>
<a name="13098"><span class="lineNum">   13098 </span><span class="lineCov">    1377185 :      (if_then_else (match_test &quot;(cfun-&gt;machine-&gt;indirect_branch_type</span></a>
<span class="lineNum">   13099 </span><span class="lineCov">    2004225 :                                  != indirect_branch_keep)&quot;)</span>
<span class="lineNum">   13100 </span><span class="lineCov">        321 :         (const_string &quot;multi&quot;)</span>
<a name="13101"><span class="lineNum">   13101 </span><span class="lineCov">       7076 :         (const_string &quot;ibr&quot;)))</span></a>
<span class="lineNum">   13102 </span><span class="lineCov">       7076 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])</span>
<span class="lineNum">   13103 </span><span class="lineCov">      14091 : </span>
<span class="lineNum">   13104 </span><span class="lineCov">        313 : (define_insn &quot;nop&quot;</span>
<span class="lineNum">   13105 </span><span class="lineCov">       6589 :   [(const_int 0)]</span>
<span class="lineNum">   13106 </span><span class="lineCov">       6276 :   &quot;&quot;</span>
<span class="lineNum">   13107 </span><span class="lineCov">       6276 :   &quot;nop&quot;</span>
<span class="lineNum">   13108 </span><span class="lineCov">       1213 :   [(set_attr &quot;length&quot; &quot;1&quot;)</span>
<span class="lineNum">   13109 </span><span class="lineCov">      10782 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">   13110 </span><span class="lineCov">        293 :    (set_attr &quot;modrm&quot; &quot;0&quot;)])</span>
<span class="lineNum">   13111 </span><span class="lineCov">         49 : </span>
<span class="lineNum">   13112 </span><span class="lineCov">    7555098 : ;; Generate nops.  Operand 0 is the number of nops, up to 8.</span>
<span class="lineNum">   13113 </span><span class="lineCov">    3609747 : (define_insn &quot;nops&quot;</span>
<span class="lineNum">   13114 </span><span class="lineCov">    7555049 :   [(unspec_volatile [(match_operand 0 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   13115 </span><span class="lineCov">         49 :                     UNSPECV_NOPS)]</span>
<span class="lineNum">   13116 </span><span class="lineCov">        362 :   &quot;reload_completed&quot;</span>
<span class="lineNum">   13117 </span><span class="lineCov">        370 : {</span>
<span class="lineNum">   13118 </span><span class="lineCov">        321 :   int num = INTVAL (operands[0]);</span>
<span class="lineNum">   13119 </span><span class="lineCov">         49 : </span>
<span class="lineNum">   13120 </span><span class="lineCov">        106 :   gcc_assert (IN_RANGE (num, 1, 8));</span>
<span class="lineNum">   13121 </span><span class="lineCov">        147 : </span>
<span class="lineNum">   13122 </span><span class="lineCov">        191 :   while (num--)</span>
<span class="lineNum">   13123 </span><span class="lineCov">      67030 :     fputs (&quot;\tnop\n&quot;, asm_out_file);</span>
<span class="lineNum">   13124 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13125 </span><span class="lineCov">     164081 :   return &quot;&quot;;</span>
<span class="lineNum">   13126 </span><span class="lineCov">     230931 : }</span>
<span class="lineNum">   13127 </span><span class="lineCov">     230931 :   [(set (attr &quot;length&quot;) (symbol_ref &quot;INTVAL (operands[0])&quot;))</span>
<a name="13128"><span class="lineNum">   13128 </span><span class="lineCov">     173181 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   13129 </span><span class="lineCov">       9127 :    (set_attr &quot;modrm&quot; &quot;0&quot;)])</span>
<span class="lineNum">   13130 </span><span class="lineCov">         98 : </span>
<span class="lineNum">   13131 </span><span class="lineNoCov">          0 : ;; Pad to 16-byte boundary, max skip in op0.  Used to avoid</span>
<span class="lineNum">   13132 </span><span class="lineCov">       9295 : ;; branch prediction penalty for the third jump in a 16-byte</span>
<span class="lineNum">   13133 </span><span class="lineCov">      67045 : ;; block on K8.</span>
<span class="lineNum">   13134 </span><span class="lineCov">        168 : </span>
<span class="lineNum">   13135 </span><span class="lineCov">      67078 : (define_insn &quot;pad&quot;</span>
<span class="lineNum">   13136 </span><span class="lineCov">      67078 :   [(unspec_volatile [(match_operand 0)] UNSPECV_ALIGN)]</span>
<span class="lineNum">   13137 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   13138 </span><span class="lineCov">        127 : {</span>
<span class="lineNum">   13139 </span><span class="lineCov">      67107 : #ifdef ASM_OUTPUT_MAX_SKIP_PAD</span>
<span class="lineNum">   13140 </span><span class="lineCov">      58078 :   ASM_OUTPUT_MAX_SKIP_PAD (asm_out_file, 4, (int)INTVAL (operands[0]));</span>
<span class="lineNum">   13141 </span><span class="lineCov">       9127 : #else</span>
<span class="lineNum">   13142 </span><span class="lineCov">       9127 :   /* It is tempting to use ASM_OUTPUT_ALIGN here, but we don't want to do that.</span>
<span class="lineNum">   13143 </span><span class="lineCov">      67079 :      The align insn is used to avoid 3 jump instructions in the row to improve</span>
<span class="lineNum">   13144 </span><span class="lineCov">      57963 :      branch prediction and the benefits hardly outweigh the cost of extra 8</span>
<span class="lineNum">   13145 </span><span class="lineCov">         11 :      nops on the average inserted by full alignment pseudo operation.  */</span>
<span class="lineNum">   13146 </span><span class="lineCov">       9339 : #endif</span>
<span class="lineNum">   13147 </span><span class="lineCov">       9437 :   return &quot;&quot;;</span>
<span class="lineNum">   13148 </span><span class="lineCov">       9138 : }</span>
<span class="lineNum">   13149 </span><span class="lineCov">      57751 :   [(set_attr &quot;length&quot; &quot;16&quot;)])</span>
<a name="13150"><span class="lineNum">   13150 </span><span class="lineCov">      66878 : </span></a>
<span class="lineNum">   13151 </span><span class="lineCov">       9127 : (define_expand &quot;prologue&quot;</span>
<span class="lineNum">   13152 </span><span class="lineCov">      91324 :   [(const_int 0)]</span>
<span class="lineNum">   13153 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   13154 </span><span class="lineCov">      66878 :   &quot;ix86_expand_prologue (); DONE;&quot;)</span>
<span class="lineNum">   13155 </span><span class="lineCov">      57751 : </span>
<span class="lineNum">   13156 </span><span class="lineNoCov">          0 : (define_expand &quot;set_got&quot;</span>
<span class="lineNum">   13157 </span><span class="lineCov">       9127 :   [(parallel</span>
<span class="lineNum">   13158 </span><span class="lineCov">       9127 :      [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13159 </span><span class="lineNoCov">          0 :            (unspec:SI [(const_int 0)] UNSPEC_SET_GOT))</span>
<span class="lineNum">   13160 </span><span class="lineNoCov">          0 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13161 </span><span class="lineCov">       9127 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   13162 </span><span class="lineCov">      66878 : {</span>
<span class="lineNum">   13163 </span><span class="lineCov">       9127 :   if (flag_pic &amp;&amp; !TARGET_VXWORKS_RTP)</span>
<span class="lineNum">   13164 </span><span class="lineCov">      66878 :     ix86_pc_thunk_call_expanded = true;</span>
<span class="lineNum">   13165 </span><span class="lineCov">       9127 : })</span>
<span class="lineNum">   13166 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13167 </span><span class="lineCov">       9127 : (define_insn &quot;*set_got&quot;</span>
<span class="lineNum">   13168 </span><span class="lineCov">      66878 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13169 </span><span class="lineCov">      66878 :         (unspec:SI [(const_int 0)] UNSPEC_SET_GOT))</span>
<span class="lineNum">   13170 </span><span class="lineCov">      57751 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13171 </span><span class="lineCov">      29880 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   13172 </span><span class="lineCov">      24446 :   &quot;* return output_set_got (operands[0], NULL_RTX);&quot;</span>
<span class="lineNum">   13173 </span><span class="lineCov">       9127 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="13174"><span class="lineNum">   13174 </span><span class="lineNoCov">          0 :    (set_attr &quot;length&quot; &quot;12&quot;)])</span></a>
<span class="lineNum">   13175 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13176 </span><span class="lineCov">      66989 : (define_expand &quot;set_got_labelled&quot;</span>
<span class="lineNum">   13177 </span><span class="lineCov">       9142 :   [(parallel</span>
<span class="lineNum">   13178 </span><span class="lineCov">      57862 :      [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13179 </span><span class="lineCov">      66989 :            (unspec:SI [(label_ref (match_operand 1))]</span>
<span class="lineNum">   13180 </span><span class="lineCov">      57847 :                       UNSPEC_SET_GOT))</span>
<span class="lineNum">   13181 </span><span class="lineNoCov">          0 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13182 </span><span class="lineCov">      66974 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   13183 </span><span class="lineCov">      66974 : {</span>
<span class="lineNum">   13184 </span><span class="lineCov">      57847 :   if (flag_pic &amp;&amp; !TARGET_VXWORKS_RTP)</span>
<span class="lineNum">   13185 </span><span class="lineNoCov">          0 :     ix86_pc_thunk_call_expanded = true;</span>
<span class="lineNum">   13186 </span><span class="lineCov">       9127 : })</span>
<span class="lineNum">   13187 </span><span class="lineCov">      57847 : </span>
<span class="lineNum">   13188 </span><span class="lineCov">       9128 : (define_insn &quot;*set_got_labelled&quot;</span>
<span class="lineNum">   13189 </span><span class="lineCov">      57848 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13190 </span><span class="lineCov">      66974 :         (unspec:SI [(label_ref (match_operand 1))]</span>
<span class="lineNum">   13191 </span><span class="lineCov">      66974 :          UNSPEC_SET_GOT))</span>
<span class="lineNum">   13192 </span><span class="lineCov">      66974 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13193 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   13194 </span><span class="lineCov">       9127 :   &quot;* return output_set_got (operands[0], operands[1]);&quot;</span>
<span class="lineNum">   13195 </span><span class="lineCov">      57847 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="13196"><span class="lineNum">   13196 </span><span class="lineCov">       9127 :    (set_attr &quot;length&quot; &quot;12&quot;)])</span></a>
<span class="lineNum">   13197 </span><span class="lineCov">       9127 : </span>
<span class="lineNum">   13198 </span><span class="lineCov">     173181 : (define_insn &quot;set_got_rex64&quot;</span>
<span class="lineNum">   13199 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13200 </span><span class="lineCov">      57847 :         (unspec:DI [(const_int 0)] UNSPEC_SET_GOT))]</span>
<span class="lineNum">   13201 </span><span class="lineCov">      66989 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   13202 </span><span class="lineCov">      57997 :   &quot;lea{q}\t{_GLOBAL_OFFSET_TABLE_(%%rip), %0|%0, _GLOBAL_OFFSET_TABLE_[rip]}&quot;</span>
<span class="lineNum">   13203 </span><span class="lineCov">      67005 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">   13204 </span><span class="lineCov">         52 :    (set_attr &quot;length_address&quot; &quot;4&quot;)</span>
<span class="lineNum">   13205 </span><span class="lineCov">      67109 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   13206 </span><span class="lineCov">      67354 : </span>
<span class="lineNum">   13207 </span><span class="lineCov">      67354 : (define_insn &quot;set_rip_rex64&quot;</span>
<a name="13208"><span class="lineNum">   13208 </span><span class="lineCov">      67323 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span></a>
<span class="lineNum">   13209 </span><span class="lineCov">       9507 :         (unspec:DI [(label_ref (match_operand 1))] UNSPEC_SET_RIP))]</span>
<span class="lineNum">   13210 </span><span class="lineCov">        411 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   13211 </span><span class="lineCov">      67005 :   &quot;lea{q}\t{%l1(%%rip), %0|%0, %l1[rip]}&quot;</span>
<span class="lineNum">   13212 </span><span class="lineCov">       9476 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">   13213 </span><span class="lineCov">      57847 :    (set_attr &quot;length_address&quot; &quot;4&quot;)</span>
<span class="lineNum">   13214 </span><span class="lineCov">      57878 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   13215 </span><span class="lineCov">      67005 : </span>
<span class="lineNum">   13216 </span><span class="lineCov">      57847 : (define_insn &quot;set_got_offset_rex64&quot;</span>
<span class="lineNum">   13217 </span><span class="lineCov">      57878 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13218 </span><span class="lineCov">      57878 :         (unspec:DI</span>
<span class="lineNum">   13219 </span><span class="lineCov">      67009 :           [(label_ref (match_operand 1))]</span>
<span class="lineNum">   13220 </span><span class="lineCov">      66978 :           UNSPEC_SET_GOT_OFFSET))]</span>
<span class="lineNum">   13221 </span><span class="lineCov">      57913 :   &quot;TARGET_LP64&quot;</span>
<span class="lineNum">   13222 </span><span class="lineCov">      57851 :   &quot;movabs{q}\t{$_GLOBAL_OFFSET_TABLE_-%l1, %0|%0, OFFSET FLAT:_GLOBAL_OFFSET_TABLE_-%l1}&quot;</span>
<span class="lineNum">   13223 </span><span class="lineCov">      67009 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">   13224 </span><span class="lineCov">      57851 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">   13225 </span><span class="lineCov">      66998 :    (set_attr &quot;length_address&quot; &quot;8&quot;)</span>
<span class="lineNum">   13226 </span><span class="lineCov">      57871 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   13227 </span><span class="lineCov">      57851 : </span>
<span class="lineNum">   13228 </span><span class="lineCov">      66980 : (define_expand &quot;epilogue&quot;</span>
<span class="lineNum">   13229 </span><span class="lineCov">      66982 :   [(const_int 0)]</span>
<span class="lineNum">   13230 </span><span class="lineCov">      66978 :   &quot;&quot;</span>
<span class="lineNum">   13231 </span><span class="lineCov">      66978 :   &quot;ix86_expand_epilogue (1); DONE;&quot;)</span>
<span class="lineNum">   13232 </span><span class="lineCov">      57851 : </span>
<span class="lineNum">   13233 </span><span class="lineCov">       9127 : (define_expand &quot;sibcall_epilogue&quot;</span>
<span class="lineNum">   13234 </span><span class="lineCov">      66978 :   [(const_int 0)]</span>
<span class="lineNum">   13235 </span><span class="lineCov">      67212 :   &quot;&quot;</span>
<span class="lineNum">   13236 </span><span class="lineCov">      57851 :   &quot;ix86_expand_epilogue (0); DONE;&quot;)</span>
<span class="lineNum">   13237 </span><span class="lineCov">      67212 : </span>
<span class="lineNum">   13238 </span><span class="lineCov">      67212 : (define_expand &quot;eh_return&quot;</span>
<span class="lineNum">   13239 </span><span class="lineNoCov">          0 :   [(use (match_operand 0 &quot;register_operand&quot;))]</span>
<span class="lineNum">   13240 </span><span class="lineCov">       9361 :   &quot;&quot;</span>
<a name="13241"><span class="lineNum">   13241 </span><span class="lineCov">       9361 : {</span></a>
<span class="lineNum">   13242 </span><span class="lineCov">      67212 :   rtx tmp, sa = EH_RETURN_STACKADJ_RTX, ra = operands[0];</span>
<span class="lineNum">   13243 </span><span class="lineCov">      57851 : </span>
<span class="lineNum">   13244 </span><span class="lineCov">       9361 :   /* Tricky bit: we write the address of the handler to which we will</span>
<span class="lineNum">   13245 </span><span class="lineCov">      67212 :      be returning into someone else's stack frame, one word below the</span>
<span class="lineNum">   13246 </span><span class="lineCov">       9361 :      stack address we wish to restore.  */</span>
<span class="lineNum">   13247 </span><span class="lineNoCov">          0 :   tmp = gen_rtx_PLUS (Pmode, arg_pointer_rtx, sa);</span>
<span class="lineNum">   13248 </span><span class="lineCov">      67212 :   tmp = plus_constant (Pmode, tmp, -UNITS_PER_WORD);</span>
<span class="lineNum">   13249 </span><span class="lineCov">      67212 :   /* Return address is always in word_mode.  */</span>
<span class="lineNum">   13250 </span><span class="lineCov">       9361 :   tmp = gen_rtx_MEM (word_mode, tmp);</span>
<span class="lineNum">   13251 </span><span class="lineCov">       9365 :   if (GET_MODE (ra) != word_mode)</span>
<span class="lineNum">   13252 </span><span class="lineCov">       9361 :     ra = convert_to_mode (word_mode, ra, 1);</span>
<span class="lineNum">   13253 </span><span class="lineCov">      57847 :   emit_move_insn (tmp, ra);</span>
<span class="lineNum">   13254 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13255 </span><span class="lineCov">      67212 :   emit_jump_insn (gen_eh_return_internal ());</span>
<span class="lineNum">   13256 </span><span class="lineCov">       9362 :   emit_barrier ();</span>
<span class="lineNum">   13257 </span><span class="lineCov">       9361 :   DONE;</span>
<span class="lineNum">   13258 </span><span class="lineCov">      57850 : })</span>
<span class="lineNum">   13259 </span><span class="lineCov">      58084 : </span>
<span class="lineNum">   13260 </span><span class="lineCov">       9128 : (define_insn_and_split &quot;eh_return_internal&quot;</span>
<span class="lineNum">   13261 </span><span class="lineCov">      67007 :   [(eh_return)]</span>
<span class="lineNum">   13262 </span><span class="lineCov">      57880 :   &quot;&quot;</span>
<span class="lineNum">   13263 </span><span class="lineCov">      67007 :   &quot;#&quot;</span>
<span class="lineNum">   13264 </span><span class="lineCov">      57880 :   &quot;epilogue_completed&quot;</span>
<span class="lineNum">   13265 </span><span class="lineCov">      67007 :   [(const_int 0)]</span>
<span class="lineNum">   13266 </span><span class="lineCov">         28 :   &quot;ix86_expand_epilogue (2); DONE;&quot;)</span>
<span class="lineNum">   13267 </span><span class="lineCov">       9127 : </span>
<span class="lineNum">   13268 </span><span class="lineCov">  128369078 : (define_insn &quot;leave&quot;</span>
<span class="lineNum">   13269 </span><span class="lineCov">  128311202 :   [(set (reg:SI SP_REG) (plus:SI (reg:SI BP_REG) (const_int 4)))</span>
<span class="lineNum">   13270 </span><span class="lineCov">  128311202 :    (set (reg:SI BP_REG) (mem:SI (reg:SI BP_REG)))</span>
<span class="lineNum">   13271 </span><span class="lineCov">  128369078 :    (clobber (mem:BLK (scratch)))]</span>
<a name="13272"><span class="lineNum">   13272 </span><span class="lineCov">  128305051 :   &quot;!TARGET_64BIT&quot;</span></a>
<span class="lineNum">   13273 </span><span class="lineCov">      66973 :   &quot;leave&quot;</span>
<span class="lineNum">   13274 </span><span class="lineCov">   20316102 :   [(set_attr &quot;type&quot; &quot;leave&quot;)])</span>
<a name="13275"><span class="lineNum">   13275 </span><span class="lineCov">   20316102 : </span></a>
<span class="lineNum">   13276 </span><span class="lineCov">   20316102 : (define_insn &quot;leave_rex64&quot;</span>
<span class="lineNum">   13277 </span><span class="lineCov">     171714 :   [(set (reg:DI SP_REG) (plus:DI (reg:DI BP_REG) (const_int 8)))</span>
<span class="lineNum">   13278 </span><span class="lineCov">     113868 :    (set (reg:DI BP_REG) (mem:DI (reg:DI BP_REG)))</span>
<span class="lineNum">   13279 </span><span class="lineCov">       9127 :    (clobber (mem:BLK (scratch)))]</span>
<span class="lineNum">   13280 </span><span class="lineCov">     122995 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   13281 </span><span class="lineCov">  106733806 :   &quot;leave&quot;</span>
<span class="lineNum">   13282 </span><span class="lineCov">  106675960 :   [(set_attr &quot;type&quot; &quot;leave&quot;)])</span>
<span class="lineNum">   13283 </span><span class="lineCov">      57846 : </span>
<span class="lineNum">   13284 </span><span class="lineCov">      66975 : ;; Handle -fsplit-stack.</span>
<span class="lineNum">   13285 </span><span class="lineCov">       9129 : </span>
<span class="lineNum">   13286 </span><span class="lineCov">       9129 : (define_expand &quot;split_stack_prologue&quot;</span>
<span class="lineNum">   13287 </span><span class="lineNoCov">          0 :   [(const_int 0)]</span>
<span class="lineNum">   13288 </span><span class="lineCov">      57848 :   &quot;&quot;</span>
<span class="lineNum">   13289 </span><span class="lineCov">  125553168 : {</span>
<span class="lineNum">   13290 </span><span class="lineCov">  125562295 :   ix86_expand_split_stack_prologue ();</span>
<span class="lineNum">   13291 </span><span class="lineCov">  125553264 :   DONE;</span>
<span class="lineNum">   13292 </span><span class="lineCov">     925128 : })</span>
<span class="lineNum">   13293 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13294 </span><span class="lineCov">     925130 : ;; In order to support the call/return predictor, we use a return</span>
<span class="lineNum">   13295 </span><span class="lineCov">     867474 : ;; instruction which the middle-end doesn't see.</span>
<span class="lineNum">   13296 </span><span class="lineCov">    1734927 : (define_insn &quot;split_stack_return&quot;</span>
<span class="lineNum">   13297 </span><span class="lineCov">    1793338 :   [(unspec_volatile [(match_operand:SI 0 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   13298 </span><span class="lineCov">      67538 :                      UNSPECV_SPLIT_STACK_RETURN)]</span>
<span class="lineNum">   13299 </span><span class="lineCov">     925790 :   &quot;&quot;</span>
<span class="lineNum">   13300 </span><span class="lineCov">    1089843 : {</span>
<span class="lineNum">   13301 </span><span class="lineCov">    1040569 :   if (operands[0] == const0_rtx)</span>
<a name="13302"><span class="lineNum">   13302 </span><span class="lineCov">     876515 :     return &quot;ret&quot;;</span></a>
<span class="lineNum">   13303 </span><span class="lineCov">     925800 :   else</span>
<span class="lineNum">   13304 </span><span class="lineCov">     884720 :     return &quot;ret\t%0&quot;;</span>
<span class="lineNum">   13305 </span><span class="lineCov">       9126 : }</span>
<span class="lineNum">   13306 </span><span class="lineCov">     284845 :   [(set_attr &quot;atom_unit&quot; &quot;jeu&quot;)</span>
<a name="13307"><span class="lineNum">   13307 </span><span class="lineCov">     275890 :    (set_attr &quot;modrm&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   13308 </span><span class="lineCov">     493164 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   13309 </span><span class="lineCov">      58700 :         (if_then_else (match_operand:SI 0 &quot;const0_operand&quot;)</span>
<span class="lineNum">   13310 </span><span class="lineCov">      67913 :                       (const_int 1)</span>
<span class="lineNum">   13311 </span><span class="lineNoCov">          0 :                       (const_int 3)))</span>
<span class="lineNum">   13312 </span><span class="lineCov">      67742 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   13313 </span><span class="lineCov">       9126 :         (if_then_else (match_operand:SI 0 &quot;const0_operand&quot;)</span>
<span class="lineNum">   13314 </span><span class="lineNoCov">          0 :                       (const_int 0)</span>
<span class="lineNum">   13315 </span><span class="lineCov">       9126 :                       (const_int 2)))])</span>
<span class="lineNum">   13316 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13317 </span><span class="lineCov">      58616 : ;; If there are operand 0 bytes available on the stack, jump to</span>
<span class="lineNum">   13318 </span><span class="lineCov">       1539 : ;; operand 1.</span>
<span class="lineNum">   13319 </span><span class="lineCov">      58616 : </span>
<span class="lineNum">   13320 </span><span class="lineCov">      59984 : (define_expand &quot;split_stack_space_check&quot;</span>
<span class="lineNum">   13321 </span><span class="lineCov">      69110 :   [(set (pc) (if_then_else</span>
<span class="lineNum">   13322 </span><span class="lineNoCov">          0 :               (ltu (minus (reg SP_REG)</span>
<span class="lineNum">   13323 </span><span class="lineCov">      58616 :                           (match_operand 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   13324 </span><span class="lineNoCov">          0 :                    (match_dup 2))</span>
<span class="lineNum">   13325 </span><span class="lineCov">      58616 :               (label_ref (match_operand 1))</span>
<span class="lineNum">   13326 </span><span class="lineCov">      67733 :               (pc)))]</span>
<span class="lineNum">   13327 </span><span class="lineCov">      58616 :   &quot;&quot;</span>
<span class="lineNum">   13328 </span><span class="lineCov">        180 : {</span>
<span class="lineNum">   13329 </span><span class="lineCov">      58625 :   rtx reg = gen_reg_rtx (Pmode);</span>
<span class="lineNum">   13330 </span><span class="lineCov">        385 : </span>
<span class="lineNum">   13331 </span><span class="lineCov">      58616 :   emit_insn (gen_sub3_insn (reg, stack_pointer_rtx, operands[0]));</span>
<span class="lineNum">   13332 </span><span class="lineCov">      58616 : </span>
<span class="lineNum">   13333 </span><span class="lineNoCov">          0 :   operands[2] = ix86_split_stack_guard ();</span>
<span class="lineNum">   13334 </span><span class="lineCov">          9 :   ix86_expand_branch (GEU, reg, operands[2], operands[1]);</span>
<span class="lineNum">   13335 </span><span class="lineCov">      58625 : </span>
<span class="lineNum">   13336 </span><span class="lineCov">      58616 :   DONE;</span>
<span class="lineNum">   13337 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">   13338 </span><span class="lineCov">      58616 : </span>
<span class="lineNum">   13339 </span><span class="lineCov">      58787 : ;; Bit manipulation instructions.</span>
<span class="lineNum">   13340 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   13341 </span><span class="lineCov">     173842 : (define_expand &quot;ffs&lt;mode&gt;2&quot;</span>
<span class="lineNum">   13342 </span><span class="lineCov">      58616 :   [(set (match_dup 2) (const_int -1))</span>
<span class="lineNum">   13343 </span><span class="lineCov">        171 :    (parallel [(set (match_dup 3) (match_dup 4))</span>
<span class="lineNum">   13344 </span><span class="lineCov">      58787 :               (set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13345 </span><span class="lineCov">      63814 :                    (ctz:SWI48</span>
<span class="lineNum">   13346 </span><span class="lineCov">      58787 :                      (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)))])</span>
<span class="lineNum">   13347 </span><span class="lineCov">      58787 :    (set (match_dup 0) (if_then_else:SWI48</span>
<span class="lineNum">   13348 </span><span class="lineCov">        180 :                         (eq (match_dup 3) (const_int 0))</span>
<span class="lineNum">   13349 </span><span class="lineCov">        171 :                         (match_dup 2)</span>
<span class="lineNum">   13350 </span><span class="lineCov">     295242 :                         (match_dup 0)))</span>
<span class="lineNum">   13351 </span><span class="lineCov">     530747 :    (parallel [(set (match_dup 0) (plus:SWI48 (match_dup 0) (const_int 1)))</span>
<span class="lineNum">   13352 </span><span class="lineCov">     295242 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13353 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   13354 </span><span class="lineCov">      58616 : {</span>
<span class="lineNum">   13355 </span><span class="lineCov">     451550 :   machine_mode flags_mode;</span>
<span class="lineNum">   13356 </span><span class="lineCov">     451550 : </span>
<span class="lineNum">   13357 </span><span class="lineCov">     688176 :   if (&lt;MODE&gt;mode == SImode &amp;&amp; !TARGET_CMOVE)</span>
<span class="lineNum">   13358 </span><span class="lineCov">     295242 :     {</span>
<span class="lineNum">   13359 </span><span class="lineCov">     473252 :       emit_insn (gen_ffssi2_no_cmove (operands[0], operands [1]));</span>
<span class="lineNum">   13360 </span><span class="lineCov">     295242 :       DONE;</span>
<span class="lineNum">   13361 </span><span class="lineCov">     392934 :     }</span>
<span class="lineNum">   13362 </span><span class="lineCov">      58616 : </span>
<span class="lineNum">   13363 </span><span class="lineCov">     214924 :   flags_mode = TARGET_BMI ? CCCmode : CCZmode;</span>
<span class="lineNum">   13364 </span><span class="lineCov">     295242 : </span>
<span class="lineNum">   13365 </span><span class="lineCov">     295242 :   operands[2] = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   13366 </span><span class="lineCov">     451532 :   operands[3] = gen_rtx_REG (flags_mode, FLAGS_REG);</span>
<span class="lineNum">   13367 </span><span class="lineCov">     214906 :   operands[4] = gen_rtx_COMPARE (flags_mode, operands[1], const0_rtx);</span>
<span class="lineNum">   13368 </span><span class="lineCov">      58635 : })</span>
<span class="lineNum">   13369 </span><span class="lineCov">      58616 : </span>
<span class="lineNum">   13370 </span><span class="lineCov">      58616 : (define_insn_and_split &quot;ffssi2_no_cmove&quot;</span>
<span class="lineNum">   13371 </span><span class="lineCov">      58719 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13372 </span><span class="lineCov">      58635 :         (ffs:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   13373 </span><span class="lineCov">      58616 :    (clobber (match_scratch:SI 2 &quot;=&amp;q&quot;))</span>
<span class="lineNum">   13374 </span><span class="lineCov">      58616 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13375 </span><span class="lineCov">      58616 :   &quot;!TARGET_CMOVE&quot;</span>
<span class="lineNum">   13376 </span><span class="lineCov">      58616 :   &quot;#&quot;</span>
<span class="lineNum">   13377 </span><span class="lineCov">      58625 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   13378 </span><span class="lineCov">      58616 :   [(parallel [(set (match_dup 4) (match_dup 5))</span>
<span class="lineNum">   13379 </span><span class="lineCov">      58626 :               (set (match_dup 0) (ctz:SI (match_dup 1)))])</span>
<span class="lineNum">   13380 </span><span class="lineCov">     361068 :    (set (strict_low_part (match_dup 3))</span>
<span class="lineNum">   13381 </span><span class="lineCov">      82184 :         (eq:QI (match_dup 4) (const_int 0)))</span>
<span class="lineNum">   13382 </span><span class="lineCov">      68145 :    (parallel [(set (match_dup 2) (neg:SI (match_dup 2)))</span>
<span class="lineNum">   13383 </span><span class="lineCov">      61188 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   13384 </span><span class="lineCov">      60998 :    (parallel [(set (match_dup 0) (ior:SI (match_dup 0) (match_dup 2)))</span>
<span class="lineNum">   13385 </span><span class="lineCov">      82374 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   13386 </span><span class="lineCov">      59216 :    (parallel [(set (match_dup 0) (plus:SI (match_dup 0) (const_int 1)))</span>
<span class="lineNum">   13387 </span><span class="lineCov">      59216 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13388 </span><span class="lineCov">      58616 : {</span>
<span class="lineNum">   13389 </span><span class="lineCov">      58807 :   machine_mode flags_mode = TARGET_BMI ? CCCmode : CCZmode;</span>
<span class="lineNum">   13390 </span><span class="lineCov">      76321 : </span>
<span class="lineNum">   13391 </span><span class="lineCov">      76144 :   operands[3] = gen_lowpart (QImode, operands[2]);</span>
<span class="lineNum">   13392 </span><span class="lineCov">      76144 :   operands[4] = gen_rtx_REG (flags_mode, FLAGS_REG);</span>
<span class="lineNum">   13393 </span><span class="lineCov">      58806 :   operands[5] = gen_rtx_COMPARE (flags_mode, operands[1], const0_rtx);</span>
<span class="lineNum">   13394 </span><span class="lineCov">      58806 : </span>
<span class="lineNum">   13395 </span><span class="lineCov">      58616 :   ix86_expand_clear (operands[2]);</span>
<span class="lineNum">   13396 </span><span class="lineCov">     101802 : })</span>
<span class="lineNum">   13397 </span><span class="lineCov">      84464 : </span>
<span class="lineNum">   13398 </span><span class="lineCov">      84464 : (define_insn_and_split &quot;*tzcnt&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   13399 </span><span class="lineCov">     101925 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   13400 </span><span class="lineCov">      84274 :         (compare:CCC (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13401 </span><span class="lineCov">      76077 :                      (const_int 0)))</span>
<span class="lineNum">   13402 </span><span class="lineCov">      58616 :    (set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13403 </span><span class="lineCov">      76077 :         (ctz:SWI48 (match_dup 1)))]</span>
<span class="lineNum">   13404 </span><span class="lineCov">      58739 :   &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13405 </span><span class="lineCov">      58739 :   &quot;tzcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   13406 </span><span class="lineCov">      58616 :   &quot;&amp;&amp; TARGET_AVOID_FALSE_DEP_FOR_BMI &amp;&amp; epilogue_completed</span>
<span class="lineNum">   13407 </span><span class="lineCov">      58616 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">   13408 </span><span class="lineCov">     101612 :    &amp;&amp; !reg_mentioned_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">   13409 </span><span class="lineCov">      84274 :   [(parallel</span>
<span class="lineNum">   13410 </span><span class="lineCov">      42996 :     [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   13411 </span><span class="lineCov">      84275 :           (compare:CCC (match_dup 1) (const_int 0)))</span>
<span class="lineNum">   13412 </span><span class="lineCov">      75953 :      (set (match_dup 0)</span>
<span class="lineNum">   13413 </span><span class="lineCov">      75953 :           (ctz:SWI48 (match_dup 1)))</span>
<span class="lineNum">   13414 </span><span class="lineCov">      75841 :      (unspec [(match_dup 0)] UNSPEC_INSN_FALSE_DEP)])]</span>
<span class="lineNum">   13415 </span><span class="lineCov">      58617 :   &quot;ix86_expand_clear (operands[0]);&quot;</span>
<span class="lineNum">   13416 </span><span class="lineCov">      91274 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   13417 </span><span class="lineCov">      91162 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13418 </span><span class="lineCov">      91274 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13419 </span><span class="lineCov">      91162 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13420 </span><span class="lineCov">      58695 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13421 </span><span class="lineCov">      58616 : </span>
<span class="lineNum">   13422 </span><span class="lineNoCov">          0 : ; False dependency happens when destination is only updated by tzcnt,</span>
<span class="lineNum">   13423 </span><span class="lineCov">      68528 : ; lzcnt or popcnt.  There is no false dependency when destination is</span>
<span class="lineNum">   13424 </span><span class="lineNoCov">          0 : ; also used in source.</span>
<span class="lineNum">   13425 </span><span class="lineCov">      68627 : (define_insn &quot;*tzcnt&lt;mode&gt;_1_falsedep&quot;</span>
<span class="lineNum">   13426 </span><span class="lineCov">      10011 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   13427 </span><span class="lineCov">      68627 :         (compare:CCC (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13428 </span><span class="lineCov">      58616 :                      (const_int 0)))</span>
<span class="lineNum">   13429 </span><span class="lineCov">      68627 :    (set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13430 </span><span class="lineNoCov">          0 :         (ctz:SWI48 (match_dup 1)))</span>
<span class="lineNum">   13431 </span><span class="lineCov">      68627 :    (unspec [(match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   13432 </span><span class="lineNoCov">          0 :            UNSPEC_INSN_FALSE_DEP)]</span>
<span class="lineNum">   13433 </span><span class="lineNoCov">          0 :   &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13434 </span><span class="lineCov">      58616 :   &quot;tzcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   13435 </span><span class="lineCov">       9800 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   13436 </span><span class="lineCov">        211 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13437 </span><span class="lineCov">      90634 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13438 </span><span class="lineCov">      58616 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13439 </span><span class="lineCov">      58616 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13440 </span><span class="lineCov">      32018 : </span>
<span class="lineNum">   13441 </span><span class="lineCov">      90634 : (define_insn &quot;*bsf&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   13442 </span><span class="lineCov">      90634 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">   13443 </span><span class="lineCov">         99 :         (compare:CCZ (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13444 </span><span class="lineCov">      31919 :                      (const_int 0)))</span>
<span class="lineNum">   13445 </span><span class="lineCov">      90535 :    (set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13446 </span><span class="lineCov">      90535 :         (ctz:SWI48 (match_dup 1)))]</span>
<span class="lineNum">   13447 </span><span class="lineCov">      58616 :   &quot;&quot;</span>
<span class="lineNum">   13448 </span><span class="lineCov">      58616 :   &quot;bsf{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13449 </span><span class="lineCov">      90423 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   13450 </span><span class="lineCov">      58728 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13451 </span><span class="lineCov">      58728 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13452 </span><span class="lineCov">      58735 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   13453 </span><span class="lineCov">      58745 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13454 </span><span class="lineCov">      58616 : </span>
<span class="lineNum">   13455 </span><span class="lineCov">      58616 : (define_insn_and_split &quot;ctz&lt;mode&gt;2&quot;</span>
<span class="lineNum">   13456 </span><span class="lineCov">      58735 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13457 </span><span class="lineCov">      58616 :         (ctz:SWI48</span>
<span class="lineNum">   13458 </span><span class="lineCov">      58616 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   13459 </span><span class="lineCov">      58616 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13460 </span><span class="lineCov">      58735 :   &quot;&quot;</span>
<span class="lineNum">   13461 </span><span class="lineCov">      58768 : {</span>
<span class="lineNum">   13462 </span><span class="lineCov">      58823 :   if (TARGET_BMI)</span>
<span class="lineNum">   13463 </span><span class="lineCov">      58616 :     return &quot;tzcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   13464 </span><span class="lineCov">      58761 :   else if (optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   13465 </span><span class="lineCov">        116 :     ;</span>
<span class="lineNum">   13466 </span><span class="lineCov">     891325 :   else if (TARGET_GENERIC)</span>
<span class="lineNum">   13467 </span><span class="lineCov">      58616 :     /* tzcnt expands to 'rep bsf' and we can use it even if !TARGET_BMI.  */</span>
<span class="lineNum">   13468 </span><span class="lineCov">     891323 :     return &quot;rep%; bsf{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   13469 </span><span class="lineCov">     833252 : </span>
<span class="lineNum">   13470 </span><span class="lineCov">     832591 :   return &quot;bsf{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   13471 </span><span class="lineCov">      58077 : }</span>
<span class="lineNum">   13472 </span><span class="lineCov">      59318 :   &quot;(TARGET_BMI || TARGET_GENERIC)</span>
<a name="13473"><span class="lineNum">   13473 </span><span class="lineCov">      59217 :    &amp;&amp; TARGET_AVOID_FALSE_DEP_FOR_BMI &amp;&amp; epilogue_completed</span></a>
<span class="lineNum">   13474 </span><span class="lineCov">      58177 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">   13475 </span><span class="lineCov">     128706 :    &amp;&amp; !reg_mentioned_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">   13476 </span><span class="lineCov">      58162 :   [(parallel</span>
<span class="lineNum">   13477 </span><span class="lineCov">        386 :     [(set (match_dup 0)</span>
<span class="lineNum">   13478 </span><span class="lineCov">        260 :           (ctz:SWI48 (match_dup 1)))</span>
<span class="lineNum">   13479 </span><span class="lineCov">        935 :      (unspec [(match_dup 0)] UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   13480 </span><span class="lineCov">     128753 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13481 </span><span class="lineCov">     127908 :   &quot;ix86_expand_clear (operands[0]);&quot;</span>
<span class="lineNum">   13482 </span><span class="lineCov">        260 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   13483 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13484 </span><span class="lineCov">     161752 :    (set (attr &quot;prefix_rep&quot;)</span>
<span class="lineNum">   13485 </span><span class="lineCov">     289392 :      (if_then_else</span>
<span class="lineNum">   13486 </span><span class="lineCov">     128164 :        (ior (match_test &quot;TARGET_BMI&quot;)</span>
<span class="lineNum">   13487 </span><span class="lineCov">     289399 :             (and (not (match_test &quot;optimize_function_for_size_p (cfun)&quot;))</span>
<span class="lineNum">   13488 </span><span class="lineCov">        260 :                  (match_test &quot;TARGET_GENERIC&quot;)))</span>
<span class="lineNum">   13489 </span><span class="lineCov">        267 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   13490 </span><span class="lineCov">        260 :        (const_string &quot;0&quot;)))</span>
<span class="lineNum">   13491 </span><span class="lineCov">     128203 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13492 </span><span class="lineCov">        260 : </span>
<span class="lineNum">   13493 </span><span class="lineCov">        260 : ; False dependency happens when destination is only updated by tzcnt,</span>
<span class="lineNum">   13494 </span><span class="lineNoCov">          0 : ; lzcnt or popcnt.  There is no false dependency when destination is</span>
<span class="lineNum">   13495 </span><span class="lineNoCov">          0 : ; also used in source.</span>
<span class="lineNum">   13496 </span><span class="lineCov">     423630 : (define_insn &quot;*ctz&lt;mode&gt;2_falsedep&quot;</span>
<span class="lineNum">   13497 </span><span class="lineCov">     295717 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13498 </span><span class="lineCov">     295678 :         (ctz:SWI48</span>
<span class="lineNum">   13499 </span><span class="lineCov">     423582 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   13500 </span><span class="lineCov">     295688 :    (unspec [(match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   13501 </span><span class="lineCov">         10 :            UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   13502 </span><span class="lineCov">     295678 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13503 </span><span class="lineCov">     295678 :   &quot;&quot;</span>
<span class="lineNum">   13504 </span><span class="lineCov">        339 : {</span>
<span class="lineNum">   13505 </span><span class="lineCov">     320103 :   if (TARGET_BMI)</span>
<span class="lineNum">   13506 </span><span class="lineCov">     295418 :     return &quot;tzcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   13507 </span><span class="lineCov">     295709 :   else if (TARGET_GENERIC)</span>
<span class="lineNum">   13508 </span><span class="lineNoCov">          0 :     /* tzcnt expands to 'rep bsf' and we can use it even if !TARGET_BMI.  */</span>
<span class="lineNum">   13509 </span><span class="lineCov">        261 :     return &quot;rep%; bsf{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   13510 </span><span class="lineCov">    1538583 :   else</span>
<span class="lineNum">   13511 </span><span class="lineCov">    1538649 :     gcc_unreachable ();</span>
<span class="lineNum">   13512 </span><span class="lineCov">        326 : }</span>
<span class="lineNum">   13513 </span><span class="lineCov">         66 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<a name="13514"><span class="lineNum">   13514 </span><span class="lineCov">         33 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span></a>
<span class="lineNum">   13515 </span><span class="lineCov">        238 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13516 </span><span class="lineCov">        172 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13517 </span><span class="lineCov">     832591 : </span>
<span class="lineNum">   13518 </span><span class="lineCov">      95629 : (define_insn &quot;bsr_rex64&quot;</span>
<span class="lineNum">   13519 </span><span class="lineCov">      95574 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13520 </span><span class="lineCov">      95574 :         (minus:DI (const_int 63)</span>
<span class="lineNum">   13521 </span><span class="lineCov">         55 :                   (clz:DI (match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">   13522 </span><span class="lineCov">         55 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13523 </span><span class="lineCov">       1412 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   13524 </span><span class="lineCov">      32385 :   &quot;bsr{q}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13525 </span><span class="lineCov">      30440 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   13526 </span><span class="lineCov">    1568990 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13527 </span><span class="lineCov">      30439 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   13528 </span><span class="lineCov">      32327 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   13529 </span><span class="lineCov">      30186 : </span>
<span class="lineNum">   13530 </span><span class="lineNoCov">          0 : (define_insn &quot;bsr&quot;</span>
<span class="lineNum">   13531 </span><span class="lineCov">      59995 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13532 </span><span class="lineCov">    1568671 :         (minus:SI (const_int 31)</span>
<span class="lineNum">   13533 </span><span class="lineCov">      30013 :                   (clz:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">   13534 </span><span class="lineCov">      34340 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13535 </span><span class="lineCov">      29880 :   &quot;&quot;</span>
<span class="lineNum">   13536 </span><span class="lineNoCov">          0 :   &quot;bsr{l}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13537 </span><span class="lineCov">       4376 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   13538 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13539 </span><span class="lineCov">      74043 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   13540 </span><span class="lineCov">      74043 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   13541 </span><span class="lineCov">      78327 : </span>
<a name="13542"><span class="lineNum">   13542 </span><span class="lineCov">      29880 : (define_insn &quot;*bsrhi&quot;</span></a>
<span class="lineNum">   13543 </span><span class="lineCov">     103877 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13544 </span><span class="lineCov">     808154 :         (minus:HI (const_int 15)</span>
<span class="lineNum">   13545 </span><span class="lineNoCov">          0 :                   (clz:HI (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;))))</span>
<span class="lineNum">   13546 </span><span class="lineCov">      73969 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13547 </span><span class="lineCov">    2687657 :   &quot;&quot;</span>
<span class="lineNum">   13548 </span><span class="lineCov">     778284 :   &quot;bsr{w}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13549 </span><span class="lineCov">     852152 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   13550 </span><span class="lineCov">     778277 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13551 </span><span class="lineCov">     859458 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   13552 </span><span class="lineCov">    2687709 :    (set_attr &quot;mode&quot; &quot;HI&quot;)])</span>
<span class="lineNum">   13553 </span><span class="lineCov">    3397228 : </span>
<span class="lineNum">   13554 </span><span class="lineCov">    3397179 : (define_expand &quot;clz&lt;mode&gt;2&quot;</span>
<span class="lineNum">   13555 </span><span class="lineCov">    3403246 :   [(parallel</span>
<span class="lineNum">   13556 </span><span class="lineCov">    3397228 :      [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13557 </span><span class="lineCov">    3403297 :            (minus:SWI48</span>
<span class="lineNum">   13558 </span><span class="lineCov">       6018 :              (match_dup 2)</span>
<span class="lineNum">   13559 </span><span class="lineCov">    3035194 :              (clz:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;))))</span>
<span class="lineNum">   13560 </span><span class="lineCov">    3087294 :       (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   13561 </span><span class="lineCov">    3087294 :    (parallel</span>
<span class="lineNum">   13562 </span><span class="lineCov">    2661602 :      [(set (match_dup 0) (xor:SWI48 (match_dup 0) (match_dup 2)))</span>
<span class="lineNum">   13563 </span><span class="lineCov">    2661702 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13564 </span><span class="lineCov">     379719 :   &quot;&quot;</span>
<span class="lineNum">   13565 </span><span class="lineCov">     379619 : {</span>
<span class="lineNum">   13566 </span><span class="lineCov">       6027 :   if (TARGET_LZCNT)</span>
<span class="lineNum">   13567 </span><span class="lineCov">      89594 :     {</span>
<span class="lineNum">   13568 </span><span class="lineCov">      89168 :       emit_insn (gen_clz&lt;mode&gt;2_lzcnt (operands[0], operands[1]));</span>
<span class="lineNum">   13569 </span><span class="lineCov">      95718 :       DONE;</span>
<span class="lineNum">   13570 </span><span class="lineCov">       6127 :     }</span>
<span class="lineNum">   13571 </span><span class="lineCov">       6326 :   operands[2] = GEN_INT (GET_MODE_BITSIZE (&lt;MODE&gt;mode)-1);</span>
<span class="lineNum">   13572 </span><span class="lineCov">       6268 : })</span>
<span class="lineNum">   13573 </span><span class="lineCov">     832990 : </span>
<span class="lineNum">   13574 </span><span class="lineCov">   13572543 : (define_insn_and_split &quot;clz&lt;mode&gt;2_lzcnt&quot;</span>
<span class="lineNum">   13575 </span><span class="lineCov">   14405134 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13576 </span><span class="lineCov">   14404835 :         (clz:SWI48</span>
<span class="lineNum">   13577 </span><span class="lineCov">   14405038 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   13578 </span><span class="lineCov">      47030 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13579 </span><span class="lineCov">   13572696 :   &quot;TARGET_LZCNT&quot;</span>
<span class="lineNum">   13580 </span><span class="lineCov">        393 :   &quot;lzcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13581 </span><span class="lineCov">   13572258 :   &quot;&amp;&amp; TARGET_AVOID_FALSE_DEP_FOR_BMI &amp;&amp; epilogue_completed</span>
<span class="lineNum">   13582 </span><span class="lineCov">      46833 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">   13583 </span><span class="lineCov">   13525423 :    &amp;&amp; !reg_mentioned_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">   13584 </span><span class="lineCov">   13572262 :   [(parallel</span>
<span class="lineNum">   13585 </span><span class="lineCov">   13572248 :     [(set (match_dup 0)</span>
<span class="lineNum">   13586 </span><span class="lineCov">   13526066 :           (clz:SWI48 (match_dup 1)))</span>
<span class="lineNum">   13587 </span><span class="lineCov">   13526066 :      (unspec [(match_dup 0)] UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   13588 </span><span class="lineCov">   13572266 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13589 </span><span class="lineCov">   13572260 :   &quot;ix86_expand_clear (operands[0]);&quot;</span>
<span class="lineNum">   13590 </span><span class="lineCov">   13572260 :   [(set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13591 </span><span class="lineCov">        146 :    (set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13592 </span><span class="lineCov">   13572406 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13593 </span><span class="lineCov">      46987 : </span>
<span class="lineNum">   13594 </span><span class="lineCov">     832596 : ; False dependency happens when destination is only updated by tzcnt,</span>
<span class="lineNum">   13595 </span><span class="lineCov">   13572395 : ; lzcnt or popcnt.  There is no false dependency when destination is</span>
<span class="lineNum">   13596 </span><span class="lineCov">   13572404 : ; also used in source.</span>
<span class="lineNum">   13597 </span><span class="lineCov">        149 : (define_insn &quot;*clz&lt;mode&gt;2_lzcnt_falsedep&quot;</span>
<span class="lineNum">   13598 </span><span class="lineCov">      46987 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13599 </span><span class="lineCov">     196049 :         (clz:SWI48</span>
<span class="lineNum">   13600 </span><span class="lineCov">   13525499 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   13601 </span><span class="lineCov">      46971 :    (unspec [(match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   13602 </span><span class="lineCov">      47154 :            UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   13603 </span><span class="lineCov">      47404 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13604 </span><span class="lineCov">      47255 :   &quot;TARGET_LZCNT&quot;</span>
<span class="lineNum">   13605 </span><span class="lineCov">   13572494 :   &quot;lzcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13606 </span><span class="lineCov">   13600014 :   [(set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13607 </span><span class="lineCov">   13572454 :    (set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13608 </span><span class="lineCov">     121669 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13609 </span><span class="lineCov">     121852 : </span>
<span class="lineNum">   13610 </span><span class="lineCov">   13599970 : (define_int_iterator LT_ZCNT</span>
<span class="lineNum">   13611 </span><span class="lineCov">   13572619 :         [(UNSPEC_TZCNT &quot;TARGET_BMI&quot;)</span>
<span class="lineNum">   13612 </span><span class="lineCov">      47136 :          (UNSPEC_LZCNT &quot;TARGET_LZCNT&quot;)])</span>
<span class="lineNum">   13613 </span><span class="lineCov">      47136 : </span>
<span class="lineNum">   13614 </span><span class="lineCov">   13573245 : (define_int_attr lt_zcnt</span>
<span class="lineNum">   13615 </span><span class="lineCov">   13573175 :         [(UNSPEC_TZCNT &quot;tzcnt&quot;)</span>
<span class="lineNum">   13616 </span><span class="lineCov">   13526188 :          (UNSPEC_LZCNT &quot;lzcnt&quot;)])</span>
<span class="lineNum">   13617 </span><span class="lineCov">   13573305 : </span>
<span class="lineNum">   13618 </span><span class="lineCov">   13573368 : (define_int_attr lt_zcnt_type</span>
<span class="lineNum">   13619 </span><span class="lineCov">      47267 :         [(UNSPEC_TZCNT &quot;alu1&quot;)</span>
<span class="lineNum">   13620 </span><span class="lineCov">   13573232 :          (UNSPEC_LZCNT &quot;bitmanip&quot;)])</span>
<span class="lineNum">   13621 </span><span class="lineCov">   13526096 : </span>
<span class="lineNum">   13622 </span><span class="lineCov">   13585906 : ;; Version of lzcnt/tzcnt that is expanded from intrinsics.  This version</span>
<span class="lineNum">   13623 </span><span class="lineCov">   13586061 : ;; provides operand size as output when source operand is zero. </span>
<span class="lineNum">   13624 </span><span class="lineCov">      47399 : </span>
<span class="lineNum">   13625 </span><span class="lineCov">   13538663 : (define_insn_and_split &quot;&lt;lt_zcnt&gt;_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13626 </span><span class="lineCov">      47242 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13627 </span><span class="lineCov">      47242 :         (unspec:SWI48</span>
<span class="lineNum">   13628 </span><span class="lineCov">   13573350 :           [(match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)] LT_ZCNT))</span>
<span class="lineNum">   13629 </span><span class="lineCov">   13573212 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13630 </span><span class="lineCov">   13573188 :   &quot;&quot;</span>
<span class="lineNum">   13631 </span><span class="lineCov">         20 :   &quot;&lt;lt_zcnt&gt;{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13632 </span><span class="lineCov">   13573284 :   &quot;&amp;&amp; TARGET_AVOID_FALSE_DEP_FOR_BMI &amp;&amp; epilogue_completed</span>
<span class="lineNum">   13633 </span><span class="lineCov">   13573182 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span>
<span class="lineNum">   13634 </span><span class="lineCov">   13573182 :    &amp;&amp; !reg_mentioned_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">   13635 </span><span class="lineCov">   13526326 :   [(parallel</span>
<span class="lineNum">   13636 </span><span class="lineCov">   13526086 :     [(set (match_dup 0)</span>
<span class="lineNum">   13637 </span><span class="lineCov">      47112 :           (unspec:SWI48 [(match_dup 1)] LT_ZCNT))</span>
<span class="lineNum">   13638 </span><span class="lineCov">   13573293 :      (unspec [(match_dup 0)] UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   13639 </span><span class="lineCov">   13573317 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13640 </span><span class="lineCov">         24 :   &quot;ix86_expand_clear (operands[0]);&quot;</span>
<span class="lineNum">   13641 </span><span class="lineCov">   13573168 :   [(set_attr &quot;type&quot; &quot;&lt;lt_zcnt_type&gt;&quot;)</span>
<span class="lineNum">   13642 </span><span class="lineCov">   13573357 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13643 </span><span class="lineCov">     211307 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13644 </span><span class="lineCov">   13737222 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13645 </span><span class="lineCov">   13573228 : </span>
<span class="lineNum">   13646 </span><span class="lineCov">   13526140 : ; False dependency happens when destination is only updated by tzcnt,</span>
<span class="lineNum">   13647 </span><span class="lineCov">      52531 : ; lzcnt or popcnt.  There is no false dependency when destination is</span>
<span class="lineNum">   13648 </span><span class="lineCov">   13573168 : ; also used in source.</span>
<span class="lineNum">   13649 </span><span class="lineCov">   13574072 : (define_insn &quot;*&lt;lt_zcnt&gt;_&lt;mode&gt;_falsedep&quot;</span>
<span class="lineNum">   13650 </span><span class="lineCov">   13526984 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13651 </span><span class="lineCov">   13526984 :         (unspec:SWI48</span>
<span class="lineNum">   13652 </span><span class="lineCov">     212046 :           [(match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)] LT_ZCNT))</span>
<span class="lineNum">   13653 </span><span class="lineCov">     212046 :    (unspec [(match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   13654 </span><span class="lineCov">   13902180 :            UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   13655 </span><span class="lineCov">   13526984 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13656 </span><span class="lineCov">   13574123 :   &quot;&quot;</span>
<span class="lineNum">   13657 </span><span class="lineCov">      47992 :   &quot;&lt;lt_zcnt&gt;{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13658 </span><span class="lineCov">      47992 :   [(set_attr &quot;type&quot; &quot;&lt;lt_zcnt_type&gt;&quot;)</span>
<span class="lineNum">   13659 </span><span class="lineCov">        904 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13660 </span><span class="lineCov">   13574123 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13661 </span><span class="lineCov">   13527035 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13662 </span><span class="lineCov">      47088 : </span>
<span class="lineNum">   13663 </span><span class="lineCov">        357 : (define_insn &quot;&lt;lt_zcnt&gt;_hi&quot;</span>
<span class="lineNum">   13664 </span><span class="lineCov">   13573600 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13665 </span><span class="lineCov">   13573912 :         (unspec:HI</span>
<span class="lineNum">   13666 </span><span class="lineCov">   13573243 :           [(match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)] LT_ZCNT))</span>
<span class="lineNum">   13667 </span><span class="lineCov">         10 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13668 </span><span class="lineCov">   13526140 :   &quot;&quot;</span>
<span class="lineNum">   13669 </span><span class="lineCov">   13573234 :   &quot;&lt;lt_zcnt&gt;{w}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13670 </span><span class="lineCov">   13573244 :   [(set_attr &quot;type&quot; &quot;&lt;lt_zcnt_type&gt;&quot;)</span>
<span class="lineNum">   13671 </span><span class="lineCov">   13526165 :    (set_attr &quot;prefix_0f&quot; &quot;1&quot;)</span>
<span class="lineNum">   13672 </span><span class="lineCov">   13526155 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   13673 </span><span class="lineCov">         10 :    (set_attr &quot;mode&quot; &quot;HI&quot;)])</span>
<span class="lineNum">   13674 </span><span class="lineCov">         10 : </span>
<span class="lineNum">   13675 </span><span class="lineCov">   13573206 : ;; BMI instructions.</span>
<span class="lineNum">   13676 </span><span class="lineCov">   13526141 : </span>
<span class="lineNum">   13677 </span><span class="lineCov">   13526131 : (define_insn &quot;bmi_bextr_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13678 </span><span class="lineCov">      47106 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">   13679 </span><span class="lineCov">   13573237 :         (unspec:SWI48 [(match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;r,m&quot;)</span>
<span class="lineNum">   13680 </span><span class="lineCov">   13526131 :                        (match_operand:SWI48 2 &quot;register_operand&quot; &quot;r,r&quot;)]</span>
<span class="lineNum">   13681 </span><span class="lineCov">      47159 :                       UNSPEC_BEXTR))</span>
<span class="lineNum">   13682 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13683 </span><span class="lineCov">   13573265 :   &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13684 </span><span class="lineCov">   13573242 :   &quot;bextr\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13685 </span><span class="lineCov">      47111 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13686 </span><span class="lineCov">   13526091 :    (set_attr &quot;btver2_decode&quot; &quot;direct, double&quot;)</span>
<span class="lineNum">   13687 </span><span class="lineCov">   13573293 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13688 </span><span class="lineCov">      47205 : </span>
<span class="lineNum">   13689 </span><span class="lineCov">      47259 : (define_insn &quot;*bmi_bextr_&lt;mode&gt;_ccz&quot;</span>
<span class="lineNum">   13690 </span><span class="lineCov">   13573250 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">   13691 </span><span class="lineCov">   13573206 :         (compare:CCZ</span>
<span class="lineNum">   13692 </span><span class="lineCov">   13573206 :           (unspec:SWI48 [(match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;r,m&quot;)</span>
<span class="lineNum">   13693 </span><span class="lineCov">   13573196 :                          (match_operand:SWI48 2 &quot;register_operand&quot; &quot;r,r&quot;)]</span>
<span class="lineNum">   13694 </span><span class="lineCov">   13526100 :                         UNSPEC_BEXTR)</span>
<span class="lineNum">   13695 </span><span class="lineNoCov">          0 :           (const_int 0)))</span>
<span class="lineNum">   13696 </span><span class="lineCov">      47116 :    (clobber (match_scratch:SWI48 0 &quot;=r,r&quot;))]</span>
<span class="lineNum">   13697 </span><span class="lineCov">   13526099 :   &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13698 </span><span class="lineCov">   13526088 :   &quot;bextr\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13699 </span><span class="lineCov">   13573215 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13700 </span><span class="lineCov">          1 :    (set_attr &quot;btver2_decode&quot; &quot;direct, double&quot;)</span>
<span class="lineNum">   13701 </span><span class="lineCov">         41 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13702 </span><span class="lineCov">   13573153 : </span>
<span class="lineNum">   13703 </span><span class="lineCov">   13573228 : (define_insn &quot;*bmi_blsi_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13704 </span><span class="lineCov">   13526105 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13705 </span><span class="lineCov">   13573228 :         (and:SWI48</span>
<span class="lineNum">   13706 </span><span class="lineCov">      47123 :           (neg:SWI48</span>
<span class="lineNum">   13707 </span><span class="lineNoCov">          0 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;))</span>
<span class="lineNum">   13708 </span><span class="lineCov">   13573228 :           (match_dup 1)))</span>
<span class="lineNum">   13709 </span><span class="lineCov">   13526355 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13710 </span><span class="lineCov">        127 :   &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13711 </span><span class="lineCov">   13526148 :   &quot;blsi\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13712 </span><span class="lineCov">   13572978 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13713 </span><span class="lineCov">   13526105 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13714 </span><span class="lineCov">      46920 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13715 </span><span class="lineCov">   13526159 : </span>
<span class="lineNum">   13716 </span><span class="lineCov">   13573118 : (define_insn &quot;*bmi_blsmsk_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13717 </span><span class="lineCov">   13653171 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13718 </span><span class="lineCov">   13526189 :         (xor:SWI48</span>
<span class="lineNum">   13719 </span><span class="lineCov">   13574447 :           (plus:SWI48</span>
<span class="lineNum">   13720 </span><span class="lineCov">      48487 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13721 </span><span class="lineCov">   13574447 :             (const_int -1))</span>
<span class="lineNum">   13722 </span><span class="lineCov">   13526105 :           (match_dup 1)))</span>
<span class="lineNum">   13723 </span><span class="lineCov">   13526108 :    (clobber (reg:CC FLAGS_REG))]</span>
<a name="13724"><span class="lineNum">   13724 </span><span class="lineCov">   13526124 :   &quot;TARGET_BMI&quot;</span></a>
<span class="lineNum">   13725 </span><span class="lineCov">   13574450 :   &quot;blsmsk\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13726 </span><span class="lineCov">   13574534 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13727 </span><span class="lineCov">   13526166 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13728 </span><span class="lineCov">        184 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13729 </span><span class="lineCov">   13526208 : </span>
<span class="lineNum">   13730 </span><span class="lineCov">   13574492 : (define_insn &quot;*bmi_blsr_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13731 </span><span class="lineCov">   13574485 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13732 </span><span class="lineCov">         61 :         (and:SWI48</span>
<span class="lineNum">   13733 </span><span class="lineCov">   13526169 :           (plus:SWI48</span>
<span class="lineNum">   13734 </span><span class="lineCov">   13574569 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13735 </span><span class="lineCov">   13574485 :             (const_int -1))</span>
<span class="lineNum">   13736 </span><span class="lineCov">        145 :           (match_dup 1)))</span>
<span class="lineNum">   13737 </span><span class="lineCov">   13574569 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13738 </span><span class="lineCov">   13574786 :    &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13739 </span><span class="lineCov">   13526224 :    &quot;blsr\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13740 </span><span class="lineCov">   13526192 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13741 </span><span class="lineCov">   13574508 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13742 </span><span class="lineCov">       1675 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13743 </span><span class="lineCov">   13573165 : </span>
<span class="lineNum">   13744 </span><span class="lineCov">   13526358 : (define_insn &quot;*bmi_blsr_&lt;mode&gt;_cmp&quot;</span>
<span class="lineNum">   13745 </span><span class="lineCov">   13526192 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">   13746 </span><span class="lineCov">   13526108 :         (compare:CCZ</span>
<span class="lineNum">   13747 </span><span class="lineCov">   13573125 :           (and:SWI48</span>
<span class="lineNum">   13748 </span><span class="lineCov">   13572957 :             (plus:SWI48</span>
<span class="lineNum">   13749 </span><span class="lineCov">   13572957 :               (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13750 </span><span class="lineCov">   13526108 :               (const_int -1))</span>
<span class="lineNum">   13751 </span><span class="lineCov">   13526108 :             (match_dup 1))</span>
<span class="lineNum">   13752 </span><span class="lineCov">   13572957 :           (const_int 0)))</span>
<span class="lineNum">   13753 </span><span class="lineCov">   13572957 :    (set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13754 </span><span class="lineCov">   13573041 :         (and:SWI48</span>
<span class="lineNum">   13755 </span><span class="lineCov">      46857 :           (plus:SWI48</span>
<span class="lineNum">   13756 </span><span class="lineCov">   13572949 :             (match_dup 1)</span>
<span class="lineNum">   13757 </span><span class="lineCov">   13572949 :             (const_int -1))</span>
<span class="lineNum">   13758 </span><span class="lineCov">   13572949 :           (match_dup 1)))]</span>
<span class="lineNum">   13759 </span><span class="lineCov">   13526101 :    &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13760 </span><span class="lineCov">   13572949 :    &quot;blsr\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13761 </span><span class="lineCov">   13573033 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13762 </span><span class="lineCov">   13572949 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13763 </span><span class="lineCov">   13572979 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13764 </span><span class="lineCov">   13572979 : </span>
<span class="lineNum">   13765 </span><span class="lineCov">   13526130 : (define_insn &quot;*bmi_blsr_&lt;mode&gt;_ccz&quot;</span>
<span class="lineNum">   13766 </span><span class="lineCov">   13572949 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">   13767 </span><span class="lineNoCov">          0 :         (compare:CCZ</span>
<span class="lineNum">   13768 </span><span class="lineCov">   13573033 :           (and:SWI48</span>
<span class="lineNum">   13769 </span><span class="lineCov">         23 :             (plus:SWI48</span>
<span class="lineNum">   13770 </span><span class="lineCov">   13526161 :               (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13771 </span><span class="lineCov">   13526100 :               (const_int -1))</span>
<span class="lineNum">   13772 </span><span class="lineCov">   13526100 :             (match_dup 1))</span>
<span class="lineNum">   13773 </span><span class="lineCov">   13572952 :           (const_int 0)))</span>
<span class="lineNum">   13774 </span><span class="lineCov">   13526100 :    (clobber (match_scratch:SWI48 0 &quot;=r&quot;))]</span>
<span class="lineNum">   13775 </span><span class="lineCov">   13526250 :    &quot;TARGET_BMI&quot;</span>
<span class="lineNum">   13776 </span><span class="lineCov">   13573079 :    &quot;blsr\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13777 </span><span class="lineCov">      46852 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13778 </span><span class="lineNoCov">          0 :    (set_attr &quot;btver2_decode&quot; &quot;double&quot;)</span>
<span class="lineNum">   13779 </span><span class="lineCov">   13526126 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13780 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   13781 </span><span class="lineNoCov">          0 : ;; BMI2 instructions.</span>
<span class="lineNum">   13782 </span><span class="lineCov">   13573162 : (define_expand &quot;bmi2_bzhi_&lt;mode&gt;3&quot;</span>
<span class="lineNum">   13783 </span><span class="lineCov">   13573340 :   [(parallel</span>
<span class="lineNum">   13784 </span><span class="lineCov">   13572972 :     [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   13785 </span><span class="lineCov">   13526100 :           (zero_extract:SWI48</span>
<span class="lineNum">   13786 </span><span class="lineCov">   13526123 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   13787 </span><span class="lineCov">         17 :             (umin:SWI48</span>
<span class="lineNum">   13788 </span><span class="lineCov">   13572932 :               (and:SWI48 (match_operand:SWI48 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   13789 </span><span class="lineCov">   13526083 :                          (const_int 255))</span>
<span class="lineNum">   13790 </span><span class="lineCov">   13572932 :               (match_dup 3))</span>
<span class="lineNum">   13791 </span><span class="lineCov">      46875 :             (const_int 0)))</span>
<span class="lineNum">   13792 </span><span class="lineNoCov">          0 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   13793 </span><span class="lineNoCov">          0 :   &quot;TARGET_BMI2&quot;</span>
<span class="lineNum">   13794 </span><span class="lineCov">   13572958 :   &quot;operands[3] = GEN_INT (&lt;MODE_SIZE&gt; * BITS_PER_UNIT);&quot;)</span>
<span class="lineNum">   13795 </span><span class="lineCov">   13572958 : </span>
<span class="lineNum">   13796 </span><span class="lineCov">   13572958 : (define_insn &quot;*bmi2_bzhi_&lt;mode&gt;3&quot;</span>
<span class="lineNum">   13797 </span><span class="lineCov">      46875 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13798 </span><span class="lineCov">   13572958 :         (zero_extract:SWI48</span>
<span class="lineNum">   13799 </span><span class="lineCov">   13572958 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13800 </span><span class="lineNoCov">          0 :           (umin:SWI48</span>
<span class="lineNum">   13801 </span><span class="lineCov">   13573073 :             (and:SWI48 (match_operand:SWI48 2 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   13802 </span><span class="lineCov">      46875 :                        (const_int 255))</span>
<span class="lineNum">   13803 </span><span class="lineCov">      46875 :             (match_operand:SWI48 3 &quot;const_int_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">   13804 </span><span class="lineCov">   13573073 :           (const_int 0)))</span>
<span class="lineNum">   13805 </span><span class="lineCov">   13573073 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13806 </span><span class="lineCov">   13526303 :   &quot;TARGET_BMI2 &amp;&amp; INTVAL (operands[3]) == &lt;MODE_SIZE&gt; * BITS_PER_UNIT&quot;</span>
<span class="lineNum">   13807 </span><span class="lineCov">   13573199 :   &quot;bzhi\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13808 </span><span class="lineCov">      46877 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13809 </span><span class="lineCov">      47003 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   13810 </span><span class="lineCov">      47046 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13811 </span><span class="lineCov">      47046 : </span>
<span class="lineNum">   13812 </span><span class="lineCov">   13573295 : (define_insn &quot;*bmi2_bzhi_&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   13813 </span><span class="lineCov">          8 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13814 </span><span class="lineCov">   13526324 :         (zero_extract:SWI48</span>
<span class="lineNum">   13815 </span><span class="lineCov">   13572192 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13816 </span><span class="lineCov">      47756 :           (umin:SWI48</span>
<span class="lineNum">   13817 </span><span class="lineCov">      55222 :             (zero_extend:SWI48 (match_operand:QI 2 &quot;register_operand&quot; &quot;r&quot;))</span>
<span class="lineNum">   13818 </span><span class="lineCov">       8347 :             (match_operand:SWI48 3 &quot;const_int_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">   13819 </span><span class="lineCov">       8347 :           (const_int 0)))</span>
<span class="lineNum">   13820 </span><span class="lineCov">      54341 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13821 </span><span class="lineCov">      46877 :   &quot;TARGET_BMI2 &amp;&amp; INTVAL (operands[3]) == &lt;MODE_SIZE&gt; * BITS_PER_UNIT&quot;</span>
<span class="lineNum">   13822 </span><span class="lineCov">        885 :   &quot;bzhi\t{%&lt;k&gt;2, %1, %0|%0, %1, %&lt;k&gt;2}&quot;</span>
<span class="lineNum">   13823 </span><span class="lineCov">      47756 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13824 </span><span class="lineCov">      54333 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   13825 </span><span class="lineCov">      47761 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13826 </span><span class="lineCov">      46880 : </span>
<span class="lineNum">   13827 </span><span class="lineCov">      46885 : (define_insn &quot;*bmi2_bzhi_&lt;mode&gt;3_1_ccz&quot;</span>
<span class="lineNum">   13828 </span><span class="lineCov">        885 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">   13829 </span><span class="lineCov">      47756 :         (compare:CCZ</span>
<span class="lineNum">   13830 </span><span class="lineNoCov">          0 :           (zero_extract:SWI48</span>
<span class="lineNum">   13831 </span><span class="lineNoCov">          0 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13832 </span><span class="lineCov">      47996 :             (umin:SWI48</span>
<span class="lineNum">   13833 </span><span class="lineCov">      61808 :               (zero_extend:SWI48 (match_operand:QI 2 &quot;register_operand&quot; &quot;r&quot;))</span>
<span class="lineNum">   13834 </span><span class="lineCov">      61808 :               (match_operand:SWI48 3 &quot;const_int_operand&quot; &quot;n&quot;))</span>
<span class="lineNum">   13835 </span><span class="lineNoCov">          0 :             (const_int 0))</span>
<span class="lineNum">   13836 </span><span class="lineCov">      61808 :         (const_int 0)))</span>
<span class="lineNum">   13837 </span><span class="lineCov">      14693 :    (clobber (match_scratch:SWI48 0 &quot;=r&quot;))]</span>
<span class="lineNum">   13838 </span><span class="lineCov">      61809 :   &quot;TARGET_BMI2 &amp;&amp; INTVAL (operands[3]) == &lt;MODE_SIZE&gt; * BITS_PER_UNIT&quot;</span>
<span class="lineNum">   13839 </span><span class="lineCov">      61808 :   &quot;bzhi\t{%&lt;k&gt;2, %1, %0|%0, %1, %&lt;k&gt;2}&quot;</span>
<span class="lineNum">   13840 </span><span class="lineCov">      47116 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13841 </span><span class="lineCov">          1 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   13842 </span><span class="lineCov">      47164 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13843 </span><span class="lineCov">      61759 : </span>
<span class="lineNum">   13844 </span><span class="lineCov">      47411 : (define_insn &quot;bmi2_pdep_&lt;mode&gt;3&quot;</span>
<span class="lineNum">   13845 </span><span class="lineCov">      47115 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13846 </span><span class="lineCov">      47115 :         (unspec:SWI48 [(match_operand:SWI48 1 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   13847 </span><span class="lineCov">      62055 :                        (match_operand:SWI48 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)]</span>
<span class="lineNum">   13848 </span><span class="lineCov">      47456 :                        UNSPEC_PDEP))]</span>
<span class="lineNum">   13849 </span><span class="lineCov">      62079 :   &quot;TARGET_BMI2&quot;</span>
<span class="lineNum">   13850 </span><span class="lineCov">      14940 :   &quot;pdep\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13851 </span><span class="lineCov">      61223 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13852 </span><span class="lineCov">         26 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   13853 </span><span class="lineCov">      47116 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13854 </span><span class="lineCov">         26 : </span>
<span class="lineNum">   13855 </span><span class="lineCov">      47090 : (define_insn &quot;bmi2_pext_&lt;mode&gt;3&quot;</span>
<span class="lineNum">   13856 </span><span class="lineCov">     147121 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13857 </span><span class="lineCov">     147135 :         (unspec:SWI48 [(match_operand:SWI48 1 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   13858 </span><span class="lineCov">     100046 :                        (match_operand:SWI48 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)]</span>
<span class="lineNum">   13859 </span><span class="lineCov">      47089 :                        UNSPEC_PEXT))]</span>
<span class="lineNum">   13860 </span><span class="lineCov">      47114 :   &quot;TARGET_BMI2&quot;</span>
<span class="lineNum">   13861 </span><span class="lineCov">     100582 :   &quot;pext\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   13862 </span><span class="lineCov">     147194 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13863 </span><span class="lineCov">     147194 :    (set_attr &quot;prefix&quot; &quot;vex&quot;)</span>
<span class="lineNum">   13864 </span><span class="lineCov">     100075 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13865 </span><span class="lineCov">     146921 : </span>
<span class="lineNum">   13866 </span><span class="lineCov">      46849 : ;; TBM instructions.</span>
<span class="lineNum">   13867 </span><span class="lineCov">     100046 : (define_insn &quot;tbm_bextri_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13868 </span><span class="lineCov">      47124 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13869 </span><span class="lineCov">     100216 :         (zero_extract:SWI48</span>
<span class="lineNum">   13870 </span><span class="lineCov">     146979 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13871 </span><span class="lineCov">     147426 :           (match_operand 2 &quot;const_0_to_255_operand&quot; &quot;N&quot;)</span>
<span class="lineNum">   13872 </span><span class="lineCov">        445 :           (match_operand 3 &quot;const_0_to_255_operand&quot; &quot;N&quot;)))</span>
<span class="lineNum">   13873 </span><span class="lineCov">        359 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13874 </span><span class="lineCov">     179210 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13875 </span><span class="lineCov">     154764 : {</span>
<span class="lineNum">   13876 </span><span class="lineCov">     147071 :   operands[2] = GEN_INT (INTVAL (operands[2]) &lt;&lt; 8 | INTVAL (operands[3]));</span>
<span class="lineNum">   13877 </span><span class="lineCov">        280 :   return &quot;bextr\t{%2, %1, %0|%0, %1, %2}&quot;;</span>
<span class="lineNum">   13878 </span><span class="lineCov">       7769 : }</span>
<span class="lineNum">   13879 </span><span class="lineCov">     154666 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<a name="13880"><span class="lineNum">   13880 </span><span class="lineCov">     176295 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span></a>
<span class="lineNum">   13881 </span><span class="lineCov">     100050 : </span>
<span class="lineNum">   13882 </span><span class="lineCov">     146935 : (define_insn &quot;*tbm_blcfill_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13883 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13884 </span><span class="lineCov">     100055 :         (and:SWI48</span>
<span class="lineNum">   13885 </span><span class="lineCov">          9 :           (plus:SWI48</span>
<span class="lineNum">   13886 </span><span class="lineCov">      46864 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13887 </span><span class="lineCov">     100046 :             (const_int 1))</span>
<span class="lineNum">   13888 </span><span class="lineCov">     146908 :           (match_dup 1)))</span>
<span class="lineNum">   13889 </span><span class="lineCov">     100046 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13890 </span><span class="lineCov">         21 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13891 </span><span class="lineCov">     100053 :    &quot;blcfill\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13892 </span><span class="lineCov">     100046 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13893 </span><span class="lineCov">     100132 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13894 </span><span class="lineCov">        118 : </span>
<span class="lineNum">   13895 </span><span class="lineCov">     146925 : (define_insn &quot;*tbm_blci_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13896 </span><span class="lineCov">     100102 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13897 </span><span class="lineCov">     146895 :         (ior:SWI48</span>
<span class="lineNum">   13898 </span><span class="lineCov">     146895 :           (not:SWI48</span>
<span class="lineNum">   13899 </span><span class="lineCov">     146895 :             (plus:SWI48</span>
<span class="lineNum">   13900 </span><span class="lineCov">         86 :               (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13901 </span><span class="lineCov">     100046 :               (const_int 1)))</span>
<span class="lineNum">   13902 </span><span class="lineCov">     146895 :           (match_dup 1)))</span>
<span class="lineNum">   13903 </span><span class="lineCov">     147403 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13904 </span><span class="lineCov">     100052 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13905 </span><span class="lineCov">     100046 :    &quot;blci\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13906 </span><span class="lineCov">     100046 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13907 </span><span class="lineCov">     147403 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13908 </span><span class="lineCov">     147409 : </span>
<span class="lineNum">   13909 </span><span class="lineCov">     147463 : (define_insn &quot;*tbm_blcic_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13910 </span><span class="lineCov">     147463 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13911 </span><span class="lineCov">     100052 :         (and:SWI48</span>
<span class="lineNum">   13912 </span><span class="lineCov">     147463 :           (plus:SWI48</span>
<span class="lineNum">   13913 </span><span class="lineCov">     147463 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13914 </span><span class="lineCov">     147469 :             (const_int 1))</span>
<span class="lineNum">   13915 </span><span class="lineCov">     147457 :           (not:SWI48</span>
<span class="lineNum">   13916 </span><span class="lineCov">     147457 :             (match_dup 1))))</span>
<span class="lineNum">   13917 </span><span class="lineCov">     147457 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13918 </span><span class="lineCov">      47417 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13919 </span><span class="lineCov">     147457 :    &quot;blcic\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13920 </span><span class="lineCov">     147457 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13921 </span><span class="lineCov">     147457 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13922 </span><span class="lineCov">     100106 : </span>
<span class="lineNum">   13923 </span><span class="lineCov">     147409 : (define_insn &quot;*tbm_blcmsk_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13924 </span><span class="lineCov">     147403 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13925 </span><span class="lineCov">     147403 :         (xor:SWI48</span>
<span class="lineNum">   13926 </span><span class="lineCov">     100053 :           (plus:SWI48</span>
<span class="lineNum">   13927 </span><span class="lineCov">     147403 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13928 </span><span class="lineCov">     148293 :             (const_int 1))</span>
<span class="lineNum">   13929 </span><span class="lineCov">     147678 :           (match_dup 1)))</span>
<span class="lineNum">   13930 </span><span class="lineCov">     147403 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13931 </span><span class="lineCov">     147413 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13932 </span><span class="lineCov">     100054 :    &quot;blcmsk\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13933 </span><span class="lineCov">      47357 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13934 </span><span class="lineCov">      50029 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13935 </span><span class="lineCov">     147397 : </span>
<span class="lineNum">   13936 </span><span class="lineCov">     148274 : (define_insn &quot;*tbm_blcs_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13937 </span><span class="lineCov">     148276 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13938 </span><span class="lineCov">     149156 :         (ior:SWI48</span>
<span class="lineNum">   13939 </span><span class="lineCov">      48245 :           (plus:SWI48</span>
<span class="lineNum">   13940 </span><span class="lineCov">     149152 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13941 </span><span class="lineCov">     149152 :             (const_int 1))</span>
<span class="lineNum">   13942 </span><span class="lineCov">     149152 :           (match_dup 1)))</span>
<span class="lineNum">   13943 </span><span class="lineCov">     149152 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13944 </span><span class="lineCov">     148272 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13945 </span><span class="lineCov">      48245 :    &quot;blcs\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13946 </span><span class="lineCov">     148266 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13947 </span><span class="lineCov">     148266 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13948 </span><span class="lineCov">     148272 : </span>
<span class="lineNum">   13949 </span><span class="lineCov">      47363 : (define_insn &quot;*tbm_blsfill_&lt;mode&gt;&quot;</span>
<a name="13950"><span class="lineNum">   13950 </span><span class="lineCov">      47357 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span></a>
<span class="lineNum">   13951 </span><span class="lineCov">     148266 :         (ior:SWI48</span>
<span class="lineNum">   13952 </span><span class="lineCov">     148268 :           (plus:SWI48</span>
<span class="lineNum">   13953 </span><span class="lineCov">     101795 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13954 </span><span class="lineCov">     148266 :             (const_int -1))</span>
<span class="lineNum">   13955 </span><span class="lineCov">     148268 :           (match_dup 1)))</span>
<span class="lineNum">   13956 </span><span class="lineCov">      47359 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13957 </span><span class="lineCov">     100924 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13958 </span><span class="lineCov">     148268 :    &quot;blsfill\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13959 </span><span class="lineCov">     148268 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13960 </span><span class="lineCov">     149152 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13961 </span><span class="lineCov">        924 : </span>
<span class="lineNum">   13962 </span><span class="lineCov">      48281 : (define_insn &quot;*tbm_blsic_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13963 </span><span class="lineCov">     148332 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13964 </span><span class="lineCov">     148266 :         (ior:SWI48</span>
<span class="lineNum">   13965 </span><span class="lineCov">     148266 :           (plus:SWI48</span>
<span class="lineNum">   13966 </span><span class="lineCov">      47357 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13967 </span><span class="lineCov">     101524 :             (const_int -1))</span>
<span class="lineNum">   13968 </span><span class="lineCov">     148267 :           (not:SWI48</span>
<span class="lineNum">   13969 </span><span class="lineCov">     148268 :             (match_dup 1))))</span>
<span class="lineNum">   13970 </span><span class="lineCov">     148268 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13971 </span><span class="lineCov">     148890 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13972 </span><span class="lineCov">      47972 :    &quot;blsic\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13973 </span><span class="lineCov">     148267 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13974 </span><span class="lineCov">     100909 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13975 </span><span class="lineCov">     148273 : </span>
<span class="lineNum">   13976 </span><span class="lineCov">      47978 : (define_insn &quot;*tbm_t1mskc_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13977 </span><span class="lineCov">      47361 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13978 </span><span class="lineCov">     148266 :         (ior:SWI48</span>
<span class="lineNum">   13979 </span><span class="lineCov">     148270 :           (plus:SWI48</span>
<span class="lineNum">   13980 </span><span class="lineCov">     100913 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13981 </span><span class="lineCov">     148270 :             (const_int 1))</span>
<span class="lineNum">   13982 </span><span class="lineCov">     148372 :           (not:SWI48</span>
<span class="lineNum">   13983 </span><span class="lineCov">      47459 :             (match_dup 1))))</span>
<span class="lineNum">   13984 </span><span class="lineCov">     148372 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13985 </span><span class="lineCov">     148374 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   13986 </span><span class="lineCov">     148368 :    &quot;t1mskc\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   13987 </span><span class="lineCov">     148368 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   13988 </span><span class="lineCov">     148368 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   13989 </span><span class="lineCov">     148374 : </span>
<span class="lineNum">   13990 </span><span class="lineCov">      47465 : (define_insn &quot;*tbm_tzmsk_&lt;mode&gt;&quot;</span>
<span class="lineNum">   13991 </span><span class="lineCov">      47459 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   13992 </span><span class="lineCov">     148368 :         (and:SWI48</span>
<span class="lineNum">   13993 </span><span class="lineCov">     148368 :           (plus:SWI48</span>
<span class="lineNum">   13994 </span><span class="lineCov">     148368 :             (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   13995 </span><span class="lineCov">     148368 :             (const_int -1))</span>
<span class="lineNum">   13996 </span><span class="lineCov">     148368 :           (not:SWI48</span>
<span class="lineNum">   13997 </span><span class="lineCov">      47459 :             (match_dup 1))))</span>
<span class="lineNum">   13998 </span><span class="lineCov">      47459 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   13999 </span><span class="lineCov">     148374 :    &quot;TARGET_TBM&quot;</span>
<span class="lineNum">   14000 </span><span class="lineCov">     146659 :    &quot;tzmsk\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   14001 </span><span class="lineCov">      49168 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   14002 </span><span class="lineCov">      47459 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14003 </span><span class="lineCov">      85529 : </span>
<span class="lineNum">   14004 </span><span class="lineCov">      47465 : (define_insn_and_split &quot;popcount&lt;mode&gt;2&quot;</span>
<span class="lineNum">   14005 </span><span class="lineCov">      85517 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14006 </span><span class="lineCov">      85523 :         (popcount:SWI48</span>
<span class="lineNum">   14007 </span><span class="lineCov">      85523 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   14008 </span><span class="lineCov">      47465 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14009 </span><span class="lineCov">      85635 :   &quot;TARGET_POPCNT&quot;</span>
<span class="lineNum">   14010 </span><span class="lineCov">      85565 : {</span>
<span class="lineNum">   14011 </span><span class="lineCov">      85524 : #if TARGET_MACHO</span>
<span class="lineNum">   14012 </span><span class="lineCov">      83815 :   return &quot;popcnt\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   14013 </span><span class="lineCov">      49198 : #else</span>
<span class="lineNum">   14014 </span><span class="lineCov">      47531 :   return &quot;popcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   14015 </span><span class="lineCov">      49212 : #endif</span>
<span class="lineNum">   14016 </span><span class="lineCov">      83718 : }</span>
<span class="lineNum">   14017 </span><span class="lineCov">      47602 :   &quot;&amp;&amp; TARGET_AVOID_FALSE_DEP_FOR_BMI &amp;&amp; epilogue_completed</span>
<a name="14018"><span class="lineNum">   14018 </span><span class="lineCov">      49350 :    &amp;&amp; optimize_function_for_speed_p (cfun)</span></a>
<span class="lineNum">   14019 </span><span class="lineCov">      49350 :    &amp;&amp; !reg_mentioned_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">   14020 </span><span class="lineCov">      83546 :   [(parallel</span>
<span class="lineNum">   14021 </span><span class="lineCov">      49344 :     [(set (match_dup 0)</span>
<span class="lineNum">   14022 </span><span class="lineCov">      49344 :           (popcount:SWI48 (match_dup 1)))</span>
<span class="lineNum">   14023 </span><span class="lineCov">      51707 :      (unspec [(match_dup 0)] UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   14024 </span><span class="lineCov">      56386 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   14025 </span><span class="lineCov">      49338 :   &quot;ix86_expand_clear (operands[0]);&quot;</span>
<span class="lineNum">   14026 </span><span class="lineCov">      47459 :   [(set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   14027 </span><span class="lineCov">      47466 :    (set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   14028 </span><span class="lineCov">      47466 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14029 </span><span class="lineCov">     171915 : </span>
<span class="lineNum">   14030 </span><span class="lineCov">     176023 : ; False dependency happens when destination is only updated by tzcnt,</span>
<span class="lineNum">   14031 </span><span class="lineCov">     171879 : ; lzcnt or popcnt.  There is no false dependency when destination is</span>
<span class="lineNum">   14032 </span><span class="lineCov">      47469 : ; also used in source.</span>
<span class="lineNum">   14033 </span><span class="lineCov">     171918 : (define_insn &quot;*popcount&lt;mode&gt;2_falsedep&quot;</span>
<span class="lineNum">   14034 </span><span class="lineCov">     170039 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14035 </span><span class="lineCov">     170039 :         (popcount:SWI48</span>
<span class="lineNum">   14036 </span><span class="lineCov">      49338 :           (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   14037 </span><span class="lineCov">      49341 :    (unspec [(match_operand:SWI48 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   14038 </span><span class="lineCov">      49367 :            UNSPEC_INSN_FALSE_DEP)</span>
<span class="lineNum">   14039 </span><span class="lineCov">     112752 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14040 </span><span class="lineCov">      49368 :   &quot;TARGET_POPCNT&quot;</span>
<span class="lineNum">   14041 </span><span class="lineCov">      49344 : {</span>
<span class="lineNum">   14042 </span><span class="lineCov">      49338 : #if TARGET_MACHO</span>
<span class="lineNum">   14043 </span><span class="lineCov">      47459 :   return &quot;popcnt\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   14044 </span><span class="lineCov">      49343 : #else</span>
<span class="lineNum">   14045 </span><span class="lineCov">     157860 :   return &quot;popcnt{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   14046 </span><span class="lineCov">     159689 : #endif</span>
<span class="lineNum">   14047 </span><span class="lineCov">     159689 : }</span>
<a name="14048"><span class="lineNum">   14048 </span><span class="lineCov">     127920 :   [(set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span></a>
<a name="14049"><span class="lineNum">   14049 </span><span class="lineCov">      47459 :    (set_attr &quot;type&quot; &quot;bitmanip&quot;)</span></a>
<span class="lineNum">   14050 </span><span class="lineCov">     127920 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14051 </span><span class="lineCov">     238277 : </span>
<span class="lineNum">   14052 </span><span class="lineCov">     127920 : (define_insn_and_split &quot;*popcounthi2_1&quot;</span>
<span class="lineNum">   14053 </span><span class="lineCov">     127924 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14054 </span><span class="lineCov">     127920 :         (popcount:SI</span>
<span class="lineNum">   14055 </span><span class="lineCov">     127920 :           (zero_extend:SI (match_operand:HI 1 &quot;nonimmediate_operand&quot;))))</span>
<span class="lineNum">   14056 </span><span class="lineCov">     127920 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14057 </span><span class="lineCov">     127926 :   &quot;TARGET_POPCNT</span>
<span class="lineNum">   14058 </span><span class="lineCov">     127922 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   14059 </span><span class="lineCov">     127932 :   &quot;#&quot;</span>
<span class="lineNum">   14060 </span><span class="lineCov">     127920 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   14061 </span><span class="lineCov">     127920 :   [(const_int 0)]</span>
<span class="lineNum">   14062 </span><span class="lineCov">      80564 : {</span>
<span class="lineNum">   14063 </span><span class="lineCov">     127818 :   rtx tmp = gen_reg_rtx (HImode);</span>
<span class="lineNum">   14064 </span><span class="lineCov">     127818 : </span>
<span class="lineNum">   14065 </span><span class="lineCov">     127818 :   emit_insn (gen_popcounthi2 (tmp, operands[1]));</span>
<a name="14066"><span class="lineNum">   14066 </span><span class="lineCov">      80461 :   emit_insn (gen_zero_extendhisi2 (operands[0], tmp));</span></a>
<a name="14067"><span class="lineNum">   14067 </span><span class="lineCov">     127818 :   DONE;</span></a>
<span class="lineNum">   14068 </span><span class="lineCov">    2399593 : })</span>
<span class="lineNum">   14069 </span><span class="lineCov">    5759941 : </span>
<span class="lineNum">   14070 </span><span class="lineCov">      80461 : (define_insn &quot;popcounthi2&quot;</span>
<span class="lineNum">   14071 </span><span class="lineCov">     127818 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14072 </span><span class="lineCov">     127850 :         (popcount:HI</span>
<span class="lineNum">   14073 </span><span class="lineCov">    1264012 :           (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)))</span>
<span class="lineNum">   14074 </span><span class="lineCov">   28338691 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14075 </span><span class="lineCov">     127819 :   &quot;TARGET_POPCNT&quot;</span>
<span class="lineNum">   14076 </span><span class="lineCov">     249358 : {</span>
<span class="lineNum">   14077 </span><span class="lineCov">   28338691 : #if TARGET_MACHO</span>
<span class="lineNum">   14078 </span><span class="lineCov">     127818 :   return &quot;popcnt\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   14079 </span><span class="lineCov">    8031821 : #else</span>
<span class="lineNum">   14080 </span><span class="lineCov">   20434899 :   return &quot;popcnt{w}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   14081 </span><span class="lineCov">   20434898 : #endif</span>
<span class="lineNum">   14082 </span><span class="lineCov">    7122050 : }</span>
<span class="lineNum">   14083 </span><span class="lineCov">     137366 :   [(set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   14084 </span><span class="lineCov">    1488030 :    (set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   14085 </span><span class="lineCov">   19635844 :    (set_attr &quot;mode&quot; &quot;HI&quot;)])</span>
<span class="lineNum">   14086 </span><span class="lineCov">    1487928 : </span>
<span class="lineNum">   14087 </span><span class="lineCov">     127818 : (define_expand &quot;bswapdi2&quot;</span>
<span class="lineNum">   14088 </span><span class="lineCov">   19301849 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14089 </span><span class="lineCov">      80467 :         (bswap:DI (match_operand:DI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   14090 </span><span class="lineCov">    5777757 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   14091 </span><span class="lineCov">    5777757 : {</span>
<span class="lineNum">   14092 </span><span class="lineCov">     153180 :   if (!TARGET_MOVBE)</span>
<span class="lineNum">   14093 </span><span class="lineCov">    5752395 :     operands[1] = force_reg (DImode, operands[1]);</span>
<span class="lineNum">   14094 </span><span class="lineCov">    5777730 : })</span>
<span class="lineNum">   14095 </span><span class="lineCov">    5730373 : </span>
<span class="lineNum">   14096 </span><span class="lineCov">     153153 : (define_expand &quot;bswapsi2&quot;</span>
<span class="lineNum">   14097 </span><span class="lineCov">     153153 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14098 </span><span class="lineCov">    5752406 :         (bswap:SI (match_operand:SI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   14099 </span><span class="lineCov">    5752406 :   &quot;&quot;</span>
<span class="lineNum">   14100 </span><span class="lineCov">     127829 : {</span>
<span class="lineNum">   14101 </span><span class="lineCov">    4897145 :   if (TARGET_MOVBE)</span>
<span class="lineNum">   14102 </span><span class="lineCov">     127659 :     ;</span>
<span class="lineNum">   14103 </span><span class="lineCov">     128123 :   else if (TARGET_BSWAP)</span>
<span class="lineNum">   14104 </span><span class="lineCov">     128123 :     operands[1] = force_reg (SImode, operands[1]);</span>
<span class="lineNum">   14105 </span><span class="lineCov">      47832 :   else</span>
<span class="lineNum">   14106 </span><span class="lineCov">     127659 :     {</span>
<a name="14107"><span class="lineNum">   14107 </span><span class="lineCov">     128006 :       rtx x = operands[0];</span></a>
<span class="lineNum">   14108 </span><span class="lineCov">      80649 : </span>
<span class="lineNum">   14109 </span><span class="lineCov">      48242 :       emit_move_insn (x, operands[1]);</span>
<span class="lineNum">   14110 </span><span class="lineCov">     127648 :       emit_insn (gen_bswaphi_lowpart (gen_lowpart (HImode, x)));</span>
<span class="lineNum">   14111 </span><span class="lineCov">     127648 :       emit_insn (gen_rotlsi3 (x, x, GEN_INT (16)));</span>
<span class="lineNum">   14112 </span><span class="lineCov">      80291 :       emit_insn (gen_bswaphi_lowpart (gen_lowpart (HImode, x)));</span>
<span class="lineNum">   14113 </span><span class="lineCov">     127648 :       DONE;</span>
<span class="lineNum">   14114 </span><span class="lineCov">     127648 :     }</span>
<span class="lineNum">   14115 </span><span class="lineCov">      47357 : })</span>
<span class="lineNum">   14116 </span><span class="lineCov">     127648 : </span>
<span class="lineNum">   14117 </span><span class="lineCov">     127648 : (define_insn &quot;*bswap&lt;mode&gt;2_movbe&quot;</span>
<span class="lineNum">   14118 </span><span class="lineCov">      80520 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot; &quot;=r,r,m&quot;)</span>
<span class="lineNum">   14119 </span><span class="lineCov">     127877 :         (bswap:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot; &quot;0,m,r&quot;)))]</span>
<span class="lineNum">   14120 </span><span class="lineCov">     135301 :   &quot;TARGET_MOVBE</span>
<span class="lineNum">   14121 </span><span class="lineCov">     127987 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   14122 </span><span class="lineCov">      80618 :   &quot;@</span>
<span class="lineNum">   14123 </span><span class="lineCov">      97324 :     bswap\t%0</span>
<span class="lineNum">   14124 </span><span class="lineCov">     134754 :     movbe{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14125 </span><span class="lineCov">     136230 :     movbe{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   14126 </span><span class="lineCov">     127877 :   [(set_attr &quot;type&quot; &quot;bitmanip,imov,imov&quot;)</span>
<span class="lineNum">   14127 </span><span class="lineCov">      80618 :    (set_attr &quot;modrm&quot; &quot;0,1,1&quot;)</span>
<span class="lineNum">   14128 </span><span class="lineCov">     127877 :    (set_attr &quot;prefix_0f&quot; &quot;*,1,1&quot;)</span>
<span class="lineNum">   14129 </span><span class="lineCov">     127877 :    (set_attr &quot;prefix_extra&quot; &quot;*,1,1&quot;)</span>
<span class="lineNum">   14130 </span><span class="lineCov">      47586 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14131 </span><span class="lineCov">      80291 : </span>
<span class="lineNum">   14132 </span><span class="lineCov">     127650 : (define_insn &quot;*bswap&lt;mode&gt;2&quot;</span>
<span class="lineNum">   14133 </span><span class="lineCov">     127650 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14134 </span><span class="lineCov">     127650 :         (bswap:SWI48 (match_operand:SWI48 1 &quot;register_operand&quot; &quot;0&quot;)))]</span>
<span class="lineNum">   14135 </span><span class="lineCov">     131770 :   &quot;TARGET_BSWAP&quot;</span>
<span class="lineNum">   14136 </span><span class="lineCov">     132457 :   &quot;bswap\t%0&quot;</span>
<span class="lineNum">   14137 </span><span class="lineCov">      80293 :   [(set_attr &quot;type&quot; &quot;bitmanip&quot;)</span>
<span class="lineNum">   14138 </span><span class="lineCov">     127650 :    (set_attr &quot;modrm&quot; &quot;0&quot;)</span>
<span class="lineNum">   14139 </span><span class="lineCov">     128728 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14140 </span><span class="lineCov">     128728 : </span>
<span class="lineNum">   14141 </span><span class="lineCov">     127650 : (define_expand &quot;bswaphi2&quot;</span>
<span class="lineNum">   14142 </span><span class="lineCov">      81371 :   [(set (match_operand:HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14143 </span><span class="lineCov">     128728 :         (bswap:HI (match_operand:HI 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   14144 </span><span class="lineCov">     129732 :   &quot;TARGET_MOVBE&quot;)</span>
<span class="lineNum">   14145 </span><span class="lineCov">     127650 : </span>
<span class="lineNum">   14146 </span><span class="lineCov">      80293 : (define_insn &quot;*bswaphi2_movbe&quot;</span>
<span class="lineNum">   14147 </span><span class="lineCov">      48234 :   [(set (match_operand:HI 0 &quot;nonimmediate_operand&quot; &quot;=Q,r,m&quot;)</span>
<span class="lineNum">   14148 </span><span class="lineCov">     126773 :         (bswap:HI (match_operand:HI 1 &quot;nonimmediate_operand&quot; &quot;0,m,r&quot;)))]</span>
<span class="lineNum">   14149 </span><span class="lineCov">     126955 :   &quot;TARGET_MOVBE</span>
<span class="lineNum">   14150 </span><span class="lineCov">     126953 :    &amp;&amp; !(MEM_P (operands[0]) &amp;&amp; MEM_P (operands[1]))&quot;</span>
<span class="lineNum">   14151 </span><span class="lineCov">     126952 :   &quot;@</span>
<span class="lineNum">   14152 </span><span class="lineCov">      79595 :     xchg{b}\t{%h0, %b0|%b0, %h0}</span>
<span class="lineNum">   14153 </span><span class="lineCov">     126952 :     movbe{w}\t{%1, %0|%0, %1}</span>
<span class="lineNum">   14154 </span><span class="lineCov">     126952 :     movbe{w}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   14155 </span><span class="lineCov">     127102 :   [(set_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">   14156 </span><span class="lineCov">     127102 :    (set_attr &quot;modrm&quot; &quot;*,1,1&quot;)</span>
<span class="lineNum">   14157 </span><span class="lineCov">     127131 :    (set_attr &quot;prefix_0f&quot; &quot;*,1,1&quot;)</span>
<span class="lineNum">   14158 </span><span class="lineCov">     127102 :    (set_attr &quot;prefix_extra&quot; &quot;*,1,1&quot;)</span>
<span class="lineNum">   14159 </span><span class="lineCov">     127102 :    (set_attr &quot;pent_pair&quot; &quot;np,*,*&quot;)</span>
<span class="lineNum">   14160 </span><span class="lineCov">     127154 :    (set_attr &quot;athlon_decode&quot; &quot;vector,*,*&quot;)</span>
<span class="lineNum">   14161 </span><span class="lineCov">     127154 :    (set_attr &quot;amdfam10_decode&quot; &quot;double,*,*&quot;)</span>
<span class="lineNum">   14162 </span><span class="lineCov">     127154 :    (set_attr &quot;bdver1_decode&quot; &quot;double,*,*&quot;)</span>
<span class="lineNum">   14163 </span><span class="lineCov">     127154 :    (set_attr &quot;mode&quot; &quot;QI,HI,HI&quot;)])</span>
<span class="lineNum">   14164 </span><span class="lineCov">     127154 : </span>
<a name="14165"><span class="lineNum">   14165 </span><span class="lineCov">     127154 : (define_peephole2</span></a>
<span class="lineNum">   14166 </span><span class="lineCov">     127154 :   [(set (match_operand:HI 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   14167 </span><span class="lineCov">     127154 :         (bswap:HI (match_dup 0)))]</span>
<span class="lineNum">   14168 </span><span class="lineCov">     127102 :   &quot;TARGET_MOVBE</span>
<span class="lineNum">   14169 </span><span class="lineCov">     127154 :    &amp;&amp; !(TARGET_USE_XCHGB || optimize_function_for_size_p (cfun))</span>
<span class="lineNum">   14170 </span><span class="lineCov">     127102 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   14171 </span><span class="lineCov">     127103 :   [(parallel [(set (match_dup 0) (rotate:HI (match_dup 0) (const_int 8)))</span>
<span class="lineNum">   14172 </span><span class="lineCov">     127102 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   14173 </span><span class="lineCov">     127102 : </span>
<span class="lineNum">   14174 </span><span class="lineCov">     127102 : (define_insn &quot;bswaphi_lowpart&quot;</span>
<span class="lineNum">   14175 </span><span class="lineCov">    2900956 :   [(set (strict_low_part (match_operand:HI 0 &quot;register_operand&quot; &quot;+Q,r&quot;))</span>
<span class="lineNum">   14176 </span><span class="lineCov">    2900956 :         (bswap:HI (match_dup 0)))</span>
<span class="lineNum">   14177 </span><span class="lineCov">    2900956 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14178 </span><span class="lineCov">     127565 :   &quot;&quot;</span>
<span class="lineNum">   14179 </span><span class="lineCov">    2900493 :   &quot;@</span>
<span class="lineNum">   14180 </span><span class="lineCov">   12395326 :     xchg{b}\t{%h0, %b0|%b0, %h0}</span>
<span class="lineNum">   14181 </span><span class="lineCov">   12525963 :     rol{w}\t{$8, %0|%0, 8}&quot;</span>
<span class="lineNum">   14182 </span><span class="lineCov">   12395378 :   [(set (attr &quot;preferred_for_size&quot;)</span>
<span class="lineNum">   14183 </span><span class="lineCov">   12395378 :      (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   14184 </span><span class="lineCov">     127805 :               (symbol_ref &quot;true&quot;)]</span>
<span class="lineNum">   14185 </span><span class="lineCov">     127805 :            (symbol_ref &quot;false&quot;)))</span>
<span class="lineNum">   14186 </span><span class="lineCov">     127805 :    (set (attr &quot;preferred_for_speed&quot;)</span>
<span class="lineNum">   14187 </span><span class="lineCov">     132530 :      (cond [(eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   14188 </span><span class="lineCov">     132553 :               (symbol_ref &quot;TARGET_USE_XCHGB&quot;)]</span>
<span class="lineNum">   14189 </span><span class="lineCov">     132531 :            (symbol_ref &quot;!TARGET_USE_XCHGB&quot;)))</span>
<span class="lineNum">   14190 </span><span class="lineCov">     132530 :    (set_attr &quot;length&quot; &quot;2,4&quot;)</span>
<span class="lineNum">   14191 </span><span class="lineCov">     132531 :    (set_attr &quot;mode&quot; &quot;QI,HI&quot;)])</span>
<span class="lineNum">   14192 </span><span class="lineCov">     132554 : </span>
<span class="lineNum">   14193 </span><span class="lineCov">     127126 : (define_expand &quot;paritydi2&quot;</span>
<span class="lineNum">   14194 </span><span class="lineCov">     128362 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14195 </span><span class="lineCov">     128338 :         (parity:DI (match_operand:DI 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   14196 </span><span class="lineCov">     128329 :   &quot;! TARGET_POPCNT&quot;</span>
<span class="lineNum">   14197 </span><span class="lineCov">     128351 : {</span>
<span class="lineNum">   14198 </span><span class="lineCov">     128361 :   rtx scratch = gen_reg_rtx (QImode);</span>
<span class="lineNum">   14199 </span><span class="lineCov">     127125 : </span>
<span class="lineNum">   14200 </span><span class="lineCov">     127102 :   emit_insn (gen_paritydi2_cmp (NULL_RTX, NULL_RTX,</span>
<span class="lineNum">   14201 </span><span class="lineCov">     127102 :                                 NULL_RTX, operands[1]));</span>
<span class="lineNum">   14202 </span><span class="lineCov">     127102 : </span>
<span class="lineNum">   14203 </span><span class="lineCov">     127102 :   ix86_expand_setcc (scratch, ORDERED,</span>
<span class="lineNum">   14204 </span><span class="lineCov">     127102 :                      gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">   14205 </span><span class="lineCov">     127102 : </span>
<span class="lineNum">   14206 </span><span class="lineCov">     127102 :   if (TARGET_64BIT)</span>
<span class="lineNum">   14207 </span><span class="lineCov">     127102 :     emit_insn (gen_zero_extendqidi2 (operands[0], scratch));</span>
<span class="lineNum">   14208 </span><span class="lineCov">     127102 :   else</span>
<span class="lineNum">   14209 </span><span class="lineCov">     127102 :     {</span>
<span class="lineNum">   14210 </span><span class="lineCov">     126364 :       rtx tmp = gen_reg_rtx (SImode);</span>
<span class="lineNum">   14211 </span><span class="lineCov">      80333 : </span>
<span class="lineNum">   14212 </span><span class="lineCov">     145807 :       emit_insn (gen_zero_extendqisi2 (tmp, scratch));</span>
<span class="lineNum">   14213 </span><span class="lineCov">     145807 :       emit_insn (gen_zero_extendsidi2 (operands[0], tmp));</span>
<span class="lineNum">   14214 </span><span class="lineCov">     145807 :     }</span>
<span class="lineNum">   14215 </span><span class="lineCov">     145807 :   DONE;</span>
<span class="lineNum">   14216 </span><span class="lineCov">     145807 : })</span>
<span class="lineNum">   14217 </span><span class="lineCov">     145807 : </span>
<span class="lineNum">   14218 </span><span class="lineCov">     145807 : (define_expand &quot;paritysi2&quot;</span>
<span class="lineNum">   14219 </span><span class="lineCov">     145807 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14220 </span><span class="lineCov">     145807 :         (parity:SI (match_operand:SI 1 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   14221 </span><span class="lineCov">     145807 :   &quot;! TARGET_POPCNT&quot;</span>
<span class="lineNum">   14222 </span><span class="lineCov">     145807 : {</span>
<span class="lineNum">   14223 </span><span class="lineCov">     145807 :   rtx scratch = gen_reg_rtx (QImode);</span>
<span class="lineNum">   14224 </span><span class="lineCov">     145807 : </span>
<span class="lineNum">   14225 </span><span class="lineCov">     145807 :   emit_insn (gen_paritysi2_cmp (NULL_RTX, NULL_RTX, operands[1]));</span>
<span class="lineNum">   14226 </span><span class="lineCov">     145807 : </span>
<span class="lineNum">   14227 </span><span class="lineCov">     145807 :   ix86_expand_setcc (scratch, ORDERED,</span>
<span class="lineNum">   14228 </span><span class="lineCov">     145807 :                      gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">   14229 </span><span class="lineCov">      66391 : </span>
<span class="lineNum">   14230 </span><span class="lineCov">     145628 :   emit_insn (gen_zero_extendqisi2 (operands[0], scratch));</span>
<span class="lineNum">   14231 </span><span class="lineCov">     145628 :   DONE;</span>
<a name="14232"><span class="lineNum">   14232 </span><span class="lineCov">     145628 : })</span></a>
<span class="lineNum">   14233 </span><span class="lineCov">      66212 : </span>
<span class="lineNum">   14234 </span><span class="lineCov">     145628 : (define_insn_and_split &quot;paritydi2_cmp&quot;</span>
<span class="lineNum">   14235 </span><span class="lineCov">     145628 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   14236 </span><span class="lineCov">     145628 :         (unspec:CC [(match_operand:DI 3 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   14237 </span><span class="lineCov">     145628 :                    UNSPEC_PARITY))</span>
<span class="lineNum">   14238 </span><span class="lineCov">     145628 :    (clobber (match_scratch:DI 0 &quot;=r&quot;))</span>
<span class="lineNum">   14239 </span><span class="lineCov">      66212 :    (clobber (match_scratch:SI 1 &quot;=&amp;r&quot;))</span>
<span class="lineNum">   14240 </span><span class="lineCov">     145628 :    (clobber (match_scratch:HI 2 &quot;=Q&quot;))]</span>
<span class="lineNum">   14241 </span><span class="lineCov">     145730 :   &quot;! TARGET_POPCNT&quot;</span>
<span class="lineNum">   14242 </span><span class="lineCov">     145778 :   &quot;#&quot;</span>
<span class="lineNum">   14243 </span><span class="lineCov">     145836 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   14244 </span><span class="lineCov">     148949 :   [(parallel</span>
<span class="lineNum">   14245 </span><span class="lineCov">     145804 :      [(set (match_dup 1)</span>
<span class="lineNum">   14246 </span><span class="lineCov">     145854 :            (xor:SI (match_dup 1) (match_dup 4)))</span>
<span class="lineNum">   14247 </span><span class="lineCov">     145854 :       (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   14248 </span><span class="lineCov">      66529 :    (parallel</span>
<span class="lineNum">   14249 </span><span class="lineCov">     145762 :      [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   14250 </span><span class="lineCov">      66395 :            (unspec:CC [(match_dup 1)] UNSPEC_PARITY))</span>
<span class="lineNum">   14251 </span><span class="lineCov">     145628 :       (clobber (match_dup 1))</span>
<span class="lineNum">   14252 </span><span class="lineCov">     145628 :       (clobber (match_dup 2))])]</span>
<span class="lineNum">   14253 </span><span class="lineCov">     145628 : {</span>
<span class="lineNum">   14254 </span><span class="lineCov">     144890 :   operands[4] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">   14255 </span><span class="lineCov">      80154 : </span>
<span class="lineNum">   14256 </span><span class="lineCov">      80154 :   if (TARGET_64BIT)</span>
<span class="lineNum">   14257 </span><span class="lineCov">      80169 :     {</span>
<span class="lineNum">   14258 </span><span class="lineCov">      80169 :       emit_move_insn (operands[1], gen_lowpart (SImode, operands[3]));</span>
<span class="lineNum">   14259 </span><span class="lineCov">      80169 :       emit_insn (gen_lshrdi3 (operands[3], operands[3], GEN_INT (32)));</span>
<a name="14260"><span class="lineNum">   14260 </span><span class="lineCov">      81636 :     }</span></a>
<span class="lineNum">   14261 </span><span class="lineCov">      80169 :   else</span>
<span class="lineNum">   14262 </span><span class="lineCov">   25530753 :     operands[1] = gen_highpart (SImode, operands[3]);</span>
<span class="lineNum">   14263 </span><span class="lineCov">      86093 : })</span>
<span class="lineNum">   14264 </span><span class="lineCov">   50987261 : </span>
<span class="lineNum">   14265 </span><span class="lineCov">   25536677 : (define_insn_and_split &quot;paritysi2_cmp&quot;</span>
<span class="lineNum">   14266 </span><span class="lineCov">   25536677 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   14267 </span><span class="lineCov">   25457261 :         (unspec:CC [(match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   14268 </span><span class="lineCov">   25536662 :                    UNSPEC_PARITY))</span>
<span class="lineNum">   14269 </span><span class="lineCov">   25457261 :    (clobber (match_scratch:SI 0 &quot;=r&quot;))</span>
<span class="lineNum">   14270 </span><span class="lineCov">      86078 :    (clobber (match_scratch:HI 1 &quot;=&amp;Q&quot;))]</span>
<span class="lineNum">   14271 </span><span class="lineCov">      86363 :   &quot;! TARGET_POPCNT&quot;</span>
<span class="lineNum">   14272 </span><span class="lineCov">   10184144 :   &quot;#&quot;</span>
<span class="lineNum">   14273 </span><span class="lineCov">      85530 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   14274 </span><span class="lineCov">    1884397 :   [(parallel</span>
<span class="lineNum">   14275 </span><span class="lineCov">    1884480 :      [(set (match_dup 1)</span>
<span class="lineNum">   14276 </span><span class="lineCov">      80536 :            (xor:HI (match_dup 1) (match_dup 3)))</span>
<span class="lineNum">   14277 </span><span class="lineCov">       6186 :       (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   14278 </span><span class="lineCov">        909 :    (parallel</span>
<span class="lineNum">   14279 </span><span class="lineCov">      80154 :      [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   14280 </span><span class="lineCov">      80154 :            (unspec:CC [(match_dup 1)] UNSPEC_PARITY))</span>
<span class="lineNum">   14281 </span><span class="lineCov">     277105 :       (clobber (match_dup 1))])]</span>
<span class="lineNum">   14282 </span><span class="lineCov">     193077 : {</span>
<span class="lineNum">   14283 </span><span class="lineCov">     272322 :   operands[3] = gen_lowpart (HImode, operands[2]);</span>
<span class="lineNum">   14284 </span><span class="lineCov">        909 : </span>
<span class="lineNum">   14285 </span><span class="lineCov">     184956 :   emit_move_insn (operands[1], gen_lowpart (HImode, operands[2]));</span>
<span class="lineNum">   14286 </span><span class="lineCov">     184956 :   emit_insn (gen_lshrsi3 (operands[2], operands[2], GEN_INT (16)));</span>
<span class="lineNum">   14287 </span><span class="lineCov">      79416 : })</span>
<span class="lineNum">   14288 </span><span class="lineCov">     184956 : </span>
<span class="lineNum">   14289 </span><span class="lineCov">     184956 : (define_insn &quot;*parityhi2_cmp&quot;</span>
<span class="lineNum">   14290 </span><span class="lineCov">     159961 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   14291 </span><span class="lineCov">     160138 :         (unspec:CC [(match_operand:HI 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   14292 </span><span class="lineCov">     160138 :                    UNSPEC_PARITY))</span>
<span class="lineNum">   14293 </span><span class="lineCov">     160138 :    (clobber (match_scratch:HI 0 &quot;=Q&quot;))]</span>
<span class="lineNum">   14294 </span><span class="lineCov">     160309 :   &quot;! TARGET_POPCNT&quot;</span>
<span class="lineNum">   14295 </span><span class="lineCov">     159400 :   &quot;xor{b}\t{%h0, %b0|%b0, %h0}&quot;</span>
<span class="lineNum">   14296 </span><span class="lineCov">     159400 :   [(set_attr &quot;length&quot; &quot;2&quot;)</span>
<span class="lineNum">   14297 </span><span class="lineCov">      80331 :    (set_attr &quot;mode&quot; &quot;HI&quot;)])</span>
<span class="lineNum">   14298 </span><span class="lineCov">      80349 : </span>
<span class="lineNum">   14299 </span><span class="lineCov">      80349 : </span>
<span class="lineNum">   14300 </span><span class="lineCov">     117006 : ;; Thread-local storage patterns for ELF.</span>
<span class="lineNum">   14301 </span><span class="lineCov">      80331 : ;;</span>
<span class="lineNum">   14302 </span><span class="lineCov">      80331 : ;; Note that these code sequences must appear exactly as shown</span>
<span class="lineNum">   14303 </span><span class="lineCov">        993 : ;; in order to allow linker relaxation.</span>
<span class="lineNum">   14304 </span><span class="lineCov">      80580 : </span>
<span class="lineNum">   14305 </span><span class="lineCov">      80328 : (define_insn &quot;*tls_global_dynamic_32_gnu&quot;</span>
<span class="lineNum">   14306 </span><span class="lineCov">      79638 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14307 </span><span class="lineCov">      80345 :         (unspec:SI</span>
<span class="lineNum">   14308 </span><span class="lineCov">      80345 :          [(match_operand:SI 1 &quot;register_operand&quot; &quot;Yb&quot;)</span>
<span class="lineNum">   14309 </span><span class="lineCov">        741 :           (match_operand 2 &quot;tls_symbolic_operand&quot;)</span>
<span class="lineNum">   14310 </span><span class="lineCov">      79607 :           (match_operand 3 &quot;constant_call_address_operand&quot; &quot;Bz&quot;)</span>
<span class="lineNum">   14311 </span><span class="lineCov">      80345 :           (reg:SI SP_REG)]</span>
<span class="lineNum">   14312 </span><span class="lineCov">      80707 :          UNSPEC_TLS_GD))</span>
<span class="lineNum">   14313 </span><span class="lineCov">      80707 :    (clobber (match_scratch:SI 4 &quot;=d&quot;))</span>
<span class="lineNum">   14314 </span><span class="lineCov">      79952 :    (clobber (match_scratch:SI 5 &quot;=c&quot;))</span>
<span class="lineNum">   14315 </span><span class="lineCov">      79952 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14316 </span><span class="lineCov">      81923 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_GNU_TLS&quot;</span>
<span class="lineNum">   14317 </span><span class="lineCov">      81215 : {</span>
<span class="lineNum">   14318 </span><span class="lineCov">      82808 :   if (TARGET_SUN_TLS || flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)</span>
<span class="lineNum">   14319 </span><span class="lineCov">      82430 :     output_asm_insn</span>
<span class="lineNum">   14320 </span><span class="lineCov">      81286 :       (&quot;lea{l}\t{%E2@tlsgd(,%1,1), %0|%0, %E2@tlsgd[%1*1]}&quot;, operands);</span>
<span class="lineNum">   14321 </span><span class="lineCov">      80401 :   else</span>
<span class="lineNum">   14322 </span><span class="lineCov">      80401 :     output_asm_insn</span>
<span class="lineNum">   14323 </span><span class="lineCov">      79836 :       (&quot;lea{l}\t{%E2@tlsgd(%1), %0|%0, %E2@tlsgd[%1]}&quot;, operands);</span>
<span class="lineNum">   14324 </span><span class="lineCov">      81357 :   if (TARGET_SUN_TLS)</span>
<span class="lineNum">   14325 </span><span class="lineCov">      80330 : #ifdef HAVE_AS_IX86_TLSGDPLT</span>
<span class="lineNum">   14326 </span><span class="lineCov">      80401 :     return &quot;call\t%a2@tlsgdplt&quot;;</span>
<span class="lineNum">   14327 </span><span class="lineCov">      80401 : #else</span>
<span class="lineNum">   14328 </span><span class="lineCov">      80401 :     return &quot;call\t%p3@plt&quot;;</span>
<span class="lineNum">   14329 </span><span class="lineCov">      79663 : #endif</span>
<span class="lineNum">   14330 </span><span class="lineCov">      81215 :   if (flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)</span>
<span class="lineNum">   14331 </span><span class="lineCov">      81286 :     return &quot;call\t%P3&quot;;</span>
<span class="lineNum">   14332 </span><span class="lineCov">     234099 :   return &quot;call\t{*%p3@GOT(%1)|[DWORD PTR %p3@GOT[%1]]}&quot;;</span>
<span class="lineNum">   14333 </span><span class="lineCov">     234099 : }</span>
<span class="lineNum">   14334 </span><span class="lineCov">     234099 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="14335"><span class="lineNum">   14335 </span><span class="lineCov">     234099 :    (set_attr &quot;length&quot; &quot;12&quot;)])</span></a>
<span class="lineNum">   14336 </span><span class="lineCov">     234028 : </span>
<span class="lineNum">   14337 </span><span class="lineCov">     234028 : (define_expand &quot;tls_global_dynamic_32&quot;</span>
<span class="lineNum">   14338 </span><span class="lineCov">     234028 :   [(parallel</span>
<span class="lineNum">   14339 </span><span class="lineCov">     234028 :     [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14340 </span><span class="lineCov">     234028 :           (unspec:SI [(match_operand:SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   14341 </span><span class="lineCov">     234028 :                       (match_operand 1 &quot;tls_symbolic_operand&quot;)</span>
<span class="lineNum">   14342 </span><span class="lineCov">     234028 :                       (match_operand 3 &quot;constant_call_address_operand&quot;)</span>
<span class="lineNum">   14343 </span><span class="lineCov">     234028 :                       (reg:SI SP_REG)]</span>
<span class="lineNum">   14344 </span><span class="lineCov">     234028 :                      UNSPEC_TLS_GD))</span>
<span class="lineNum">   14345 </span><span class="lineCov">     233290 :      (clobber (match_scratch:SI 4))</span>
<span class="lineNum">   14346 </span><span class="lineCov">      80330 :      (clobber (match_scratch:SI 5))</span>
<span class="lineNum">   14347 </span><span class="lineCov">      80330 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   14348 </span><span class="lineCov">      80330 :   &quot;&quot;</span>
<span class="lineNum">   14349 </span><span class="lineCov">     137277 :   &quot;ix86_tls_descriptor_calls_expanded_in_cfun = true;&quot;)</span>
<span class="lineNum">   14350 </span><span class="lineCov">      80330 : </span>
<span class="lineNum">   14351 </span><span class="lineCov">      80330 : (define_insn &quot;*tls_global_dynamic_64_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14352 </span><span class="lineCov">      80330 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14353 </span><span class="lineCov">      80330 :         (call:P</span>
<span class="lineNum">   14354 </span><span class="lineCov">      80330 :          (mem:QI (match_operand 2 &quot;constant_call_address_operand&quot; &quot;Bz&quot;))</span>
<span class="lineNum">   14355 </span><span class="lineCov">      79592 :          (match_operand 3)))</span>
<span class="lineNum">   14356 </span><span class="lineCov">      80330 :    (unspec:P [(match_operand 1 &quot;tls_symbolic_operand&quot;)</span>
<span class="lineNum">   14357 </span><span class="lineCov">      80330 :               (reg:P SP_REG)]</span>
<span class="lineNum">   14358 </span><span class="lineCov">      81891 :              UNSPEC_TLS_GD)]</span>
<span class="lineNum">   14359 </span><span class="lineCov">      85854 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   14360 </span><span class="lineCov">      84091 : {</span>
<span class="lineNum">   14361 </span><span class="lineCov">      81891 :   if (!TARGET_X32)</span>
<span class="lineNum">   14362 </span><span class="lineCov">      81891 :     /* The .loc directive has effect for 'the immediately following assembly</span>
<span class="lineNum">   14363 </span><span class="lineCov">      81891 :        instruction'.  So for a sequence:</span>
<span class="lineNum">   14364 </span><span class="lineCov">      81891 :          .loc f l</span>
<span class="lineNum">   14365 </span><span class="lineCov">      81891 :          .byte x</span>
<span class="lineNum">   14366 </span><span class="lineCov">      81891 :          insn1</span>
<span class="lineNum">   14367 </span><span class="lineCov">      81891 :        the 'immediately following assembly instruction' is insn1.</span>
<span class="lineNum">   14368 </span><span class="lineCov">      81891 :        We want to emit an insn prefix here, but if we use .byte (as shown in</span>
<span class="lineNum">   14369 </span><span class="lineCov">      81891 :        'ELF Handling For Thread-Local Storage'), a preceding .loc will point</span>
<span class="lineNum">   14370 </span><span class="lineCov">      81891 :        inside the insn sequence, rather than to the start.  After relaxation</span>
<span class="lineNum">   14371 </span><span class="lineCov">      81891 :        of the sequence by the linker, the .loc might point inside an insn.</span>
<span class="lineNum">   14372 </span><span class="lineCov">      81891 :        Use data16 prefix instead, which doesn't have this problem.  */</span>
<span class="lineNum">   14373 </span><span class="lineCov">      84090 :     fputs (&quot;\tdata16&quot;, asm_out_file);</span>
<span class="lineNum">   14374 </span><span class="lineCov">      84091 :   output_asm_insn</span>
<span class="lineNum">   14375 </span><span class="lineCov">      84091 :     (&quot;lea{q}\t{%E1@tlsgd(%%rip), %%rdi|rdi, %E1@tlsgd[rip]}&quot;, operands);</span>
<span class="lineNum">   14376 </span><span class="lineCov">      83353 :   if (TARGET_SUN_TLS || flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)</span>
<span class="lineNum">   14377 </span><span class="lineCov">      82520 :     fputs (ASM_SHORT &quot;0x6666\n&quot;, asm_out_file);</span>
<span class="lineNum">   14378 </span><span class="lineCov">      79592 :   else</span>
<span class="lineNum">   14379 </span><span class="lineCov">      80340 :     fputs (ASM_BYTE &quot;0x66\n&quot;, asm_out_file);</span>
<span class="lineNum">   14380 </span><span class="lineCov">       2682 :   fputs (&quot;\trex64\n&quot;, asm_out_file);</span>
<span class="lineNum">   14381 </span><span class="lineCov">      82415 :   if (TARGET_SUN_TLS)</span>
<span class="lineNum">   14382 </span><span class="lineCov">      80215 :     return &quot;call\t%p2@plt&quot;;</span>
<span class="lineNum">   14383 </span><span class="lineCov">      82415 :   if (flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)</span>
<span class="lineNum">   14384 </span><span class="lineCov">      81925 :     return &quot;call\t%P2&quot;;</span>
<span class="lineNum">   14385 </span><span class="lineCov">      80169 :   return &quot;call\t{*%p2@GOTPCREL(%%rip)|[QWORD PTR %p2@GOTPCREL[rip]]}&quot;;</span>
<span class="lineNum">   14386 </span><span class="lineCov">        990 : }</span>
<span class="lineNum">   14387 </span><span class="lineCov">      80352 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="14388"><span class="lineNum">   14388 </span><span class="lineCov">      80358 :    (set (attr &quot;length&quot;)</span></a>
<span class="lineNum">   14389 </span><span class="lineCov">      80403 :         (symbol_ref &quot;TARGET_X32 ? 15 : 16&quot;))])</span>
<span class="lineNum">   14390 </span><span class="lineCov">      81728 : </span>
<span class="lineNum">   14391 </span><span class="lineCov">      80409 : (define_insn &quot;*tls_global_dynamic_64_largepic&quot;</span>
<span class="lineNum">   14392 </span><span class="lineCov">      80409 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14393 </span><span class="lineCov">      80441 :         (call:DI</span>
<span class="lineNum">   14394 </span><span class="lineCov">      80441 :          (mem:QI (plus:DI (match_operand:DI 2 &quot;register_operand&quot; &quot;b&quot;)</span>
<span class="lineNum">   14395 </span><span class="lineCov">      80441 :                           (match_operand:DI 3 &quot;immediate_operand&quot; &quot;i&quot;)))</span>
<span class="lineNum">   14396 </span><span class="lineCov">      80435 :          (match_operand 4)))</span>
<span class="lineNum">   14397 </span><span class="lineCov">      79560 :    (unspec:DI [(match_operand 1 &quot;tls_symbolic_operand&quot;)</span>
<span class="lineNum">   14398 </span><span class="lineCov">      80403 :                (reg:DI SP_REG)]</span>
<span class="lineNum">   14399 </span><span class="lineCov">      80409 :               UNSPEC_TLS_GD)]</span>
<span class="lineNum">   14400 </span><span class="lineCov">      80409 :   &quot;TARGET_64BIT &amp;&amp; ix86_cmodel == CM_LARGE_PIC &amp;&amp; !TARGET_PECOFF</span>
<span class="lineNum">   14401 </span><span class="lineCov">      80409 :    &amp;&amp; GET_CODE (operands[3]) == CONST</span>
<span class="lineNum">   14402 </span><span class="lineCov">      80409 :    &amp;&amp; GET_CODE (XEXP (operands[3], 0)) == UNSPEC</span>
<span class="lineNum">   14403 </span><span class="lineCov">      79534 :    &amp;&amp; XINT (XEXP (operands[3], 0), 1) == UNSPEC_PLTOFF&quot;</span>
<span class="lineNum">   14404 </span><span class="lineCov">      80403 : {</span>
<span class="lineNum">   14405 </span><span class="lineCov">     906731 :   output_asm_insn</span>
<span class="lineNum">   14406 </span><span class="lineCov">     906731 :     (&quot;lea{q}\t{%E1@tlsgd(%%rip), %%rdi|rdi, %E1@tlsgd[rip]}&quot;, operands);</span>
<span class="lineNum">   14407 </span><span class="lineCov">     906731 :   output_asm_insn (&quot;movabs{q}\t{%3, %%rax|rax, %3}&quot;, operands);</span>
<span class="lineNum">   14408 </span><span class="lineCov">     906725 :   output_asm_insn (&quot;add{q}\t{%2, %%rax|rax, %2}&quot;, operands);</span>
<span class="lineNum">   14409 </span><span class="lineCov">     906725 :   return &quot;call\t{*%%rax|rax}&quot;;</span>
<span class="lineNum">   14410 </span><span class="lineCov">      79711 : }</span>
<span class="lineNum">   14411 </span><span class="lineCov">     906542 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="14412"><span class="lineNum">   14412 </span><span class="lineCov">     906542 :    (set_attr &quot;length&quot; &quot;22&quot;)])</span></a>
<span class="lineNum">   14413 </span><span class="lineCov">     827022 : </span>
<span class="lineNum">   14414 </span><span class="lineCov">      79560 : (define_expand &quot;tls_global_dynamic_64_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14415 </span><span class="lineCov">     906857 :   [(parallel</span>
<span class="lineNum">   14416 </span><span class="lineCov">     827326 :     [(set (match_operand:P 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14417 </span><span class="lineCov">     827325 :           (call:P</span>
<span class="lineNum">   14418 </span><span class="lineCov">     906546 :            (mem:QI (match_operand 2))</span>
<span class="lineNum">   14419 </span><span class="lineCov">     906540 :            (const_int 0)))</span>
<span class="lineNum">   14420 </span><span class="lineCov">      79531 :      (unspec:P [(match_operand 1 &quot;tls_symbolic_operand&quot;)</span>
<span class="lineNum">   14421 </span><span class="lineCov">     906540 :                 (reg:P SP_REG)]</span>
<span class="lineNum">   14422 </span><span class="lineCov">     906540 :                UNSPEC_TLS_GD)])]</span>
<span class="lineNum">   14423 </span><span class="lineCov">     827014 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   14424 </span><span class="lineCov">      79526 :   &quot;ix86_tls_descriptor_calls_expanded_in_cfun = true;&quot;)</span>
<span class="lineNum">   14425 </span><span class="lineCov">      79527 : </span>
<span class="lineNum">   14426 </span><span class="lineCov">      79528 : (define_insn &quot;*tls_local_dynamic_base_32_gnu&quot;</span>
<span class="lineNum">   14427 </span><span class="lineCov">     906540 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14428 </span><span class="lineCov">     909355 :         (unspec:SI</span>
<span class="lineNum">   14429 </span><span class="lineCov">     909355 :          [(match_operand:SI 1 &quot;register_operand&quot; &quot;Yb&quot;)</span>
<span class="lineNum">   14430 </span><span class="lineCov">     909356 :           (match_operand 2 &quot;constant_call_address_operand&quot; &quot;Bz&quot;)</span>
<span class="lineNum">   14431 </span><span class="lineCov">     909354 :           (reg:SI SP_REG)]</span>
<span class="lineNum">   14432 </span><span class="lineCov">     909354 :          UNSPEC_TLS_LD_BASE))</span>
<span class="lineNum">   14433 </span><span class="lineCov">     909354 :    (clobber (match_scratch:SI 3 &quot;=d&quot;))</span>
<span class="lineNum">   14434 </span><span class="lineCov">     909354 :    (clobber (match_scratch:SI 4 &quot;=c&quot;))</span>
<span class="lineNum">   14435 </span><span class="lineCov">     909354 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14436 </span><span class="lineCov">     909425 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_GNU_TLS&quot;</span>
<span class="lineNum">   14437 </span><span class="lineCov">     909378 : {</span>
<span class="lineNum">   14438 </span><span class="lineCov">     909419 :   output_asm_insn</span>
<span class="lineNum">   14439 </span><span class="lineCov">     909419 :     (&quot;lea{l}\t{%&amp;@tlsldm(%1), %0|%0, %&amp;@tlsldm[%1]}&quot;, operands);</span>
<span class="lineNum">   14440 </span><span class="lineCov">     909378 :   if (TARGET_SUN_TLS)</span>
<span class="lineNum">   14441 </span><span class="lineCov">     909354 :     {</span>
<span class="lineNum">   14442 </span><span class="lineCov">     909655 :       if (HAVE_AS_IX86_TLSLDMPLT)</span>
<span class="lineNum">   14443 </span><span class="lineCov">     909354 :         return &quot;call\t%&amp;@tlsldmplt&quot;;</span>
<span class="lineNum">   14444 </span><span class="lineCov">     909354 :       else</span>
<span class="lineNum">   14445 </span><span class="lineCov">     909655 :         return &quot;call\t%p2@plt&quot;;</span>
<span class="lineNum">   14446 </span><span class="lineCov">     909655 :     }</span>
<span class="lineNum">   14447 </span><span class="lineCov">     909679 :   if (flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)</span>
<span class="lineNum">   14448 </span><span class="lineCov">     909679 :     return &quot;call\t%P2&quot;;</span>
<span class="lineNum">   14449 </span><span class="lineCov">     909673 :   return &quot;call\t{*%p2@GOT(%1)|[DWORD PTR %p2@GOT[%1]]}&quot;;</span>
<span class="lineNum">   14450 </span><span class="lineCov">     909673 : }</span>
<span class="lineNum">   14451 </span><span class="lineCov">     909372 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="14452"><span class="lineNum">   14452 </span><span class="lineCov">     909354 :    (set_attr &quot;length&quot; &quot;11&quot;)])</span></a>
<span class="lineNum">   14453 </span><span class="lineCov">     829846 : </span>
<span class="lineNum">   14454 </span><span class="lineCov">     909673 : (define_expand &quot;tls_local_dynamic_base_32&quot;</span>
<span class="lineNum">   14455 </span><span class="lineCov">     909655 :   [(parallel</span>
<span class="lineNum">   14456 </span><span class="lineCov">     909970 :      [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14457 </span><span class="lineCov">     909372 :            (unspec:SI</span>
<span class="lineNum">   14458 </span><span class="lineCov">     909354 :             [(match_operand:SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   14459 </span><span class="lineCov">     829846 :              (match_operand 2 &quot;constant_call_address_operand&quot;)</span>
<span class="lineNum">   14460 </span><span class="lineCov">     909691 :              (reg:SI SP_REG)]</span>
<span class="lineNum">   14461 </span><span class="lineCov">     909673 :             UNSPEC_TLS_LD_BASE))</span>
<span class="lineNum">   14462 </span><span class="lineCov">     910241 :       (clobber (match_scratch:SI 3))</span>
<span class="lineNum">   14463 </span><span class="lineCov">     912185 :       (clobber (match_scratch:SI 4))</span>
<span class="lineNum">   14464 </span><span class="lineCov">      82056 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   14465 </span><span class="lineCov">     910542 :   &quot;&quot;</span>
<span class="lineNum">   14466 </span><span class="lineCov">     911878 :   &quot;ix86_tls_descriptor_calls_expanded_in_cfun = true;&quot;)</span>
<span class="lineNum">   14467 </span><span class="lineCov">     913798 : </span>
<span class="lineNum">   14468 </span><span class="lineCov">     910259 : (define_insn &quot;*tls_local_dynamic_base_64_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14469 </span><span class="lineCov">     910259 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14470 </span><span class="lineCov">     910259 :         (call:P</span>
<span class="lineNum">   14471 </span><span class="lineCov">     909958 :          (mem:QI (match_operand 1 &quot;constant_call_address_operand&quot; &quot;Bz&quot;))</span>
<span class="lineNum">   14472 </span><span class="lineCov">     909958 :          (match_operand 2)))</span>
<span class="lineNum">   14473 </span><span class="lineCov">     909958 :    (unspec:P [(reg:P SP_REG)] UNSPEC_TLS_LD_BASE)]</span>
<span class="lineNum">   14474 </span><span class="lineCov">     910224 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   14475 </span><span class="lineCov">     910147 : {</span>
<span class="lineNum">   14476 </span><span class="lineCov">     910147 :   output_asm_insn</span>
<span class="lineNum">   14477 </span><span class="lineCov">     909940 :     (&quot;lea{q}\t{%&amp;@tlsld(%%rip), %%rdi|rdi, %&amp;@tlsld[rip]}&quot;, operands);</span>
<span class="lineNum">   14478 </span><span class="lineCov">     912073 :   if (TARGET_SUN_TLS)</span>
<span class="lineNum">   14479 </span><span class="lineCov">     911866 :     return &quot;call\t%p1@plt&quot;;</span>
<span class="lineNum">   14480 </span><span class="lineCov">     912073 :   if (flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)</span>
<span class="lineNum">   14481 </span><span class="lineCov">     913996 :     return &quot;call\t%P1&quot;;</span>
<span class="lineNum">   14482 </span><span class="lineCov">     913792 :   return &quot;call\t{*%p1@GOTPCREL(%%rip)|[QWORD PTR %p1@GOTPCREL[rip]]}&quot;;</span>
<span class="lineNum">   14483 </span><span class="lineCov">     911866 : }</span>
<span class="lineNum">   14484 </span><span class="lineCov">     911866 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="14485"><span class="lineNum">   14485 </span><span class="lineCov">     906434 :    (set_attr &quot;length&quot; &quot;12&quot;)])</span></a>
<span class="lineNum">   14486 </span><span class="lineCov">      87470 : </span>
<span class="lineNum">   14487 </span><span class="lineCov">      83825 : (define_insn &quot;*tls_local_dynamic_base_64_largepic&quot;</span>
<span class="lineNum">   14488 </span><span class="lineCov">      83618 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14489 </span><span class="lineCov">      85458 :         (call:DI</span>
<span class="lineNum">   14490 </span><span class="lineCov">      85544 :          (mem:QI (plus:DI (match_operand:DI 1 &quot;register_operand&quot; &quot;b&quot;)</span>
<span class="lineNum">   14491 </span><span class="lineCov">      85544 :                           (match_operand:DI 2 &quot;immediate_operand&quot; &quot;i&quot;)))</span>
<span class="lineNum">   14492 </span><span class="lineCov">      83618 :          (match_operand 3)))</span>
<span class="lineNum">   14493 </span><span class="lineCov">      80370 :    (unspec:DI [(reg:DI SP_REG)] UNSPEC_TLS_LD_BASE)]</span>
<span class="lineNum">   14494 </span><span class="lineCov">      83618 :   &quot;TARGET_64BIT &amp;&amp; ix86_cmodel == CM_LARGE_PIC &amp;&amp; !TARGET_PECOFF</span>
<span class="lineNum">   14495 </span><span class="lineCov">      83618 :    &amp;&amp; GET_CODE (operands[2]) == CONST</span>
<span class="lineNum">   14496 </span><span class="lineCov">      83620 :    &amp;&amp; GET_CODE (XEXP (operands[2], 0)) == UNSPEC</span>
<span class="lineNum">   14497 </span><span class="lineCov">      83618 :    &amp;&amp; XINT (XEXP (operands[2], 0), 1) == UNSPEC_PLTOFF&quot;</span>
<span class="lineNum">   14498 </span><span class="lineCov">      83618 : {</span>
<span class="lineNum">   14499 </span><span class="lineCov">      80116 :   output_asm_insn</span>
<span class="lineNum">   14500 </span><span class="lineCov">      83618 :     (&quot;lea{q}\t{%&amp;@tlsld(%%rip), %%rdi|rdi, %&amp;@tlsld[rip]}&quot;, operands);</span>
<span class="lineNum">   14501 </span><span class="lineCov">      83618 :   output_asm_insn (&quot;movabs{q}\t{%2, %%rax|rax, %2}&quot;, operands);</span>
<span class="lineNum">   14502 </span><span class="lineCov">    1074769 :   output_asm_insn (&quot;add{q}\t{%1, %%rax|rax, %1}&quot;, operands);</span>
<span class="lineNum">   14503 </span><span class="lineCov">      80112 :   return &quot;call\t{*%%rax|rax}&quot;;</span>
<span class="lineNum">   14504 </span><span class="lineCov">      80112 : }</span>
<span class="lineNum">   14505 </span><span class="lineCov">      80797 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="14506"><span class="lineNum">   14506 </span><span class="lineCov">    1075454 :    (set_attr &quot;length&quot; &quot;22&quot;)])</span></a>
<span class="lineNum">   14507 </span><span class="lineCov">    1074769 : </span>
<span class="lineNum">   14508 </span><span class="lineCov">    1136822 : (define_expand &quot;tls_local_dynamic_base_64_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14509 </span><span class="lineCov">      80112 :   [(parallel</span>
<span class="lineNum">   14510 </span><span class="lineCov">      83618 :      [(set (match_operand:P 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14511 </span><span class="lineCov">      83906 :            (call:P</span>
<span class="lineNum">   14512 </span><span class="lineCov">      80400 :             (mem:QI (match_operand 1))</span>
<span class="lineNum">   14513 </span><span class="lineCov">      80112 :             (const_int 0)))</span>
<span class="lineNum">   14514 </span><span class="lineCov">      83618 :       (unspec:P [(reg:P SP_REG)] UNSPEC_TLS_LD_BASE)])]</span>
<span class="lineNum">   14515 </span><span class="lineCov">      83618 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   14516 </span><span class="lineCov">      83618 :   &quot;ix86_tls_descriptor_calls_expanded_in_cfun = true;&quot;)</span>
<span class="lineNum">   14517 </span><span class="lineCov">      80112 : </span>
<span class="lineNum">   14518 </span><span class="lineCov">      80112 : ;; Local dynamic of a single variable is a lose.  Show combine how</span>
<span class="lineNum">   14519 </span><span class="lineCov">      83618 : ;; to convert that back to global dynamic.</span>
<span class="lineNum">   14520 </span><span class="lineCov">      83618 : </span>
<span class="lineNum">   14521 </span><span class="lineCov">      80112 : (define_insn_and_split &quot;*tls_local_dynamic_32_once&quot;</span>
<span class="lineNum">   14522 </span><span class="lineCov">    1743888 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14523 </span><span class="lineCov">    1743888 :         (plus:SI</span>
<span class="lineNum">   14524 </span><span class="lineCov">    1743888 :          (unspec:SI [(match_operand:SI 1 &quot;register_operand&quot; &quot;b&quot;)</span>
<span class="lineNum">   14525 </span><span class="lineCov">      80112 :                      (match_operand 2 &quot;constant_call_address_operand&quot; &quot;Bz&quot;)</span>
<span class="lineNum">   14526 </span><span class="lineCov">    1743888 :                      (reg:SI SP_REG)]</span>
<span class="lineNum">   14527 </span><span class="lineCov">    1743888 :                     UNSPEC_TLS_LD_BASE)</span>
<span class="lineNum">   14528 </span><span class="lineCov">    1743888 :          (const:SI (unspec:SI</span>
<span class="lineNum">   14529 </span><span class="lineCov">      80112 :                     [(match_operand 3 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14530 </span><span class="lineCov">    1663808 :                     UNSPEC_DTPOFF))))</span>
<span class="lineNum">   14531 </span><span class="lineCov">    1740382 :    (clobber (match_scratch:SI 4 &quot;=d&quot;))</span>
<span class="lineNum">   14532 </span><span class="lineCov">      83620 :    (clobber (match_scratch:SI 5 &quot;=c&quot;))</span>
<span class="lineNum">   14533 </span><span class="lineCov">      80146 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14534 </span><span class="lineCov">      83652 :   &quot;&quot;</span>
<span class="lineNum">   14535 </span><span class="lineCov">     428361 :   &quot;#&quot;</span>
<span class="lineNum">   14536 </span><span class="lineCov">      83652 :   &quot;&quot;</span>
<span class="lineNum">   14537 </span><span class="lineCov">         34 :   [(parallel</span>
<span class="lineNum">   14538 </span><span class="lineCov">       3540 :      [(set (match_dup 0)</span>
<span class="lineNum">   14539 </span><span class="lineCov">      83618 :            (unspec:SI [(match_dup 1) (match_dup 3) (match_dup 2)</span>
<span class="lineNum">   14540 </span><span class="lineCov">      83618 :                        (reg:SI SP_REG)]</span>
<span class="lineNum">   14541 </span><span class="lineCov">      80112 :                       UNSPEC_TLS_GD))</span>
<span class="lineNum">   14542 </span><span class="lineCov">      83618 :       (clobber (match_dup 4))</span>
<span class="lineNum">   14543 </span><span class="lineCov">      83618 :       (clobber (match_dup 5))</span>
<span class="lineNum">   14544 </span><span class="lineCov">     849230 :       (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   14545 </span><span class="lineCov">     925836 : </span>
<span class="lineNum">   14546 </span><span class="lineCov">     925836 : ;; Load and add the thread base pointer from %&lt;tp_seg&gt;:0.</span>
<span class="lineNum">   14547 </span><span class="lineCov">       4220 : (define_insn_and_split &quot;*load_tp_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14548 </span><span class="lineCov">      82904 :   [(set (match_operand:PTR 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14549 </span><span class="lineCov">      79463 :         (unspec:PTR [(const_int 0)] UNSPEC_TP))]</span>
<span class="lineNum">   14550 </span><span class="lineCov">     925187 :   &quot;&quot;</span>
<span class="lineNum">   14551 </span><span class="lineCov">      82969 :   &quot;#&quot;</span>
<span class="lineNum">   14552 </span><span class="lineCov">      82969 :   &quot;&quot;</span>
<span class="lineNum">   14553 </span><span class="lineCov">      79463 :   [(set (match_dup 0)</span>
<span class="lineNum">   14554 </span><span class="lineCov">     283784 :         (match_dup 1))]</span>
<span class="lineNum">   14555 </span><span class="lineCov">       3571 : {</span>
<span class="lineNum">   14556 </span><span class="lineCov">       3571 :   addr_space_t as = DEFAULT_TLS_SEG_REG;</span>
<span class="lineNum">   14557 </span><span class="lineCov">      79398 : </span>
<span class="lineNum">   14558 </span><span class="lineCov">      82904 :   operands[1] = gen_const_mem (&lt;MODE&gt;mode, const0_rtx);</span>
<span class="lineNum">   14559 </span><span class="lineCov">       3506 :   set_mem_addr_space (operands[1], as);</span>
<span class="lineNum">   14560 </span><span class="lineCov">      79430 : })</span>
<span class="lineNum">   14561 </span><span class="lineCov">      79462 : </span>
<span class="lineNum">   14562 </span><span class="lineCov">       3506 : (define_insn_and_split &quot;*load_tp_x32_zext&quot;</span>
<span class="lineNum">   14563 </span><span class="lineCov">     124763 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14564 </span><span class="lineCov">     124731 :         (zero_extend:DI</span>
<span class="lineNum">   14565 </span><span class="lineCov">     121269 :           (unspec:SI [(const_int 0)] UNSPEC_TP)))]</span>
<span class="lineNum">   14566 </span><span class="lineCov">      82984 :   &quot;TARGET_X32&quot;</span>
<span class="lineNum">   14567 </span><span class="lineCov">      82948 :   &quot;#&quot;</span>
<span class="lineNum">   14568 </span><span class="lineCov">      82948 :   &quot;&quot;</span>
<span class="lineNum">   14569 </span><span class="lineCov">      79476 :   [(set (match_dup 0)</span>
<span class="lineNum">   14570 </span><span class="lineCov">      82978 :         (zero_extend:DI (match_dup 1)))]</span>
<span class="lineNum">   14571 </span><span class="lineCov">      82946 : {</span>
<span class="lineNum">   14572 </span><span class="lineCov">      82946 :   addr_space_t as = DEFAULT_TLS_SEG_REG;</span>
<span class="lineNum">   14573 </span><span class="lineCov">      79442 : </span>
<span class="lineNum">   14574 </span><span class="lineCov">      82946 :   operands[1] = gen_const_mem (SImode, const0_rtx);</span>
<span class="lineNum">   14575 </span><span class="lineCov">      79442 :   set_mem_addr_space (operands[1], as);</span>
<span class="lineNum">   14576 </span><span class="lineCov">      82946 : })</span>
<span class="lineNum">   14577 </span><span class="lineCov">      79442 : </span>
<span class="lineNum">   14578 </span><span class="lineCov">    2526909 : (define_insn_and_split &quot;*add_tp_&lt;mode&gt;&quot;</span>
<span class="lineNum">   14579 </span><span class="lineCov">    2526845 :   [(set (match_operand:PTR 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14580 </span><span class="lineCov">    2526845 :         (plus:PTR</span>
<span class="lineNum">   14581 </span><span class="lineCov">      79442 :           (unspec:PTR [(const_int 0)] UNSPEC_TP)</span>
<span class="lineNum">   14582 </span><span class="lineCov">      79474 :           (match_operand:PTR 1 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">   14583 </span><span class="lineCov">    2526813 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14584 </span><span class="lineCov">    2526823 :   &quot;&quot;</span>
<span class="lineNum">   14585 </span><span class="lineCov">      79509 :   &quot;#&quot;</span>
<span class="lineNum">   14586 </span><span class="lineCov">    2526890 :   &quot;&quot;</span>
<span class="lineNum">   14587 </span><span class="lineCov">    2526823 :   [(parallel</span>
<span class="lineNum">   14588 </span><span class="lineCov">    2526890 :      [(set (match_dup 0)</span>
<span class="lineNum">   14589 </span><span class="lineCov">      79442 :            (plus:PTR (match_dup 1) (match_dup 2)))</span>
<span class="lineNum">   14590 </span><span class="lineCov">    2526890 :       (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   14591 </span><span class="lineCov">    2526823 : {</span>
<span class="lineNum">   14592 </span><span class="lineCov">    2526823 :   addr_space_t as = DEFAULT_TLS_SEG_REG;</span>
<span class="lineNum">   14593 </span><span class="lineCov">      79509 : </span>
<span class="lineNum">   14594 </span><span class="lineCov">    2526957 :   operands[2] = gen_const_mem (&lt;MODE&gt;mode, const0_rtx);</span>
<span class="lineNum">   14595 </span><span class="lineCov">    2526823 :   set_mem_addr_space (operands[2], as);</span>
<span class="lineNum">   14596 </span><span class="lineCov">    2526823 : })</span>
<span class="lineNum">   14597 </span><span class="lineCov">      79509 : </span>
<span class="lineNum">   14598 </span><span class="lineCov">    2526823 : (define_insn_and_split &quot;*add_tp_x32_zext&quot;</span>
<span class="lineNum">   14599 </span><span class="lineCov">    2526823 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14600 </span><span class="lineCov">    2526890 :         (zero_extend:DI</span>
<span class="lineNum">   14601 </span><span class="lineCov">      79509 :           (plus:SI (unspec:SI [(const_int 0)] UNSPEC_TP)</span>
<span class="lineNum">   14602 </span><span class="lineCov">    2526890 :                    (match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;))))</span>
<span class="lineNum">   14603 </span><span class="lineCov">    2526890 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14604 </span><span class="lineCov">    2526890 :   &quot;TARGET_X32&quot;</span>
<span class="lineNum">   14605 </span><span class="lineCov">    2526890 :   &quot;#&quot;</span>
<span class="lineNum">   14606 </span><span class="lineCov">    2526823 :   &quot;&quot;</span>
<span class="lineNum">   14607 </span><span class="lineCov">      79442 :   [(parallel</span>
<span class="lineNum">   14608 </span><span class="lineCov">    2526823 :      [(set (match_dup 0)</span>
<span class="lineNum">   14609 </span><span class="lineCov">    2526823 :            (zero_extend:DI</span>
<span class="lineNum">   14610 </span><span class="lineCov">    2523341 :              (plus:SI (match_dup 1) (match_dup 2))))</span>
<span class="lineNum">   14611 </span><span class="lineCov">      82924 :       (clobber (reg:CC FLAGS_REG))])]</span>
<a name="14612"><span class="lineNum">   14612 </span><span class="lineCov">      98181 : {</span></a>
<span class="lineNum">   14613 </span><span class="lineCov">     103776 :   addr_space_t as = DEFAULT_TLS_SEG_REG;</span>
<span class="lineNum">   14614 </span><span class="lineCov">     622298 : </span>
<span class="lineNum">   14615 </span><span class="lineCov">      97663 :   operands[2] = gen_const_mem (SImode, const0_rtx);</span>
<span class="lineNum">   14616 </span><span class="lineCov">      85276 :   set_mem_addr_space (operands[2], as);</span>
<span class="lineNum">   14617 </span><span class="lineCov">      85276 : })</span>
<span class="lineNum">   14618 </span><span class="lineCov">      85244 : </span>
<span class="lineNum">   14619 </span><span class="lineCov">      85244 : ;; The Sun linker took the AMD64 TLS spec literally and can only handle</span>
<span class="lineNum">   14620 </span><span class="lineCov">      79474 : ;; %rax as destination of the initial executable code sequence.</span>
<span class="lineNum">   14621 </span><span class="lineCov">      84574 : (define_insn &quot;tls_initial_exec_64_sun&quot;</span>
<span class="lineNum">   14622 </span><span class="lineCov">      81092 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14623 </span><span class="lineCov">      84510 :         (unspec:DI</span>
<span class="lineNum">   14624 </span><span class="lineCov">      81060 :          [(match_operand 1 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14625 </span><span class="lineCov">      79442 :          UNSPEC_TLS_IE_SUN))</span>
<span class="lineNum">   14626 </span><span class="lineCov">      81028 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14627 </span><span class="lineCov">      79442 :   &quot;TARGET_64BIT &amp;&amp; TARGET_SUN_TLS&quot;</span>
<span class="lineNum">   14628 </span><span class="lineCov">   17072166 : {</span>
<span class="lineNum">   14629 </span><span class="lineCov">   17072198 :   output_asm_insn</span>
<span class="lineNum">   14630 </span><span class="lineCov">   17072198 :     (&quot;mov{q}\t{%%fs:0, %0|%0, QWORD PTR fs:0}&quot;, operands);</span>
<span class="lineNum">   14631 </span><span class="lineCov">   17072198 :   return &quot;add{q}\t{%a1@gottpoff(%%rip), %0|%0, %a1@gottpoff[rip]}&quot;;</span>
<span class="lineNum">   14632 </span><span class="lineCov">   17072198 : }</span>
<span class="lineNum">   14633 </span><span class="lineCov">      80983 :   [(set_attr &quot;type&quot; &quot;multi&quot;)])</span>
<span class="lineNum">   14634 </span><span class="lineCov">   17072198 : </span>
<span class="lineNum">   14635 </span><span class="lineCov">   17072198 : ;; GNU2 TLS patterns can be split.</span>
<span class="lineNum">   14636 </span><span class="lineCov">   17072198 : </span>
<span class="lineNum">   14637 </span><span class="lineCov">   17072198 : (define_expand &quot;tls_dynamic_gnu2_32&quot;</span>
<span class="lineNum">   14638 </span><span class="lineCov">   17072198 :   [(set (match_dup 3)</span>
<span class="lineNum">   14639 </span><span class="lineCov">   16992756 :         (plus:SI (match_operand:SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   14640 </span><span class="lineCov">   17072166 :                  (const:SI</span>
<span class="lineNum">   14641 </span><span class="lineCov">   17072166 :                   (unspec:SI [(match_operand 1 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14642 </span><span class="lineCov">      82330 :                              UNSPEC_TLSDESC))))</span>
<span class="lineNum">   14643 </span><span class="lineNoCov">          0 :    (parallel</span>
<span class="lineNum">   14644 </span><span class="lineCov">   17070657 :     [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14645 </span><span class="lineCov">   17070768 :           (unspec:SI [(match_dup 1) (match_dup 3)</span>
<span class="lineNum">   14646 </span><span class="lineCov">   17070911 :                       (match_dup 2) (reg:SI SP_REG)]</span>
<span class="lineNum">   14647 </span><span class="lineCov">   17070657 :                       UNSPEC_TLSDESC))</span>
<span class="lineNum">   14648 </span><span class="lineCov">   17070879 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   14649 </span><span class="lineCov">        111 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14650 </span><span class="lineCov">   17070657 : {</span>
<span class="lineNum">   14651 </span><span class="lineCov">   17070657 :   operands[3] = can_create_pseudo_p () ? gen_reg_rtx (Pmode) : operands[0];</span>
<span class="lineNum">   14652 </span><span class="lineCov">   17070657 :   ix86_tls_descriptor_calls_expanded_in_cfun = true;</span>
<span class="lineNum">   14653 </span><span class="lineCov">        111 : })</span>
<span class="lineNum">   14654 </span><span class="lineCov">        111 : </span>
<span class="lineNum">   14655 </span><span class="lineCov">   16991326 : (define_insn &quot;*tls_dynamic_gnu2_lea_32&quot;</span>
<span class="lineNum">   14656 </span><span class="lineCov">   17070768 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14657 </span><span class="lineCov">   17070768 :         (plus:SI (match_operand:SI 1 &quot;register_operand&quot; &quot;b&quot;)</span>
<span class="lineNum">   14658 </span><span class="lineCov">         32 :                  (const:SI</span>
<span class="lineNum">   14659 </span><span class="lineCov">   16991247 :                   (unspec:SI [(match_operand 2 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14660 </span><span class="lineCov">   17070800 :                               UNSPEC_TLSDESC))))]</span>
<span class="lineNum">   14661 </span><span class="lineCov">   17070768 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14662 </span><span class="lineCov">   17070657 :   &quot;lea{l}\t{%E2@TLSDESC(%1), %0|%0, %E2@TLSDESC[%1]}&quot;</span>
<span class="lineNum">   14663 </span><span class="lineCov">   16991215 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">   14664 </span><span class="lineCov">      79442 :    (set_attr &quot;mode&quot; &quot;SI&quot;)</span>
<span class="lineNum">   14665 </span><span class="lineCov">   17473608 :    (set_attr &quot;length&quot; &quot;6&quot;)</span>
<span class="lineNum">   14666 </span><span class="lineCov">   17473719 :    (set_attr &quot;length_address&quot; &quot;4&quot;)])</span>
<span class="lineNum">   14667 </span><span class="lineCov">   16991215 : </span>
<span class="lineNum">   14668 </span><span class="lineCov">   17473638 : (define_insn &quot;*tls_dynamic_gnu2_call_32&quot;</span>
<span class="lineNum">   14669 </span><span class="lineCov">   17473638 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14670 </span><span class="lineCov">   17070768 :         (unspec:SI [(match_operand 1 &quot;tls_symbolic_operand&quot;)</span>
<span class="lineNum">   14671 </span><span class="lineCov">   16991983 :                     (match_operand:SI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   14672 </span><span class="lineCov">   17071425 :                     ;; we have to make sure %ebx still points to the GOT</span>
<span class="lineNum">   14673 </span><span class="lineCov">   17071425 :                     (match_operand:SI 3 &quot;register_operand&quot; &quot;b&quot;)</span>
<span class="lineNum">   14674 </span><span class="lineCov">   17071314 :                     (reg:SI SP_REG)]</span>
<span class="lineNum">   14675 </span><span class="lineCov">   16991983 :                    UNSPEC_TLSDESC))</span>
<span class="lineNum">   14676 </span><span class="lineCov">   17071314 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14677 </span><span class="lineCov">   17070657 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14678 </span><span class="lineCov">   17070768 :   &quot;call\t{*%a1@TLSCALL(%2)|[DWORD PTR [%2+%a1@TLSCALL]]}&quot;</span>
<span class="lineNum">   14679 </span><span class="lineCov">   16991983 :   [(set_attr &quot;type&quot; &quot;call&quot;)</span>
<span class="lineNum">   14680 </span><span class="lineCov">   17070768 :    (set_attr &quot;length&quot; &quot;2&quot;)</span>
<span class="lineNum">   14681 </span><span class="lineCov">   17081312 :    (set_attr &quot;length_address&quot; &quot;0&quot;)])</span>
<span class="lineNum">   14682 </span><span class="lineCov">   17080655 : </span>
<span class="lineNum">   14683 </span><span class="lineCov">   16991872 : (define_insn_and_split &quot;*tls_dynamic_gnu2_combine_32&quot;</span>
<span class="lineNum">   14684 </span><span class="lineCov">   17071314 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=&amp;a&quot;)</span>
<span class="lineNum">   14685 </span><span class="lineCov">      81020 :         (plus:SI</span>
<span class="lineNum">   14686 </span><span class="lineCov">        860 :          (unspec:SI [(match_operand 3 &quot;tls_modbase_operand&quot;)</span>
<span class="lineNum">   14687 </span><span class="lineCov">   17093912 :                      (match_operand:SI 4)</span>
<span class="lineNum">   14688 </span><span class="lineCov">   16992444 :                      (match_operand:SI 2 &quot;register_operand&quot; &quot;b&quot;)</span>
<span class="lineNum">   14689 </span><span class="lineCov">   16991747 :                      (reg:SI SP_REG)]</span>
<span class="lineNum">   14690 </span><span class="lineCov">     104684 :                     UNSPEC_TLSDESC)</span>
<span class="lineNum">   14691 </span><span class="lineCov">   17095530 :          (const:SI (unspec:SI</span>
<span class="lineNum">   14692 </span><span class="lineCov">   16994019 :                     [(match_operand 1 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14693 </span><span class="lineCov">   16994060 :                     UNSPEC_DTPOFF))))</span>
<span class="lineNum">   14694 </span><span class="lineCov">   16993406 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14695 </span><span class="lineCov">   16993363 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14696 </span><span class="lineCov">       2191 :   &quot;#&quot;</span>
<span class="lineNum">   14697 </span><span class="lineCov">   16993938 :   &quot;&quot;</span>
<span class="lineNum">   14698 </span><span class="lineCov">   16992144 :   [(set (match_dup 0) (match_dup 5))]</span>
<span class="lineNum">   14699 </span><span class="lineCov">   16991289 : {</span>
<span class="lineNum">   14700 </span><span class="lineCov">   16992075 :   operands[5] = can_create_pseudo_p () ? gen_reg_rtx (Pmode) : operands[0];</span>
<span class="lineNum">   14701 </span><span class="lineCov">   16992075 :   emit_insn (gen_tls_dynamic_gnu2_32 (operands[5], operands[1], operands[2]));</span>
<span class="lineNum">   14702 </span><span class="lineCov">   16992075 : })</span>
<span class="lineNum">   14703 </span><span class="lineCov">   16991215 : </span>
<span class="lineNum">   14704 </span><span class="lineCov">   17388574 : (define_expand &quot;tls_dynamic_gnu2_64&quot;</span>
<span class="lineNum">   14705 </span><span class="lineCov">   17388574 :   [(set (match_dup 2)</span>
<span class="lineNum">   14706 </span><span class="lineCov">   17388574 :         (unspec:DI [(match_operand 1 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14707 </span><span class="lineCov">   16991215 :                    UNSPEC_TLSDESC))</span>
<a name="14708"><span class="lineNum">   14708 </span><span class="lineCov">   16991215 :    (parallel</span></a>
<span class="lineNum">   14709 </span><span class="lineCov">   17388574 :     [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   14710 </span><span class="lineCov">   17512879 :           (unspec:DI [(match_dup 1) (match_dup 2) (reg:DI SP_REG)]</span>
<span class="lineNum">   14711 </span><span class="lineCov">   16991215 :                      UNSPEC_TLSDESC))</span>
<span class="lineNum">   14712 </span><span class="lineCov">   17390355 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   14713 </span><span class="lineCov">   17388574 :   &quot;TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14714 </span><span class="lineCov">   17389567 : {</span>
<span class="lineNum">   14715 </span><span class="lineCov">   17117301 :   operands[2] = can_create_pseudo_p () ? gen_reg_rtx (Pmode) : operands[0];</span>
<span class="lineNum">   14716 </span><span class="lineCov">   17514660 :   ix86_tls_descriptor_calls_expanded_in_cfun = true;</span>
<span class="lineNum">   14717 </span><span class="lineCov">   17514660 : })</span>
<span class="lineNum">   14718 </span><span class="lineCov">   17514660 : </span>
<span class="lineNum">   14719 </span><span class="lineCov">   17117301 : (define_insn &quot;*tls_dynamic_gnu2_lea_64&quot;</span>
<span class="lineNum">   14720 </span><span class="lineCov">   17514660 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   14721 </span><span class="lineCov">   17514660 :         (unspec:DI [(match_operand 1 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14722 </span><span class="lineCov">   17514660 :                    UNSPEC_TLSDESC))]</span>
<span class="lineNum">   14723 </span><span class="lineCov">   17115520 :   &quot;TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14724 </span><span class="lineCov">   17390355 :   &quot;lea{q}\t{%E1@TLSDESC(%%rip), %0|%0, %E1@TLSDESC[rip]}&quot;</span>
<span class="lineNum">   14725 </span><span class="lineCov">   17006379 :   [(set_attr &quot;type&quot; &quot;lea&quot;)</span>
<span class="lineNum">   14726 </span><span class="lineCov">   17403738 :    (set_attr &quot;mode&quot; &quot;DI&quot;)</span>
<span class="lineNum">   14727 </span><span class="lineCov">   16991310 :    (set_attr &quot;length&quot; &quot;7&quot;)</span>
<span class="lineNum">   14728 </span><span class="lineCov">   17397185 :    (set_attr &quot;length_address&quot; &quot;4&quot;)])</span>
<span class="lineNum">   14729 </span><span class="lineCov">     405875 : </span>
<span class="lineNum">   14730 </span><span class="lineCov">     397454 : (define_insn &quot;*tls_dynamic_gnu2_call_64&quot;</span>
<span class="lineNum">   14731 </span><span class="lineCov">   16995860 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   14732 </span><span class="lineCov">   17388604 :         (unspec:DI [(match_operand 1 &quot;tls_symbolic_operand&quot;)</span>
<span class="lineNum">   14733 </span><span class="lineCov">   17393219 :                     (match_operand:DI 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   14734 </span><span class="lineCov">     402004 :                     (reg:DI SP_REG)]</span>
<span class="lineNum">   14735 </span><span class="lineCov">   16995860 :                    UNSPEC_TLSDESC))</span>
<span class="lineNum">   14736 </span><span class="lineCov">   17388574 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14737 </span><span class="lineCov">   17388574 :   &quot;TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14738 </span><span class="lineCov">   17388574 :   &quot;call\t{*%a1@TLSCALL(%2)|[QWORD PTR [%2+%a1@TLSCALL]]}&quot;</span>
<span class="lineNum">   14739 </span><span class="lineCov">   16995278 :   [(set_attr &quot;type&quot; &quot;call&quot;)</span>
<span class="lineNum">   14740 </span><span class="lineCov">     405172 :    (set_attr &quot;length&quot; &quot;2&quot;)</span>
<span class="lineNum">   14741 </span><span class="lineCov">   17390567 :    (set_attr &quot;length_address&quot; &quot;0&quot;)])</span>
<span class="lineNum">   14742 </span><span class="lineCov">   17393442 : </span>
<span class="lineNum">   14743 </span><span class="lineCov">   16994302 : (define_insn_and_split &quot;*tls_dynamic_gnu2_combine_64&quot;</span>
<span class="lineNum">   14744 </span><span class="lineCov">   17388574 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=&amp;a&quot;)</span>
<span class="lineNum">   14745 </span><span class="lineCov">   17389038 :         (plus:DI</span>
<span class="lineNum">   14746 </span><span class="lineCov">   17389290 :          (unspec:DI [(match_operand 2 &quot;tls_modbase_operand&quot;)</span>
<span class="lineNum">   14747 </span><span class="lineCov">   16991215 :                      (match_operand:DI 3)</span>
<span class="lineNum">   14748 </span><span class="lineCov">   17388786 :                      (reg:DI SP_REG)]</span>
<span class="lineNum">   14749 </span><span class="lineCov">   17388786 :                     UNSPEC_TLSDESC)</span>
<span class="lineNum">   14750 </span><span class="lineCov">   17388998 :          (const:DI (unspec:DI</span>
<span class="lineNum">   14751 </span><span class="lineCov">   16991639 :                     [(match_operand 1 &quot;tls_symbolic_operand&quot;)]</span>
<span class="lineNum">   14752 </span><span class="lineCov">   17388574 :                     UNSPEC_DTPOFF))))</span>
<span class="lineNum">   14753 </span><span class="lineCov">     397571 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   14754 </span><span class="lineCov">     397359 :   &quot;TARGET_64BIT &amp;&amp; TARGET_GNU2_TLS&quot;</span>
<span class="lineNum">   14755 </span><span class="lineCov">   17388574 :   &quot;#&quot;</span>
<span class="lineNum">   14756 </span><span class="lineCov">   16991427 :   &quot;&quot;</span>
<span class="lineNum">   14757 </span><span class="lineCov">   16991427 :   [(set (match_dup 0) (match_dup 4))]</span>
<span class="lineNum">   14758 </span><span class="lineCov">   17388574 : {</span>
<span class="lineNum">   14759 </span><span class="lineCov">   16991427 :   operands[4] = can_create_pseudo_p () ? gen_reg_rtx (Pmode) : operands[0];</span>
<span class="lineNum">   14760 </span><span class="lineCov">        212 :   emit_insn (gen_tls_dynamic_gnu2_64 (operands[4], operands[1]));</span>
<span class="lineNum">   14761 </span><span class="lineCov">   17388786 : })</span>
<a name="14762"><span class="lineNum">   14762 </span><span class="lineCov">   17388574 : </span></a>
<span class="lineNum">   14763 </span><span class="lineCov">   17390695 : (define_split</span>
<span class="lineNum">   14764 </span><span class="lineCov">   17390483 :   [(match_operand 0 &quot;tls_address_pattern&quot;)]</span>
<span class="lineNum">   14765 </span><span class="lineCov">   17404019 :   &quot;TARGET_TLS_DIRECT_SEG_REFS&quot;</span>
<a name="14766"><span class="lineNum">   14766 </span><span class="lineCov">   17006448 :   [(match_dup 0)]</span></a>
<span class="lineNum">   14767 </span><span class="lineCov">  125937107 :   &quot;operands[0] = ix86_rewrite_tls_address (operands[0]);&quot;)</span>
<span class="lineNum">   14768 </span><span class="lineCov">     397571 : </span>
<span class="lineNum">   14769 </span><span class="lineCov">   17390387 : </span>
<span class="lineNum">   14770 </span><span class="lineCov">   36491402 : ;; These patterns match the binary 387 instructions for addM3, subM3,</span>
<span class="lineNum">   14771 </span><span class="lineCov">   17388786 : ;; mulM3 and divM3.  There are three patterns for each of DFmode and</span>
<span class="lineNum">   14772 </span><span class="lineCov">   17351592 : ;; SFmode.  The first is the normal insn, the second the same insn but</span>
<span class="lineNum">   14773 </span><span class="lineCov">   36078296 : ;; with one operand a conversion, and the third the same insn but with</span>
<span class="lineNum">   14774 </span><span class="lineCov">   18809934 : ;; the other operand a conversion.  The conversion may be SFmode or</span>
<span class="lineNum">   14775 </span><span class="lineCov">   17665721 : ;; SImode if the target mode DFmode, but only SImode if the target mode</span>
<span class="lineNum">   14776 </span><span class="lineCov">   17665933 : ;; is SFmode.</span>
<span class="lineNum">   14777 </span><span class="lineCov">   35419690 : </span>
<a name="14778"><span class="lineNum">   14778 </span><span class="lineCov">   35657686 : ;; Gcc is slightly more smart about handling normal two address instructions</span></a>
<span class="lineNum">   14779 </span><span class="lineCov">   18428673 : ;; so use special patterns for add and mull.</span>
<span class="lineNum">   14780 </span><span class="lineCov">   17229112 : </span>
<span class="lineNum">   14781 </span><span class="lineCov">   17229112 : (define_insn &quot;*fop_&lt;mode&gt;_comm&quot;</span>
<a name="14782"><span class="lineNum">   14782 </span><span class="lineCov">   17481103 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=f,x,v&quot;)</span></a>
<span class="lineNum">   14783 </span><span class="lineCov">   17228168 :         (match_operator:MODEF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14784 </span><span class="lineCov">   17682271 :           [(match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;%0,0,v&quot;)</span>
<span class="lineNum">   14785 </span><span class="lineCov">      56744 :            (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;fm,xm,vm&quot;)]))]</span>
<span class="lineNum">   14786 </span><span class="lineCov">   18111140 :   &quot;((SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   14787 </span><span class="lineCov">   17396576 :     || (TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode)))</span>
<span class="lineNum">   14788 </span><span class="lineCov">   18111140 :    &amp;&amp; COMMUTATIVE_ARITH_P (operands[3])</span>
<span class="lineNum">   14789 </span><span class="lineCov">   17918887 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   14790 </span><span class="lineCov">   17695049 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14791 </span><span class="lineCov">     227618 :   [(set (attr &quot;type&quot;)</span>
<a name="14792"><span class="lineNum">   14792 </span><span class="lineCov">     624609 :         (if_then_else (eq_attr &quot;alternative&quot; &quot;1,2&quot;)</span></a>
<span class="lineNum">   14793 </span><span class="lineCov">   17629593 :            (if_then_else (match_operand:MODEF 3 &quot;mult_operator&quot;)</span>
<span class="lineNum">   14794 </span><span class="lineCov">   17712773 :               (const_string &quot;ssemul&quot;)</span>
<span class="lineNum">   14795 </span><span class="lineCov">   17392640 :               (const_string &quot;sseadd&quot;))</span>
<span class="lineNum">   14796 </span><span class="lineCov">        103 :            (if_then_else (match_operand:MODEF 3 &quot;mult_operator&quot;)</span>
<a name="14797"><span class="lineNum">   14797 </span><span class="lineCov">   17232131 :               (const_string &quot;fmul&quot;)</span></a>
<span class="lineNum">   14798 </span><span class="lineCov">   17625527 :               (const_string &quot;fop&quot;))))</span>
<span class="lineNum">   14799 </span><span class="lineCov">   17249321 :    (set_attr &quot;isa&quot; &quot;*,noavx,avx&quot;)</span>
<span class="lineNum">   14800 </span><span class="lineCov">   16991215 :    (set_attr &quot;prefix&quot; &quot;orig,orig,vex&quot;)</span>
<span class="lineNum">   14801 </span><span class="lineCov">   17003307 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   14802 </span><span class="lineCov">     409451 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">   14803 </span><span class="lineCov">   17388574 :      (if_then_else</span>
<span class="lineNum">   14804 </span><span class="lineCov">   16992138 :        (match_test (&quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;))</span>
<span class="lineNum">   14805 </span><span class="lineCov">   17389497 :        (if_then_else</span>
<span class="lineNum">   14806 </span><span class="lineCov">   17388574 :          (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   14807 </span><span class="lineCov">   16991215 :          (symbol_ref &quot;TARGET_MIX_SSE_I387</span>
<span class="lineNum">   14808 </span><span class="lineCov">   17388574 :                       &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode)&quot;)</span>
<span class="lineNum">   14809 </span><span class="lineCov">   17388574 :          (const_string &quot;*&quot;))</span>
<span class="lineNum">   14810 </span><span class="lineCov">   16995178 :        (if_then_else</span>
<span class="lineNum">   14811 </span><span class="lineCov">       3963 :          (eq_attr &quot;alternative&quot; &quot;0&quot;)</span>
<span class="lineNum">   14812 </span><span class="lineCov">   16995178 :          (symbol_ref &quot;true&quot;)</span>
<span class="lineNum">   14813 </span><span class="lineCov">   17388574 :          (symbol_ref &quot;false&quot;))))])</span>
<span class="lineNum">   14814 </span><span class="lineCov">   16991215 : </span>
<span class="lineNum">   14815 </span><span class="lineNoCov">          0 : (define_insn &quot;*rcpsf2_sse&quot;</span>
<span class="lineNum">   14816 </span><span class="lineCov">   16991215 :   [(set (match_operand:SF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   14817 </span><span class="lineCov">     401393 :         (unspec:SF [(match_operand:SF 1 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)]</span>
<span class="lineNum">   14818 </span><span class="lineCov">   17388574 :                    UNSPEC_RCP))]</span>
<span class="lineNum">   14819 </span><span class="lineCov">   17388593 :   &quot;TARGET_SSE &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">   14820 </span><span class="lineCov">   17388576 :   &quot;@</span>
<span class="lineNum">   14821 </span><span class="lineCov">     401393 :    %vrcpss\t{%d1, %0|%0, %d1}</span>
<span class="lineNum">   14822 </span><span class="lineCov">   16995251 :    %vrcpss\t{%1, %d0|%d0, %1}&quot;</span>
<span class="lineNum">   14823 </span><span class="lineCov">     401959 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   14824 </span><span class="lineCov">     401959 :    (set_attr &quot;atom_sse_attr&quot; &quot;rcp&quot;)</span>
<span class="lineNum">   14825 </span><span class="lineCov">     401957 :    (set_attr &quot;btver2_sse_attr&quot; &quot;rcp&quot;)</span>
<span class="lineNum">   14826 </span><span class="lineCov">       4598 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   14827 </span><span class="lineCov">   16995742 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">   14828 </span><span class="lineCov">   17389138 : </span>
<span class="lineNum">   14829 </span><span class="lineCov">   17388645 : (define_insn &quot;*fop_&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   14830 </span><span class="lineCov">     397893 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=f,f,x,v&quot;)</span>
<span class="lineNum">   14831 </span><span class="lineCov">   17388574 :         (match_operator:MODEF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14832 </span><span class="lineCov">   17388745 :           [(match_operand:MODEF 1</span>
<span class="lineNum">   14833 </span><span class="lineCov">   16991386 :              &quot;x87nonimm_ssenomem_operand&quot; &quot;0,fm,0,v&quot;)</span>
<span class="lineNum">   14834 </span><span class="lineCov">   17388740 :            (match_operand:MODEF 2</span>
<span class="lineNum">   14835 </span><span class="lineCov">   17388745 :              &quot;nonimmediate_operand&quot;     &quot;fm,0,xm,vm&quot;)]))]</span>
<span class="lineNum">   14836 </span><span class="lineCov">     579014 :   &quot;((SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   14837 </span><span class="lineCov">   16992449 :     || (TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode)))</span>
<span class="lineNum">   14838 </span><span class="lineCov">     182092 :    &amp;&amp; !COMMUTATIVE_ARITH_P (operands[3])</span>
<span class="lineNum">   14839 </span><span class="lineCov">   17569706 :    &amp;&amp; !(MEM_P (operands[1]) &amp;&amp; MEM_P (operands[2]))&quot;</span>
<span class="lineNum">   14840 </span><span class="lineCov">   17053619 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14841 </span><span class="lineCov">   17388095 :   [(set (attr &quot;type&quot;)</span>
<a name="14842"><span class="lineNum">   14842 </span><span class="lineCov">   16990736 :         (if_then_else (eq_attr &quot;alternative&quot; &quot;2,3&quot;)</span></a>
<span class="lineNum">   14843 </span><span class="lineCov">   17974040 :            (if_then_else (match_operand:MODEF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   14844 </span><span class="lineCov">    1014187 :               (const_string &quot;ssediv&quot;)</span>
<span class="lineNum">   14845 </span><span class="lineCov">     963355 :               (const_string &quot;sseadd&quot;))</span>
<span class="lineNum">   14846 </span><span class="lineCov">   18397070 :            (if_then_else (match_operand:MODEF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   14847 </span><span class="lineCov">   17673786 :               (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   14848 </span><span class="lineCov">   17443229 :               (const_string &quot;fop&quot;))))</span>
<span class="lineNum">   14849 </span><span class="lineCov">   17813296 :    (set_attr &quot;isa&quot; &quot;*,*,noavx,avx&quot;)</span>
<span class="lineNum">   14850 </span><span class="lineCov">   17388066 :    (set_attr &quot;prefix&quot; &quot;orig,orig,orig,vex&quot;)</span>
<span class="lineNum">   14851 </span><span class="lineCov">     397359 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   14852 </span><span class="lineCov">   16990707 :    (set (attr &quot;enabled&quot;)</span>
<span class="lineNum">   14853 </span><span class="lineCov">   16990707 :      (if_then_else</span>
<span class="lineNum">   14854 </span><span class="lineCov">   17388149 :        (match_test (&quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;))</span>
<span class="lineNum">   14855 </span><span class="lineCov">   16990790 :        (if_then_else</span>
<span class="lineNum">   14856 </span><span class="lineCov">   17388149 :          (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   14857 </span><span class="lineNoCov">          0 :          (symbol_ref &quot;TARGET_MIX_SSE_I387</span>
<span class="lineNum">   14858 </span><span class="lineCov">     397359 :                       &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode)&quot;)</span>
<span class="lineNum">   14859 </span><span class="lineCov">     397359 :          (const_string &quot;*&quot;))</span>
<span class="lineNum">   14860 </span><span class="lineCov">     397359 :        (if_then_else</span>
<span class="lineNum">   14861 </span><span class="lineCov">   17388078 :          (eq_attr &quot;alternative&quot; &quot;0,1&quot;)</span>
<span class="lineNum">   14862 </span><span class="lineCov">   17388078 :          (symbol_ref &quot;true&quot;)</span>
<span class="lineNum">   14863 </span><span class="lineCov">   16990719 :          (symbol_ref &quot;false&quot;))))])</span>
<span class="lineNum">   14864 </span><span class="lineCov">     397359 : </span>
<span class="lineNum">   14865 </span><span class="lineCov">   17388078 : ;; ??? Add SSE splitters for these!</span>
<span class="lineNum">   14866 </span><span class="lineCov">   17388078 : (define_insn &quot;*fop_&lt;MODEF:mode&gt;_2_i387&quot;</span>
<span class="lineNum">   14867 </span><span class="lineCov">   17388078 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   14868 </span><span class="lineCov">   16990719 :         (match_operator:MODEF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14869 </span><span class="lineCov">   16990719 :           [(float:MODEF</span>
<span class="lineNum">   14870 </span><span class="lineCov">     397359 :              (match_operand:SWI24 1 &quot;nonimmediate_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">   14871 </span><span class="lineCov">   16990719 :            (match_operand:MODEF 2 &quot;register_operand&quot; &quot;0&quot;)]))]</span>
<span class="lineNum">   14872 </span><span class="lineCov">   17391829 :   &quot;TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;MODEF:MODE&gt;mode, &lt;SWI24:MODE&gt;mode)</span>
<span class="lineNum">   14873 </span><span class="lineCov">   17004434 :    &amp;&amp; !(SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   14874 </span><span class="lineCov">   17388136 :    &amp;&amp; (TARGET_USE_&lt;SWI24:MODE&gt;MODE_FIOP</span>
<span class="lineNum">   14875 </span><span class="lineCov">   17388136 :        || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">   14876 </span><span class="lineCov">   17401806 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14877 </span><span class="lineCov">   17388078 :   [(set (attr &quot;type&quot;)</span>
<a name="14878"><span class="lineNum">   14878 </span><span class="lineCov">   17388078 :         (cond [(match_operand:MODEF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   14879 </span><span class="lineCov">   17004706 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   14880 </span><span class="lineCov">   17401839 :                (match_operand:MODEF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   14881 </span><span class="lineCov">   17388078 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   14882 </span><span class="lineCov">   17388362 :               ]</span>
<span class="lineNum">   14883 </span><span class="lineCov">   17411897 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   14884 </span><span class="lineCov">   17411897 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)</span>
<span class="lineNum">   14885 </span><span class="lineCov">   17388362 :    (set_attr &quot;mode&quot; &quot;&lt;SWI24:MODE&gt;&quot;)])</span>
<span class="lineNum">   14886 </span><span class="lineCov">   17388128 : </span>
<span class="lineNum">   14887 </span><span class="lineCov">   17388386 : (define_insn &quot;*fop_&lt;MODEF:mode&gt;_3_i387&quot;</span>
<span class="lineNum">   14888 </span><span class="lineCov">   16990719 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   14889 </span><span class="lineCov">   16990719 :         (match_operator:MODEF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14890 </span><span class="lineCov">   17388078 :           [(match_operand:MODEF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   14891 </span><span class="lineCov">   16990719 :            (float:MODEF</span>
<span class="lineNum">   14892 </span><span class="lineCov">   17388078 :              (match_operand:SWI24 2 &quot;nonimmediate_operand&quot; &quot;m&quot;))]))]</span>
<span class="lineNum">   14893 </span><span class="lineCov">   16991237 :   &quot;TARGET_80387 &amp;&amp; X87_ENABLE_FLOAT (&lt;MODEF:MODE&gt;mode, &lt;SWI24:MODE&gt;mode)</span>
<span class="lineNum">   14894 </span><span class="lineCov">   17389014 :    &amp;&amp; !(SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   14895 </span><span class="lineCov">   17388080 :    &amp;&amp; (TARGET_USE_&lt;SWI24:MODE&gt;MODE_FIOP</span>
<span class="lineNum">   14896 </span><span class="lineCov">   17388080 :        || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">   14897 </span><span class="lineCov">   17389014 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14898 </span><span class="lineCov">   17388078 :   [(set (attr &quot;type&quot;)</span>
<a name="14899"><span class="lineNum">   14899 </span><span class="lineCov">   16991003 :         (cond [(match_operand:MODEF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   14900 </span><span class="lineCov">   17389294 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   14901 </span><span class="lineCov">   17389384 :                (match_operand:MODEF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   14902 </span><span class="lineCov">   17388078 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   14903 </span><span class="lineCov">   17388078 :               ]</span>
<span class="lineNum">   14904 </span><span class="lineCov">   16991765 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   14905 </span><span class="lineCov">   17389124 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)</span>
<span class="lineNum">   14906 </span><span class="lineCov">   17388362 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   14907 </span><span class="lineCov">   17388121 : </span>
<span class="lineNum">   14908 </span><span class="lineCov">   17388082 : (define_insn &quot;*fop_df_4_i387&quot;</span>
<span class="lineNum">   14909 </span><span class="lineCov">   17388401 :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   14910 </span><span class="lineCov">   16991003 :         (match_operator:DF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14911 </span><span class="lineCov">   17388401 :            [(float_extend:DF</span>
<span class="lineNum">   14912 </span><span class="lineCov">   17388401 :              (match_operand:SF 1 &quot;nonimmediate_operand&quot; &quot;fm,0&quot;))</span>
<span class="lineNum">   14913 </span><span class="lineCov">   17388401 :             (match_operand:DF 2 &quot;register_operand&quot; &quot;0,f&quot;)]))]</span>
<span class="lineNum">   14914 </span><span class="lineCov">   17392533 :   &quot;TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (DFmode)</span>
<span class="lineNum">   14915 </span><span class="lineCov">   17392041 :    &amp;&amp; !(SSE_FLOAT_MODE_P (DFmode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   14916 </span><span class="lineCov">   16996440 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14917 </span><span class="lineCov">   16990719 :   [(set (attr &quot;type&quot;)</span>
<a name="14918"><span class="lineNum">   14918 </span><span class="lineCov">   17388117 :         (cond [(match_operand:DF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   14919 </span><span class="lineCov">   17411917 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   14920 </span><span class="lineCov">   17410032 :                (match_operand:DF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   14921 </span><span class="lineCov">   17016166 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   14922 </span><span class="lineCov">   17411512 :               ]</span>
<span class="lineNum">   14923 </span><span class="lineCov">   17431364 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   14924 </span><span class="lineCov">   17388522 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">   14925 </span><span class="lineCov">   17409538 : </span>
<span class="lineNum">   14926 </span><span class="lineCov">   17390130 : (define_insn &quot;*fop_df_5_i387&quot;</span>
<span class="lineNum">   14927 </span><span class="lineCov">   16997124 :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   14928 </span><span class="lineCov">   17394483 :         (match_operator:DF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14929 </span><span class="lineCov">   17394483 :           [(match_operand:DF 1 &quot;register_operand&quot; &quot;0,f&quot;)</span>
<span class="lineNum">   14930 </span><span class="lineCov">   17390091 :            (float_extend:DF</span>
<span class="lineNum">   14931 </span><span class="lineCov">   17388117 :             (match_operand:SF 2 &quot;nonimmediate_operand&quot; &quot;fm,0&quot;))]))]</span>
<span class="lineNum">   14932 </span><span class="lineCov">   17390398 :   &quot;TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (DFmode)</span>
<span class="lineNum">   14933 </span><span class="lineCov">   17390396 :    &amp;&amp; !(SSE_FLOAT_MODE_P (DFmode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   14934 </span><span class="lineCov">   17390582 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14935 </span><span class="lineCov">   17388082 :   [(set (attr &quot;type&quot;)</span>
<a name="14936"><span class="lineNum">   14936 </span><span class="lineCov">   16990719 :         (cond [(match_operand:DF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   14937 </span><span class="lineCov">   17395742 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   14938 </span><span class="lineCov">   16998381 :                (match_operand:DF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   14939 </span><span class="lineCov">   17395276 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   14940 </span><span class="lineCov">   17397281 :               ]</span>
<span class="lineNum">   14941 </span><span class="lineCov">   17401301 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   14942 </span><span class="lineCov">   17392176 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">   14943 </span><span class="lineCov">   17395654 : </span>
<span class="lineNum">   14944 </span><span class="lineCov">   17390087 : (define_insn &quot;*fop_df_6_i387&quot;</span>
<span class="lineNum">   14945 </span><span class="lineCov">   17394113 :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   14946 </span><span class="lineCov">   16994757 :         (match_operator:DF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14947 </span><span class="lineCov">   16996793 :           [(float_extend:DF</span>
<span class="lineNum">   14948 </span><span class="lineCov">   17388117 :             (match_operand:SF 1 &quot;register_operand&quot; &quot;0,f&quot;))</span>
<span class="lineNum">   14949 </span><span class="lineCov">   17388082 :            (float_extend:DF</span>
<span class="lineNum">   14950 </span><span class="lineCov">   17388082 :             (match_operand:SF 2 &quot;nonimmediate_operand&quot; &quot;fm,0&quot;))]))]</span>
<span class="lineNum">   14951 </span><span class="lineCov">   16990742 :   &quot;TARGET_80387 &amp;&amp; X87_ENABLE_ARITH (DFmode)</span>
<span class="lineNum">   14952 </span><span class="lineCov">   17388097 :    &amp;&amp; !(SSE_FLOAT_MODE_P (DFmode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   14953 </span><span class="lineCov">   17388115 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14954 </span><span class="lineCov">   17389586 :   [(set (attr &quot;type&quot;)</span>
<a name="14955"><span class="lineNum">   14955 </span><span class="lineCov">   17389586 :         (cond [(match_operand:DF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   14956 </span><span class="lineCov">   17407176 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   14957 </span><span class="lineCov">   17046186 :                (match_operand:DF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   14958 </span><span class="lineCov">   17408684 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   14959 </span><span class="lineCov">   17407211 :               ]</span>
<span class="lineNum">   14960 </span><span class="lineCov">   17426286 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   14961 </span><span class="lineCov">   17388078 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span>
<span class="lineNum">   14962 </span><span class="lineCov">   17407188 : </span>
<span class="lineNum">   14963 </span><span class="lineCov">   17388101 : (define_insn &quot;*fop_xf_comm_i387&quot;</span>
<span class="lineNum">   14964 </span><span class="lineCov">   17388323 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   14965 </span><span class="lineCov">   17388346 :         (match_operator:XF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14966 </span><span class="lineCov">   17389747 :                         [(match_operand:XF 1 &quot;register_operand&quot; &quot;%0&quot;)</span>
<span class="lineNum">   14967 </span><span class="lineCov">   17389831 :                          (match_operand:XF 2 &quot;register_operand&quot; &quot;f&quot;)]))]</span>
<span class="lineNum">   14968 </span><span class="lineCov">   17505202 :   &quot;TARGET_80387</span>
<span class="lineNum">   14969 </span><span class="lineCov">   17503694 :    &amp;&amp; COMMUTATIVE_ARITH_P (operands[3])&quot;</span>
<span class="lineNum">   14970 </span><span class="lineCov">   17421431 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14971 </span><span class="lineCov">   17421603 :   [(set (attr &quot;type&quot;)</span>
<a name="14972"><span class="lineNum">   14972 </span><span class="lineCov">   17388078 :         (if_then_else (match_operand:XF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   14973 </span><span class="lineCov">   17388078 :            (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   14974 </span><span class="lineCov">   17398898 :            (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   14975 </span><span class="lineCov">   17389586 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   14976 </span><span class="lineCov">   17389586 : </span>
<span class="lineNum">   14977 </span><span class="lineCov">   17389586 : (define_insn &quot;*fop_xf_1_i387&quot;</span>
<span class="lineNum">   14978 </span><span class="lineCov">   17388078 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   14979 </span><span class="lineCov">   17388078 :         (match_operator:XF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14980 </span><span class="lineCov">   16990719 :                         [(match_operand:XF 1 &quot;register_operand&quot; &quot;0,f&quot;)</span>
<span class="lineNum">   14981 </span><span class="lineCov">   16990719 :                          (match_operand:XF 2 &quot;register_operand&quot; &quot;f,0&quot;)]))]</span>
<span class="lineNum">   14982 </span><span class="lineCov">   17388078 :   &quot;TARGET_80387</span>
<span class="lineNum">   14983 </span><span class="lineCov">   17025729 :    &amp;&amp; !COMMUTATIVE_ARITH_P (operands[3])&quot;</span>
<span class="lineNum">   14984 </span><span class="lineCov">   17398898 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   14985 </span><span class="lineCov">   17389563 :   [(set (attr &quot;type&quot;)</span>
<a name="14986"><span class="lineNum">   14986 </span><span class="lineCov">   17389563 :         (if_then_else (match_operand:XF 3 &quot;div_operator&quot;)</span></a>
<span class="lineNum">   14987 </span><span class="lineCov">   16992204 :            (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   14988 </span><span class="lineCov">   17389567 :            (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   14989 </span><span class="lineCov">   16992204 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   14990 </span><span class="lineCov">   16990719 : </span>
<span class="lineNum">   14991 </span><span class="lineCov">   17391440 : (define_insn &quot;*fop_xf_2_i387&quot;</span>
<span class="lineNum">   14992 </span><span class="lineCov">   17389955 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   14993 </span><span class="lineCov">   17389955 :         (match_operator:XF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   14994 </span><span class="lineCov">   16992596 :           [(float:XF</span>
<span class="lineNum">   14995 </span><span class="lineCov">   17388078 :              (match_operand:SWI24 1 &quot;nonimmediate_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">   14996 </span><span class="lineCov">   17388833 :            (match_operand:XF 2 &quot;register_operand&quot; &quot;0&quot;)]))]</span>
<span class="lineNum">   14997 </span><span class="lineCov">   17388859 :   &quot;TARGET_80387</span>
<span class="lineNum">   14998 </span><span class="lineCov">   16991337 :    &amp;&amp; (TARGET_USE_&lt;MODE&gt;MODE_FIOP || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">   14999 </span><span class="lineCov">   17388680 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   15000 </span><span class="lineCov">   17388078 :   [(set (attr &quot;type&quot;)</span>
<a name="15001"><span class="lineNum">   15001 </span><span class="lineCov">   17388078 :         (cond [(match_operand:XF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   15002 </span><span class="lineCov">   16991311 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   15003 </span><span class="lineCov">   17388675 :                (match_operand:XF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   15004 </span><span class="lineCov">   17388078 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   15005 </span><span class="lineCov">   17388078 :               ]</span>
<span class="lineNum">   15006 </span><span class="lineCov">   16990719 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   15007 </span><span class="lineCov">   17388078 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)</span>
<span class="lineNum">   15008 </span><span class="lineCov">   17388078 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15009 </span><span class="lineCov">   17388078 : </span>
<span class="lineNum">   15010 </span><span class="lineCov">   17057129 : (define_insn &quot;*fop_xf_3_i387&quot;</span>
<span class="lineNum">   15011 </span><span class="lineCov">   17454488 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15012 </span><span class="lineCov">   17057129 :         (match_operator:XF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   15013 </span><span class="lineCov">   17454488 :           [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15014 </span><span class="lineCov">   17057129 :            (float:XF</span>
<span class="lineNum">   15015 </span><span class="lineCov">   17388078 :              (match_operand:SWI24 2 &quot;nonimmediate_operand&quot; &quot;m&quot;))]))]</span>
<span class="lineNum">   15016 </span><span class="lineCov">   16990719 :   &quot;TARGET_80387</span>
<span class="lineNum">   15017 </span><span class="lineCov">   17388229 :    &amp;&amp; (TARGET_USE_&lt;MODE&gt;MODE_FIOP || optimize_function_for_size_p (cfun))&quot;</span>
<span class="lineNum">   15018 </span><span class="lineCov">   16990870 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   15019 </span><span class="lineCov">   17416500 :   [(set (attr &quot;type&quot;)</span>
<a name="15020"><span class="lineNum">   15020 </span><span class="lineCov">   17388078 :         (cond [(match_operand:XF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   15021 </span><span class="lineCov">   17393917 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   15022 </span><span class="lineCov">   16998773 :                (match_operand:XF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   15023 </span><span class="lineCov">   17393746 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   15024 </span><span class="lineCov">   17393746 :               ]</span>
<span class="lineNum">   15025 </span><span class="lineCov">   17393746 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   15026 </span><span class="lineCov">   16994890 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)</span>
<span class="lineNum">   15027 </span><span class="lineCov">   17397937 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15028 </span><span class="lineCov">   17388078 : </span>
<span class="lineNum">   15029 </span><span class="lineCov">   17396247 : (define_insn &quot;*fop_xf_4_i387&quot;</span>
<span class="lineNum">   15030 </span><span class="lineCov">   16998888 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   15031 </span><span class="lineCov">   17396247 :         (match_operator:XF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   15032 </span><span class="lineCov">   17396247 :            [(float_extend:XF</span>
<span class="lineNum">   15033 </span><span class="lineCov">   17388078 :               (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;fm,0&quot;))</span>
<span class="lineNum">   15034 </span><span class="lineCov">   16991206 :             (match_operand:XF 2 &quot;register_operand&quot; &quot;0,f&quot;)]))]</span>
<span class="lineNum">   15035 </span><span class="lineCov">   17392885 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">   15036 </span><span class="lineCov">   17403390 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   15037 </span><span class="lineCov">   17388528 :   [(set (attr &quot;type&quot;)</span>
<a name="15038"><span class="lineNum">   15038 </span><span class="lineCov">   16991110 :         (cond [(match_operand:XF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   15039 </span><span class="lineCov">   17388469 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   15040 </span><span class="lineCov">   17406789 :                (match_operand:XF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   15041 </span><span class="lineCov">     417413 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   15042 </span><span class="lineCov">       2986 :               ]</span>
<span class="lineNum">   15043 </span><span class="lineCov">     400345 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   15044 </span><span class="lineCov">   17385018 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15045 </span><span class="lineCov">     400345 : </span>
<span class="lineNum">   15046 </span><span class="lineCov">       2986 : (define_insn &quot;*fop_xf_5_i387&quot;</span>
<span class="lineNum">   15047 </span><span class="lineCov">     419482 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   15048 </span><span class="lineCov">   17404155 :         (match_operator:XF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   15049 </span><span class="lineCov">     419482 :           [(match_operand:XF 1 &quot;register_operand&quot; &quot;0,f&quot;)</span>
<span class="lineNum">   15050 </span><span class="lineCov">      22123 :            (float_extend:XF</span>
<span class="lineNum">   15051 </span><span class="lineCov">     400345 :              (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;fm,0&quot;))]))]</span>
<span class="lineNum">   15052 </span><span class="lineCov">   13028288 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">   15053 </span><span class="lineCov">     403316 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   15054 </span><span class="lineCov">       3023 :   [(set (attr &quot;type&quot;)</span>
<a name="15055"><span class="lineNum">   15055 </span><span class="lineCov">     400382 :         (cond [(match_operand:XF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   15056 </span><span class="lineCov">    9654957 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   15057 </span><span class="lineCov">     402585 :                (match_operand:XF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   15058 </span><span class="lineCov">       4523 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   15059 </span><span class="lineCov">     400345 :               ]</span>
<span class="lineNum">   15060 </span><span class="lineCov">    5638520 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   15061 </span><span class="lineCov">     400345 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15062 </span><span class="lineCov">       2986 : </span>
<span class="lineNum">   15063 </span><span class="lineCov">     400345 : (define_insn &quot;*fop_xf_6_i387&quot;</span>
<span class="lineNum">   15064 </span><span class="lineCov">    5638520 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   15065 </span><span class="lineCov">     400345 :         (match_operator:XF 3 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   15066 </span><span class="lineCov">       2986 :           [(float_extend:XF</span>
<span class="lineNum">   15067 </span><span class="lineCov">     400345 :              (match_operand:MODEF 1 &quot;register_operand&quot; &quot;0,f&quot;))</span>
<span class="lineNum">   15068 </span><span class="lineCov">    5687034 :            (float_extend:XF</span>
<span class="lineNum">   15069 </span><span class="lineCov">     448859 :              (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;fm,0&quot;))]))]</span>
<span class="lineNum">   15070 </span><span class="lineCov">       3063 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">   15071 </span><span class="lineCov">     416717 :   &quot;* return output_387_binary_op (insn, operands);&quot;</span>
<span class="lineNum">   15072 </span><span class="lineCov">    5687034 :   [(set (attr &quot;type&quot;)</span>
<a name="15073"><span class="lineNum">   15073 </span><span class="lineCov">     448859 :         (cond [(match_operand:XF 3 &quot;mult_operator&quot;)</span></a>
<span class="lineNum">   15074 </span><span class="lineCov">      21839 :                  (const_string &quot;fmul&quot;)</span>
<span class="lineNum">   15075 </span><span class="lineCov">     421647 :                (match_operand:XF 3 &quot;div_operator&quot;)</span>
<span class="lineNum">   15076 </span><span class="lineCov">    5675459 :                  (const_string &quot;fdiv&quot;)</span>
<span class="lineNum">   15077 </span><span class="lineCov">     421911 :               ]</span>
<span class="lineNum">   15078 </span><span class="lineCov">       2987 :               (const_string &quot;fop&quot;)))</span>
<span class="lineNum">   15079 </span><span class="lineCov">     400346 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   15080 </span><span class="lineCov">    5571729 : </span>
<span class="lineNum">   15081 </span><span class="lineCov">     400345 : ;; FPU special functions.</span>
<span class="lineNum">   15082 </span><span class="lineCov">       2986 : </span>
<span class="lineNum">   15083 </span><span class="lineCov">     400345 : ;; This pattern implements a no-op XFmode truncation for</span>
<span class="lineNum">   15084 </span><span class="lineCov">    5433447 : ;; all fancy i386 XFmode math functions.</span>
<span class="lineNum">   15085 </span><span class="lineCov">     400345 : </span>
<span class="lineNum">   15086 </span><span class="lineCov">       2986 : (define_insn &quot;truncxf&lt;mode&gt;2_i387_noop_unspec&quot;</span>
<span class="lineNum">   15087 </span><span class="lineCov">     400345 :   [(set (match_operand:MODEF 0 &quot;nonimmediate_operand&quot; &quot;=mf&quot;)</span>
<span class="lineNum">   15088 </span><span class="lineCov">    5433111 :         (unspec:MODEF [(match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)]</span>
<span class="lineNum">   15089 </span><span class="lineCov">     400345 :         UNSPEC_TRUNC_NOOP))]</span>
<span class="lineNum">   15090 </span><span class="lineCov">       3081 :   &quot;TARGET_USE_FANCY_MATH_387&quot;</span>
<span class="lineNum">   15091 </span><span class="lineCov">     400355 :   &quot;* return output_387_reg_move (insn, operands);&quot;</span>
<span class="lineNum">   15092 </span><span class="lineCov">    5533347 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<a name="15093"><span class="lineNum">   15093 </span><span class="lineCov">     400345 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span></a>
<span class="lineNum">   15094 </span><span class="lineCov">       3153 : </span>
<span class="lineNum">   15095 </span><span class="lineCov">     400522 : (define_insn &quot;sqrtxf2&quot;</span>
<span class="lineNum">   15096 </span><span class="lineCov">    5433273 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15097 </span><span class="lineCov">     397838 :         (sqrt:XF (match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)))]</span>
<span class="lineNum">   15098 </span><span class="lineCov">     401253 :   &quot;TARGET_USE_FANCY_MATH_387&quot;</span>
<span class="lineNum">   15099 </span><span class="lineCov">     400621 :   &quot;fsqrt&quot;</span>
<span class="lineNum">   15100 </span><span class="lineCov">    5135988 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15101 </span><span class="lineCov">     400442 :    (set_attr &quot;mode&quot; &quot;XF&quot;)</span>
<span class="lineNum">   15102 </span><span class="lineCov">     475678 :    (set_attr &quot;athlon_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">   15103 </span><span class="lineCov">     475678 :    (set_attr &quot;amdfam10_decode&quot; &quot;direct&quot;)</span>
<span class="lineNum">   15104 </span><span class="lineCov">    5026987 :    (set_attr &quot;bdver1_decode&quot; &quot;direct&quot;)])</span>
<span class="lineNum">   15105 </span><span class="lineCov">     401710 : </span>
<span class="lineNum">   15106 </span><span class="lineCov">     401800 : (define_insn &quot;*rsqrtsf2_sse&quot;</span>
<span class="lineNum">   15107 </span><span class="lineCov">     400442 :   [(set (match_operand:SF 0 &quot;register_operand&quot; &quot;=x,x&quot;)</span>
<span class="lineNum">   15108 </span><span class="lineCov">    5022024 :         (unspec:SF [(match_operand:SF 1 &quot;nonimmediate_operand&quot; &quot;x,m&quot;)]</span>
<span class="lineNum">   15109 </span><span class="lineCov">     400391 :                    UNSPEC_RSQRT))]</span>
<span class="lineNum">   15110 </span><span class="lineCov">     400435 :   &quot;TARGET_SSE &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">   15111 </span><span class="lineCov">     400384 :   &quot;@</span>
<span class="lineNum">   15112 </span><span class="lineCov">    5021973 :    %vrsqrtss\t{%d1, %0|%0, %d1}</span>
<span class="lineNum">   15113 </span><span class="lineCov">     400391 :    %vrsqrtss\t{%1, %d0|%d0, %1}&quot;</span>
<span class="lineNum">   15114 </span><span class="lineCov">     400391 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   15115 </span><span class="lineCov">     400381 :    (set_attr &quot;atom_sse_attr&quot; &quot;rcp&quot;)</span>
<span class="lineNum">   15116 </span><span class="lineCov">    5419318 :    (set_attr &quot;btver2_sse_attr&quot; &quot;rcp&quot;)</span>
<span class="lineNum">   15117 </span><span class="lineCov">     400381 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<a name="15118"><span class="lineNum">   15118 </span><span class="lineCov">       3022 :    (set_attr &quot;mode&quot; &quot;SF&quot;)])</span></a>
<span class="lineNum">   15119 </span><span class="lineCov">     400381 : </span>
<span class="lineNum">   15120 </span><span class="lineCov">    5419356 : (define_expand &quot;rsqrtsf2&quot;</span>
<span class="lineNum">   15121 </span><span class="lineCov">     400381 :   [(set (match_operand:SF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15122 </span><span class="lineCov">     400381 :         (unspec:SF [(match_operand:SF 1 &quot;nonimmediate_operand&quot;)]</span>
<a name="15123"><span class="lineNum">   15123 </span><span class="lineCov">     400381 :                    UNSPEC_RSQRT))]</span></a>
<span class="lineNum">   15124 </span><span class="lineCov">    5419322 :   &quot;TARGET_SSE &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">   15125 </span><span class="lineCov">     400377 : {</span>
<span class="lineNum">   15126 </span><span class="lineCov">     400377 :   ix86_emit_swsqrtsf (operands[0], operands[1], SFmode, 1);</span>
<span class="lineNum">   15127 </span><span class="lineCov">     400377 :   DONE;</span>
<span class="lineNum">   15128 </span><span class="lineCov">    5419318 : })</span>
<span class="lineNum">   15129 </span><span class="lineCov">     400377 : </span>
<span class="lineNum">   15130 </span><span class="lineCov">     415610 : (define_insn &quot;*sqrt&lt;mode&gt;2_sse&quot;</span>
<span class="lineNum">   15131 </span><span class="lineCov">        182 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=v,v&quot;)</span>
<span class="lineNum">   15132 </span><span class="lineCov">    5397202 :         (sqrt:MODEF</span>
<span class="lineNum">   15133 </span><span class="lineCov">     415428 :           (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;v,m&quot;)))]</span>
<span class="lineNum">   15134 </span><span class="lineCov">      21487 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">   15135 </span><span class="lineCov">      15283 :   &quot;@</span>
<span class="lineNum">   15136 </span><span class="lineCov">    5409547 :    %vsqrt&lt;ssemodesuffix&gt;\t{%d1, %0|%0, %d1}</span>
<span class="lineNum">   15137 </span><span class="lineCov">     415428 :    %vsqrt&lt;ssemodesuffix&gt;\t{%1, %d0|%d0, %1}&quot;</span>
<span class="lineNum">   15138 </span><span class="lineCov">     417836 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   15139 </span><span class="lineCov">     402603 :    (set_attr &quot;atom_sse_attr&quot; &quot;sqrt&quot;)</span>
<span class="lineNum">   15140 </span><span class="lineCov">    5396697 :    (set_attr &quot;btver2_sse_attr&quot; &quot;sqrt&quot;)</span>
<span class="lineNum">   15141 </span><span class="lineCov">       2383 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   15142 </span><span class="lineCov">     402603 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   15143 </span><span class="lineCov">     443233 :    (set_attr &quot;athlon_decode&quot; &quot;*&quot;)</span>
<span class="lineNum">   15144 </span><span class="lineCov">    5437339 :    (set_attr &quot;amdfam10_decode&quot; &quot;*&quot;)</span>
<span class="lineNum">   15145 </span><span class="lineNoCov">          0 :    (set_attr &quot;bdver1_decode&quot; &quot;*&quot;)])</span>
<span class="lineNum">   15146 </span><span class="lineCov">       2217 : </span>
<span class="lineNum">   15147 </span><span class="lineCov">     399576 : (define_expand &quot;sqrt&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15148 </span><span class="lineCov">    5394327 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15149 </span><span class="lineCov">     417069 :         (sqrt:MODEF</span>
<span class="lineNum">   15150 </span><span class="lineCov">      19710 :           (match_operand:MODEF 1 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   15151 </span><span class="lineCov">     417056 :   &quot;(TARGET_USE_FANCY_MATH_387 &amp;&amp; X87_ENABLE_ARITH (&lt;MODE&gt;mode))</span>
<span class="lineNum">   15152 </span><span class="lineCov">    4996955 :    || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   15153 </span><span class="lineCov">     417056 : {</span>
<span class="lineNum">   15154 </span><span class="lineCov">     401823 :   if (&lt;MODE&gt;mode == SFmode</span>
<span class="lineNum">   15155 </span><span class="lineCov">     401823 :       &amp;&amp; TARGET_SSE &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   15156 </span><span class="lineCov">    5394314 :       &amp;&amp; TARGET_RECIP_SQRT</span>
<span class="lineNum">   15157 </span><span class="lineCov">     401823 :       &amp;&amp; !optimize_function_for_size_p (cfun)</span>
<span class="lineNum">   15158 </span><span class="lineCov">     401823 :       &amp;&amp; flag_finite_math_only &amp;&amp; !flag_trapping_math</span>
<span class="lineNum">   15159 </span><span class="lineCov">     401823 :       &amp;&amp; flag_unsafe_math_optimizations)</span>
<span class="lineNum">   15160 </span><span class="lineCov">    5391725 :     {</span>
<span class="lineNum">   15161 </span><span class="lineCov">       4464 :       ix86_emit_swsqrtsf (operands[0], operands[1], SFmode, 0);</span>
<span class="lineNum">   15162 </span><span class="lineCov">       4464 :       DONE;</span>
<span class="lineNum">   15163 </span><span class="lineCov">     401823 :     }</span>
<span class="lineNum">   15164 </span><span class="lineCov">    4994366 : </span>
<span class="lineNum">   15165 </span><span class="lineCov">     401823 :   if (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH))</span>
<span class="lineNum">   15166 </span><span class="lineCov">     401823 :     {</span>
<span class="lineNum">   15167 </span><span class="lineCov">     401823 :       rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15168 </span><span class="lineCov">    5340780 :       rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15169 </span><span class="lineCov">     401823 : </span>
<span class="lineNum">   15170 </span><span class="lineCov">     401823 :       emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15171 </span><span class="lineCov">     401823 :       emit_insn (gen_sqrtxf2 (op0, op1));</span>
<span class="lineNum">   15172 </span><span class="lineCov">    4914904 :       emit_insn (gen_truncxf&lt;mode&gt;2_i387_noop_unspec (operands[0], op0));</span>
<span class="lineNum">   15173 </span><span class="lineCov">       4464 :       DONE;</span>
<span class="lineNum">   15174 </span><span class="lineCov">       4464 :    }</span>
<span class="lineNum">   15175 </span><span class="lineCov">     401823 : })</span>
<span class="lineNum">   15176 </span><span class="lineCov">    5219654 : </span>
<span class="lineNum">   15177 </span><span class="lineCov">       4464 : (define_insn &quot;fpremxf4_i387&quot;</span>
<span class="lineNum">   15178 </span><span class="lineCov">     401823 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15179 </span><span class="lineCov">     401823 :         (unspec:XF [(match_operand:XF 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15180 </span><span class="lineCov">    4813955 :                     (match_operand:XF 3 &quot;register_operand&quot; &quot;1&quot;)]</span>
<span class="lineNum">   15181 </span><span class="lineCov">     401823 :                    UNSPEC_FPREM_F))</span>
<span class="lineNum">   15182 </span><span class="lineCov">     401823 :    (set (match_operand:XF 1 &quot;register_operand&quot; &quot;=u&quot;)</span>
<span class="lineNum">   15183 </span><span class="lineCov">       4464 :         (unspec:XF [(match_dup 2) (match_dup 3)]</span>
<span class="lineNum">   15184 </span><span class="lineCov">    5156348 :                    UNSPEC_FPREM_U))</span>
<span class="lineNum">   15185 </span><span class="lineCov">     401823 :    (set (reg:CCFP FPSR_REG)</span>
<span class="lineNum">   15186 </span><span class="lineCov">       4464 :         (unspec:CCFP [(match_dup 2) (match_dup 3)]</span>
<span class="lineNum">   15187 </span><span class="lineCov">     401823 :                      UNSPEC_C2_FLAG))]</span>
<span class="lineNum">   15188 </span><span class="lineCov">    4740427 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15189 </span><span class="lineCov">     401839 :    &amp;&amp; flag_finite_math_only&quot;</span>
<span class="lineNum">   15190 </span><span class="lineCov">     401823 :   &quot;fprem&quot;</span>
<a name="15191"><span class="lineNum">   15191 </span><span class="lineCov">     401823 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span></a>
<span class="lineNum">   15192 </span><span class="lineCov">    5136185 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15193 </span><span class="lineCov">     401823 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15194 </span><span class="lineCov">     401823 : </span>
<span class="lineNum">   15195 </span><span class="lineCov">     401823 : (define_expand &quot;fmodxf3&quot;</span>
<span class="lineNum">   15196 </span><span class="lineCov">    4738707 :   [(use (match_operand:XF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15197 </span><span class="lineCov">       4464 :    (use (match_operand:XF 1 &quot;general_operand&quot;))</span>
<span class="lineNum">   15198 </span><span class="lineCov">     401823 :    (use (match_operand:XF 2 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15199 </span><span class="lineCov">       4464 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15200 </span><span class="lineCov">    5135678 :    &amp;&amp; flag_finite_math_only&quot;</span>
<span class="lineNum">   15201 </span><span class="lineCov">     397359 : {</span>
<span class="lineNum">   15202 </span><span class="lineCov">     401823 :   rtx_code_label *label = gen_label_rtx ();</span>
<span class="lineNum">   15203 </span><span class="lineCov">     401824 : </span>
<span class="lineNum">   15204 </span><span class="lineCov">    4737855 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15205 </span><span class="lineCov">     401822 :   rtx op2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15206 </span><span class="lineCov">     401822 : </span>
<span class="lineNum">   15207 </span><span class="lineCov">     467582 :   emit_move_insn (op2, operands[2]);</span>
<span class="lineNum">   15208 </span><span class="lineCov">    5200884 :   emit_move_insn (op1, operands[1]);</span>
<span class="lineNum">   15209 </span><span class="lineCov">     401822 : </span>
<span class="lineNum">   15210 </span><span class="lineCov">     401822 :   emit_label (label);</span>
<span class="lineNum">   15211 </span><span class="lineCov">     401822 :   emit_insn (gen_fpremxf4_i387 (op1, op2, op1, op2));</span>
<span class="lineNum">   15212 </span><span class="lineCov">    5132358 :   ix86_emit_fp_unordered_jump (label);</span>
<span class="lineNum">   15213 </span><span class="lineCov">     401822 :   LABEL_NUSES (label) = 1;</span>
<span class="lineNum">   15214 </span><span class="lineCov">     463107 : </span>
<span class="lineNum">   15215 </span><span class="lineCov">     401812 :   emit_move_insn (operands[0], op1);</span>
<span class="lineNum">   15216 </span><span class="lineCov">    5132358 :   DONE;</span>
<span class="lineNum">   15217 </span><span class="lineCov">    3871544 : })</span>
<span class="lineNum">   15218 </span><span class="lineCov">    3862315 : </span>
<span class="lineNum">   15219 </span><span class="lineCov">    3871544 : (define_expand &quot;fmod&lt;mode&gt;3&quot;</span>
<span class="lineNum">   15220 </span><span class="lineCov">    5141587 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15221 </span><span class="lineCov">    7306135 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))</span>
<span class="lineNum">   15222 </span><span class="lineCov">     402679 :    (use (match_operand:MODEF 2 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15223 </span><span class="lineCov">       4600 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15224 </span><span class="lineCov">    5132358 :    &amp;&amp; flag_finite_math_only&quot;</span>
<span class="lineNum">   15225 </span><span class="lineCov">       4600 : {</span>
<span class="lineNum">   15226 </span><span class="lineCov">     410464 :   rtx (*gen_truncxf) (rtx, rtx);</span>
<span class="lineNum">   15227 </span><span class="lineCov">    2234740 : </span>
<span class="lineNum">   15228 </span><span class="lineCov">    5132358 :   rtx_code_label *label = gen_label_rtx ();</span>
<span class="lineNum">   15229 </span><span class="lineCov">     626933 : </span>
<span class="lineNum">   15230 </span><span class="lineCov">     401956 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15231 </span><span class="lineCov">     631531 :   rtx op2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15232 </span><span class="lineCov">    5148896 : </span>
<span class="lineNum">   15233 </span><span class="lineCov">     229752 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op2, operands[2]));</span>
<span class="lineNum">   15234 </span><span class="lineCov">     631354 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15235 </span><span class="lineCov">     631861 : </span>
<span class="lineNum">   15236 </span><span class="lineCov">    4943440 :   emit_label (label);</span>
<span class="lineNum">   15237 </span><span class="lineCov">       4599 :   emit_insn (gen_fpremxf4_i387 (op1, op2, op1, op2));</span>
<a name="15238"><span class="lineNum">   15238 </span><span class="lineCov">     405446 :   ix86_emit_fp_unordered_jump (label);</span></a>
<span class="lineNum">   15239 </span><span class="lineCov">    2703333 :   LABEL_NUSES (label) = 1;</span>
<span class="lineNum">   15240 </span><span class="lineCov">    7416955 : </span>
<span class="lineNum">   15241 </span><span class="lineCov">    2478357 :   /* Truncate the result properly for strict SSE math.  */</span>
<span class="lineNum">   15242 </span><span class="lineCov">     397832 :   if (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   15243 </span><span class="lineCov">    4166608 :       &amp;&amp; !TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15244 </span><span class="lineCov">    8879640 :     gen_truncxf = gen_truncxf&lt;mode&gt;2;</span>
<span class="lineNum">   15245 </span><span class="lineCov">    8263711 :   else</span>
<span class="lineNum">   15246 </span><span class="lineCov">    7912637 :     gen_truncxf = gen_truncxf&lt;mode&gt;2_i387_noop_unspec;</span>
<span class="lineNum">   15247 </span><span class="lineCov">    8268205 : </span>
<span class="lineNum">   15248 </span><span class="lineCov">    5110759 :   emit_insn (gen_truncxf (operands[0], op1));</span>
<span class="lineNum">   15249 </span><span class="lineCov">    8263751 :   DONE;</span>
<span class="lineNum">   15250 </span><span class="lineCov">    8268165 : })</span>
<span class="lineNum">   15251 </span><span class="lineCov">    8268165 : </span>
<span class="lineNum">   15252 </span><span class="lineCov">    6953996 : (define_insn &quot;fprem1xf4_i387&quot;</span>
<span class="lineNum">   15253 </span><span class="lineCov">    2440045 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15254 </span><span class="lineCov">    6225847 :         (unspec:XF [(match_operand:XF 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15255 </span><span class="lineCov">    8230162 :                     (match_operand:XF 3 &quot;register_operand&quot; &quot;1&quot;)]</span>
<span class="lineNum">   15256 </span><span class="lineCov">   12938740 :                    UNSPEC_FPREM1_F))</span>
<span class="lineNum">   15257 </span><span class="lineCov">     420619 :    (set (match_operand:XF 1 &quot;register_operand&quot; &quot;=u&quot;)</span>
<span class="lineNum">   15258 </span><span class="lineCov">    5994632 :         (unspec:XF [(match_dup 2) (match_dup 3)]</span>
<span class="lineNum">   15259 </span><span class="lineCov">    2633217 :                    UNSPEC_FPREM1_U))</span>
<span class="lineNum">   15260 </span><span class="lineCov">    7115034 :    (set (reg:CCFP FPSR_REG)</span>
<span class="lineNum">   15261 </span><span class="lineCov">   22279490 :         (unspec:CCFP [(match_dup 2) (match_dup 3)]</span>
<span class="lineNum">   15262 </span><span class="lineCov">     400990 :                      UNSPEC_C2_FLAG))]</span>
<span class="lineNum">   15263 </span><span class="lineCov">     404776 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15264 </span><span class="lineCov">  187582669 :    &amp;&amp; flag_finite_math_only&quot;</span>
<span class="lineNum">   15265 </span><span class="lineCov">  182869677 :   &quot;fprem1&quot;</span>
<span class="lineNum">   15266 </span><span class="lineCov">  182872940 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15267 </span><span class="lineCov">  183641270 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15268 </span><span class="lineCov">    5880712 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15269 </span><span class="lineCov">    1167718 : </span>
<span class="lineNum">   15270 </span><span class="lineCov">  182872940 : (define_expand &quot;remainderxf3&quot;</span>
<a name="15271"><span class="lineNum">   15271 </span><span class="lineCov">    1933085 :   [(use (match_operand:XF 0 &quot;register_operand&quot;))</span></a>
<span class="lineNum">   15272 </span><span class="lineCov">  187599456 :    (use (match_operand:XF 1 &quot;general_operand&quot;))</span>
<span class="lineNum">   15273 </span><span class="lineCov">     414512 :    (use (match_operand:XF 2 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15274 </span><span class="lineCov">     400990 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15275 </span><span class="lineCov">  182887832 :    &amp;&amp; flag_finite_math_only&quot;</span>
<span class="lineNum">   15276 </span><span class="lineCov">  187599224 : {</span>
<span class="lineNum">   15277 </span><span class="lineCov">     967787 :   rtx_code_label *label = gen_label_rtx ();</span>
<span class="lineNum">   15278 </span><span class="lineCov">     647120 : </span>
<span class="lineNum">   15279 </span><span class="lineCov">  182641916 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15280 </span><span class="lineCov">  187471331 :   rtx op2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15281 </span><span class="lineCov">  182431882 : </span>
<span class="lineNum">   15282 </span><span class="lineCov">      10086 :   emit_move_insn (op2, operands[2]);</span>
<span class="lineNum">   15283 </span><span class="lineCov">  182830625 :   emit_move_insn (op1, operands[1]);</span>
<span class="lineNum">   15284 </span><span class="lineCov">    4973608 : </span>
<span class="lineNum">   15285 </span><span class="lineCov">  182828975 :   emit_label (label);</span>
<span class="lineNum">   15286 </span><span class="lineCov">  182435180 :   emit_insn (gen_fprem1xf4_i387 (op1, op2, op1, op2));</span>
<span class="lineNum">   15287 </span><span class="lineCov">  182830577 :   ix86_emit_fp_unordered_jump (label);</span>
<span class="lineNum">   15288 </span><span class="lineCov">    4891616 :   LABEL_NUSES (label) = 1;</span>
<span class="lineNum">   15289 </span><span class="lineCov">  182828975 : </span>
<span class="lineNum">   15290 </span><span class="lineCov">  182832205 :   emit_move_insn (operands[0], op1);</span>
<span class="lineNum">   15291 </span><span class="lineCov">  182830577 :   DONE;</span>
<span class="lineNum">   15292 </span><span class="lineCov">  188203905 : })</span>
<span class="lineNum">   15293 </span><span class="lineCov">    1685402 : </span>
<span class="lineNum">   15294 </span><span class="lineCov">    1688632 : (define_expand &quot;remainder&lt;mode&gt;3&quot;</span>
<span class="lineNum">   15295 </span><span class="lineCov">  182830577 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15296 </span><span class="lineCov">    6986254 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))</span>
<span class="lineNum">   15297 </span><span class="lineCov">  182431831 :    (use (match_operand:MODEF 2 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15298 </span><span class="lineCov">       3268 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15299 </span><span class="lineCov">  182830577 :    &amp;&amp; flag_finite_math_only&quot;</span>
<span class="lineNum">   15300 </span><span class="lineCov">  187214558 : {</span>
<span class="lineNum">   15301 </span><span class="lineCov">  182831963 :   rtx (*gen_truncxf) (rtx, rtx);</span>
<span class="lineNum">   15302 </span><span class="lineCov">    1340363 : </span>
<span class="lineNum">   15303 </span><span class="lineCov">  182833569 :   rtx_code_label *label = gen_label_rtx ();</span>
<span class="lineNum">   15304 </span><span class="lineCov">    4739444 : </span>
<span class="lineNum">   15305 </span><span class="lineCov">  182831963 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15306 </span><span class="lineCov">  182834931 :   rtx op2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15307 </span><span class="lineCov">     411342 : </span>
<span class="lineNum">   15308 </span><span class="lineCov">  187157473 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op2, operands[2]));</span>
<span class="lineNum">   15309 </span><span class="lineCov">  182831962 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15310 </span><span class="lineCov">     403138 : </span>
<span class="lineNum">   15311 </span><span class="lineCov">     401776 :   emit_label (label);</span>
<span class="lineNum">   15312 </span><span class="lineCov">  187157473 : </span>
<a name="15313"><span class="lineNum">   15313 </span><span class="lineCov">     402926 :   emit_insn (gen_fprem1xf4_i387 (op1, op2, op1, op2));</span></a>
<span class="lineNum">   15314 </span><span class="lineCov">  182834857 :   ix86_emit_fp_unordered_jump (label);</span>
<span class="lineNum">   15315 </span><span class="lineCov">     401776 :   LABEL_NUSES (label) = 1;</span>
<span class="lineNum">   15316 </span><span class="lineCov">  187157473 : </span>
<span class="lineNum">   15317 </span><span class="lineCov">  182831957 :   /* Truncate the result properly for strict SSE math.  */</span>
<span class="lineNum">   15318 </span><span class="lineCov">  182833837 :   if (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   15319 </span><span class="lineCov">  182833569 :       &amp;&amp; !TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15320 </span><span class="lineCov">  187153744 :     gen_truncxf = gen_truncxf&lt;mode&gt;2;</span>
<span class="lineNum">   15321 </span><span class="lineCov">     400156 :   else</span>
<span class="lineNum">   15322 </span><span class="lineCov">     401984 :     gen_truncxf = gen_truncxf&lt;mode&gt;2_i387_noop_unspec;</span>
<span class="lineNum">   15323 </span><span class="lineCov">  182833569 : </span>
<span class="lineNum">   15324 </span><span class="lineCov">  187153744 :   emit_insn (gen_truncxf (operands[0], op1));</span>
<span class="lineNum">   15325 </span><span class="lineCov">  182831949 :   DONE;</span>
<span class="lineNum">   15326 </span><span class="lineCov">     401601 : })</span>
<span class="lineNum">   15327 </span><span class="lineCov">  182833569 : </span>
<span class="lineNum">   15328 </span><span class="lineCov">  187148922 : (define_int_iterator SINCOS</span>
<span class="lineNum">   15329 </span><span class="lineCov">  182831949 :         [UNSPEC_SIN</span>
<span class="lineNum">   15330 </span><span class="lineCov">  182433159 :          UNSPEC_COS])</span>
<span class="lineNum">   15331 </span><span class="lineCov">  182433433 : </span>
<span class="lineNum">   15332 </span><span class="lineCov">    4717129 : (define_int_attr sincos</span>
<span class="lineNum">   15333 </span><span class="lineCov">  182831949 :         [(UNSPEC_SIN &quot;sin&quot;)</span>
<span class="lineNum">   15334 </span><span class="lineCov">  182833294 :          (UNSPEC_COS &quot;cos&quot;)])</span>
<span class="lineNum">   15335 </span><span class="lineCov">  182837467 : </span>
<span class="lineNum">   15336 </span><span class="lineCov">  187150871 : (define_insn &quot;&lt;sincos&gt;xf2&quot;</span>
<span class="lineNum">   15337 </span><span class="lineCov">  182435711 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15338 </span><span class="lineCov">  182836786 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   15339 </span><span class="lineCov">  182837467 :                    SINCOS))]</span>
<span class="lineNum">   15340 </span><span class="lineCov">  187150754 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15341 </span><span class="lineCov">  182835848 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15342 </span><span class="lineCov">     404943 :   &quot;f&lt;sincos&gt;&quot;</span>
<span class="lineNum">   15343 </span><span class="lineCov">     409572 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15344 </span><span class="lineCov">  186989816 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15345 </span><span class="lineCov">  182832006 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15346 </span><span class="lineCov">  182832889 : </span>
<a name="15347"><span class="lineNum">   15347 </span><span class="lineCov">     404764 : (define_expand &quot;&lt;sincos&gt;&lt;mode&gt;2&quot;</span></a>
<span class="lineNum">   15348 </span><span class="lineCov">    3802359 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15349 </span><span class="lineCov">     400213 :         (unspec:MODEF [(match_operand:MODEF 1 &quot;general_operand&quot;)]</span>
<span class="lineNum">   15350 </span><span class="lineCov">  182832889 :                       SINCOS))]</span>
<span class="lineNum">   15351 </span><span class="lineCov">  182833569 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15352 </span><span class="lineCov">  185632605 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15353 </span><span class="lineCov">     401201 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15354 </span><span class="lineCov">  182832887 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15355 </span><span class="lineCov">  182833626 : {</span>
<span class="lineNum">   15356 </span><span class="lineCov">  183785635 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15357 </span><span class="lineCov">     736122 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15358 </span><span class="lineCov">    1871483 : </span>
<span class="lineNum">   15359 </span><span class="lineCov">     401737 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15360 </span><span class="lineCov">  182925204 :   emit_insn (gen_&lt;sincos&gt;xf2 (op0, op1));</span>
<span class="lineNum">   15361 </span><span class="lineCov">  182831910 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15362 </span><span class="lineCov">  182832791 :   DONE;</span>
<span class="lineNum">   15363 </span><span class="lineCov">     401737 : })</span>
<span class="lineNum">   15364 </span><span class="lineCov">     819792 : </span>
<span class="lineNum">   15365 </span><span class="lineCov">  182831910 : (define_insn &quot;sincosxf3&quot;</span>
<span class="lineNum">   15366 </span><span class="lineCov">  182832791 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15367 </span><span class="lineCov">  183045207 :         (unspec:XF [(match_operand:XF 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   15368 </span><span class="lineCov">     613414 :                    UNSPEC_SINCOS_COS))</span>
<span class="lineNum">   15369 </span><span class="lineCov">     823471 :    (set (match_operand:XF 1 &quot;register_operand&quot; &quot;=u&quot;)</span>
<span class="lineNum">   15370 </span><span class="lineCov">  182848606 :         (unspec:XF [(match_dup 2)] UNSPEC_SINCOS_SIN))]</span>
<span class="lineNum">   15371 </span><span class="lineCov">  182833536 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15372 </span><span class="lineCov">  182833536 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15373 </span><span class="lineCov">  182831922 :   &quot;fsincos&quot;</span>
<span class="lineNum">   15374 </span><span class="lineCov">    1752938 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15375 </span><span class="lineCov">     547307 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15376 </span><span class="lineCov">  182433449 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15377 </span><span class="lineCov">  182431829 : </span>
<a name="15378"><span class="lineNum">   15378 </span><span class="lineCov">  183033465 : (define_expand &quot;sincos&lt;mode&gt;3&quot;</span></a>
<span class="lineNum">   15379 </span><span class="lineCov">  182634091 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15380 </span><span class="lineCov">  217374950 :    (use (match_operand:MODEF 1 &quot;register_operand&quot;))</span>
<a name="15381"><span class="lineNum">   15381 </span><span class="lineCov">     400117 :    (use (match_operand:MODEF 2 &quot;general_operand&quot;))]</span></a>
<span class="lineNum">   15382 </span><span class="lineCov">  183033449 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15383 </span><span class="lineCov">  216975400 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15384 </span><span class="lineCov">  217374403 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15385 </span><span class="lineCov">     399570 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15386 </span><span class="lineCov">  183032902 : {</span>
<span class="lineNum">   15387 </span><span class="lineCov">   34336655 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15388 </span><span class="lineCov">     601848 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15389 </span><span class="lineCov">     805008 :   rtx op2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15390 </span><span class="lineCov">  182832244 : </span>
<span class="lineNum">   15391 </span><span class="lineCov">  182833722 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op2, operands[2]));</span>
<span class="lineNum">   15392 </span><span class="lineCov">  182833722 :   emit_insn (gen_sincosxf3 (op0, op1, op2));</span>
<span class="lineNum">   15393 </span><span class="lineCov">     251710 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15394 </span><span class="lineCov">  182832244 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[1], op1));</span>
<span class="lineNum">   15395 </span><span class="lineCov">  182833722 :   DONE;</span>
<span class="lineNum">   15396 </span><span class="lineCov">  182831343 : })</span>
<span class="lineNum">   15397 </span><span class="lineCov">  182431813 : </span>
<span class="lineNum">   15398 </span><span class="lineCov">  182432694 : (define_insn &quot;fptanxf4_i387&quot;</span>
<span class="lineNum">   15399 </span><span class="lineCov">     107198 :   [(set (match_operand:SF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15400 </span><span class="lineCov">  182831343 :         (match_operand:SF 3 &quot;const1_operand&quot;))</span>
<span class="lineNum">   15401 </span><span class="lineCov">  182842288 :    (set (match_operand:XF 1 &quot;register_operand&quot; &quot;=u&quot;)</span>
<span class="lineNum">   15402 </span><span class="lineCov">  187534136 :         (unspec:XF [(match_operand:XF 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   15403 </span><span class="lineCov">    5103821 :                    UNSPEC_TAN))]</span>
<span class="lineNum">   15404 </span><span class="lineCov">    5103823 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15405 </span><span class="lineCov">  182842290 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15406 </span><span class="lineCov">  182843176 :   &quot;fptan&quot;</span>
<span class="lineNum">   15407 </span><span class="lineCov">  182844647 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15408 </span><span class="lineCov">  182844647 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15409 </span><span class="lineCov">     410495 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15410 </span><span class="lineCov">  182843169 : </span>
<span class="lineNum">   15411 </span><span class="lineCov">  182844647 : (define_expand &quot;tanxf2&quot;</span>
<span class="lineNum">   15412 </span><span class="lineCov">  182844647 :   [(use (match_operand:XF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15413 </span><span class="lineCov">     410495 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   15414 </span><span class="lineCov">  182843169 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15415 </span><span class="lineCov">     412854 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15416 </span><span class="lineCov">  182842268 : {</span>
<a name="15417"><span class="lineNum">   15417 </span><span class="lineCov">  182842288 :   rtx one = gen_reg_rtx (SFmode);</span></a>
<span class="lineNum">   15418 </span><span class="lineCov">  182843169 :   emit_insn (gen_fptanxf4_i387 (one, operands[0], operands[1],</span>
<span class="lineNum">   15419 </span><span class="lineCov">  182859163 :                                 CONST1_RTX (SFmode)));</span>
<span class="lineNum">   15420 </span><span class="lineCov">  182844647 :   DONE;</span>
<span class="lineNum">   15421 </span><span class="lineCov">  182842288 : })</span>
<span class="lineNum">   15422 </span><span class="lineCov">  182843169 : </span>
<span class="lineNum">   15423 </span><span class="lineCov">     427370 : (define_expand &quot;tan&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15424 </span><span class="lineCov">  182856784 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15425 </span><span class="lineCov">  182856804 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15426 </span><span class="lineCov">  182857685 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15427 </span><span class="lineCov">     427370 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15428 </span><span class="lineCov">  182844647 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15429 </span><span class="lineCov">     424845 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15430 </span><span class="lineCov">  182857519 : {</span>
<span class="lineNum">   15431 </span><span class="lineCov">  182844647 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15432 </span><span class="lineCov">  182858997 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15433 </span><span class="lineCov">  182856638 : </span>
<span class="lineNum">   15434 </span><span class="lineCov">  182857487 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15435 </span><span class="lineCov">  182856618 :   emit_insn (gen_tanxf2 (op0, op1));</span>
<span class="lineNum">   15436 </span><span class="lineCov">  182858997 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15437 </span><span class="lineCov">     424845 :   DONE;</span>
<a name="15438"><span class="lineNum">   15438 </span><span class="lineCov">     411344 : })</span></a>
<span class="lineNum">   15439 </span><span class="lineCov">     415446 : </span>
<span class="lineNum">   15440 </span><span class="lineCov">     415446 : (define_insn &quot;atan2xf3&quot;</span>
<span class="lineNum">   15441 </span><span class="lineCov">  182844880 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15442 </span><span class="lineCov">     411075 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15443 </span><span class="lineCov">  182844647 :                     (match_operand:XF 2 &quot;register_operand&quot; &quot;u&quot;)]</span>
<span class="lineNum">   15444 </span><span class="lineCov">     412854 :                    UNSPEC_FPATAN))</span>
<span class="lineNum">   15445 </span><span class="lineCov">  182842287 :    (clobber (match_scratch:XF 3 &quot;=2&quot;))]</span>
<span class="lineNum">   15446 </span><span class="lineCov">     411078 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15447 </span><span class="lineCov">  182844650 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15448 </span><span class="lineCov">  182844671 :   &quot;fpatan&quot;</span>
<span class="lineNum">   15449 </span><span class="lineCov">  182842287 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15450 </span><span class="lineCov">     410991 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15451 </span><span class="lineCov">       2420 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15452 </span><span class="lineCov">     412895 : </span>
<span class="lineNum">   15453 </span><span class="lineCov">     410547 : (define_expand &quot;atan2&lt;mode&gt;3&quot;</span>
<span class="lineNum">   15454 </span><span class="lineCov">  182842749 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<a name="15455"><span class="lineNum">   15455 </span><span class="lineCov">  182843065 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))</span></a>
<span class="lineNum">   15456 </span><span class="lineCov">  182842280 :    (use (match_operand:MODEF 2 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15457 </span><span class="lineCov">     410506 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15458 </span><span class="lineCov">  182842703 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15459 </span><span class="lineCov">     410787 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15460 </span><span class="lineCov">  182433445 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15461 </span><span class="lineCov">  182842283 : {</span>
<span class="lineNum">   15462 </span><span class="lineCov">  182842662 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15463 </span><span class="lineCov">  182842268 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15464 </span><span class="lineCov">  182843908 :   rtx op2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15465 </span><span class="lineCov">     410490 : </span>
<span class="lineNum">   15466 </span><span class="lineCov">  182842662 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op2, operands[2]));</span>
<span class="lineNum">   15467 </span><span class="lineCov">  182843908 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15468 </span><span class="lineCov">  182843924 : </span>
<span class="lineNum">   15469 </span><span class="lineCov">  182842280 :   emit_insn (gen_atan2xf3 (op0, op2, op1));</span>
<span class="lineNum">   15470 </span><span class="lineCov">  182842678 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15471 </span><span class="lineCov">  182431809 :   DONE;</span>
<span class="lineNum">   15472 </span><span class="lineCov">  182433433 : })</span>
<span class="lineNum">   15473 </span><span class="lineCov">  182842280 : </span>
<span class="lineNum">   15474 </span><span class="lineCov">     410869 : (define_expand &quot;atanxf2&quot;</span>
<span class="lineNum">   15475 </span><span class="lineCov">     412115 :   [(parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15476 </span><span class="lineCov">  182843908 :                    (unspec:XF [(match_dup 2)</span>
<span class="lineNum">   15477 </span><span class="lineCov">  182842280 :                                (match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   15478 </span><span class="lineCov">  182432117 :                               UNSPEC_FPATAN))</span>
<span class="lineNum">   15479 </span><span class="lineCov">     412115 :               (clobber (match_scratch:XF 3))])]</span>
<span class="lineNum">   15480 </span><span class="lineCov">  182843985 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15481 </span><span class="lineCov">     410487 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15482 </span><span class="lineCov">  182432113 :   &quot;operands[2] = force_reg (XFmode, CONST1_RTX (XFmode));&quot;)</span>
<span class="lineNum">   15483 </span><span class="lineCov">  182433510 : </span>
<span class="lineNum">   15484 </span><span class="lineCov">  182433510 : (define_expand &quot;atan&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15485 </span><span class="lineCov">  182842275 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15486 </span><span class="lineCov">  182843009 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15487 </span><span class="lineCov">  182842690 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15488 </span><span class="lineCov">  182844266 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15489 </span><span class="lineCov">  182842646 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15490 </span><span class="lineCov">     411115 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15491 </span><span class="lineCov">     412460 : {</span>
<span class="lineNum">   15492 </span><span class="lineCov">  182844253 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<a name="15493"><span class="lineNum">   15493 </span><span class="lineCov">  182842621 :   rtx op1 = gen_reg_rtx (XFmode);</span></a>
<span class="lineNum">   15494 </span><span class="lineCov">  182842708 : </span>
<span class="lineNum">   15495 </span><span class="lineCov">     412460 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15496 </span><span class="lineCov">  182431793 :   emit_insn (gen_atanxf2 (op0, op1));</span>
<span class="lineNum">   15497 </span><span class="lineCov">     410827 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15498 </span><span class="lineCov">  182431932 :   DONE;</span>
<span class="lineNum">   15499 </span><span class="lineCov">  182850045 : })</span>
<span class="lineNum">   15500 </span><span class="lineCov">  182856435 : </span>
<span class="lineNum">   15501 </span><span class="lineCov">  182848961 : (define_expand &quot;asinxf2&quot;</span>
<span class="lineNum">   15502 </span><span class="lineCov">  182431888 :   [(set (match_dup 2)</span>
<span class="lineNum">   15503 </span><span class="lineCov">  182848959 :         (mult:XF (match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15504 </span><span class="lineCov">  182856435 :                  (match_dup 1)))</span>
<span class="lineNum">   15505 </span><span class="lineCov">     417168 :    (set (match_dup 4) (minus:XF (match_dup 3) (match_dup 2)))</span>
<span class="lineNum">   15506 </span><span class="lineCov">         95 :    (set (match_dup 5) (sqrt:XF (match_dup 4)))</span>
<a name="15507"><span class="lineNum">   15507 </span><span class="lineCov">  182856435 :    (parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span></a>
<span class="lineNum">   15508 </span><span class="lineCov">  182856435 :                    (unspec:XF [(match_dup 5) (match_dup 1)]</span>
<span class="lineNum">   15509 </span><span class="lineCov">  182848961 :                               UNSPEC_FPATAN))</span>
<span class="lineNum">   15510 </span><span class="lineCov">     417261 :               (clobber (match_scratch:XF 6))])]</span>
<span class="lineNum">   15511 </span><span class="lineCov">  182857000 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15512 </span><span class="lineCov">       7476 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15513 </span><span class="lineCov">  182848961 : {</span>
<span class="lineNum">   15514 </span><span class="lineCov">  182849619 :   int i;</span>
<span class="lineNum">   15515 </span><span class="lineCov">  182857000 : </span>
<a name="15516"><span class="lineNum">   15516 </span><span class="lineCov">  182433882 :   for (i = 2; i &lt; 6; i++)</span></a>
<span class="lineNum">   15517 </span><span class="lineCov">  182850485 :     operands[i] = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15518 </span><span class="lineCov">     417826 : </span>
<span class="lineNum">   15519 </span><span class="lineCov">  182850081 :   emit_move_insn (operands[3], CONST1_RTX (XFmode));</span>
<span class="lineNum">   15520 </span><span class="lineCov">  182856439 : })</span>
<span class="lineNum">   15521 </span><span class="lineCov">  182848965 : </span>
<span class="lineNum">   15522 </span><span class="lineCov">  182849058 : (define_expand &quot;asin&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15523 </span><span class="lineCov">  182848959 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15524 </span><span class="lineCov">  182856443 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15525 </span><span class="lineCov">  182848969 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15526 </span><span class="lineCov">  182849054 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15527 </span><span class="lineCov">     423002 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15528 </span><span class="lineCov">     418686 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15529 </span><span class="lineCov">  182848961 : {</span>
<span class="lineNum">   15530 </span><span class="lineCov">  182849088 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15531 </span><span class="lineCov">  182849027 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15532 </span><span class="lineCov">     417166 : </span>
<span class="lineNum">   15533 </span><span class="lineCov">  182848979 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15534 </span><span class="lineCov">     417277 :   emit_insn (gen_asinxf2 (op0, op1));</span>
<span class="lineNum">   15535 </span><span class="lineCov">  182850617 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15536 </span><span class="lineCov">  182850635 :   DONE;</span>
<span class="lineNum">   15537 </span><span class="lineCov">  182850589 : })</span>
<span class="lineNum">   15538 </span><span class="lineCov">  182849052 : </span>
<span class="lineNum">   15539 </span><span class="lineCov">  182848971 : (define_expand &quot;acosxf2&quot;</span>
<span class="lineNum">   15540 </span><span class="lineCov">     417406 :   [(set (match_dup 2)</span>
<span class="lineNum">   15541 </span><span class="lineCov">  182852089 :         (mult:XF (match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15542 </span><span class="lineCov">  182850554 :                  (match_dup 1)))</span>
<span class="lineNum">   15543 </span><span class="lineCov">  182850461 :    (set (match_dup 4) (minus:XF (match_dup 3) (match_dup 2)))</span>
<span class="lineNum">   15544 </span><span class="lineCov">  182850461 :    (set (match_dup 5) (sqrt:XF (match_dup 4)))</span>
<span class="lineNum">   15545 </span><span class="lineCov">  182850587 :    (parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15546 </span><span class="lineCov">  182852056 :                    (unspec:XF [(match_dup 1) (match_dup 5)]</span>
<span class="lineNum">   15547 </span><span class="lineCov">  182849199 :                               UNSPEC_FPATAN))</span>
<span class="lineNum">   15548 </span><span class="lineCov">  182848959 :               (clobber (match_scratch:XF 6))])]</span>
<span class="lineNum">   15549 </span><span class="lineCov">  182830921 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15550 </span><span class="lineCov">      22262 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15551 </span><span class="lineCov">      22169 : {</span>
<span class="lineNum">   15552 </span><span class="lineCov">  182452700 :   int i;</span>
<span class="lineNum">   15553 </span><span class="lineCov">  182537825 : </span>
<a name="15554"><span class="lineNum">   15554 </span><span class="lineCov">  182452553 :   for (i = 2; i &lt; 6; i++)</span></a>
<span class="lineNum">   15555 </span><span class="lineCov">  182431793 :     operands[i] = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15556 </span><span class="lineCov">  182453659 : </span>
<span class="lineNum">   15557 </span><span class="lineCov">      21241 :   emit_move_insn (operands[3], CONST1_RTX (XFmode));</span>
<span class="lineNum">   15558 </span><span class="lineCov">  182452553 : })</span>
<span class="lineNum">   15559 </span><span class="lineCov">  182434549 : </span>
<span class="lineNum">   15560 </span><span class="lineCov">  182453419 : (define_expand &quot;acos&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15561 </span><span class="lineCov">      21241 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<a name="15562"><span class="lineNum">   15562 </span><span class="lineCov">  182455448 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span></a>
<span class="lineNum">   15563 </span><span class="lineCov">  182455355 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15564 </span><span class="lineCov">  182455355 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15565 </span><span class="lineCov">      23177 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15566 </span><span class="lineCov">  182454489 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15567 </span><span class="lineCov">  182454396 : {</span>
<span class="lineNum">   15568 </span><span class="lineCov">  182454636 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15569 </span><span class="lineCov">  182454970 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15570 </span><span class="lineCov">  182454454 : </span>
<span class="lineNum">   15571 </span><span class="lineCov">      22603 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15572 </span><span class="lineCov">  182454636 :   emit_insn (gen_acosxf2 (op0, op1));</span>
<span class="lineNum">   15573 </span><span class="lineCov">  182454970 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15574 </span><span class="lineCov">  182454433 :   DONE;</span>
<span class="lineNum">   15575 </span><span class="lineCov">  182454638 : })</span>
<span class="lineNum">   15576 </span><span class="lineCov">      22603 : </span>
<span class="lineNum">   15577 </span><span class="lineCov">  182454968 : (define_insn &quot;fyl2xxf3_i387&quot;</span>
<span class="lineNum">   15578 </span><span class="lineCov">  182454433 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15579 </span><span class="lineCov">  182454638 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15580 </span><span class="lineCov">       1938 :                     (match_operand:XF 2 &quot;register_operand&quot; &quot;u&quot;)]</span>
<span class="lineNum">   15581 </span><span class="lineCov">  182453024 :                    UNSPEC_FYL2X))</span>
<span class="lineNum">   15582 </span><span class="lineCov">      20704 :    (clobber (match_scratch:XF 3 &quot;=2&quot;))]</span>
<span class="lineNum">   15583 </span><span class="lineCov">  182452709 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15584 </span><span class="lineCov">  182432440 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15585 </span><span class="lineCov">  182453102 :   &quot;fyl2x&quot;</span>
<span class="lineNum">   15586 </span><span class="lineCov">  182452500 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15587 </span><span class="lineCov">  182452703 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15588 </span><span class="lineCov">        685 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15589 </span><span class="lineCov">  182453269 : </span>
<span class="lineNum">   15590 </span><span class="lineCov">  182452498 : (define_expand &quot;logxf2&quot;</span>
<span class="lineNum">   15591 </span><span class="lineCov">  182452505 :   [(parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<a name="15592"><span class="lineNum">   15592 </span><span class="lineCov">  182452473 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)</span></a>
<span class="lineNum">   15593 </span><span class="lineCov">  182453056 :                                (match_dup 2)] UNSPEC_FYL2X))</span>
<span class="lineNum">   15594 </span><span class="lineCov">  182431862 :               (clobber (match_scratch:XF 3))])]</span>
<span class="lineNum">   15595 </span><span class="lineCov">  182452517 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15596 </span><span class="lineCov">  182452488 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15597 </span><span class="lineCov">      37745 : {</span>
<span class="lineNum">   15598 </span><span class="lineCov">  182468561 :   operands[2]</span>
<span class="lineNum">   15599 </span><span class="lineCov">      37199 :     = force_reg (XFmode, standard_80387_constant_rtx (4)); /* fldln2 */</span>
<a name="15600"><span class="lineNum">   15600 </span><span class="lineCov">  182468575 : })</span></a>
<span class="lineNum">   15601 </span><span class="lineCov">  182469104 : </span>
<span class="lineNum">   15602 </span><span class="lineCov">  182468540 : (define_expand &quot;log&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15603 </span><span class="lineCov">  182468540 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15604 </span><span class="lineCov">  182468561 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15605 </span><span class="lineCov">  182469136 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15606 </span><span class="lineCov">  182468556 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15607 </span><span class="lineCov">  182468681 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15608 </span><span class="lineCov">  182448002 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15609 </span><span class="lineCov">  182453063 : {</span>
<span class="lineNum">   15610 </span><span class="lineCov">  182720941 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15611 </span><span class="lineCov">  182720941 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<a name="15612"><span class="lineNum">   15612 </span><span class="lineCov">     289164 : </span></a>
<span class="lineNum">   15613 </span><span class="lineCov">  182721505 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15614 </span><span class="lineCov">  182720925 :   emit_insn (gen_logxf2 (op0, op1));</span>
<span class="lineNum">   15615 </span><span class="lineCov">  182720925 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15616 </span><span class="lineCov">  182720983 :   DONE;</span>
<span class="lineNum">   15617 </span><span class="lineCov">  182721489 : })</span>
<span class="lineNum">   15618 </span><span class="lineCov">     289132 : </span>
<span class="lineNum">   15619 </span><span class="lineCov">  182720925 : (define_expand &quot;log10xf2&quot;</span>
<span class="lineNum">   15620 </span><span class="lineCov">  182720999 :   [(parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15621 </span><span class="lineCov">  182721489 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15622 </span><span class="lineCov">     289132 :                                (match_dup 2)] UNSPEC_FYL2X))</span>
<span class="lineNum">   15623 </span><span class="lineCov">     289183 :               (clobber (match_scratch:XF 3))])]</span>
<span class="lineNum">   15624 </span><span class="lineCov">  182720971 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<a name="15625"><span class="lineNum">   15625 </span><span class="lineCov">  182721489 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span></a>
<span class="lineNum">   15626 </span><span class="lineCov">  182720948 : {</span>
<span class="lineNum">   15627 </span><span class="lineCov">  182720948 :   operands[2]</span>
<span class="lineNum">   15628 </span><span class="lineCov">  182720925 :     = force_reg (XFmode, standard_80387_constant_rtx (3)); /* fldlg2 */</span>
<span class="lineNum">   15629 </span><span class="lineCov">     289696 : })</span>
<span class="lineNum">   15630 </span><span class="lineCov">  182720925 : </span>
<span class="lineNum">   15631 </span><span class="lineCov">  182720927 : (define_expand &quot;log10&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15632 </span><span class="lineCov">  182720953 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15633 </span><span class="lineCov">  182721489 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<a name="15634"><span class="lineNum">   15634 </span><span class="lineCov">  182720925 :   &quot;TARGET_USE_FANCY_MATH_387</span></a>
<span class="lineNum">   15635 </span><span class="lineCov">  182720925 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15636 </span><span class="lineCov">  182720953 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15637 </span><span class="lineCov">  182721491 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15638 </span><span class="lineCov">  182720925 : {</span>
<span class="lineNum">   15639 </span><span class="lineCov">  182720953 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15640 </span><span class="lineCov">  182722095 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15641 </span><span class="lineCov">  182722631 : </span>
<span class="lineNum">   15642 </span><span class="lineCov">  182722067 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15643 </span><span class="lineCov">  182720953 :   emit_insn (gen_log10xf2 (op0, op1));</span>
<span class="lineNum">   15644 </span><span class="lineCov">  182720925 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15645 </span><span class="lineCov">  182721489 :   DONE;</span>
<span class="lineNum">   15646 </span><span class="lineCov">  182722067 : })</span>
<span class="lineNum">   15647 </span><span class="lineCov">  182720953 : </span>
<span class="lineNum">   15648 </span><span class="lineCov">  182720953 : (define_expand &quot;log2xf2&quot;</span>
<span class="lineNum">   15649 </span><span class="lineCov">  182721489 :   [(parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15650 </span><span class="lineCov">  182722061 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15651 </span><span class="lineCov">  182720925 :                                (match_dup 2)] UNSPEC_FYL2X))</span>
<span class="lineNum">   15652 </span><span class="lineCov">  182720953 :               (clobber (match_scratch:XF 3))])]</span>
<span class="lineNum">   15653 </span><span class="lineCov">  182721489 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<a name="15654"><span class="lineNum">   15654 </span><span class="lineCov">  182720925 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span></a>
<span class="lineNum">   15655 </span><span class="lineCov">  182720953 :   &quot;operands[2] = force_reg (XFmode, CONST1_RTX (XFmode));&quot;)</span>
<span class="lineNum">   15656 </span><span class="lineCov">  182722061 : </span>
<span class="lineNum">   15657 </span><span class="lineCov">  182721489 : (define_expand &quot;log2&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15658 </span><span class="lineCov">  182720925 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15659 </span><span class="lineCov">  182720925 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15660 </span><span class="lineCov">  182720925 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15661 </span><span class="lineCov">  182721489 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15662 </span><span class="lineCov">  182720937 :        || TARGET_MIX_SSE_I387)</span>
<a name="15663"><span class="lineNum">   15663 </span><span class="lineCov">  182743438 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span></a>
<span class="lineNum">   15664 </span><span class="lineCov">  182720925 : {</span>
<span class="lineNum">   15665 </span><span class="lineCov">  182721489 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15666 </span><span class="lineCov">  182720925 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15667 </span><span class="lineCov">  182743438 : </span>
<span class="lineNum">   15668 </span><span class="lineCov">  182743438 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15669 </span><span class="lineCov">  182721489 :   emit_insn (gen_log2xf2 (op0, op1));</span>
<span class="lineNum">   15670 </span><span class="lineCov">  182700258 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15671 </span><span class="lineCov">  182474973 :   DONE;</span>
<span class="lineNum">   15672 </span><span class="lineCov">  184085819 : })</span>
<span class="lineNum">   15673 </span><span class="lineCov">  184063870 : </span>
<span class="lineNum">   15674 </span><span class="lineCov">  184063306 : (define_insn &quot;fyl2xp1xf3_i387&quot;</span>
<span class="lineNum">   15675 </span><span class="lineCov">  184063306 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15676 </span><span class="lineCov">    1843444 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15677 </span><span class="lineCov">  183874452 :                     (match_operand:XF 2 &quot;register_operand&quot; &quot;u&quot;)]</span>
<span class="lineNum">   15678 </span><span class="lineCov">  187955951 :                    UNSPEC_FYL2XP1))</span>
<span class="lineNum">   15679 </span><span class="lineCov">    5736089 :    (clobber (match_scratch:XF 3 &quot;=2&quot;))]</span>
<a name="15680"><span class="lineNum">   15680 </span><span class="lineCov">    5736091 :   &quot;TARGET_USE_FANCY_MATH_387</span></a>
<span class="lineNum">   15681 </span><span class="lineCov">  183874454 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15682 </span><span class="lineCov">  183896401 :   &quot;fyl2xp1&quot;</span>
<span class="lineNum">   15683 </span><span class="lineCov">  182267881 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15684 </span><span class="lineCov">  183870897 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15685 </span><span class="lineCov">  183871574 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15686 </span><span class="lineCov">    5733115 : </span>
<span class="lineNum">   15687 </span><span class="lineCov">  182268782 : (define_expand &quot;log1pxf2&quot;</span>
<span class="lineNum">   15688 </span><span class="lineCov">  183894425 :   [(use (match_operand:XF 0 &quot;register_operand&quot;))</span>
<a name="15689"><span class="lineNum">   15689 </span><span class="lineCov">  255636047 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span></a>
<span class="lineNum">   15690 </span><span class="lineCov">    1651936 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15691 </span><span class="lineCov">  254034357 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15692 </span><span class="lineCov">  255635483 : {</span>
<span class="lineNum">   15693 </span><span class="lineCov">  255636835 :   ix86_emit_i387_log1p (operands[0], operands[1]);</span>
<span class="lineNum">   15694 </span><span class="lineCov">  255658984 :   DONE;</span>
<span class="lineNum">   15695 </span><span class="lineCov">  254033001 : })</span>
<span class="lineNum">   15696 </span><span class="lineCov">    1628635 : </span>
<span class="lineNum">   15697 </span><span class="lineCov">  255636047 : (define_expand &quot;log1p&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15698 </span><span class="lineCov">  255658984 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15699 </span><span class="lineCov">  254031753 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15700 </span><span class="lineCov">  255657882 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15701 </span><span class="lineCov">  255636921 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15702 </span><span class="lineCov">  255657882 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15703 </span><span class="lineCov">  254007794 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15704 </span><span class="lineCov">  255657882 : {</span>
<span class="lineNum">   15705 </span><span class="lineCov">  255635933 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15706 </span><span class="lineCov">  254006848 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15707 </span><span class="lineCov">  254030307 : </span>
<span class="lineNum">   15708 </span><span class="lineCov">  255657882 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15709 </span><span class="lineCov">  255635933 :   emit_insn (gen_log1pxf2 (op0, op1));</span>
<span class="lineNum">   15710 </span><span class="lineCov">  255657882 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15711 </span><span class="lineCov">  254007794 :   DONE;</span>
<a name="15712"><span class="lineNum">   15712 </span><span class="lineCov">  254006848 : })</span></a>
<span class="lineNum">   15713 </span><span class="lineCov">  254007412 : </span>
<span class="lineNum">   15714 </span><span class="lineCov">  255657882 : (define_insn &quot;fxtractxf3_i387&quot;</span>
<span class="lineNum">   15715 </span><span class="lineCov">  254030307 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15716 </span><span class="lineCov">  255657882 :         (unspec:XF [(match_operand:XF 2 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   15717 </span><span class="lineCov">  255635933 :                    UNSPEC_XTRACT_FRACT))</span>
<span class="lineNum">   15718 </span><span class="lineCov">  255635369 :    (set (match_operand:XF 1 &quot;register_operand&quot; &quot;=u&quot;)</span>
<span class="lineNum">   15719 </span><span class="lineCov">  254007794 :         (unspec:XF [(match_dup 2)] UNSPEC_XTRACT_EXP))]</span>
<span class="lineNum">   15720 </span><span class="lineCov">  255657886 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15721 </span><span class="lineCov">  255635937 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15722 </span><span class="lineCov">  255635381 :   &quot;fxtract&quot;</span>
<span class="lineNum">   15723 </span><span class="lineCov">  254030305 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15724 </span><span class="lineCov">  255635369 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15725 </span><span class="lineCov">  255636027 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15726 </span><span class="lineCov">  255657976 : </span>
<span class="lineNum">   15727 </span><span class="lineCov">  254007773 : (define_expand &quot;logbxf2&quot;</span>
<span class="lineNum">   15728 </span><span class="lineCov">  255635463 :   [(parallel [(set (match_dup 2)</span>
<a name="15729"><span class="lineNum">   15729 </span><span class="lineCov">  255636027 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)]</span></a>
<span class="lineNum">   15730 </span><span class="lineCov">  255635369 :                               UNSPEC_XTRACT_FRACT))</span>
<span class="lineNum">   15731 </span><span class="lineCov">  254007867 :               (set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15732 </span><span class="lineCov">  255635463 :                    (unspec:XF [(match_dup 1)] UNSPEC_XTRACT_EXP))])]</span>
<span class="lineNum">   15733 </span><span class="lineCov">  255636027 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15734 </span><span class="lineCov">  255635369 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15735 </span><span class="lineCov">  254030380 :   &quot;operands[2] = gen_reg_rtx (XFmode);&quot;)</span>
<span class="lineNum">   15736 </span><span class="lineCov">  255635463 : </span>
<span class="lineNum">   15737 </span><span class="lineCov">  255636027 : (define_expand &quot;logb&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15738 </span><span class="lineCov">  255635369 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15739 </span><span class="lineCov">  254007823 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15740 </span><span class="lineCov">  255657932 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15741 </span><span class="lineCov">  255635983 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15742 </span><span class="lineCov">  255657946 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15743 </span><span class="lineCov">  254030300 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15744 </span><span class="lineCov">  255635369 : {</span>
<span class="lineNum">   15745 </span><span class="lineCov">  255635933 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15746 </span><span class="lineCov">  255657896 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15747 </span><span class="lineCov">  254007773 : </span>
<span class="lineNum">   15748 </span><span class="lineCov">  255657896 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15749 </span><span class="lineCov">  255635951 :   emit_insn (gen_logbxf2 (op0, op1));</span>
<span class="lineNum">   15750 </span><span class="lineCov">  255657938 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op1));</span>
<span class="lineNum">   15751 </span><span class="lineCov">  254007781 :   DONE;</span>
<span class="lineNum">   15752 </span><span class="lineCov">  255640267 : })</span>
<span class="lineNum">   15753 </span><span class="lineCov">  254025087 : </span>
<span class="lineNum">   15754 </span><span class="lineCov">  254047092 : (define_expand &quot;ilogbxf2&quot;</span>
<span class="lineNum">   15755 </span><span class="lineCov">  254007777 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15756 </span><span class="lineCov">  254029898 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   15757 </span><span class="lineCov">  254025090 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15758 </span><span class="lineCov">  254024531 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15759 </span><span class="lineCov">  254007773 : {</span>
<span class="lineNum">   15760 </span><span class="lineCov">  254024523 :   rtx op0, op1;</span>
<span class="lineNum">   15761 </span><span class="lineCov">  254025086 : </span>
<a name="15762"><span class="lineNum">   15762 </span><span class="lineCov">  254029436 :   if (optimize_insn_for_size_p ())</span></a>
<span class="lineNum">   15763 </span><span class="lineCov">  254030361 :     FAIL;</span>
<span class="lineNum">   15764 </span><span class="lineCov">  254047111 : </span>
<span class="lineNum">   15765 </span><span class="lineCov">  255622367 :   op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15766 </span><span class="lineCov">  255644392 :   op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15767 </span><span class="lineCov">  254030361 : </span>
<span class="lineNum">   15768 </span><span class="lineCov">  255644392 :   emit_insn (gen_fxtractxf3_i387 (op0, op1, operands[1]));</span>
<a name="15769"><span class="lineNum">   15769 </span><span class="lineCov">  255622387 :   emit_insn (gen_fix_truncxfsi2 (operands[0], op1));</span></a>
<span class="lineNum">   15770 </span><span class="lineCov">  255621807 :   DONE;</span>
<span class="lineNum">   15771 </span><span class="lineCov">  255627619 : })</span>
<span class="lineNum">   15772 </span><span class="lineCov">  254024523 : </span>
<span class="lineNum">   15773 </span><span class="lineCov">  254025086 : (define_expand &quot;ilogb&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15774 </span><span class="lineCov">  254047088 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15775 </span><span class="lineCov">  254007776 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15776 </span><span class="lineCov">  254024523 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15777 </span><span class="lineCov">  254025086 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15778 </span><span class="lineCov">  254047088 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15779 </span><span class="lineCov">  254007775 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15780 </span><span class="lineCov">  254024525 : {</span>
<span class="lineNum">   15781 </span><span class="lineCov">  254007413 :   rtx op0, op1, op2;</span>
<span class="lineNum">   15782 </span><span class="lineCov">  254024531 : </span>
<span class="lineNum">   15783 </span><span class="lineCov">  254007777 :   if (optimize_insn_for_size_p ())</span>
<span class="lineNum">   15784 </span><span class="lineCov">  256428626 :     FAIL;</span>
<span class="lineNum">   15785 </span><span class="lineCov">  256429191 : </span>
<span class="lineNum">   15786 </span><span class="lineCov">  256428346 :   op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15787 </span><span class="lineCov">  254007777 :   op1 = gen_reg_rtx (XFmode);</span>
<a name="15788"><span class="lineNum">   15788 </span><span class="lineCov">  256428350 :   op2 = gen_reg_rtx (XFmode);</span></a>
<span class="lineNum">   15789 </span><span class="lineCov">  256429180 : </span>
<span class="lineNum">   15790 </span><span class="lineCov">  256429761 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op2, operands[1]));</span>
<span class="lineNum">   15791 </span><span class="lineCov">  254007777 :   emit_insn (gen_fxtractxf3_i387 (op0, op1, op2));</span>
<span class="lineNum">   15792 </span><span class="lineCov">  256428348 :   emit_insn (gen_fix_truncxfsi2 (operands[0], op1));</span>
<span class="lineNum">   15793 </span><span class="lineCov">  256429170 :   DONE;</span>
<span class="lineNum">   15794 </span><span class="lineCov">  256433235 : })</span>
<span class="lineNum">   15795 </span><span class="lineCov">  254030340 : </span>
<span class="lineNum">   15796 </span><span class="lineCov">  256410719 : (define_insn &quot;*f2xm1xf2_i387&quot;</span>
<span class="lineNum">   15797 </span><span class="lineCov">  254025329 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15798 </span><span class="lineCov">  254047089 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   15799 </span><span class="lineCov">  254030339 :                    UNSPEC_F2XM1))]</span>
<span class="lineNum">   15800 </span><span class="lineCov">  254024546 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15801 </span><span class="lineCov">  254025391 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15802 </span><span class="lineCov">  254024555 :   &quot;f2xm1&quot;</span>
<span class="lineNum">   15803 </span><span class="lineCov">  254007773 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15804 </span><span class="lineCov">  255290220 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15805 </span><span class="lineCov">  255301276 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15806 </span><span class="lineCov">  254034732 : </span>
<span class="lineNum">   15807 </span><span class="lineCov">  254030286 : (define_insn &quot;fscalexf4_i387&quot;</span>
<span class="lineNum">   15808 </span><span class="lineCov">  254024723 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   15809 </span><span class="lineCov">  255291215 :         (unspec:XF [(match_operand:XF 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   15810 </span><span class="lineCov">  254034732 :                     (match_operand:XF 3 &quot;register_operand&quot; &quot;1&quot;)]</span>
<a name="15811"><span class="lineNum">   15811 </span><span class="lineCov">    1284297 :                    UNSPEC_FSCALE_FRACT))</span></a>
<span class="lineNum">   15812 </span><span class="lineCov">      17871 :    (set (match_operand:XF 1 &quot;register_operand&quot; &quot;=u&quot;)</span>
<span class="lineNum">   15813 </span><span class="lineCov">      18666 :         (unspec:XF [(match_dup 2) (match_dup 3)]</span>
<span class="lineNum">   15814 </span><span class="lineCov">  254034728 :                    UNSPEC_FSCALE_EXP))]</span>
<span class="lineNum">   15815 </span><span class="lineCov">       1137 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15816 </span><span class="lineCov">  254024539 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15817 </span><span class="lineCov">  254025416 :   &quot;fscale&quot;</span>
<span class="lineNum">   15818 </span><span class="lineCov">  259739721 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   15819 </span><span class="lineCov">        925 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   15820 </span><span class="lineCov">  259730286 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   15821 </span><span class="lineCov">  259731078 : </span>
<span class="lineNum">   15822 </span><span class="lineCov">  259739013 : (define_expand &quot;expNcorexf3&quot;</span>
<span class="lineNum">   15823 </span><span class="lineCov">  254008347 :   [(set (match_dup 3) (mult:XF (match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15824 </span><span class="lineCov">  259730286 :                                (match_operand:XF 2 &quot;register_operand&quot;)))</span>
<span class="lineNum">   15825 </span><span class="lineCov">    5723657 :    (set (match_dup 4) (unspec:XF [(match_dup 3)] UNSPEC_FRNDINT))</span>
<span class="lineNum">   15826 </span><span class="lineCov">  259739307 :    (set (match_dup 5) (minus:XF (match_dup 3) (match_dup 4)))</span>
<span class="lineNum">   15827 </span><span class="lineCov">  254008346 :    (set (match_dup 6) (unspec:XF [(match_dup 5)] UNSPEC_F2XM1))</span>
<span class="lineNum">   15828 </span><span class="lineCov">  460445585 :    (set (match_dup 8) (plus:XF (match_dup 6) (match_dup 7)))</span>
<span class="lineNum">   15829 </span><span class="lineCov">  206438956 :    (parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15830 </span><span class="lineCov">  259739307 :                    (unspec:XF [(match_dup 8) (match_dup 4)]</span>
<span class="lineNum">   15831 </span><span class="lineCov">  254008346 :                               UNSPEC_FSCALE_FRACT))</span>
<span class="lineNum">   15832 </span><span class="lineCov">  259730285 :               (set (match_dup 9)</span>
<span class="lineNum">   15833 </span><span class="lineCov">  259731024 :                    (unspec:XF [(match_dup 8) (match_dup 4)]</span>
<span class="lineNum">   15834 </span><span class="lineCov">  259739307 :                               UNSPEC_FSCALE_EXP))])]</span>
<span class="lineNum">   15835 </span><span class="lineCov">  508009438 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15836 </span><span class="lineCov">  259730285 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15837 </span><span class="lineCov">  513731499 : {</span>
<span class="lineNum">   15838 </span><span class="lineCov">  513739831 :   int i;</span>
<span class="lineNum">   15839 </span><span class="lineCov">  254007778 : </span>
<span class="lineNum">   15840 </span><span class="lineCov">  259723961 :   for (i = 3; i &lt; 10; i++)</span>
<span class="lineNum">   15841 </span><span class="lineCov">  259730412 :     operands[i] = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15842 </span><span class="lineCov">    5731896 : </span>
<span class="lineNum">   15843 </span><span class="lineCov">      22920 :   emit_move_insn (operands[7], CONST1_RTX (XFmode));</span>
<span class="lineNum">   15844 </span><span class="lineCov">    5744858 : })</span>
<span class="lineNum">   15845 </span><span class="lineCov">  259730408 : </span>
<span class="lineNum">   15846 </span><span class="lineCov">  259738734 : (define_expand &quot;expxf2&quot;</span>
<span class="lineNum">   15847 </span><span class="lineCov">  254007786 :   [(use (match_operand:XF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15848 </span><span class="lineCov">    5722865 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   15849 </span><span class="lineCov">  259730394 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15850 </span><span class="lineCov">    5753156 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15851 </span><span class="lineCov">  254007776 : {</span>
<span class="lineNum">   15852 </span><span class="lineCov">  259712038 :   rtx op2 = force_reg (XFmode, standard_80387_constant_rtx (5)); /* fldl2e */</span>
<span class="lineNum">   15853 </span><span class="lineCov">      18285 : </span>
<span class="lineNum">   15854 </span><span class="lineCov">    5714218 :   emit_insn (gen_expNcorexf3 (operands[0], operands[1], op2));</span>
<span class="lineNum">   15855 </span><span class="lineCov">        934 :   DONE;</span>
<span class="lineNum">   15856 </span><span class="lineCov">  254024523 : })</span>
<span class="lineNum">   15857 </span><span class="lineCov">  254025044 : </span>
<span class="lineNum">   15858 </span><span class="lineCov">      24661 : (define_expand &quot;exp&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15859 </span><span class="lineCov">  254007773 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15860 </span><span class="lineCov">  254006848 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15861 </span><span class="lineCov">      18144 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15862 </span><span class="lineCov">  254011539 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15863 </span><span class="lineCov">  254007774 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15864 </span><span class="lineCov">          1 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15865 </span><span class="lineCov">      19997 : {</span>
<span class="lineNum">   15866 </span><span class="lineCov">   30601029 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15867 </span><span class="lineCov">  254007774 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15868 </span><span class="lineCov">  284601087 : </span>
<span class="lineNum">   15869 </span><span class="lineCov">  284601301 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15870 </span><span class="lineCov">  284605777 :   emit_insn (gen_expxf2 (op0, op1));</span>
<span class="lineNum">   15871 </span><span class="lineCov">        925 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15872 </span><span class="lineCov">   30597277 :   DONE;</span>
<a name="15873"><span class="lineNum">   15873 </span><span class="lineCov">  284601301 : })</span></a>
<span class="lineNum">   15874 </span><span class="lineCov">  284604806 : </span>
<span class="lineNum">   15875 </span><span class="lineCov">  254079038 : (define_expand &quot;exp10xf2&quot;</span>
<span class="lineNum">   15876 </span><span class="lineCov">   30665898 :   [(use (match_operand:XF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15877 </span><span class="lineCov">   30665653 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   15878 </span><span class="lineCov">  284604412 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15879 </span><span class="lineCov">  254007789 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15880 </span><span class="lineCov">  284601095 : {</span>
<span class="lineNum">   15881 </span><span class="lineCov">  284601236 :   rtx op2 = force_reg (XFmode, standard_80387_constant_rtx (6)); /* fldl2t */</span>
<span class="lineNum">   15882 </span><span class="lineCov">   30597536 : </span>
<span class="lineNum">   15883 </span><span class="lineCov">      68805 :   emit_insn (gen_expNcorexf3 (operands[0], operands[1], op2));</span>
<span class="lineNum">   15884 </span><span class="lineCov">  284601088 :   DONE;</span>
<span class="lineNum">   15885 </span><span class="lineCov">  284601235 : })</span>
<span class="lineNum">   15886 </span><span class="lineCov">   30597493 : </span>
<a name="15887"><span class="lineNum">   15887 </span><span class="lineCov">        927 : (define_expand &quot;exp10&lt;mode&gt;2&quot;</span></a>
<span class="lineNum">   15888 </span><span class="lineCov">  254006855 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15889 </span><span class="lineCov">   30657183 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<a name="15890"><span class="lineNum">   15890 </span><span class="lineCov">  284604336 :   &quot;TARGET_USE_FANCY_MATH_387</span></a>
<span class="lineNum">   15891 </span><span class="lineCov">        927 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15892 </span><span class="lineCov">  254006850 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15893 </span><span class="lineCov">  284601506 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15894 </span><span class="lineCov">   30597761 : {</span>
<span class="lineNum">   15895 </span><span class="lineCov">       1201 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15896 </span><span class="lineCov">  284601727 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15897 </span><span class="lineCov">  284601230 : </span>
<span class="lineNum">   15898 </span><span class="lineCov">  254010076 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15899 </span><span class="lineCov">  254007774 :   emit_insn (gen_exp10xf2 (op0, op1));</span>
<span class="lineNum">   15900 </span><span class="lineCov">  284601609 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15901 </span><span class="lineCov">   30594382 :   DONE;</span>
<a name="15902"><span class="lineNum">   15902 </span><span class="lineCov">  254009902 : })</span></a>
<span class="lineNum">   15903 </span><span class="lineCov">  254007772 : </span>
<span class="lineNum">   15904 </span><span class="lineCov">  254006848 : (define_expand &quot;exp2xf2&quot;</span>
<span class="lineNum">   15905 </span><span class="lineCov">  284601230 :   [(use (match_operand:XF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15906 </span><span class="lineCov">  284604224 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   15907 </span><span class="lineCov">       1012 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15908 </span><span class="lineCov">         88 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<a name="15909"><span class="lineNum">   15909 </span><span class="lineCov">  284601230 : {</span></a>
<span class="lineNum">   15910 </span><span class="lineCov">  284604138 :   rtx op2 = force_reg (XFmode, CONST1_RTX (XFmode));</span>
<span class="lineNum">   15911 </span><span class="lineCov">  254007771 : </span>
<span class="lineNum">   15912 </span><span class="lineCov">         88 :   emit_insn (gen_expNcorexf3 (operands[0], operands[1], op2));</span>
<span class="lineNum">   15913 </span><span class="lineCov">  254007011 :   DONE;</span>
<span class="lineNum">   15914 </span><span class="lineCov">  284604122 : })</span>
<span class="lineNum">   15915 </span><span class="lineCov">  254007772 : </span>
<span class="lineNum">   15916 </span><span class="lineCov">  254006936 : (define_expand &quot;exp2&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15917 </span><span class="lineCov">  284601479 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15918 </span><span class="lineCov">   30597540 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<a name="15919"><span class="lineNum">   15919 </span><span class="lineCov">  254007772 :   &quot;TARGET_USE_FANCY_MATH_387</span></a>
<span class="lineNum">   15920 </span><span class="lineCov">  254006939 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15921 </span><span class="lineCov">  284601475 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15922 </span><span class="lineCov">   30597534 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15923 </span><span class="lineCov">        923 : {</span>
<span class="lineNum">   15924 </span><span class="lineCov">         90 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15925 </span><span class="lineCov">  284601476 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15926 </span><span class="lineCov">  284604382 : </span>
<span class="lineNum">   15927 </span><span class="lineCov">  254007772 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15928 </span><span class="lineCov">  254006928 :   emit_insn (gen_exp2xf2 (op0, op1));</span>
<span class="lineNum">   15929 </span><span class="lineCov">  284601476 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15930 </span><span class="lineCov">  284604382 :   DONE;</span>
<a name="15931"><span class="lineNum">   15931 </span><span class="lineCov">  254007772 : })</span></a>
<span class="lineNum">   15932 </span><span class="lineCov">  254006926 : </span>
<span class="lineNum">   15933 </span><span class="lineCov">  284601475 : (define_expand &quot;expm1xf2&quot;</span>
<span class="lineNum">   15934 </span><span class="lineCov">  284604380 :   [(set (match_dup 3) (mult:XF (match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15935 </span><span class="lineCov">  254007751 :                                (match_dup 2)))</span>
<span class="lineNum">   15936 </span><span class="lineCov">  254006926 :    (set (match_dup 4) (unspec:XF [(match_dup 3)] UNSPEC_FRNDINT))</span>
<span class="lineNum">   15937 </span><span class="lineCov">  284601471 :    (set (match_dup 5) (minus:XF (match_dup 3) (match_dup 4)))</span>
<span class="lineNum">   15938 </span><span class="lineCov">  284604380 :    (set (match_dup 6) (unspec:XF [(match_dup 5)] UNSPEC_F2XM1))</span>
<span class="lineNum">   15939 </span><span class="lineCov">  254007735 :    (parallel [(set (match_dup 7)</span>
<span class="lineNum">   15940 </span><span class="lineCov">  254006926 :                    (unspec:XF [(match_dup 6) (match_dup 4)]</span>
<span class="lineNum">   15941 </span><span class="lineCov">  254007252 :                               UNSPEC_FSCALE_FRACT))</span>
<span class="lineNum">   15942 </span><span class="lineCov">  284604121 :               (set (match_dup 8)</span>
<span class="lineNum">   15943 </span><span class="lineCov">        863 :                    (unspec:XF [(match_dup 6) (match_dup 4)]</span>
<span class="lineNum">   15944 </span><span class="lineCov">         78 :                               UNSPEC_FSCALE_EXP))])</span>
<span class="lineNum">   15945 </span><span class="lineCov">  254006993 :    (parallel [(set (match_dup 10)</span>
<span class="lineNum">   15946 </span><span class="lineCov">  284604121 :                    (unspec:XF [(match_dup 9) (match_dup 8)]</span>
<span class="lineNum">   15947 </span><span class="lineCov">  254007711 :                               UNSPEC_FSCALE_FRACT))</span>
<a name="15948"><span class="lineNum">   15948 </span><span class="lineCov">         80 :               (set (match_dup 11)</span></a>
<span class="lineNum">   15949 </span><span class="lineCov">  284601211 :                    (unspec:XF [(match_dup 9) (match_dup 8)]</span>
<span class="lineNum">   15950 </span><span class="lineCov">   30597273 :                               UNSPEC_FSCALE_EXP))])</span>
<span class="lineNum">   15951 </span><span class="lineCov">  254007711 :    (set (match_dup 12) (minus:XF (match_dup 10) (match_dup 9)))</span>
<span class="lineNum">   15952 </span><span class="lineCov">  254006926 :    (set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15953 </span><span class="lineCov">  284601211 :         (plus:XF (match_dup 12) (match_dup 7)))]</span>
<span class="lineNum">   15954 </span><span class="lineCov">  284604121 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15955 </span><span class="lineCov">  254007711 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15956 </span><span class="lineCov">         78 : {</span>
<span class="lineNum">   15957 </span><span class="lineCov">  254006995 :   int i;</span>
<span class="lineNum">   15958 </span><span class="lineCov">  284604119 : </span>
<span class="lineNum">   15959 </span><span class="lineCov">        864 :   for (i = 2; i &lt; 13; i++)</span>
<span class="lineNum">   15960 </span><span class="lineCov">  254018735 :     operands[i] = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15961 </span><span class="lineCov">  254007894 : </span>
<span class="lineNum">   15962 </span><span class="lineCov">  284593113 :   emit_move_insn (operands[2], standard_80387_constant_rtx (5)); /* fldl2e */</span>
<span class="lineNum">   15963 </span><span class="lineCov">        866 :   emit_move_insn (operands[9], CONST1_RTX (XFmode));</span>
<span class="lineNum">   15964 </span><span class="lineCov">  254017829 : })</span>
<span class="lineNum">   15965 </span><span class="lineCov">  254007894 : </span>
<span class="lineNum">   15966 </span><span class="lineCov">  284593107 : (define_expand &quot;expm1&lt;mode&gt;2&quot;</span>
<span class="lineNum">   15967 </span><span class="lineCov">        864 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   15968 </span><span class="lineCov">  254017820 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   15969 </span><span class="lineCov">  254007894 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15970 </span><span class="lineCov">  284593107 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   15971 </span><span class="lineCov">        864 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   15972 </span><span class="lineCov">  254017805 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15973 </span><span class="lineCov">  254007901 : {</span>
<span class="lineNum">   15974 </span><span class="lineCov">  284593106 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15975 </span><span class="lineCov">        861 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15976 </span><span class="lineCov">  254017805 : </span>
<span class="lineNum">   15977 </span><span class="lineCov">  254007895 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   15978 </span><span class="lineCov">  284593105 :   emit_insn (gen_expm1xf2 (op0, op1));</span>
<span class="lineNum">   15979 </span><span class="lineCov">        863 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   15980 </span><span class="lineCov">  254017794 :   DONE;</span>
<span class="lineNum">   15981 </span><span class="lineCov">  254007894 : })</span>
<span class="lineNum">   15982 </span><span class="lineCov">  284593104 : </span>
<span class="lineNum">   15983 </span><span class="lineCov">        864 : (define_expand &quot;ldexpxf3&quot;</span>
<span class="lineNum">   15984 </span><span class="lineCov">  254017797 :   [(match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   15985 </span><span class="lineCov">  254007897 :    (match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   15986 </span><span class="lineCov">  284593104 :    (match_operand:SI 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">   15987 </span><span class="lineCov">  254007709 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   15988 </span><span class="lineCov">  254017771 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   15989 </span><span class="lineCov">       1017 : {</span>
<span class="lineNum">   15990 </span><span class="lineCov">  284593105 :   rtx tmp1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15991 </span><span class="lineCov">  254007711 :   rtx tmp2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   15992 </span><span class="lineCov">  254017771 : </span>
<span class="lineNum">   15993 </span><span class="lineCov">  254007864 :   emit_insn (gen_floatsixf2 (tmp1, operands[2]));</span>
<span class="lineNum">   15994 </span><span class="lineCov">  284593104 :   emit_insn (gen_fscalexf4_i387 (operands[0], tmp2,</span>
<span class="lineNum">   15995 </span><span class="lineCov">  254007710 :                                  operands[1], tmp1));</span>
<span class="lineNum">   15996 </span><span class="lineCov">  254017772 :   DONE;</span>
<span class="lineNum">   15997 </span><span class="lineCov">  254007865 : })</span>
<a name="15998"><span class="lineNum">   15998 </span><span class="lineCov">  284593104 : </span></a>
<span class="lineNum">   15999 </span><span class="lineCov">  254007597 : (define_expand &quot;ldexp&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16000 </span><span class="lineCov">  254017772 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16001 </span><span class="lineCov">  254007864 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))</span>
<span class="lineNum">   16002 </span><span class="lineCov">  284593106 :    (use (match_operand:SI 2 &quot;register_operand&quot;))]</span>
<span class="lineNum">   16003 </span><span class="lineCov">  254007494 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16004 </span><span class="lineCov">  254017487 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16005 </span><span class="lineCov">  254007629 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   16006 </span><span class="lineCov">  284593104 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16007 </span><span class="lineCov">  254007402 : {</span>
<span class="lineNum">   16008 </span><span class="lineCov">  254017491 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16009 </span><span class="lineCov">  254030126 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16010 </span><span class="lineCov">  284593104 : </span>
<span class="lineNum">   16011 </span><span class="lineCov">  254006978 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   16012 </span><span class="lineCov">  254017487 :   emit_insn (gen_ldexpxf3 (op0, op1, operands[2]));</span>
<span class="lineNum">   16013 </span><span class="lineCov">  254017078 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   16014 </span><span class="lineCov">  284593105 :   DONE;</span>
<a name="16015"><span class="lineNum">   16015 </span><span class="lineCov">  254006973 : })</span></a>
<span class="lineNum">   16016 </span><span class="lineCov">  254017486 : </span>
<span class="lineNum">   16017 </span><span class="lineCov">  254007452 : (define_expand &quot;scalbxf3&quot;</span>
<span class="lineNum">   16018 </span><span class="lineCov">  284593106 :   [(parallel [(set (match_operand:XF 0 &quot; register_operand&quot;)</span>
<span class="lineNum">   16019 </span><span class="lineCov">  254006973 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   16020 </span><span class="lineCov">  254015117 :                                (match_operand:XF 2 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16021 </span><span class="lineCov">  254007288 :                               UNSPEC_FSCALE_FRACT))</span>
<span class="lineNum">   16022 </span><span class="lineCov">  284593089 :               (set (match_dup 3)</span>
<span class="lineNum">   16023 </span><span class="lineCov">  284590142 :                    (unspec:XF [(match_dup 1) (match_dup 2)]</span>
<span class="lineNum">   16024 </span><span class="lineCov">  254015118 :                               UNSPEC_FSCALE_EXP))])]</span>
<span class="lineNum">   16025 </span><span class="lineCov">  254007298 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16026 </span><span class="lineCov">   30586241 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16027 </span><span class="lineCov">  284590142 :   &quot;operands[3] = gen_reg_rtx (XFmode);&quot;)</span>
<span class="lineNum">   16028 </span><span class="lineCov">  254013006 : </span>
<span class="lineNum">   16029 </span><span class="lineCov">  254007368 : (define_expand &quot;scalb&lt;mode&gt;3&quot;</span>
<span class="lineNum">   16030 </span><span class="lineCov">  284593044 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16031 </span><span class="lineCov">  284590142 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))</span>
<span class="lineNum">   16032 </span><span class="lineCov">  254012755 :    (use (match_operand:MODEF 2 &quot;general_operand&quot;))]</span>
<a name="16033"><span class="lineNum">   16033 </span><span class="lineCov">  254007284 :   &quot;TARGET_USE_FANCY_MATH_387</span></a>
<span class="lineNum">   16034 </span><span class="lineCov">  284593044 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16035 </span><span class="lineCov">  284591995 :        || TARGET_MIX_SSE_I387)</span>
<a name="16036"><span class="lineNum">   16036 </span><span class="lineCov">  254012755 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span></a>
<span class="lineNum">   16037 </span><span class="lineCov">  254007284 : {</span>
<span class="lineNum">   16038 </span><span class="lineCov">  284594897 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16039 </span><span class="lineCov">  284591995 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16040 </span><span class="lineCov">  254010643 :   rtx op2 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16041 </span><span class="lineCov">  254007283 : </span>
<span class="lineNum">   16042 </span><span class="lineCov">  254010791 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   16043 </span><span class="lineCov">  284590953 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op2, operands[2]));</span>
<span class="lineNum">   16044 </span><span class="lineCov">  254008614 :   emit_insn (gen_scalbxf3 (op0, op1, op2));</span>
<span class="lineNum">   16045 </span><span class="lineCov">  254007283 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   16046 </span><span class="lineCov">  254010561 :   DONE;</span>
<span class="lineNum">   16047 </span><span class="lineCov">  284590142 : })</span>
<span class="lineNum">   16048 </span><span class="lineCov">  254008614 : </span>
<span class="lineNum">   16049 </span><span class="lineCov">  254007283 : (define_expand &quot;significandxf2&quot;</span>
<span class="lineNum">   16050 </span><span class="lineCov">  254009750 :   [(parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16051 </span><span class="lineCov">  284590142 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16052 </span><span class="lineCov">       1766 :                               UNSPEC_XTRACT_FRACT))</span>
<a name="16053"><span class="lineNum">   16053 </span><span class="lineCov">  254007282 :               (set (match_dup 2)</span></a>
<span class="lineNum">   16054 </span><span class="lineCov">  284593045 :                    (unspec:XF [(match_dup 1)] UNSPEC_XTRACT_EXP))])]</span>
<span class="lineNum">   16055 </span><span class="lineCov">   30583295 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16056 </span><span class="lineCov">  254008615 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16057 </span><span class="lineCov">  254007284 :   &quot;operands[2] = gen_reg_rtx (XFmode);&quot;)</span>
<a name="16058"><span class="lineNum">   16058 </span><span class="lineCov">  284593045 : </span></a>
<span class="lineNum">   16059 </span><span class="lineCov">  284590143 : (define_expand &quot;significand&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16060 </span><span class="lineCov">  254008615 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16061 </span><span class="lineCov">  254007283 :    (use (match_operand:MODEF 1 &quot;general_operand&quot;))]</span>
<span class="lineNum">   16062 </span><span class="lineCov">  284593045 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16063 </span><span class="lineCov">   30583294 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16064 </span><span class="lineCov">  254008614 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   16065 </span><span class="lineCov">  254007282 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16066 </span><span class="lineCov">   30586196 : {</span>
<span class="lineNum">   16067 </span><span class="lineCov">   30583294 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<a name="16068"><span class="lineNum">   16068 </span><span class="lineCov">  254008614 :   rtx op1 = gen_reg_rtx (XFmode);</span></a>
<span class="lineNum">   16069 </span><span class="lineCov">  254007282 : </span>
<span class="lineNum">   16070 </span><span class="lineCov">  284593044 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   16071 </span><span class="lineCov">  284590142 :   emit_insn (gen_significandxf2 (op0, op1));</span>
<span class="lineNum">   16072 </span><span class="lineCov">  254008614 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   16073 </span><span class="lineCov">        434 :   DONE;</span>
<span class="lineNum">   16074 </span><span class="lineCov">  284593044 : })</span>
<span class="lineNum">   16075 </span><span class="lineCov">  254006848 : </span>
<span class="lineNum">   16076 </span><span class="lineCov">  254008614 : </span>
<span class="lineNum">   16077 </span><span class="lineCov">        356 : (define_insn &quot;sse4_1_round&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16078 </span><span class="lineCov">   30586196 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   16079 </span><span class="lineCov">  284590142 :         (unspec:MODEF [(match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)</span>
<span class="lineNum">   16080 </span><span class="lineCov">  254008614 :                        (match_operand:SI 2 &quot;const_0_to_15_operand&quot; &quot;n,n&quot;)]</span>
<span class="lineNum">   16081 </span><span class="lineCov">  254007204 :                       UNSPEC_ROUND))]</span>
<span class="lineNum">   16082 </span><span class="lineCov">  254009780 :   &quot;TARGET_SSE4_1&quot;</span>
<span class="lineNum">   16083 </span><span class="lineCov">  284590142 :   &quot;@</span>
<a name="16084"><span class="lineNum">   16084 </span><span class="lineCov">       1766 :    %vround&lt;ssemodesuffix&gt;\t{%2, %1, %d0|%d0, %1, %2}</span></a>
<span class="lineNum">   16085 </span><span class="lineCov">  254007188 :    vrndscale&lt;ssemodesuffix&gt;\t{%2, %1, %d0|%d0, %1, %2}&quot;</span>
<span class="lineNum">   16086 </span><span class="lineCov">  284593115 :   [(set_attr &quot;type&quot; &quot;ssecvt&quot;)</span>
<span class="lineNum">   16087 </span><span class="lineCov">  284590213 :    (set_attr &quot;prefix_extra&quot; &quot;1,*&quot;)</span>
<span class="lineNum">   16088 </span><span class="lineCov">       1830 :    (set_attr &quot;length_immediate&quot; &quot;*,1&quot;)</span>
<span class="lineNum">   16089 </span><span class="lineCov">        340 :    (set_attr &quot;prefix&quot; &quot;maybe_vex,evex&quot;)</span>
<span class="lineNum">   16090 </span><span class="lineCov">  284601058 :    (set_attr &quot;isa&quot; &quot;noavx512f,avx512f&quot;)</span>
<a name="16091"><span class="lineNum">   16091 </span><span class="lineCov">  284598379 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span></a>
<span class="lineNum">   16092 </span><span class="lineCov">  254008652 : </span>
<span class="lineNum">   16093 </span><span class="lineCov">  254009128 : (define_insn &quot;rintxf2&quot;</span>
<span class="lineNum">   16094 </span><span class="lineCov">  284598642 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   16095 </span><span class="lineCov">  284590142 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   16096 </span><span class="lineCov">  254008614 :                    UNSPEC_FRNDINT))]</span>
<span class="lineNum">   16097 </span><span class="lineCov">  254007273 :   &quot;TARGET_USE_FANCY_MATH_387&quot;</span>
<span class="lineNum">   16098 </span><span class="lineCov">  284592918 :   &quot;frndint&quot;</span>
<span class="lineNum">   16099 </span><span class="lineCov">  284590143 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<span class="lineNum">   16100 </span><span class="lineCov">  254008615 :    (set_attr &quot;znver1_decode&quot; &quot;vector&quot;)</span>
<span class="lineNum">   16101 </span><span class="lineCov">  254007285 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   16102 </span><span class="lineCov">  284591069 : </span>
<span class="lineNum">   16103 </span><span class="lineCov">  284590143 : (define_expand &quot;rint&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16104 </span><span class="lineCov">  254008614 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16105 </span><span class="lineCov">  254007173 :    (use (match_operand:MODEF 1 &quot;nonimmediate_operand&quot;))]</span>
<span class="lineNum">   16106 </span><span class="lineCov">  284590975 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16107 </span><span class="lineCov">  284590154 :    || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   16108 </span><span class="lineCov">  254008614 : {</span>
<span class="lineNum">   16109 </span><span class="lineCov">  254007172 :   if (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16110 </span><span class="lineCov">  254007573 :     {</span>
<span class="lineNum">   16111 </span><span class="lineCov">  284590142 :       if (TARGET_SSE4_1)</span>
<span class="lineNum">   16112 </span><span class="lineCov">  254008613 :         emit_insn (gen_sse4_1_round&lt;mode&gt;2</span>
<span class="lineNum">   16113 </span><span class="lineCov">  254007172 :                    (operands[0], operands[1], GEN_INT (ROUND_MXCSR)));</span>
<span class="lineNum">   16114 </span><span class="lineCov">  254007349 :       else</span>
<span class="lineNum">   16115 </span><span class="lineCov">  284590142 :         ix86_expand_rint (operands[0], operands[1]);</span>
<span class="lineNum">   16116 </span><span class="lineCov">  254008613 :     }</span>
<span class="lineNum">   16117 </span><span class="lineCov">  254007172 :   else</span>
<span class="lineNum">   16118 </span><span class="lineCov">  284590643 :     {</span>
<span class="lineNum">   16119 </span><span class="lineCov">  284590142 :       rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16120 </span><span class="lineCov">  254008608 :       rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16121 </span><span class="lineCov">  254007173 : </span>
<span class="lineNum">   16122 </span><span class="lineCov">  284590642 :       emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   16123 </span><span class="lineCov">  284590144 :       emit_insn (gen_rintxf2 (op0, op1));</span>
<span class="lineNum">   16124 </span><span class="lineCov">  254008607 :       emit_insn (gen_truncxf&lt;mode&gt;2_i387_noop_unspec (operands[0], op0));</span>
<span class="lineNum">   16125 </span><span class="lineCov">  254007174 :     }</span>
<span class="lineNum">   16126 </span><span class="lineCov">  284590354 :   DONE;</span>
<span class="lineNum">   16127 </span><span class="lineCov">  284590158 : })</span>
<span class="lineNum">   16128 </span><span class="lineCov">  254008606 : </span>
<span class="lineNum">   16129 </span><span class="lineCov">  254007158 : (define_expand &quot;round&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16130 </span><span class="lineCov">  284590353 :   [(match_operand:X87MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16131 </span><span class="lineCov">  254006849 :    (match_operand:X87MODEF 1 &quot;nonimmediate_operand&quot;)]</span>
<span class="lineNum">   16132 </span><span class="lineCov">  254008605 :   &quot;(TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16133 </span><span class="lineCov">  254007080 :     &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16134 </span><span class="lineCov">  284590355 :         || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   16135 </span><span class="lineCov">  284590142 :     &amp;&amp; flag_unsafe_math_optimizations</span>
<span class="lineNum">   16136 </span><span class="lineCov">  254008604 :     &amp;&amp; (flag_fp_int_builtin_inexact || !flag_trapping_math))</span>
<span class="lineNum">   16137 </span><span class="lineCov">  254007080 :    || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   16138 </span><span class="lineCov">  284590355 :        &amp;&amp; !flag_trapping_math &amp;&amp; !flag_rounding_math)&quot;</span>
<span class="lineNum">   16139 </span><span class="lineCov">  284590144 : {</span>
<span class="lineNum">   16140 </span><span class="lineCov">  254008606 :   if (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   16141 </span><span class="lineCov">  254007080 :       &amp;&amp; !flag_trapping_math &amp;&amp; !flag_rounding_math)</span>
<span class="lineNum">   16142 </span><span class="lineCov">  284590355 :     {</span>
<span class="lineNum">   16143 </span><span class="lineCov">  284590142 :       if (TARGET_SSE4_1)</span>
<a name="16144"><span class="lineNum">   16144 </span><span class="lineCov">  254007873 :         {</span></a>
<span class="lineNum">   16145 </span><span class="lineCov">  254007078 :           operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">   16146 </span><span class="lineCov">  254007059 :           ix86_expand_round_sse4 (operands[0], operands[1]);</span>
<span class="lineNum">   16147 </span><span class="lineCov">  284590142 :         }</span>
<a name="16148"><span class="lineNum">   16148 </span><span class="lineCov">  254007873 :       else if (TARGET_64BIT || (&lt;MODE&gt;mode != DFmode))</span></a>
<span class="lineNum">   16149 </span><span class="lineCov">  254105699 :         ix86_expand_round (operands[0], operands[1]);</span>
<span class="lineNum">   16150 </span><span class="lineCov">  284590353 :       else</span>
<span class="lineNum">   16151 </span><span class="lineCov">  284590142 :         ix86_expand_rounddf_32 (operands[0], operands[1]);</span>
<span class="lineNum">   16152 </span><span class="lineCov">  254007626 :     }</span>
<span class="lineNum">   16153 </span><span class="lineCov">  254007078 :   else</span>
<span class="lineNum">   16154 </span><span class="lineCov">  284590334 :     {</span>
<span class="lineNum">   16155 </span><span class="lineCov">  254006848 :       operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">   16156 </span><span class="lineCov">  254007330 :       ix86_emit_i387_round (operands[0], operands[1]);</span>
<span class="lineNum">   16157 </span><span class="lineCov">  254123465 :     }</span>
<span class="lineNum">   16158 </span><span class="lineCov">  284590334 :   DONE;</span>
<span class="lineNum">   16159 </span><span class="lineCov">  284590142 : })</span>
<span class="lineNum">   16160 </span><span class="lineCov">  254007364 : </span>
<span class="lineNum">   16161 </span><span class="lineCov">  254024818 : (define_insn &quot;lrintxfdi2&quot;</span>
<span class="lineNum">   16162 </span><span class="lineCov">  284590294 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   16163 </span><span class="lineCov">  284590142 :         (unspec:DI [(match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)]</span>
<span class="lineNum">   16164 </span><span class="lineCov">  254007321 :                    UNSPEC_FIST))</span>
<span class="lineNum">   16165 </span><span class="lineCov">  254105673 :    (clobber (match_scratch:XF 2 &quot;=&amp;1f&quot;))]</span>
<span class="lineNum">   16166 </span><span class="lineCov">  284590338 :   &quot;TARGET_USE_FANCY_MATH_387&quot;</span>
<span class="lineNum">   16167 </span><span class="lineCov">  254006886 :   &quot;* return output_fix_trunc (insn, operands, false);&quot;</span>
<span class="lineNum">   16168 </span><span class="lineCov">  254007321 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<a name="16169"><span class="lineNum">   16169 </span><span class="lineCov">  254007052 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span></a>
<span class="lineNum">   16170 </span><span class="lineCov">  254007249 : </span>
<span class="lineNum">   16171 </span><span class="lineCov">  254105724 : (define_insn &quot;lrintxf&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16172 </span><span class="lineCov">  254007606 :   [(set (match_operand:SWI24 0 &quot;nonimmediate_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   16173 </span><span class="lineCov">  254007082 :         (unspec:SWI24 [(match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)]</span>
<a name="16174"><span class="lineNum">   16174 </span><span class="lineCov">  284688793 :                       UNSPEC_FIST))]</span></a>
<span class="lineNum">   16175 </span><span class="lineCov">  284590172 :   &quot;TARGET_USE_FANCY_MATH_387&quot;</span>
<span class="lineNum">   16176 </span><span class="lineCov">  254007477 :   &quot;* return output_fix_trunc (insn, operands, false);&quot;</span>
<span class="lineNum">   16177 </span><span class="lineCov">  254105560 :   [(set_attr &quot;type&quot; &quot;fpspc&quot;)</span>
<a name="16178"><span class="lineNum">   16178 </span><span class="lineCov">  254006848 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span></a>
<span class="lineNum">   16179 </span><span class="lineCov">  284590359 : </span>
<span class="lineNum">   16180 </span><span class="lineCov">  254007609 : (define_expand &quot;lrint&lt;MODEF:mode&gt;&lt;SWI48:mode&gt;2&quot;</span>
<a name="16181"><span class="lineNum">   16181 </span><span class="lineCov">  254007142 :   [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)</span></a>
<span class="lineNum">   16182 </span><span class="lineCov">  254006882 :      (unspec:SWI48 [(match_operand:MODEF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16183 </span><span class="lineCov">  284694076 :                    UNSPEC_FIX_NOTRUNC))]</span>
<span class="lineNum">   16184 </span><span class="lineCov">  254007455 :   &quot;SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;)</span>
<span class="lineNum">   16185 </span><span class="lineCov">  254006925 : </span>
<span class="lineNum">   16186 </span><span class="lineCov">  284590196 : (define_expand &quot;lround&lt;X87MODEF:mode&gt;&lt;SWI248x:mode&gt;2&quot;</span>
<span class="lineNum">   16187 </span><span class="lineCov">  254012075 :   [(match_operand:SWI248x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   16188 </span><span class="lineCov">  254007326 :    (match_operand:X87MODEF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16189 </span><span class="lineCov">  254006951 :   &quot;(TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16190 </span><span class="lineCov">  284590152 :     &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;X87MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16191 </span><span class="lineCov">  284590152 :         || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   16192 </span><span class="lineCov">  254007267 :     &amp;&amp; flag_unsafe_math_optimizations)</span>
<span class="lineNum">   16193 </span><span class="lineCov">  254006858 :    || (SSE_FLOAT_MODE_P (&lt;X87MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   16194 </span><span class="lineCov">  284590142 :        &amp;&amp; &lt;SWI248x:MODE&gt;mode != HImode </span>
<span class="lineNum">   16195 </span><span class="lineCov">  284590142 :        &amp;&amp; ((&lt;SWI248x:MODE&gt;mode != DImode) || TARGET_64BIT)</span>
<span class="lineNum">   16196 </span><span class="lineCov">  254007041 :        &amp;&amp; !flag_trapping_math &amp;&amp; !flag_rounding_math)&quot;</span>
<span class="lineNum">   16197 </span><span class="lineCov">  254105474 : {</span>
<span class="lineNum">   16198 </span><span class="lineCov">  284688768 :   if (optimize_insn_for_size_p ())</span>
<span class="lineNum">   16199 </span><span class="lineCov">  284688768 :     FAIL;</span>
<span class="lineNum">   16200 </span><span class="lineCov">  254007048 : </span>
<span class="lineNum">   16201 </span><span class="lineCov">  254006858 :   if (SSE_FLOAT_MODE_P (&lt;X87MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   16202 </span><span class="lineCov">  284590142 :       &amp;&amp; &lt;SWI248x:MODE&gt;mode != HImode</span>
<span class="lineNum">   16203 </span><span class="lineCov">  284590222 :       &amp;&amp; ((&lt;SWI248x:MODE&gt;mode != DImode) || TARGET_64BIT)</span>
<span class="lineNum">   16204 </span><span class="lineCov">  254007178 :       &amp;&amp; !flag_trapping_math &amp;&amp; !flag_rounding_math)</span>
<span class="lineNum">   16205 </span><span class="lineCov">  254105474 :     ix86_expand_lround (operands[0], operands[1]);</span>
<span class="lineNum">   16206 </span><span class="lineCov">  284688788 :   else</span>
<span class="lineNum">   16207 </span><span class="lineCov">  254006848 :     ix86_emit_i387_round (operands[0], operands[1]);</span>
<span class="lineNum">   16208 </span><span class="lineCov">  254007038 :   DONE;</span>
<span class="lineNum">   16209 </span><span class="lineCov">  254105474 : })</span>
<span class="lineNum">   16210 </span><span class="lineCov">  254006858 : </span>
<span class="lineNum">   16211 </span><span class="lineCov">  254105484 : (define_int_iterator FRNDINT_ROUNDING</span>
<span class="lineNum">   16212 </span><span class="lineCov">  254007048 :         [UNSPEC_FRNDINT_FLOOR</span>
<span class="lineNum">   16213 </span><span class="lineCov">  254105484 :          UNSPEC_FRNDINT_CEIL</span>
<span class="lineNum">   16214 </span><span class="lineCov">  254006864 :          UNSPEC_FRNDINT_TRUNC])</span>
<span class="lineNum">   16215 </span><span class="lineCov">  284688780 : </span>
<span class="lineNum">   16216 </span><span class="lineCov">  254007048 : (define_int_iterator FIST_ROUNDING</span>
<span class="lineNum">   16217 </span><span class="lineCov">  254006854 :         [UNSPEC_FIST_FLOOR</span>
<span class="lineNum">   16218 </span><span class="lineCov">  284688780 :          UNSPEC_FIST_CEIL])</span>
<span class="lineNum">   16219 </span><span class="lineCov">  284688778 : </span>
<span class="lineNum">   16220 </span><span class="lineCov">  254007048 : ;; Base name for define_insn</span>
<span class="lineNum">   16221 </span><span class="lineCov">  254006858 : (define_int_attr rounding_insn</span>
<a name="16222"><span class="lineNum">   16222 </span><span class="lineCov">  284590152 :         [(UNSPEC_FRNDINT_FLOOR &quot;floor&quot;)</span></a>
<span class="lineNum">   16223 </span><span class="lineCov">  284590152 :          (UNSPEC_FRNDINT_CEIL &quot;ceil&quot;)</span>
<a name="16224"><span class="lineNum">   16224 </span><span class="lineCov">  254007048 :          (UNSPEC_FRNDINT_TRUNC &quot;btrunc&quot;)</span></a>
<a name="16225"><span class="lineNum">   16225 </span><span class="lineCov">  254105484 :          (UNSPEC_FIST_FLOOR &quot;floor&quot;)</span></a>
<span class="lineNum">   16226 </span><span class="lineCov">  254105484 :          (UNSPEC_FIST_CEIL &quot;ceil&quot;)])</span>
<span class="lineNum">   16227 </span><span class="lineCov">  254105484 : </span>
<span class="lineNum">   16228 </span><span class="lineCov">  254007048 : (define_int_attr rounding</span>
<span class="lineNum">   16229 </span><span class="lineCov">  254105474 :         [(UNSPEC_FRNDINT_FLOOR &quot;floor&quot;)</span>
<span class="lineNum">   16230 </span><span class="lineCov">  254006848 :          (UNSPEC_FRNDINT_CEIL &quot;ceil&quot;)</span>
<span class="lineNum">   16231 </span><span class="lineCov">  254105494 :          (UNSPEC_FRNDINT_TRUNC &quot;trunc&quot;)</span>
<span class="lineNum">   16232 </span><span class="lineCov">  254007038 :          (UNSPEC_FIST_FLOOR &quot;floor&quot;)</span>
<span class="lineNum">   16233 </span><span class="lineCov">  254006848 :          (UNSPEC_FIST_CEIL &quot;ceil&quot;)])</span>
<span class="lineNum">   16234 </span><span class="lineCov">  284688768 : </span>
<span class="lineNum">   16235 </span><span class="lineCov">  284590152 : (define_int_attr ROUNDING</span>
<span class="lineNum">   16236 </span><span class="lineCov">  254007038 :         [(UNSPEC_FRNDINT_FLOOR &quot;FLOOR&quot;)</span>
<span class="lineNum">   16237 </span><span class="lineCov">  254006848 :          (UNSPEC_FRNDINT_CEIL &quot;CEIL&quot;)</span>
<span class="lineNum">   16238 </span><span class="lineCov">  284590142 :          (UNSPEC_FRNDINT_TRUNC &quot;TRUNC&quot;)</span>
<span class="lineNum">   16239 </span><span class="lineCov">  254006848 :          (UNSPEC_FIST_FLOOR &quot;FLOOR&quot;)</span>
<span class="lineNum">   16240 </span><span class="lineCov">  254007048 :          (UNSPEC_FIST_CEIL &quot;CEIL&quot;)])</span>
<span class="lineNum">   16241 </span><span class="lineCov">  254006848 : </span>
<span class="lineNum">   16242 </span><span class="lineCov">  284590142 : ;; Rounding mode control word calculation could clobber FLAGS_REG.</span>
<span class="lineNum">   16243 </span><span class="lineCov">  284590144 : (define_insn_and_split &quot;frndintxf2_&lt;rounding&gt;&quot;</span>
<span class="lineNum">   16244 </span><span class="lineCov">  254007052 :   [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16245 </span><span class="lineCov">  254105474 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16246 </span><span class="lineCov">  284590144 :                    FRNDINT_ROUNDING))</span>
<span class="lineNum">   16247 </span><span class="lineCov">  284590146 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   16248 </span><span class="lineCov">  254007292 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16249 </span><span class="lineCov">  254007398 :    &amp;&amp; (flag_fp_int_builtin_inexact || !flag_trapping_math)</span>
<span class="lineNum">   16250 </span><span class="lineCov">  254007388 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   16251 </span><span class="lineCov">  284682326 :   &quot;#&quot;</span>
<span class="lineNum">   16252 </span><span class="lineCov">  254007114 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   16253 </span><span class="lineCov">  254006934 :   [(const_int 0)]</span>
<span class="lineNum">   16254 </span><span class="lineCov">  254007078 : {</span>
<span class="lineNum">   16255 </span><span class="lineCov">  284583259 :   ix86_optimize_mode_switching[I387_&lt;ROUNDING&gt;] = 1;</span>
<span class="lineNum">   16256 </span><span class="lineCov">  254007670 : </span>
<span class="lineNum">   16257 </span><span class="lineCov">  254105708 :   operands[2] = assign_386_stack_local (HImode, SLOT_CW_STORED);</span>
<span class="lineNum">   16258 </span><span class="lineCov">  254007000 :   operands[3] = assign_386_stack_local (HImode, SLOT_CW_&lt;ROUNDING&gt;);</span>
<span class="lineNum">   16259 </span><span class="lineCov">  284583229 : </span>
<span class="lineNum">   16260 </span><span class="lineCov">  254007040 :   emit_insn (gen_frndintxf2_&lt;rounding&gt;_i387 (operands[0], operands[1],</span>
<span class="lineNum">   16261 </span><span class="lineCov">  254105481 :                                              operands[2], operands[3]));</span>
<span class="lineNum">   16262 </span><span class="lineCov">  254105481 :   DONE;</span>
<span class="lineNum">   16263 </span><span class="lineCov">  276760340 : }</span>
<span class="lineNum">   16264 </span><span class="lineCov">  254007038 :   [(set_attr &quot;type&quot; &quot;frndint&quot;)</span>
<span class="lineNum">   16265 </span><span class="lineCov">  254006848 :    (set_attr &quot;i387_cw&quot; &quot;&lt;rounding&gt;&quot;)</span>
<span class="lineNum">   16266 </span><span class="lineCov">  254006848 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   16267 </span><span class="lineCov">  270706118 : </span>
<span class="lineNum">   16268 </span><span class="lineCov">  254007058 : (define_insn &quot;frndintxf2_&lt;rounding&gt;_i387&quot;</span>
<span class="lineNum">   16269 </span><span class="lineCov">  254105481 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   16270 </span><span class="lineCov">  254013585 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   16271 </span><span class="lineCov">  263649806 :                    FRNDINT_ROUNDING))</span>
<span class="lineNum">   16272 </span><span class="lineCov">  254006949 :    (use (match_operand:HI 2 &quot;memory_operand&quot; &quot;m&quot;))</span>
<a name="16273"><span class="lineNum">   16273 </span><span class="lineCov">  254105475 :    (use (match_operand:HI 3 &quot;memory_operand&quot; &quot;m&quot;))]</span></a>
<span class="lineNum">   16274 </span><span class="lineCov">  254013790 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16275 </span><span class="lineCov">  263649999 :    &amp;&amp; (flag_fp_int_builtin_inexact || !flag_trapping_math)&quot;</span>
<span class="lineNum">   16276 </span><span class="lineCov">  254006958 :   &quot;fldcw\t%3\n\tfrndint\n\tfldcw\t%2&quot;</span>
<span class="lineNum">   16277 </span><span class="lineCov">  254006854 :   [(set_attr &quot;type&quot; &quot;frndint&quot;)</span>
<span class="lineNum">   16278 </span><span class="lineCov">  254105489 :    (set_attr &quot;i387_cw&quot; &quot;&lt;rounding&gt;&quot;)</span>
<span class="lineNum">   16279 </span><span class="lineCov">  263650083 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   16280 </span><span class="lineCov">  254007183 : </span>
<span class="lineNum">   16281 </span><span class="lineCov">  254007125 : (define_expand &quot;&lt;rounding_insn&gt;xf2&quot;</span>
<span class="lineNum">   16282 </span><span class="lineCov">  254112226 :   [(parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16283 </span><span class="lineCov">  263748441 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16284 </span><span class="lineCov">  254006908 :                               FRNDINT_ROUNDING))</span>
<span class="lineNum">   16285 </span><span class="lineCov">  254006848 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   16286 </span><span class="lineCov">  254013585 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16287 </span><span class="lineCov">  263649806 :    &amp;&amp; (flag_fp_int_builtin_inexact || !flag_trapping_math)&quot;)</span>
<span class="lineNum">   16288 </span><span class="lineCov">  254006908 : </span>
<span class="lineNum">   16289 </span><span class="lineCov">  254105541 : (define_expand &quot;&lt;rounding_insn&gt;&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16290 </span><span class="lineCov">  254112276 :   [(parallel [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16291 </span><span class="lineCov">  263543612 :                    (unspec:MODEF [(match_operand:MODEF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16292 </span><span class="lineCov">  254006908 :                                  FRNDINT_ROUNDING))</span>
<span class="lineNum">   16293 </span><span class="lineCov">  254006848 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   16294 </span><span class="lineCov">  254112276 :   &quot;(TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16295 </span><span class="lineCov">  263401541 :     &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16296 </span><span class="lineCov">  254006906 :         || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   16297 </span><span class="lineCov">      98707 :     &amp;&amp; (flag_fp_int_builtin_inexact || !flag_trapping_math))</span>
<span class="lineNum">   16298 </span><span class="lineCov">  254112292 :    || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   16299 </span><span class="lineCov">  263401010 :        &amp;&amp; (TARGET_SSE4_1 || flag_fp_int_builtin_inexact</span>
<span class="lineNum">   16300 </span><span class="lineCov">  254006906 :            || !flag_trapping_math))&quot;</span>
<span class="lineNum">   16301 </span><span class="lineCov">      98707 : {</span>
<span class="lineNum">   16302 </span><span class="lineCov">  254258412 :   if (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   16303 </span><span class="lineCov">  263645837 :       &amp;&amp; (TARGET_SSE4_1 || flag_fp_int_builtin_inexact || !flag_trapping_math))</span>
<span class="lineNum">   16304 </span><span class="lineCov">  254251675 :     {</span>
<span class="lineNum">   16305 </span><span class="lineCov">  254251675 :       if (TARGET_SSE4_1)</span>
<span class="lineNum">   16306 </span><span class="lineCov">     343592 :         emit_insn (gen_sse4_1_round&lt;mode&gt;2</span>
<span class="lineNum">   16307 </span><span class="lineCov">    9638989 :                    (operands[0], operands[1], GEN_INT (ROUND_&lt;ROUNDING&gt;</span>
<span class="lineNum">   16308 </span><span class="lineCov">   21651699 :                                                        | ROUND_NO_EXC)));</span>
<span class="lineNum">   16309 </span><span class="lineCov">   21779116 :       else if (TARGET_64BIT || (&lt;MODE&gt;mode != DFmode))</span>
<span class="lineNum">   16310 </span><span class="lineCov">  160691072 :         {</span>
<span class="lineNum">   16311 </span><span class="lineCov">  169984838 :           if (ROUND_&lt;ROUNDING&gt; == ROUND_FLOOR)</span>
<span class="lineNum">   16312 </span><span class="lineCov">   71764475 :             ix86_expand_floorceil (operands[0], operands[1], true);</span>
<span class="lineNum">   16313 </span><span class="lineCov">   21651696 :           else if (ROUND_&lt;ROUNDING&gt; == ROUND_CEIL)</span>
<a name="16314"><span class="lineNum">   16314 </span><span class="lineCov">   71869915 :             ix86_expand_floorceil (operands[0], operands[1], false);</span></a>
<span class="lineNum">   16315 </span><span class="lineCov">  169984838 :           else if (ROUND_&lt;ROUNDING&gt; == ROUND_TRUNC)</span>
<span class="lineNum">   16316 </span><span class="lineCov">   71764474 :             ix86_expand_trunc (operands[0], operands[1]);</span>
<a name="16317"><span class="lineNum">   16317 </span><span class="lineCov">   21746317 :           else</span></a>
<span class="lineNum">   16318 </span><span class="lineCov">   71863183 :             gcc_unreachable ();</span>
<span class="lineNum">   16319 </span><span class="lineCov">  170566555 :         }</span>
<span class="lineNum">   16320 </span><span class="lineCov">   71764475 :       else</span>
<span class="lineNum">   16321 </span><span class="lineCov">   21845298 :         {</span>
<span class="lineNum">   16322 </span><span class="lineCov">   71870053 :           if (ROUND_&lt;ROUNDING&gt; == ROUND_FLOOR)</span>
<span class="lineNum">   16323 </span><span class="lineCov">  169194905 :             ix86_expand_floorceildf_32 (operands[0], operands[1], true);</span>
<span class="lineNum">   16324 </span><span class="lineCov">   71764474 :           else if (ROUND_&lt;ROUNDING&gt; == ROUND_CEIL)</span>
<span class="lineNum">   16325 </span><span class="lineCov">   71863195 :             ix86_expand_floorceildf_32 (operands[0], operands[1], false);</span>
<span class="lineNum">   16326 </span><span class="lineCov">   71863295 :           else if (ROUND_&lt;ROUNDING&gt; == ROUND_TRUNC)</span>
<span class="lineNum">   16327 </span><span class="lineCov">   81059945 :             ix86_expand_truncdf_32 (operands[0], operands[1]);</span>
<span class="lineNum">   16328 </span><span class="lineCov">   71764474 :           else</span>
<span class="lineNum">   16329 </span><span class="lineCov">   71764474 :             gcc_unreachable ();</span>
<span class="lineNum">   16330 </span><span class="lineCov">   71764475 :         }</span>
<span class="lineNum">   16331 </span><span class="lineCov">   81059930 :     }</span>
<span class="lineNum">   16332 </span><span class="lineCov">   71764474 :   else</span>
<span class="lineNum">   16333 </span><span class="lineCov">   71863179 :     {</span>
<span class="lineNum">   16334 </span><span class="lineCov">   71863179 :       rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16335 </span><span class="lineCov">   81158634 :       rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16336 </span><span class="lineCov">   71764474 : </span>
<span class="lineNum">   16337 </span><span class="lineCov">   71764473 :       emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   16338 </span><span class="lineCov">   71869926 :       emit_insn (gen_frndintxf2_&lt;rounding&gt; (op0, op1));</span>
<a name="16339"><span class="lineNum">   16339 </span><span class="lineCov">   81158634 :       emit_insn (gen_truncxf&lt;mode&gt;2_i387_noop_unspec (operands[0], op0));</span></a>
<span class="lineNum">   16340 </span><span class="lineCov">   71764473 :     }</span>
<span class="lineNum">   16341 </span><span class="lineCov">   71764473 :   DONE;</span>
<span class="lineNum">   16342 </span><span class="lineCov">   71764487 : })</span>
<span class="lineNum">   16343 </span><span class="lineCov">   81130132 : </span>
<span class="lineNum">   16344 </span><span class="lineCov">   71764474 : ;; Rounding mode control word calculation could clobber FLAGS_REG.</span>
<span class="lineNum">   16345 </span><span class="lineCov">   71863165 : (define_insn_and_split &quot;frndintxf2_mask_pm&quot;</span>
<span class="lineNum">   16346 </span><span class="lineCov">   71863165 :   [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16347 </span><span class="lineCov">   81126522 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16348 </span><span class="lineCov">   71764488 :                    UNSPEC_FRNDINT_MASK_PM))</span>
<span class="lineNum">   16349 </span><span class="lineCov">   71863165 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   16350 </span><span class="lineCov">   71863215 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16351 </span><span class="lineCov">   81126666 :    &amp;&amp; flag_unsafe_math_optimizations</span>
<span class="lineNum">   16352 </span><span class="lineCov">   71764527 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   16353 </span><span class="lineCov">   71764495 :   &quot;#&quot;</span>
<span class="lineNum">   16354 </span><span class="lineCov">   71870012 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   16355 </span><span class="lineCov">   81126616 :   [(const_int 0)]</span>
<span class="lineNum">   16356 </span><span class="lineCov">   71764501 : {</span>
<span class="lineNum">   16357 </span><span class="lineCov">   71764651 :   ix86_optimize_mode_switching[I387_MASK_PM] = 1;</span>
<span class="lineNum">   16358 </span><span class="lineCov">   71863396 : </span>
<span class="lineNum">   16359 </span><span class="lineCov">   81126839 :   operands[2] = assign_386_stack_local (HImode, SLOT_CW_STORED);</span>
<span class="lineNum">   16360 </span><span class="lineCov">   71764473 :   operands[3] = assign_386_stack_local (HImode, SLOT_CW_MASK_PM);</span>
<span class="lineNum">   16361 </span><span class="lineCov">   71863259 : </span>
<span class="lineNum">   16362 </span><span class="lineCov">   71863258 :   emit_insn (gen_frndintxf2_mask_pm_i387 (operands[0], operands[1],</span>
<a name="16363"><span class="lineNum">   16363 </span><span class="lineCov">   81027833 :                                           operands[2], operands[3]));</span></a>
<a name="16364"><span class="lineNum">   16364 </span><span class="lineCov">   71764473 :   DONE;</span></a>
<span class="lineNum">   16365 </span><span class="lineCov">   71863258 : }</span>
<span class="lineNum">   16366 </span><span class="lineCov">   71870007 :   [(set_attr &quot;type&quot; &quot;frndint&quot;)</span>
<span class="lineNum">   16367 </span><span class="lineCov">   81126615 :    (set_attr &quot;i387_cw&quot; &quot;mask_pm&quot;)</span>
<span class="lineNum">   16368 </span><span class="lineCov">   71764476 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   16369 </span><span class="lineCov">   71764476 : </span>
<span class="lineNum">   16370 </span><span class="lineCov">   71870007 : (define_insn &quot;frndintxf2_mask_pm_i387&quot;</span>
<span class="lineNum">   16371 </span><span class="lineCov">   81023056 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<span class="lineNum">   16372 </span><span class="lineCov">   71764473 :         (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   16373 </span><span class="lineCov">   71863261 :                    UNSPEC_FRNDINT_MASK_PM))</span>
<span class="lineNum">   16374 </span><span class="lineCov">   71870006 :    (use (match_operand:HI 2 &quot;memory_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">   16375 </span><span class="lineCov">   81023057 :    (use (match_operand:HI 3 &quot;memory_operand&quot; &quot;m&quot;))]</span>
<span class="lineNum">   16376 </span><span class="lineCov">   71764504 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16377 </span><span class="lineCov">   71764504 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16378 </span><span class="lineCov">   71863264 :   &quot;fldcw\t%3\n\tfrndint\n\tfclex\n\tfldcw\t%2&quot;</span>
<span class="lineNum">   16379 </span><span class="lineCov">   81047131 :   [(set_attr &quot;type&quot; &quot;frndint&quot;)</span>
<span class="lineNum">   16380 </span><span class="lineCov">   71764473 :    (set_attr &quot;i387_cw&quot; &quot;mask_pm&quot;)</span>
<span class="lineNum">   16381 </span><span class="lineCov">   71870058 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   16382 </span><span class="lineCov">   71863310 : </span>
<span class="lineNum">   16383 </span><span class="lineCov">   80887416 : (define_expand &quot;nearbyintxf2&quot;</span>
<span class="lineNum">   16384 </span><span class="lineCov">   71764473 :   [(parallel [(set (match_operand:XF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16385 </span><span class="lineCov">   71870006 :                    (unspec:XF [(match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16386 </span><span class="lineCov">   71870006 :                               UNSPEC_FRNDINT_MASK_PM))</span>
<span class="lineNum">   16387 </span><span class="lineCov">   80796286 :               (clobber (reg:CC FLAGS_REG))])]</span>
<a name="16388"><span class="lineNum">   16388 </span><span class="lineCov">   71764473 :   &quot;TARGET_USE_FANCY_MATH_387</span></a>
<a name="16389"><span class="lineNum">   16389 </span><span class="lineCov">   71771222 :    &amp;&amp; flag_unsafe_math_optimizations&quot;)</span></a>
<span class="lineNum">   16390 </span><span class="lineCov">   71871796 : </span>
<span class="lineNum">   16391 </span><span class="lineCov">   80775777 : (define_expand &quot;nearbyint&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16392 </span><span class="lineCov">   71764473 :   [(use (match_operand:MODEF 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16393 </span><span class="lineCov">   71863259 :    (use (match_operand:MODEF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   16394 </span><span class="lineCov">   71773011 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16395 </span><span class="lineCov">   80522319 :    &amp;&amp; (!(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16396 </span><span class="lineCov">   71764474 :        || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   16397 </span><span class="lineCov">   71871797 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16398 </span><span class="lineCov">   71871797 : {</span>
<span class="lineNum">   16399 </span><span class="lineCov">   80596030 :   rtx op0 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16400 </span><span class="lineCov">   71766263 :   rtx op1 = gen_reg_rtx (XFmode);</span>
<span class="lineNum">   16401 </span><span class="lineCov">   71870008 : </span>
<span class="lineNum">   16402 </span><span class="lineCov">   71870008 :   emit_insn (gen_extend&lt;mode&gt;xf2 (op1, operands[1]));</span>
<span class="lineNum">   16403 </span><span class="lineCov">   80495211 :   emit_insn (gen_frndintxf2_mask_pm (op0, op1));</span>
<span class="lineNum">   16404 </span><span class="lineCov">   71764473 :   emit_insn (gen_truncxf&lt;mode&gt;2 (operands[0], op0));</span>
<span class="lineNum">   16405 </span><span class="lineCov">   71863259 :   DONE;</span>
<span class="lineNum">   16406 </span><span class="lineCov">   71863259 : })</span>
<span class="lineNum">   16407 </span><span class="lineCov">   80495088 : </span>
<span class="lineNum">   16408 </span><span class="lineCov">   71764473 : ;; Rounding mode control word calculation could clobber FLAGS_REG.</span>
<span class="lineNum">   16409 </span><span class="lineCov">   71771221 : (define_insn_and_split &quot;*fist&lt;mode&gt;2_&lt;rounding&gt;_1&quot;</span>
<span class="lineNum">   16410 </span><span class="lineCov">   71870008 :   [(set (match_operand:SWI248x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   16411 </span><span class="lineCov">   80593430 :         (unspec:SWI248x [(match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16412 </span><span class="lineCov">   71764475 :                         FIST_ROUNDING))</span>
<span class="lineNum">   16413 </span><span class="lineCov">   71764474 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   16414 </span><span class="lineCov">   71870025 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16415 </span><span class="lineCov">   80593080 :    &amp;&amp; flag_unsafe_math_optimizations</span>
<span class="lineNum">   16416 </span><span class="lineCov">   71764745 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<span class="lineNum">   16417 </span><span class="lineCov">   71870008 :   &quot;#&quot;</span>
<span class="lineNum">   16418 </span><span class="lineCov">   71870053 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   16419 </span><span class="lineCov">   80493960 :   [(const_int 0)]</span>
<span class="lineNum">   16420 </span><span class="lineCov">   71764588 : {</span>
<span class="lineNum">   16421 </span><span class="lineCov">   71863485 :   ix86_optimize_mode_switching[I387_&lt;ROUNDING&gt;] = 1;</span>
<span class="lineNum">   16422 </span><span class="lineCov">   71900576 : </span>
<a name="16423"><span class="lineNum">   16423 </span><span class="lineCov">   80589532 :   operands[2] = assign_386_stack_local (HImode, SLOT_CW_STORED);</span></a>
<a name="16424"><span class="lineNum">   16424 </span><span class="lineCov">   71795113 :   operands[3] = assign_386_stack_local (HImode, SLOT_CW_&lt;ROUNDING&gt;);</span></a>
<span class="lineNum">   16425 </span><span class="lineCov">   71870069 : </span>
<span class="lineNum">   16426 </span><span class="lineCov">   71801844 :   emit_insn (gen_fist&lt;mode&gt;2_&lt;rounding&gt; (operands[0], operands[1],</span>
<span class="lineNum">   16427 </span><span class="lineCov">   80491755 :                                          operands[2], operands[3]));</span>
<span class="lineNum">   16428 </span><span class="lineCov">   71764490 :   DONE;</span>
<span class="lineNum">   16429 </span><span class="lineCov">   71870013 : }</span>
<span class="lineNum">   16430 </span><span class="lineCov">   71900665 :   [(set_attr &quot;type&quot; &quot;fistp&quot;)</span>
<span class="lineNum">   16431 </span><span class="lineCov">   80491883 :    (set_attr &quot;i387_cw&quot; &quot;&lt;rounding&gt;&quot;)</span>
<span class="lineNum">   16432 </span><span class="lineCov">   85657932 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16433 </span><span class="lineCov">   71771349 : </span>
<span class="lineNum">   16434 </span><span class="lineCov">   71772044 : (define_insn &quot;fistdi2_&lt;rounding&gt;&quot;</span>
<span class="lineNum">   16435 </span><span class="lineCov">   80491281 :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   16436 </span><span class="lineCov">   85657896 :         (unspec:DI [(match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)]</span>
<span class="lineNum">   16437 </span><span class="lineCov">   71764565 :                    FIST_ROUNDING))</span>
<span class="lineNum">   16438 </span><span class="lineCov">   85763330 :    (use (match_operand:HI 2 &quot;memory_operand&quot; &quot;m&quot;))</span>
<a name="16439"><span class="lineNum">   16439 </span><span class="lineCov">   80589362 :    (use (match_operand:HI 3 &quot;memory_operand&quot; &quot;m&quot;))</span></a>
<span class="lineNum">   16440 </span><span class="lineCov">   71764475 :    (clobber (match_scratch:XF 4 &quot;=&amp;1f&quot;))]</span>
<span class="lineNum">   16441 </span><span class="lineCov">   98432758 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16442 </span><span class="lineCov">   84539427 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16443 </span><span class="lineCov">   86807509 :   &quot;* return output_fix_trunc (insn, operands, false);&quot;</span>
<span class="lineNum">   16444 </span><span class="lineCov">   79439733 :   [(set_attr &quot;type&quot; &quot;fistp&quot;)</span>
<a name="16445"><span class="lineNum">   16445 </span><span class="lineCov">   71863247 :    (set_attr &quot;i387_cw&quot; &quot;&lt;rounding&gt;&quot;)</span></a>
<span class="lineNum">   16446 </span><span class="lineCov">   79446604 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   16447 </span><span class="lineCov">   80459270 : </span>
<span class="lineNum">   16448 </span><span class="lineCov">   71764509 : (define_insn &quot;fist&lt;mode&gt;2_&lt;rounding&gt;&quot;</span>
<span class="lineNum">   16449 </span><span class="lineCov">   79332396 :   [(set (match_operand:SWI24 0 &quot;nonimmediate_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   16450 </span><span class="lineCov">   79332396 :         (unspec:SWI24 [(match_operand:XF 1 &quot;register_operand&quot; &quot;f&quot;)]</span>
<span class="lineNum">   16451 </span><span class="lineCov">   88118608 :                       FIST_ROUNDING))</span>
<span class="lineNum">   16452 </span><span class="lineCov">   71766293 :    (use (match_operand:HI 2 &quot;memory_operand&quot; &quot;m&quot;))</span>
<span class="lineNum">   16453 </span><span class="lineCov">   71773166 :    (use (match_operand:HI 3 &quot;memory_operand&quot; &quot;m&quot;))]</span>
<span class="lineNum">   16454 </span><span class="lineCov">   71774987 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16455 </span><span class="lineCov">   80458011 :    &amp;&amp; flag_unsafe_math_optimizations&quot;</span>
<span class="lineNum">   16456 </span><span class="lineCov">   71764539 :   &quot;* return output_fix_trunc (insn, operands, false);&quot;</span>
<span class="lineNum">   16457 </span><span class="lineCov">   71871952 :   [(set_attr &quot;type&quot; &quot;fistp&quot;)</span>
<a name="16458"><span class="lineNum">   16458 </span><span class="lineCov">   71871952 :    (set_attr &quot;i387_cw&quot; &quot;&lt;rounding&gt;&quot;)</span></a>
<span class="lineNum">   16459 </span><span class="lineCov">   80458141 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16460 </span><span class="lineCov">   71764633 : </span>
<span class="lineNum">   16461 </span><span class="lineCov">   71872127 : (define_expand &quot;l&lt;rounding_insn&gt;xf&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16462 </span><span class="lineCov">   71872127 :   [(parallel [(set (match_operand:SWI248x 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   16463 </span><span class="lineCov">   80558797 :                    (unspec:SWI248x [(match_operand:XF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16464 </span><span class="lineCov">   71764497 :                                    FIST_ROUNDING))</span>
<span class="lineNum">   16465 </span><span class="lineCov">   71870724 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   16466 </span><span class="lineCov">   71872066 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16467 </span><span class="lineCov">   80556911 :    &amp;&amp; (!TARGET_SSE_MATH || TARGET_MIX_SSE_I387)</span>
<span class="lineNum">   16468 </span><span class="lineCov">   71766771 :    &amp;&amp; flag_unsafe_math_optimizations&quot;)</span>
<span class="lineNum">   16469 </span><span class="lineCov">   71872066 : </span>
<span class="lineNum">   16470 </span><span class="lineCov">   71870724 : (define_expand &quot;l&lt;rounding_insn&gt;&lt;MODEF:mode&gt;&lt;SWI48:mode&gt;2&quot;</span>
<span class="lineNum">   16471 </span><span class="lineCov">   80557525 :   [(parallel [(set (match_operand:SWI48 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   16472 </span><span class="lineCov">   71764725 :                    (unspec:SWI48 [(match_operand:MODEF 1 &quot;register_operand&quot;)]</span>
<span class="lineNum">   16473 </span><span class="lineCov">   71870722 :                                  FIST_ROUNDING))</span>
<span class="lineNum">   16474 </span><span class="lineCov">   71771458 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   16475 </span><span class="lineCov">   80556917 :   &quot;SSE_FLOAT_MODE_P (&lt;MODEF:MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH</span>
<span class="lineNum">   16476 </span><span class="lineCov">   71764477 :    &amp;&amp; (TARGET_SSE4_1 || !flag_trapping_math)&quot;</span>
<span class="lineNum">   16477 </span><span class="lineCov">   71771440 : {</span>
<span class="lineNum">   16478 </span><span class="lineCov">   71870262 :   if (TARGET_SSE4_1)</span>
<span class="lineNum">   16479 </span><span class="lineCov">   80556817 :     {</span>
<span class="lineNum">   16480 </span><span class="lineCov">   71764473 :       rtx tmp = gen_reg_rtx (&lt;MODEF:MODE&gt;mode);</span>
<span class="lineNum">   16481 </span><span class="lineCov">   71870152 : </span>
<span class="lineNum">   16482 </span><span class="lineCov">   71870200 :       emit_insn (gen_sse4_1_round&lt;mode&gt;2</span>
<span class="lineNum">   16483 </span><span class="lineCov">   80458121 :                  (tmp, operands[1], GEN_INT (ROUND_&lt;ROUNDING&gt;</span>
<span class="lineNum">   16484 </span><span class="lineCov">   71764473 :                                              | ROUND_NO_EXC)));</span>
<span class="lineNum">   16485 </span><span class="lineCov">   71870176 :       emit_insn (gen_fix_trunc&lt;MODEF:mode&gt;&lt;SWI48:mode&gt;2</span>
<span class="lineNum">   16486 </span><span class="lineCov">   71870189 :                  (operands[0], tmp));</span>
<span class="lineNum">   16487 </span><span class="lineCov">   80556854 :     }</span>
<span class="lineNum">   16488 </span><span class="lineCov">   71764473 :   else if (ROUND_&lt;ROUNDING&gt; == ROUND_FLOOR)</span>
<span class="lineNum">   16489 </span><span class="lineCov">   71771618 :     ix86_expand_lfloorceil (operands[0], operands[1], true);</span>
<span class="lineNum">   16490 </span><span class="lineCov">   71870165 :   else if (ROUND_&lt;ROUNDING&gt; == ROUND_CEIL)</span>
<span class="lineNum">   16491 </span><span class="lineCov">   80435491 :     ix86_expand_lfloorceil (operands[0], operands[1], false);</span>
<span class="lineNum">   16492 </span><span class="lineCov">   71863292 :   else</span>
<span class="lineNum">   16493 </span><span class="lineCov">   71870165 :     gcc_unreachable ();</span>
<span class="lineNum">   16494 </span><span class="lineCov">   71771346 : </span>
<span class="lineNum">   16495 </span><span class="lineCov">   80357915 :   DONE;</span>
<span class="lineNum">   16496 </span><span class="lineCov">   71764671 : })</span>
<span class="lineNum">   16497 </span><span class="lineCov">   71771544 : </span>
<span class="lineNum">   16498 </span><span class="lineCov">   71774071 : (define_insn &quot;fxam&lt;mode&gt;2_i387&quot;</span>
<a name="16499"><span class="lineNum">   16499 </span><span class="lineCov">   80142306 :   [(set (match_operand:HI 0 &quot;register_operand&quot; &quot;=a&quot;)</span></a>
<span class="lineNum">   16500 </span><span class="lineCov">   71764730 :         (unspec:HI</span>
<span class="lineNum">   16501 </span><span class="lineCov">       6945 :           [(match_operand:X87MODEF 1 &quot;register_operand&quot; &quot;f&quot;)]</span>
<span class="lineNum">   16502 </span><span class="lineCov">       7161 :           UNSPEC_FXAM))]</span>
<span class="lineNum">   16503 </span><span class="lineCov">   80118405 :   &quot;TARGET_USE_FANCY_MATH_387&quot;</span>
<span class="lineNum">   16504 </span><span class="lineCov">   71774172 :   &quot;fxam\n\tfnstsw\t%0&quot;</span>
<span class="lineNum">   16505 </span><span class="lineCov">   71771674 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">   16506 </span><span class="lineCov">   71771590 :    (set_attr &quot;length&quot; &quot;4&quot;)</span>
<span class="lineNum">   16507 </span><span class="lineCov">   80072007 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span>
<span class="lineNum">   16508 </span><span class="lineCov">      30600 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16509 </span><span class="lineCov">   71801786 : </span>
<span class="lineNum">   16510 </span><span class="lineCov">   71771568 : (define_insn_and_split &quot;fxam&lt;mode&gt;2_i387_with_temp&quot;</span>
<span class="lineNum">   16511 </span><span class="lineCov">   80452962 :   [(set (match_operand:HI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16512 </span><span class="lineCov">     460894 :         (unspec:HI</span>
<span class="lineNum">   16513 </span><span class="lineCov">     928179 :           [(match_operand:MODEF 1 &quot;memory_operand&quot;)]</span>
<span class="lineNum">   16514 </span><span class="lineCov">   71771616 :           UNSPEC_FXAM_MEM))]</span>
<span class="lineNum">   16515 </span><span class="lineCov">   79936142 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16516 </span><span class="lineCov">   71764877 :    &amp;&amp; can_create_pseudo_p ()&quot;</span>
<a name="16517"><span class="lineNum">   16517 </span><span class="lineCov">   71771666 :   &quot;#&quot;</span></a>
<span class="lineNum">   16518 </span><span class="lineCov">   71771650 :   &quot;&amp;&amp; 1&quot;</span>
<span class="lineNum">   16519 </span><span class="lineCov">    8205968 :   [(set (match_dup 2)(match_dup 1))</span>
<span class="lineNum">   16520 </span><span class="lineCov">   71764755 :    (set (match_dup 0)</span>
<span class="lineNum">   16521 </span><span class="lineCov">   71771462 :         (unspec:HI [(match_dup 2)] UNSPEC_FXAM))]</span>
<span class="lineNum">   16522 </span><span class="lineCov">   71998182 : {</span>
<span class="lineNum">   16523 </span><span class="lineCov">   80144958 :   operands[2] = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">   16524 </span><span class="lineCov">   71991530 : </span>
<span class="lineNum">   16525 </span><span class="lineCov">   71998398 :   MEM_VOLATILE_P (operands[1]) = 1;</span>
<span class="lineNum">   16526 </span><span class="lineCov">   71998476 : }</span>
<span class="lineNum">   16527 </span><span class="lineCov">   80145475 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<a name="16528"><span class="lineNum">   16528 </span><span class="lineCov">   71991303 :    (set_attr &quot;unit&quot; &quot;i387&quot;)</span></a>
<span class="lineNum">   16529 </span><span class="lineCov">   71998176 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   16530 </span><span class="lineCov">   71998562 : </span>
<span class="lineNum">   16531 </span><span class="lineCov">   80140520 : (define_expand &quot;isinfxf2&quot;</span>
<span class="lineNum">   16532 </span><span class="lineCov">   71991303 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16533 </span><span class="lineCov">   71998398 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   16534 </span><span class="lineCov">   71998176 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16535 </span><span class="lineCov">   80140498 :    &amp;&amp; ix86_libc_has_function (function_c99_misc)&quot;</span>
<span class="lineNum">   16536 </span><span class="lineCov">   71991503 : {</span>
<span class="lineNum">   16537 </span><span class="lineCov">   71998154 :   rtx mask = GEN_INT (0x45);</span>
<span class="lineNum">   16538 </span><span class="lineCov">   71991281 :   rtx val = GEN_INT (0x05);</span>
<a name="16539"><span class="lineNum">   16539 </span><span class="lineCov">   80134455 : </span></a>
<span class="lineNum">   16540 </span><span class="lineCov">   71991503 :   rtx scratch = gen_reg_rtx (HImode);</span>
<span class="lineNum">   16541 </span><span class="lineCov">   72167145 :   rtx res = gen_reg_rtx (QImode);</span>
<span class="lineNum">   16542 </span><span class="lineCov">   71991311 : </span>
<span class="lineNum">   16543 </span><span class="lineCov">   80134552 :   emit_insn (gen_fxamxf2_i387 (scratch, operands[1]));</span>
<span class="lineNum">   16544 </span><span class="lineCov">   71991309 : </span>
<span class="lineNum">   16545 </span><span class="lineCov">   71998503 :   emit_insn (gen_andqi_ext_1 (scratch, scratch, mask));</span>
<span class="lineNum">   16546 </span><span class="lineCov">   71998182 :   emit_insn (gen_cmpqi_ext_3 (scratch, val));</span>
<a name="16547"><span class="lineNum">   16547 </span><span class="lineCov">   80131466 :   ix86_expand_setcc (res, EQ,</span></a>
<span class="lineNum">   16548 </span><span class="lineCov">   71991604 :                      gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">   16549 </span><span class="lineCov">   71991602 :   emit_insn (gen_zero_extendqisi2 (operands[0], res));</span>
<span class="lineNum">   16550 </span><span class="lineCov">   71998475 :   DONE;</span>
<span class="lineNum">   16551 </span><span class="lineCov">   80131270 : })</span>
<span class="lineNum">   16552 </span><span class="lineCov">   71991281 : </span>
<span class="lineNum">   16553 </span><span class="lineCov">   71998154 : (define_expand &quot;isinf&lt;mode&gt;2&quot;</span>
<span class="lineNum">   16554 </span><span class="lineCov">   71998154 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16555 </span><span class="lineCov">   79887246 :    (use (match_operand:MODEF 1 &quot;nonimmediate_operand&quot;))]</span>
<span class="lineNum">   16556 </span><span class="lineCov">   71991602 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16557 </span><span class="lineCov">   71998485 :    &amp;&amp; ix86_libc_has_function (function_c99_misc)</span>
<span class="lineNum">   16558 </span><span class="lineCov">   71998156 :    &amp;&amp; !(SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   16559 </span><span class="lineCov">   78101200 : {</span>
<span class="lineNum">   16560 </span><span class="lineCov">   71991281 :   rtx mask = GEN_INT (0x45);</span>
<span class="lineNum">   16561 </span><span class="lineCov">   71998190 :   rtx val = GEN_INT (0x05);</span>
<span class="lineNum">   16562 </span><span class="lineCov">   71998460 : </span>
<span class="lineNum">   16563 </span><span class="lineCov">   76773732 :   rtx scratch = gen_reg_rtx (HImode);</span>
<span class="lineNum">   16564 </span><span class="lineCov">   71991306 :   rtx res = gen_reg_rtx (QImode);</span>
<span class="lineNum">   16565 </span><span class="lineCov">   71998460 : </span>
<span class="lineNum">   16566 </span><span class="lineCov">   71998460 :   /* Remove excess precision by forcing value through memory. */</span>
<span class="lineNum">   16567 </span><span class="lineCov">   72413190 :   if (memory_operand (operands[1], VOIDmode))</span>
<a name="16568"><span class="lineNum">   16568 </span><span class="lineCov">   71991587 :     emit_insn (gen_fxam&lt;mode&gt;2_i387_with_temp (scratch, operands[1]));</span></a>
<span class="lineNum">   16569 </span><span class="lineCov">   71998460 :   else</span>
<span class="lineNum">   16570 </span><span class="lineCov">   71998244 :     {</span>
<span class="lineNum">   16571 </span><span class="lineCov">   72177177 :       rtx temp = assign_386_stack_local (&lt;MODE&gt;mode, SLOT_TEMP);</span>
<span class="lineNum">   16572 </span><span class="lineCov">   71991290 : </span>
<span class="lineNum">   16573 </span><span class="lineCov">   71998257 :       emit_move_insn (temp, operands[1]);</span>
<span class="lineNum">   16574 </span><span class="lineCov">   71998264 :       emit_insn (gen_fxam&lt;mode&gt;2_i387_with_temp (scratch, temp));</span>
<span class="lineNum">   16575 </span><span class="lineCov">   72177068 :     }</span>
<span class="lineNum">   16576 </span><span class="lineCov">   71991377 : </span>
<span class="lineNum">   16577 </span><span class="lineCov">   71998555 :   emit_insn (gen_andqi_ext_1 (scratch, scratch, mask));</span>
<span class="lineNum">   16578 </span><span class="lineCov">   71998530 :   emit_insn (gen_cmpqi_ext_3 (scratch, val));</span>
<span class="lineNum">   16579 </span><span class="lineCov">   71998496 :   ix86_expand_setcc (res, EQ,</span>
<span class="lineNum">   16580 </span><span class="lineCov">   71991328 :                      gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">   16581 </span><span class="lineCov">   72021937 :   emit_insn (gen_zero_extendqisi2 (operands[0], res));</span>
<span class="lineNum">   16582 </span><span class="lineCov">   71998154 :   DONE;</span>
<span class="lineNum">   16583 </span><span class="lineCov">   71998289 : })</span>
<span class="lineNum">   16584 </span><span class="lineCov">   71991281 : </span>
<span class="lineNum">   16585 </span><span class="lineCov">   74011219 : (define_expand &quot;signbittf2&quot;</span>
<span class="lineNum">   16586 </span><span class="lineCov">   71998154 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16587 </span><span class="lineCov">   71998361 :    (use (match_operand:TF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   16588 </span><span class="lineCov">   71991535 :   &quot;TARGET_SSE&quot;</span>
<a name="16589"><span class="lineNum">   16589 </span><span class="lineCov">   71998161 : {</span></a>
<span class="lineNum">   16590 </span><span class="lineCov">   71998154 :   if (TARGET_SSE4_1)</span>
<span class="lineNum">   16591 </span><span class="lineCov">  136775140 :     {</span>
<span class="lineNum">   16592 </span><span class="lineCov">   71991281 :       rtx mask = ix86_build_signbit_mask (TFmode, 0, 0);</span>
<span class="lineNum">   16593 </span><span class="lineCov">  136776082 :       rtx scratch = gen_reg_rtx (QImode);</span>
<span class="lineNum">   16594 </span><span class="lineCov">  136776082 : </span>
<span class="lineNum">   16595 </span><span class="lineCov">  136776082 :       emit_insn (gen_ptesttf2 (operands[1], mask));</span>
<span class="lineNum">   16596 </span><span class="lineCov">   71991281 :         ix86_expand_setcc (scratch, NE,</span>
<span class="lineNum">   16597 </span><span class="lineCov">   72013849 :                            gen_rtx_REG (CCZmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">   16598 </span><span class="lineCov">  136753514 : </span>
<span class="lineNum">   16599 </span><span class="lineCov">   71998244 :       emit_insn (gen_zero_extendqisi2 (operands[0], scratch));</span>
<a name="16600"><span class="lineNum">   16600 </span><span class="lineCov">   72006872 :     }</span></a>
<span class="lineNum">   16601 </span><span class="lineCov">   71991488 :   else</span>
<span class="lineNum">   16602 </span><span class="lineCov">   71999813 :     {</span>
<span class="lineNum">   16603 </span><span class="lineCov">   71999618 :       emit_insn (gen_sse_movmskps (operands[0],</span>
<span class="lineNum">   16604 </span><span class="lineCov">   71991488 :                                    gen_lowpart (V4SFmode, operands[1])));</span>
<span class="lineNum">   16605 </span><span class="lineCov">   71991396 :       emit_insn (gen_andsi3 (operands[0], operands[0], GEN_INT (0x8)));</span>
<span class="lineNum">   16606 </span><span class="lineCov">   71999535 :     }</span>
<span class="lineNum">   16607 </span><span class="lineCov">   71999503 :   DONE;</span>
<span class="lineNum">   16608 </span><span class="lineCov">   71991488 : })</span>
<span class="lineNum">   16609 </span><span class="lineCov">   72011864 : </span>
<span class="lineNum">   16610 </span><span class="lineCov">   72011864 : (define_expand &quot;signbitxf2&quot;</span>
<span class="lineNum">   16611 </span><span class="lineCov">   72003732 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16612 </span><span class="lineCov">   71991281 :    (use (match_operand:XF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   16613 </span><span class="lineCov">   71999413 :   &quot;TARGET_USE_FANCY_MATH_387&quot;</span>
<span class="lineNum">   16614 </span><span class="lineCov">   72011864 : {</span>
<span class="lineNum">   16615 </span><span class="lineCov">   71999413 :   rtx scratch = gen_reg_rtx (HImode);</span>
<span class="lineNum">   16616 </span><span class="lineCov">   72003732 : </span>
<span class="lineNum">   16617 </span><span class="lineCov">   72011864 :   emit_insn (gen_fxamxf2_i387 (scratch, operands[1]));</span>
<span class="lineNum">   16618 </span><span class="lineCov">   71999413 :   emit_insn (gen_andsi3 (operands[0],</span>
<span class="lineNum">   16619 </span><span class="lineCov">   71999413 :              gen_lowpart (SImode, scratch), GEN_INT (0x200)));</span>
<span class="lineNum">   16620 </span><span class="lineCov">   72003732 :   DONE;</span>
<span class="lineNum">   16621 </span><span class="lineCov">   72003732 : })</span>
<span class="lineNum">   16622 </span><span class="lineCov">   71999413 : </span>
<span class="lineNum">   16623 </span><span class="lineCov">   72011864 : (define_insn &quot;movmsk_df&quot;</span>
<span class="lineNum">   16624 </span><span class="lineCov">   72003732 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<a name="16625"><span class="lineNum">   16625 </span><span class="lineCov">   71999413 :         (unspec:SI</span></a>
<span class="lineNum">   16626 </span><span class="lineCov">   71999413 :           [(match_operand:DF 1 &quot;register_operand&quot; &quot;x&quot;)]</span>
<span class="lineNum">   16627 </span><span class="lineCov">   72003962 :           UNSPEC_MOVMSK))]</span>
<span class="lineNum">   16628 </span><span class="lineCov">   71992100 :   &quot;SSE_FLOAT_MODE_P (DFmode) &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">   16629 </span><span class="lineCov">   72011970 :   &quot;%vmovmskpd\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   16630 </span><span class="lineCov">   72012324 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<span class="lineNum">   16631 </span><span class="lineCov">   72012324 :    (set_attr &quot;prefix&quot; &quot;maybe_vex&quot;)</span>
<span class="lineNum">   16632 </span><span class="lineCov">   71991313 :    (set_attr &quot;mode&quot; &quot;DF&quot;)])</span>
<span class="lineNum">   16633 </span><span class="lineCov">   72012126 : </span>
<span class="lineNum">   16634 </span><span class="lineCov">   72011896 : ;; Use movmskpd in SSE mode to avoid store forwarding stall</span>
<span class="lineNum">   16635 </span><span class="lineCov">   72004192 : ;; for 32bit targets and movq+shrq sequence for 64bit targets.</span>
<span class="lineNum">   16636 </span><span class="lineCov">   72003732 : (define_expand &quot;signbitdf2&quot;</span>
<span class="lineNum">   16637 </span><span class="lineCov">   72011657 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<a name="16638"><span class="lineNum">   16638 </span><span class="lineCov">   71999620 :    (use (match_operand:DF 1 &quot;register_operand&quot;))]</span></a>
<span class="lineNum">   16639 </span><span class="lineCov">   71999620 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16640 </span><span class="lineCov">   71991488 :    || (SSE_FLOAT_MODE_P (DFmode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   16641 </span><span class="lineCov">   72001144 : {</span>
<span class="lineNum">   16642 </span><span class="lineCov">   71999413 :   if (SSE_FLOAT_MODE_P (DFmode) &amp;&amp; TARGET_SSE_MATH)</span>
<span class="lineNum">   16643 </span><span class="lineCov">   71999620 :     {</span>
<span class="lineNum">   16644 </span><span class="lineCov">   71991281 :       emit_insn (gen_movmsk_df (operands[0], operands[1]));</span>
<span class="lineNum">   16645 </span><span class="lineCov">   71991488 :       emit_insn (gen_andsi3 (operands[0], operands[0], const1_rtx));</span>
<span class="lineNum">   16646 </span><span class="lineCov">   71991488 :     }</span>
<span class="lineNum">   16647 </span><span class="lineCov">   71999458 :   else</span>
<span class="lineNum">   16648 </span><span class="lineCov">   71991408 :     {</span>
<span class="lineNum">   16649 </span><span class="lineCov">   71991488 :       rtx scratch = gen_reg_rtx (HImode);</span>
<span class="lineNum">   16650 </span><span class="lineCov">   71999458 : </span>
<span class="lineNum">   16651 </span><span class="lineCov">   71999984 :       emit_insn (gen_fxamdf2_i387 (scratch, operands[1]));</span>
<span class="lineNum">   16652 </span><span class="lineCov">   71991725 :       emit_insn (gen_andsi3 (operands[0],</span>
<span class="lineNum">   16653 </span><span class="lineCov">   71999596 :                  gen_lowpart (SImode, scratch), GEN_INT (0x200)));</span>
<span class="lineNum">   16654 </span><span class="lineCov">   71999413 :     }</span>
<span class="lineNum">   16655 </span><span class="lineCov">   71991669 :   DONE;</span>
<span class="lineNum">   16656 </span><span class="lineCov">   71997671 : })</span>
<span class="lineNum">   16657 </span><span class="lineCov">   71993411 : </span>
<span class="lineNum">   16658 </span><span class="lineCov">   71993701 : (define_expand &quot;signbitsf2&quot;</span>
<span class="lineNum">   16659 </span><span class="lineCov">   71991337 :   [(use (match_operand:SI 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   16660 </span><span class="lineCov">   71991281 :    (use (match_operand:SF 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   16661 </span><span class="lineCov">   71993701 :   &quot;TARGET_USE_FANCY_MATH_387</span>
<span class="lineNum">   16662 </span><span class="lineCov">   71993727 :    &amp;&amp; !(SSE_FLOAT_MODE_P (SFmode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   16663 </span><span class="lineCov">   71993701 : {</span>
<span class="lineNum">   16664 </span><span class="lineCov">   71991669 :   rtx scratch = gen_reg_rtx (HImode);</span>
<span class="lineNum">   16665 </span><span class="lineCov">   71991985 : </span>
<span class="lineNum">   16666 </span><span class="lineCov">   71992540 :   emit_insn (gen_fxamsf2_i387 (scratch, operands[1]));</span>
<span class="lineNum">   16667 </span><span class="lineCov">   71765344 :   emit_insn (gen_andsi3 (operands[0],</span>
<span class="lineNum">   16668 </span><span class="lineCov">     226808 :              gen_lowpart (SImode, scratch), GEN_INT (0x200)));</span>
<span class="lineNum">   16669 </span><span class="lineCov">     323366 :   DONE;</span>
<span class="lineNum">   16670 </span><span class="lineCov">      97159 : })</span>
<span class="lineNum">   16671 </span><span class="lineCov">      96653 : </span>
<span class="lineNum">   16672 </span><span class="lineCov">        388 : ;; Block operation instructions</span>
<a name="16673"><span class="lineNum">   16673 </span><span class="lineCov">     227196 : </span></a>
<span class="lineNum">   16674 </span><span class="lineCov">     228470 : (define_insn &quot;cld&quot;</span>
<span class="lineNum">   16675 </span><span class="lineCov">     230558 :   [(unspec_volatile [(const_int 0)] UNSPECV_CLD)]</span>
<span class="lineNum">   16676 </span><span class="lineCov">     228443 :   &quot;&quot;</span>
<span class="lineNum">   16677 </span><span class="lineCov">     227306 :   &quot;cld&quot;</span>
<span class="lineNum">   16678 </span><span class="lineCov">     228538 :   [(set_attr &quot;length&quot; &quot;1&quot;)</span>
<span class="lineNum">   16679 </span><span class="lineCov">     227862 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span>
<span class="lineNum">   16680 </span><span class="lineCov">     227306 :    (set_attr &quot;modrm&quot; &quot;0&quot;)])</span>
<span class="lineNum">   16681 </span><span class="lineCov">     226963 : </span>
<span class="lineNum">   16682 </span><span class="lineCov">        815 : (define_expand &quot;movmem&lt;mode&gt;&quot;</span>
<span class="lineNum">   16683 </span><span class="lineCov">        464 :   [(use (match_operand:BLK 0 &quot;memory_operand&quot;))</span>
<span class="lineNum">   16684 </span><span class="lineCov">     227938 :    (use (match_operand:BLK 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   16685 </span><span class="lineCov">     227379 :    (use (match_operand:SWI48 2 &quot;nonmemory_operand&quot;))</span>
<span class="lineNum">   16686 </span><span class="lineCov">     227758 :    (use (match_operand:SWI48 3 &quot;const_int_operand&quot;))</span>
<a name="16687"><span class="lineNum">   16687 </span><span class="lineCov">     227620 :    (use (match_operand:SI 4 &quot;const_int_operand&quot;))</span></a>
<span class="lineNum">   16688 </span><span class="lineCov">     227334 :    (use (match_operand:SI 5 &quot;const_int_operand&quot;))</span>
<span class="lineNum">   16689 </span><span class="lineCov">     226946 :    (use (match_operand:SI 6 &quot;&quot;))</span>
<span class="lineNum">   16690 </span><span class="lineCov">     227278 :    (use (match_operand:SI 7 &quot;&quot;))</span>
<span class="lineNum">   16691 </span><span class="lineCov">     227196 :    (use (match_operand:SI 8 &quot;&quot;))]</span>
<span class="lineNum">   16692 </span><span class="lineCov">     241538 :   &quot;&quot;</span>
<span class="lineNum">   16693 </span><span class="lineCov">     241084 : {</span>
<span class="lineNum">   16694 </span><span class="lineCov">     227196 :  if (ix86_expand_set_or_movmem (operands[0], operands[1],</span>
<span class="lineNum">   16695 </span><span class="lineCov">     227262 :                                 operands[2], NULL, operands[3],</span>
<span class="lineNum">   16696 </span><span class="lineCov">     226874 :                                 operands[4], operands[5],</span>
<span class="lineNum">   16697 </span><span class="lineCov">     241538 :                                 operands[6], operands[7],</span>
<span class="lineNum">   16698 </span><span class="lineCov">     226808 :                                 operands[8], false))</span>
<span class="lineNum">   16699 </span><span class="lineCov">     226874 :    DONE;</span>
<span class="lineNum">   16700 </span><span class="lineCov">     227262 :  else</span>
<span class="lineNum">   16701 </span><span class="lineCov">     241506 :    FAIL;</span>
<span class="lineNum">   16702 </span><span class="lineCov">     226842 : })</span>
<span class="lineNum">   16703 </span><span class="lineCov">     227666 : </span>
<span class="lineNum">   16704 </span><span class="lineCov">     226808 : ;; Most CPUs don't like single string operations</span>
<span class="lineNum">   16705 </span><span class="lineCov">     241084 : ;; Handle this case here to simplify previous expander.</span>
<span class="lineNum">   16706 </span><span class="lineCov">     226808 : </span>
<span class="lineNum">   16707 </span><span class="lineCov">     227014 : (define_expand &quot;strmov&quot;</span>
<span class="lineNum">   16708 </span><span class="lineCov">     227014 :   [(set (match_dup 4) (match_operand 3 &quot;memory_operand&quot;))</span>
<span class="lineNum">   16709 </span><span class="lineCov">     239255 :    (set (match_operand 1 &quot;memory_operand&quot;) (match_dup 4))</span>
<span class="lineNum">   16710 </span><span class="lineCov">     227299 :    (parallel [(set (match_operand 0 &quot;register_operand&quot;) (match_dup 5))</span>
<span class="lineNum">   16711 </span><span class="lineCov">     227299 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   16712 </span><span class="lineCov">     226911 :    (parallel [(set (match_operand 2 &quot;register_operand&quot;) (match_dup 6))</span>
<span class="lineNum">   16713 </span><span class="lineCov">     239070 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   16714 </span><span class="lineCov">     229356 :   &quot;&quot;</span>
<span class="lineNum">   16715 </span><span class="lineCov">     226808 : {</span>
<span class="lineNum">   16716 </span><span class="lineCov">     227196 :   /* Can't use this for non-default address spaces.  */</span>
<span class="lineNum">   16717 </span><span class="lineCov">     239070 :   if (!ADDR_SPACE_GENERIC_P (MEM_ADDR_SPACE (operands[3])))</span>
<span class="lineNum">   16718 </span><span class="lineCov">     227324 :     FAIL;</span>
<span class="lineNum">   16719 </span><span class="lineCov">     226979 : </span>
<span class="lineNum">   16720 </span><span class="lineCov">     227242 :   rtx adjust = GEN_INT (GET_MODE_SIZE (GET_MODE (operands[1])));</span>
<span class="lineNum">   16721 </span><span class="lineCov">     239458 : </span>
<span class="lineNum">   16722 </span><span class="lineCov">     227196 :   /* If .md ever supports :P for Pmode, these can be directly</span>
<span class="lineNum">   16723 </span><span class="lineCov">     226873 :      in the pattern above.  */</span>
<span class="lineNum">   16724 </span><span class="lineCov">     226812 :   operands[5] = gen_rtx_PLUS (Pmode, operands[0], adjust);</span>
<span class="lineNum">   16725 </span><span class="lineCov">     239458 :   operands[6] = gen_rtx_PLUS (Pmode, operands[2], adjust);</span>
<span class="lineNum">   16726 </span><span class="lineCov">     227541 : </span>
<span class="lineNum">   16727 </span><span class="lineCov">     227153 :   /* Can't use this if the user has appropriated esi or edi.  */</span>
<span class="lineNum">   16728 </span><span class="lineCov">     226808 :   if ((TARGET_SINGLE_STRINGOP || optimize_insn_for_size_p ())</span>
<span class="lineNum">   16729 </span><span class="lineCov">     239095 :       &amp;&amp; !(fixed_regs[SI_REG] || fixed_regs[DI_REG]))</span>
<span class="lineNum">   16730 </span><span class="lineCov">     227225 :     {</span>
<span class="lineNum">   16731 </span><span class="lineCov">     227541 :       emit_insn (gen_strmov_singleop (operands[0], operands[1],</span>
<span class="lineNum">   16732 </span><span class="lineCov">     226858 :                                       operands[2], operands[3],</span>
<span class="lineNum">   16733 </span><span class="lineCov">     239120 :                                       operands[5], operands[6]));</span>
<span class="lineNum">   16734 </span><span class="lineCov">     236321 :       DONE;</span>
<span class="lineNum">   16735 </span><span class="lineCov">     236734 :     }</span>
<span class="lineNum">   16736 </span><span class="lineCov">     226808 : </span>
<span class="lineNum">   16737 </span><span class="lineCov">     239120 :   operands[4] = gen_reg_rtx (GET_MODE (operands[1]));</span>
<span class="lineNum">   16738 </span><span class="lineCov">     228406 : })</span>
<span class="lineNum">   16739 </span><span class="lineCov">     236346 : </span>
<span class="lineNum">   16740 </span><span class="lineCov">     227196 : (define_expand &quot;strmov_singleop&quot;</span>
<span class="lineNum">   16741 </span><span class="lineCov">     240303 :   [(parallel [(set (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   16742 </span><span class="lineCov">     228041 :                    (match_operand 3 &quot;memory_operand&quot;))</span>
<span class="lineNum">   16743 </span><span class="lineCov">     236303 :               (set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16744 </span><span class="lineCov">     227221 :                    (match_operand 4))</span>
<span class="lineNum">   16745 </span><span class="lineCov">     237999 :               (set (match_operand 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   16746 </span><span class="lineCov">     228255 :                    (match_operand 5))])]</span>
<a name="16747"><span class="lineNum">   16747 </span><span class="lineCov">     227153 :   &quot;&quot;</span></a>
<span class="lineNum">   16748 </span><span class="lineCov">     226808 : {</span>
<span class="lineNum">   16749 </span><span class="lineCov">     242109 :   if (TARGET_CLD)</span>
<span class="lineNum">   16750 </span><span class="lineCov">     227630 :     ix86_optimize_mode_switching[X86_DIRFLAG] = 1;</span>
<span class="lineNum">   16751 </span><span class="lineCov">     227146 : })</span>
<span class="lineNum">   16752 </span><span class="lineCov">     226819 : </span>
<span class="lineNum">   16753 </span><span class="lineCov">     233770 : (define_insn &quot;*strmovdi_rex_1&quot;</span>
<span class="lineNum">   16754 </span><span class="lineCov">     226808 :   [(set (mem:DI (match_operand:P 2 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   16755 </span><span class="lineCov">     227146 :         (mem:DI (match_operand:P 3 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   16756 </span><span class="lineCov">     227630 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16757 </span><span class="lineCov">     233770 :         (plus:P (match_dup 2)</span>
<span class="lineNum">   16758 </span><span class="lineCov">     227630 :                 (const_int 8)))</span>
<span class="lineNum">   16759 </span><span class="lineCov">     228573 :    (set (match_operand:P 1 &quot;register_operand&quot; &quot;=S&quot;)</span>
<span class="lineNum">   16760 </span><span class="lineCov">     227027 :         (plus:P (match_dup 3)</span>
<span class="lineNum">   16761 </span><span class="lineCov">     231558 :                 (const_int 8)))]</span>
<span class="lineNum">   16762 </span><span class="lineCov">     227593 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   16763 </span><span class="lineCov">     228408 :    &amp;&amp; !(fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16764 </span><span class="lineCov">     227599 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16765 </span><span class="lineCov">     231866 :   &quot;%^movsq&quot;</span>
<span class="lineNum">   16766 </span><span class="lineCov">     226838 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16767 </span><span class="lineCov">     227937 :    (set_attr &quot;memory&quot; &quot;both&quot;)</span>
<span class="lineNum">   16768 </span><span class="lineCov">     227599 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   16769 </span><span class="lineCov">     230825 : </span>
<span class="lineNum">   16770 </span><span class="lineCov">     228547 : (define_insn &quot;*strmovsi_1&quot;</span>
<span class="lineNum">   16771 </span><span class="lineCov">     227951 :   [(set (mem:SI (match_operand:P 2 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   16772 </span><span class="lineCov">     227613 :         (mem:SI (match_operand:P 3 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   16773 </span><span class="lineCov">     231632 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16774 </span><span class="lineCov">     226808 :         (plus:P (match_dup 2)</span>
<span class="lineNum">   16775 </span><span class="lineCov">     227160 :                 (const_int 4)))</span>
<span class="lineNum">   16776 </span><span class="lineCov">     227607 :    (set (match_operand:P 1 &quot;register_operand&quot; &quot;=S&quot;)</span>
<span class="lineNum">   16777 </span><span class="lineCov">     232564 :         (plus:P (match_dup 3)</span>
<span class="lineNum">   16778 </span><span class="lineCov">     226843 :                 (const_int 4)))]</span>
<span class="lineNum">   16779 </span><span class="lineCov">     227945 :   &quot;!(fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16780 </span><span class="lineCov">     227607 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16781 </span><span class="lineCov">     230819 :   &quot;%^movs{l|d}&quot;</span>
<span class="lineNum">   16782 </span><span class="lineCov">     226811 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16783 </span><span class="lineCov">     227071 :    (set_attr &quot;memory&quot; &quot;both&quot;)</span>
<span class="lineNum">   16784 </span><span class="lineCov">     227479 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   16785 </span><span class="lineCov">     231490 : </span>
<span class="lineNum">   16786 </span><span class="lineCov">     226918 : (define_insn &quot;*strmovhi_1&quot;</span>
<span class="lineNum">   16787 </span><span class="lineCov">     227106 :   [(set (mem:HI (match_operand:P 2 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   16788 </span><span class="lineCov">     226808 :         (mem:HI (match_operand:P 3 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   16789 </span><span class="lineCov">     230929 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16790 </span><span class="lineCov">     226808 :         (plus:P (match_dup 2)</span>
<span class="lineNum">   16791 </span><span class="lineCov">     227275 :                 (const_int 2)))</span>
<span class="lineNum">   16792 </span><span class="lineCov">     226918 :    (set (match_operand:P 1 &quot;register_operand&quot; &quot;=S&quot;)</span>
<span class="lineNum">   16793 </span><span class="lineCov">     230933 :         (plus:P (match_dup 3)</span>
<span class="lineNum">   16794 </span><span class="lineCov">     227143 :                 (const_int 2)))]</span>
<span class="lineNum">   16795 </span><span class="lineCov">     227222 :   &quot;!(fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16796 </span><span class="lineCov">     227261 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16797 </span><span class="lineCov">     231059 :   &quot;%^movsw&quot;</span>
<span class="lineNum">   16798 </span><span class="lineCov">     226816 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16799 </span><span class="lineCov">     227094 :    (set_attr &quot;memory&quot; &quot;both&quot;)</span>
<span class="lineNum">   16800 </span><span class="lineCov">     227030 :    (set_attr &quot;mode&quot; &quot;HI&quot;)])</span>
<span class="lineNum">   16801 </span><span class="lineCov">     231269 : </span>
<span class="lineNum">   16802 </span><span class="lineCov">     226816 : (define_insn &quot;*strmovqi_1&quot;</span>
<span class="lineNum">   16803 </span><span class="lineCov">     226979 :   [(set (mem:QI (match_operand:P 2 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   16804 </span><span class="lineCov">     227030 :         (mem:QI (match_operand:P 3 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   16805 </span><span class="lineCov">     230827 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16806 </span><span class="lineCov">     275026 :         (plus:P (match_dup 2)</span>
<span class="lineNum">   16807 </span><span class="lineCov">     226976 :                 (const_int 1)))</span>
<span class="lineNum">   16808 </span><span class="lineCov">     226920 :    (set (match_operand:P 1 &quot;register_operand&quot; &quot;=S&quot;)</span>
<span class="lineNum">   16809 </span><span class="lineCov">     230928 :         (plus:P (match_dup 3)</span>
<span class="lineNum">   16810 </span><span class="lineCov">     275018 :                 (const_int 1)))]</span>
<span class="lineNum">   16811 </span><span class="lineCov">     226986 :   &quot;!(fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16812 </span><span class="lineCov">     226817 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16813 </span><span class="lineCov">     230885 :   &quot;%^movsb&quot;</span>
<span class="lineNum">   16814 </span><span class="lineCov">     275131 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16815 </span><span class="lineCov">     226977 :    (set_attr &quot;memory&quot; &quot;both&quot;)</span>
<span class="lineNum">   16816 </span><span class="lineCov">     227016 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   16817 </span><span class="lineCov">     230932 :         (if_then_else</span>
<span class="lineNum">   16818 </span><span class="lineCov">     226808 :           (match_test &quot;&lt;P:MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">   16819 </span><span class="lineCov">     227089 :           (const_string &quot;0&quot;)</span>
<span class="lineNum">   16820 </span><span class="lineCov">     226808 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">   16821 </span><span class="lineCov">     231027 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   16822 </span><span class="lineCov">     226808 : </span>
<span class="lineNum">   16823 </span><span class="lineCov">     226976 : (define_expand &quot;rep_mov&quot;</span>
<span class="lineNum">   16824 </span><span class="lineCov">     226808 :   [(parallel [(set (match_operand 4 &quot;register_operand&quot;) (const_int 0))</span>
<span class="lineNum">   16825 </span><span class="lineCov">     230819 :               (set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16826 </span><span class="lineCov">     275488 :                    (match_operand 5))</span>
<span class="lineNum">   16827 </span><span class="lineCov">     226976 :               (set (match_operand 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   16828 </span><span class="lineCov">     226808 :                    (match_operand 6))</span>
<span class="lineNum">   16829 </span><span class="lineCov">     230819 :               (set (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   16830 </span><span class="lineCov">     275018 :                    (match_operand 3 &quot;memory_operand&quot;))</span>
<span class="lineNum">   16831 </span><span class="lineCov">     227446 :               (use (match_dup 4))])]</span>
<span class="lineNum">   16832 </span><span class="lineCov">     227278 :   &quot;&quot;</span>
<span class="lineNum">   16833 </span><span class="lineCov">     230819 : {</span>
<span class="lineNum">   16834 </span><span class="lineCov">     275018 :   if (TARGET_CLD)</span>
<span class="lineNum">   16835 </span><span class="lineCov">     227493 :     ix86_optimize_mode_switching[X86_DIRFLAG] = 1;</span>
<span class="lineNum">   16836 </span><span class="lineCov">     226808 : })</span>
<span class="lineNum">   16837 </span><span class="lineCov">     230819 : </span>
<span class="lineNum">   16838 </span><span class="lineCov">     275018 : (define_insn &quot;*rep_movdi_rex64&quot;</span>
<span class="lineNum">   16839 </span><span class="lineCov">     226976 :   [(set (match_operand:P 2 &quot;register_operand&quot; &quot;=c&quot;) (const_int 0))</span>
<span class="lineNum">   16840 </span><span class="lineCov">     227325 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16841 </span><span class="lineCov">     230819 :         (plus:P (ashift:P (match_operand:P 5 &quot;register_operand&quot; &quot;2&quot;)</span>
<span class="lineNum">   16842 </span><span class="lineCov">     275535 :                           (const_int 3))</span>
<span class="lineNum">   16843 </span><span class="lineCov">     226996 :                 (match_operand:P 3 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">   16844 </span><span class="lineCov">     227325 :    (set (match_operand:P 1 &quot;register_operand&quot; &quot;=S&quot;)</span>
<span class="lineNum">   16845 </span><span class="lineCov">     230819 :         (plus:P (ashift:P (match_dup 5) (const_int 3))</span>
<span class="lineNum">   16846 </span><span class="lineCov">     275555 :                 (match_operand:P 4 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   16847 </span><span class="lineCov">     226976 :    (set (mem:BLK (match_dup 3))</span>
<span class="lineNum">   16848 </span><span class="lineCov">     227325 :         (mem:BLK (match_dup 4)))</span>
<span class="lineNum">   16849 </span><span class="lineCov">     230866 :    (use (match_dup 5))]</span>
<span class="lineNum">   16850 </span><span class="lineCov">     287277 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   16851 </span><span class="lineCov">     239235 :    &amp;&amp; !(fixed_regs[CX_REG] || fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16852 </span><span class="lineCov">     238997 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16853 </span><span class="lineCov">     245375 :   &quot;%^rep{%;} movsq&quot;</span>
<span class="lineNum">   16854 </span><span class="lineCov">     275018 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16855 </span><span class="lineCov">     226978 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   16856 </span><span class="lineCov">     241360 :    (set_attr &quot;memory&quot; &quot;both&quot;)</span>
<span class="lineNum">   16857 </span><span class="lineCov">     230819 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   16858 </span><span class="lineCov">     275020 : </span>
<span class="lineNum">   16859 </span><span class="lineCov">     241528 : (define_insn &quot;*rep_movsi&quot;</span>
<span class="lineNum">   16860 </span><span class="lineCov">     241360 :   [(set (match_operand:P 2 &quot;register_operand&quot; &quot;=c&quot;) (const_int 0))</span>
<span class="lineNum">   16861 </span><span class="lineCov">     245380 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16862 </span><span class="lineCov">     241394 :         (plus:P (ashift:P (match_operand:P 5 &quot;register_operand&quot; &quot;2&quot;)</span>
<span class="lineNum">   16863 </span><span class="lineCov">     241562 :                           (const_int 2))</span>
<span class="lineNum">   16864 </span><span class="lineCov">     226842 :                  (match_operand:P 3 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">   16865 </span><span class="lineCov">     245371 :    (set (match_operand:P 1 &quot;register_operand&quot; &quot;=S&quot;)</span>
<span class="lineNum">   16866 </span><span class="lineCov">     289570 :         (plus:P (ashift:P (match_dup 5) (const_int 2))</span>
<span class="lineNum">   16867 </span><span class="lineCov">     241529 :                 (match_operand:P 4 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   16868 </span><span class="lineCov">     241501 :    (set (mem:BLK (match_dup 3))</span>
<span class="lineNum">   16869 </span><span class="lineCov">     230819 :         (mem:BLK (match_dup 4)))</span>
<span class="lineNum">   16870 </span><span class="lineCov">     226808 :    (use (match_dup 5))]</span>
<a name="16871"><span class="lineNum">   16871 </span><span class="lineCov">     258933 :   &quot;!(fixed_regs[CX_REG] || fixed_regs[SI_REG] || fixed_regs[DI_REG])</span></a>
<span class="lineNum">   16872 </span><span class="lineCov">     258765 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16873 </span><span class="lineCov">     230879 :   &quot;%^rep{%;} movs{l|d}&quot;</span>
<span class="lineNum">   16874 </span><span class="lineCov">     275018 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16875 </span><span class="lineCov">     241529 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   16876 </span><span class="lineCov">     226868 :    (set_attr &quot;memory&quot; &quot;both&quot;)</span>
<span class="lineNum">   16877 </span><span class="lineCov">     245372 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   16878 </span><span class="lineCov">     275018 : </span>
<span class="lineNum">   16879 </span><span class="lineCov">     226976 : (define_insn &quot;*rep_movqi&quot;</span>
<span class="lineNum">   16880 </span><span class="lineCov">     226808 :   [(set (match_operand:P 2 &quot;register_operand&quot; &quot;=c&quot;) (const_int 0))</span>
<span class="lineNum">   16881 </span><span class="lineCov">     245372 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16882 </span><span class="lineCov">     289571 :         (plus:P (match_operand:P 3 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   16883 </span><span class="lineCov">     226976 :                 (match_operand:P 5 &quot;register_operand&quot; &quot;2&quot;)))</span>
<span class="lineNum">   16884 </span><span class="lineCov">     241361 :    (set (match_operand:P 1 &quot;register_operand&quot; &quot;=S&quot;)</span>
<span class="lineNum">   16885 </span><span class="lineCov">     230819 :         (plus:P (match_operand:P 4 &quot;register_operand&quot; &quot;1&quot;) (match_dup 5)))</span>
<span class="lineNum">   16886 </span><span class="lineCov">     241361 :    (set (mem:BLK (match_dup 3))</span>
<span class="lineNum">   16887 </span><span class="lineCov">     241529 :         (mem:BLK (match_dup 4)))</span>
<span class="lineNum">   16888 </span><span class="lineCov">     241385 :    (use (match_dup 5))]</span>
<span class="lineNum">   16889 </span><span class="lineCov">     235993 :   &quot;!(fixed_regs[CX_REG] || fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16890 </span><span class="lineCov">     294745 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16891 </span><span class="lineCov">     227000 :   &quot;%^rep{%;} movsb&quot;</span>
<span class="lineNum">   16892 </span><span class="lineCov">     226877 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16893 </span><span class="lineCov">     245377 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   16894 </span><span class="lineCov">     289571 :    (set_attr &quot;memory&quot; &quot;both&quot;)</span>
<span class="lineNum">   16895 </span><span class="lineCov">     227062 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   16896 </span><span class="lineCov">     226901 : </span>
<span class="lineNum">   16897 </span><span class="lineCov">     245446 : (define_expand &quot;setmem&lt;mode&gt;&quot;</span>
<span class="lineNum">   16898 </span><span class="lineCov">     226820 :    [(use (match_operand:BLK 0 &quot;memory_operand&quot;))</span>
<span class="lineNum">   16899 </span><span class="lineCov">     241534 :     (use (match_operand:SWI48 1 &quot;nonmemory_operand&quot;))</span>
<span class="lineNum">   16900 </span><span class="lineCov">     226877 :     (use (match_operand:QI 2 &quot;nonmemory_operand&quot;))</span>
<span class="lineNum">   16901 </span><span class="lineCov">     230824 :     (use (match_operand 3 &quot;const_int_operand&quot;))</span>
<span class="lineNum">   16902 </span><span class="lineCov">     226820 :     (use (match_operand:SI 4 &quot;const_int_operand&quot;))</span>
<span class="lineNum">   16903 </span><span class="lineCov">     241542 :     (use (match_operand:SI 5 &quot;const_int_operand&quot;))</span>
<span class="lineNum">   16904 </span><span class="lineCov">     226820 :     (use (match_operand:SI 6 &quot;&quot;))</span>
<span class="lineNum">   16905 </span><span class="lineCov">     230831 :     (use (match_operand:SI 7 &quot;&quot;))</span>
<span class="lineNum">   16906 </span><span class="lineCov">     275031 :     (use (match_operand:SI 8 &quot;&quot;))]</span>
<span class="lineNum">   16907 </span><span class="lineCov">     226977 :   &quot;&quot;</span>
<span class="lineNum">   16908 </span><span class="lineCov">     241373 : {</span>
<span class="lineNum">   16909 </span><span class="lineCov">     245183 :  if (ix86_expand_set_or_movmem (operands[0], NULL,</span>
<span class="lineNum">   16910 </span><span class="lineCov">     275501 :                                 operands[1], operands[2],</span>
<span class="lineNum">   16911 </span><span class="lineCov">     227278 :                                 operands[3], operands[4],</span>
<span class="lineNum">   16912 </span><span class="lineCov">     227279 :                                 operands[5], operands[6],</span>
<span class="lineNum">   16913 </span><span class="lineCov">     231401 :                                 operands[7], operands[8], true))</span>
<span class="lineNum">   16914 </span><span class="lineCov">     275620 :    DONE;</span>
<span class="lineNum">   16915 </span><span class="lineCov">     230486 :  else</span>
<span class="lineNum">   16916 </span><span class="lineCov">     227592 :    FAIL;</span>
<span class="lineNum">   16917 </span><span class="lineCov">     231229 : })</span>
<span class="lineNum">   16918 </span><span class="lineCov">     264728 : </span>
<span class="lineNum">   16919 </span><span class="lineCov">     264896 : ;; Most CPUs don't like single string operations</span>
<span class="lineNum">   16920 </span><span class="lineCov">     227109 : ;; Handle this case here to simplify previous expander.</span>
<span class="lineNum">   16921 </span><span class="lineCov">     268365 : </span>
<span class="lineNum">   16922 </span><span class="lineCov">     227109 : (define_expand &quot;strset&quot;</span>
<span class="lineNum">   16923 </span><span class="lineCov">     227578 :   [(set (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   16924 </span><span class="lineCov">     226808 :         (match_operand 2 &quot;register_operand&quot;))</span>
<span class="lineNum">   16925 </span><span class="lineCov">     231054 :    (parallel [(set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16926 </span><span class="lineCov">     264728 :                    (match_dup 3))</span>
<span class="lineNum">   16927 </span><span class="lineCov">     264903 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   16928 </span><span class="lineCov">     264735 :   &quot;&quot;</span>
<span class="lineNum">   16929 </span><span class="lineCov">     230753 : {</span>
<span class="lineNum">   16930 </span><span class="lineCov">     312938 :   /* Can't use this for non-default address spaces.  */</span>
<span class="lineNum">   16931 </span><span class="lineCov">     226983 :   if (!ADDR_SPACE_GENERIC_P (MEM_ADDR_SPACE (operands[1])))</span>
<span class="lineNum">   16932 </span><span class="lineCov">     264439 :     FAIL;</span>
<span class="lineNum">   16933 </span><span class="lineCov">     230770 : </span>
<span class="lineNum">   16934 </span><span class="lineCov">     275030 :   if (GET_MODE (operands[1]) != GET_MODE (operands[2]))</span>
<span class="lineNum">   16935 </span><span class="lineCov">     264595 :     operands[1] = adjust_address_nv (operands[1], GET_MODE (operands[2]), 0);</span>
<span class="lineNum">   16936 </span><span class="lineCov">     264451 : </span>
<span class="lineNum">   16937 </span><span class="lineCov">     268389 :   /* If .md ever supports :P for Pmode, this can be directly</span>
<span class="lineNum">   16938 </span><span class="lineCov">     275201 :      in the pattern above.  */</span>
<span class="lineNum">   16939 </span><span class="lineCov">     264594 :   operands[3] = gen_rtx_PLUS (Pmode, operands[0],</span>
<span class="lineNum">   16940 </span><span class="lineCov">     226820 :                               GEN_INT (GET_MODE_SIZE (GET_MODE</span>
<span class="lineNum">   16941 </span><span class="lineCov">     268364 :                                                       (operands[2]))));</span>
<span class="lineNum">   16942 </span><span class="lineCov">     275200 :   /* Can't use this if the user has appropriated eax or edi.  */</span>
<span class="lineNum">   16943 </span><span class="lineCov">     226981 :   if ((TARGET_SINGLE_STRINGOP || optimize_insn_for_size_p ())</span>
<span class="lineNum">   16944 </span><span class="lineCov">     226832 :       &amp;&amp; !(fixed_regs[AX_REG] || fixed_regs[DI_REG]))</span>
<span class="lineNum">   16945 </span><span class="lineCov">     230746 :     {</span>
<span class="lineNum">   16946 </span><span class="lineCov">     312830 :       emit_insn (gen_strset_singleop (operands[0], operands[1], operands[2],</span>
<span class="lineNum">   16947 </span><span class="lineCov">     264611 :                                       operands[3]));</span>
<span class="lineNum">   16948 </span><span class="lineCov">     264431 :       DONE;</span>
<span class="lineNum">   16949 </span><span class="lineCov">     268369 :     }</span>
<span class="lineNum">   16950 </span><span class="lineCov">     312830 : })</span>
<span class="lineNum">   16951 </span><span class="lineCov">     226993 : </span>
<span class="lineNum">   16952 </span><span class="lineCov">     226820 : (define_expand &quot;strset_singleop&quot;</span>
<span class="lineNum">   16953 </span><span class="lineCov">     268364 :   [(parallel [(set (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   16954 </span><span class="lineCov">     312830 :                    (match_operand 2 &quot;register_operand&quot;))</span>
<span class="lineNum">   16955 </span><span class="lineCov">     264586 :               (set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   16956 </span><span class="lineCov">     226808 :                    (match_operand 3))</span>
<span class="lineNum">   16957 </span><span class="lineCov">     230746 :               (unspec [(const_int 0)] UNSPEC_STOS)])]</span>
<span class="lineNum">   16958 </span><span class="lineCov">     264426 :   &quot;&quot;</span>
<span class="lineNum">   16959 </span><span class="lineCov">     264562 : {</span>
<span class="lineNum">   16960 </span><span class="lineCov">     226808 :   if (TARGET_CLD)</span>
<span class="lineNum">   16961 </span><span class="lineCov">     230746 :     ix86_optimize_mode_switching[X86_DIRFLAG] = 1;</span>
<a name="16962"><span class="lineNum">   16962 </span><span class="lineCov">     264525 : })</span></a>
<span class="lineNum">   16963 </span><span class="lineCov">     467068 : </span>
<span class="lineNum">   16964 </span><span class="lineCov">     226808 : (define_insn &quot;*strsetdi_rex_1&quot;</span>
<span class="lineNum">   16965 </span><span class="lineCov">     466342 :   [(set (mem:DI (match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   16966 </span><span class="lineCov">     404008 :         (match_operand:DI 2 &quot;register_operand&quot; &quot;a&quot;))</span>
<span class="lineNum">   16967 </span><span class="lineCov">     172627 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16968 </span><span class="lineCov">     264429 :         (plus:P (match_dup 1)</span>
<span class="lineNum">   16969 </span><span class="lineCov">     230749 :                 (const_int 8)))</span>
<span class="lineNum">   16970 </span><span class="lineCov">     275200 :    (unspec [(const_int 0)] UNSPEC_STOS)]</span>
<span class="lineNum">   16971 </span><span class="lineCov">     184298 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   16972 </span><span class="lineCov">     264539 :    &amp;&amp; !(fixed_regs[AX_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16973 </span><span class="lineCov">     114883 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16974 </span><span class="lineCov">     275200 :   &quot;%^stosq&quot;</span>
<span class="lineNum">   16975 </span><span class="lineCov">     264778 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16976 </span><span class="lineCov">     264634 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   16977 </span><span class="lineCov">     268269 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   16978 </span><span class="lineCov">     313026 : </span>
<span class="lineNum">   16979 </span><span class="lineCov">     264780 : (define_insn &quot;*strsetsi_1&quot;</span>
<span class="lineNum">   16980 </span><span class="lineCov">     264736 :   [(set (mem:SI (match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   16981 </span><span class="lineCov">     268279 :         (match_operand:SI 2 &quot;register_operand&quot; &quot;a&quot;))</span>
<span class="lineNum">   16982 </span><span class="lineCov">     313036 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16983 </span><span class="lineCov">     264780 :         (plus:P (match_dup 1)</span>
<span class="lineNum">   16984 </span><span class="lineCov">     226808 :                 (const_int 4)))</span>
<span class="lineNum">   16985 </span><span class="lineCov">     230443 :    (unspec [(const_int 0)] UNSPEC_STOS)]</span>
<span class="lineNum">   16986 </span><span class="lineCov">     312931 :   &quot;!(fixed_regs[AX_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   16987 </span><span class="lineCov">     276489 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   16988 </span><span class="lineCov">     276352 :   &quot;%^stos{l|d}&quot;</span>
<span class="lineNum">   16989 </span><span class="lineCov">     264772 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   16990 </span><span class="lineCov">     324744 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   16991 </span><span class="lineCov">     238758 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   16992 </span><span class="lineCov">     276352 : </span>
<span class="lineNum">   16993 </span><span class="lineCov">     288400 : (define_insn &quot;*strsethi_1&quot;</span>
<span class="lineNum">   16994 </span><span class="lineCov">     264538 :   [(set (mem:HI (match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   16995 </span><span class="lineCov">     226944 :         (match_operand:HI 2 &quot;register_operand&quot; &quot;a&quot;))</span>
<span class="lineNum">   16996 </span><span class="lineCov">     226808 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   16997 </span><span class="lineCov">     264772 :         (plus:P (match_dup 1)</span>
<span class="lineNum">   16998 </span><span class="lineCov">     312930 :                 (const_int 2)))</span>
<span class="lineNum">   16999 </span><span class="lineCov">     264674 :    (unspec [(const_int 0)] UNSPEC_STOS)]</span>
<span class="lineNum">   17000 </span><span class="lineCov">     238625 :   &quot;!(fixed_regs[AX_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17001 </span><span class="lineCov">     264775 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17002 </span><span class="lineCov">     312930 :   &quot;%^stosw&quot;</span>
<span class="lineNum">   17003 </span><span class="lineCov">     276488 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   17004 </span><span class="lineCov">     238624 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   17005 </span><span class="lineCov">     276584 :    (set_attr &quot;mode&quot; &quot;HI&quot;)])</span>
<span class="lineNum">   17006 </span><span class="lineCov">     324760 : </span>
<span class="lineNum">   17007 </span><span class="lineCov">     276504 : (define_insn &quot;*strsetqi_1&quot;</span>
<span class="lineNum">   17008 </span><span class="lineCov">     276368 :   [(set (mem:QI (match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   17009 </span><span class="lineCov">     264788 :         (match_operand:QI 2 &quot;register_operand&quot; &quot;a&quot;))</span>
<span class="lineNum">   17010 </span><span class="lineCov">     275200 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   17011 </span><span class="lineCov">     264690 :         (plus:P (match_dup 1)</span>
<span class="lineNum">   17012 </span><span class="lineCov">     264554 :                 (const_int 1)))</span>
<span class="lineNum">   17013 </span><span class="lineCov">     265214 :    (unspec [(const_int 0)] UNSPEC_STOS)]</span>
<span class="lineNum">   17014 </span><span class="lineCov">     313374 :   &quot;!(fixed_regs[AX_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17015 </span><span class="lineCov">     228224 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17016 </span><span class="lineCov">     227234 :   &quot;%^stosb&quot;</span>
<span class="lineNum">   17017 </span><span class="lineCov">     265591 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   17018 </span><span class="lineCov">     313323 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   17019 </span><span class="lineCov">     227370 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   17020 </span><span class="lineCov">     227234 :         (if_then_else</span>
<span class="lineNum">   17021 </span><span class="lineCov">     265214 :           (match_test &quot;&lt;P:MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">   17022 </span><span class="lineCov">     313044 :           (const_string &quot;0&quot;)</span>
<span class="lineNum">   17023 </span><span class="lineCov">     264690 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">   17024 </span><span class="lineCov">     264603 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   17025 </span><span class="lineCov">     264837 : </span>
<span class="lineNum">   17026 </span><span class="lineCov">     275249 : (define_expand &quot;rep_stos&quot;</span>
<span class="lineNum">   17027 </span><span class="lineCov">     264570 :   [(parallel [(set (match_operand 1 &quot;register_operand&quot;) (const_int 0))</span>
<span class="lineNum">   17028 </span><span class="lineCov">     265406 :               (set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17029 </span><span class="lineCov">     264788 :                    (match_operand 4))</span>
<span class="lineNum">   17030 </span><span class="lineCov">     275200 :               (set (match_operand 2 &quot;memory_operand&quot;) (const_int 0))</span>
<span class="lineNum">   17031 </span><span class="lineCov">     226824 :               (use (match_operand 3 &quot;register_operand&quot;))</span>
<span class="lineNum">   17032 </span><span class="lineCov">     264554 :               (use (match_dup 1))])]</span>
<span class="lineNum">   17033 </span><span class="lineCov">     264788 :   &quot;&quot;</span>
<span class="lineNum">   17034 </span><span class="lineCov">     312946 : {</span>
<span class="lineNum">   17035 </span><span class="lineCov">     226824 :   if (TARGET_CLD)</span>
<span class="lineNum">   17036 </span><span class="lineCov">     264600 :     ix86_optimize_mode_switching[X86_DIRFLAG] = 1;</span>
<span class="lineNum">   17037 </span><span class="lineCov">     264834 : })</span>
<span class="lineNum">   17038 </span><span class="lineCov">     275200 : </span>
<span class="lineNum">   17039 </span><span class="lineCov">     264644 : (define_insn &quot;*rep_stosdi_rex64&quot;</span>
<span class="lineNum">   17040 </span><span class="lineCov">     264600 :   [(set (match_operand:P 1 &quot;register_operand&quot; &quot;=c&quot;) (const_int 0))</span>
<span class="lineNum">   17041 </span><span class="lineCov">     227060 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   17042 </span><span class="lineCov">     264646 :         (plus:P (ashift:P (match_operand:P 4 &quot;register_operand&quot; &quot;1&quot;)</span>
<span class="lineNum">   17043 </span><span class="lineCov">     264570 :                           (const_int 3))</span>
<span class="lineNum">   17044 </span><span class="lineCov">     226808 :                  (match_operand:P 3 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">   17045 </span><span class="lineCov">     264760 :    (set (mem:BLK (match_dup 3))</span>
<span class="lineNum">   17046 </span><span class="lineCov">     264554 :         (const_int 0))</span>
<span class="lineNum">   17047 </span><span class="lineCov">     264623 :    (use (match_operand:DI 2 &quot;register_operand&quot; &quot;a&quot;))</span>
<span class="lineNum">   17048 </span><span class="lineCov">     264600 :    (use (match_dup 4))]</span>
<span class="lineNum">   17049 </span><span class="lineCov">     278924 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   17050 </span><span class="lineCov">     327163 :    &amp;&amp; !(fixed_regs[AX_REG] || fixed_regs[CX_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17051 </span><span class="lineCov">     278833 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17052 </span><span class="lineCov">     264600 :   &quot;%^rep{%;} stosq&quot;</span>
<span class="lineNum">   17053 </span><span class="lineCov">     264753 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   17054 </span><span class="lineCov">     264600 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   17055 </span><span class="lineCov">     264616 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   17056 </span><span class="lineCov">     264600 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   17057 </span><span class="lineCov">     264707 : </span>
<span class="lineNum">   17058 </span><span class="lineCov">     312946 : (define_insn &quot;*rep_stossi&quot;</span>
<a name="17059"><span class="lineNum">   17059 </span><span class="lineCov">     264570 :   [(set (match_operand:P 1 &quot;register_operand&quot; &quot;=c&quot;) (const_int 0))</span></a>
<span class="lineNum">   17060 </span><span class="lineCov">     264554 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<span class="lineNum">   17061 </span><span class="lineCov">     264554 :         (plus:P (ashift:P (match_operand:P 4 &quot;register_operand&quot; &quot;1&quot;)</span>
<span class="lineNum">   17062 </span><span class="lineCov">     334565 :                           (const_int 2))</span>
<span class="lineNum">   17063 </span><span class="lineCov">     264723 :                  (match_operand:P 3 &quot;register_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">   17064 </span><span class="lineCov">     264554 :    (set (mem:BLK (match_dup 3))</span>
<span class="lineNum">   17065 </span><span class="lineCov">     264554 :         (const_int 0))</span>
<span class="lineNum">   17066 </span><span class="lineCov">     348439 :    (use (match_operand:SI 2 &quot;register_operand&quot; &quot;a&quot;))</span>
<span class="lineNum">   17067 </span><span class="lineCov">     300063 :    (use (match_dup 4))]</span>
<a name="17068"><span class="lineNum">   17068 </span><span class="lineCov">     271636 :   &quot;!(fixed_regs[AX_REG] || fixed_regs[CX_REG] || fixed_regs[DI_REG])</span></a>
<span class="lineNum">   17069 </span><span class="lineCov">     271636 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17070 </span><span class="lineCov">     312946 :   &quot;%^rep{%;} stos{l|d}&quot;</span>
<span class="lineNum">   17071 </span><span class="lineCov">     264570 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   17072 </span><span class="lineCov">     316168 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   17073 </span><span class="lineCov">     286173 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   17074 </span><span class="lineCov">     279563 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   17075 </span><span class="lineCov">     286189 : </span>
<span class="lineNum">   17076 </span><span class="lineCov">     334565 : (define_insn &quot;*rep_stosqi&quot;</span>
<span class="lineNum">   17077 </span><span class="lineCov">     286189 :   [(set (match_operand:P 1 &quot;register_operand&quot; &quot;=c&quot;) (const_int 0))</span>
<span class="lineNum">   17078 </span><span class="lineCov">     286173 :    (set (match_operand:P 0 &quot;register_operand&quot; &quot;=D&quot;)</span>
<a name="17079"><span class="lineNum">   17079 </span><span class="lineCov">     286173 :         (plus:P (match_operand:P 3 &quot;register_operand&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   17080 </span><span class="lineCov">     286173 :                 (match_operand:P 4 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   17081 </span><span class="lineCov">     342853 :    (set (mem:BLK (match_dup 3))</span>
<span class="lineNum">   17082 </span><span class="lineCov">     334565 :         (const_int 0))</span>
<span class="lineNum">   17083 </span><span class="lineCov">     286173 :    (use (match_operand:QI 2 &quot;register_operand&quot; &quot;a&quot;))</span>
<span class="lineNum">   17084 </span><span class="lineCov">     286173 :    (use (match_dup 4))]</span>
<span class="lineNum">   17085 </span><span class="lineCov">     267102 :   &quot;!(fixed_regs[AX_REG] || fixed_regs[CX_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17086 </span><span class="lineCov">     323782 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17087 </span><span class="lineCov">     226808 :   &quot;%^rep{%;} stosb&quot;</span>
<span class="lineNum">   17088 </span><span class="lineCov">     272842 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   17089 </span><span class="lineCov">     264554 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   17090 </span><span class="lineCov">     264554 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   17091 </span><span class="lineCov">     264554 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   17092 </span><span class="lineCov">     312949 :         (if_then_else</span>
<span class="lineNum">   17093 </span><span class="lineCov">     264554 :           (match_test &quot;&lt;P:MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">   17094 </span><span class="lineCov">     264554 :           (const_string &quot;0&quot;)</span>
<span class="lineNum">   17095 </span><span class="lineCov">     264554 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">   17096 </span><span class="lineCov">     264554 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   17097 </span><span class="lineCov">     264807 : </span>
<span class="lineNum">   17098 </span><span class="lineCov">     275203 : (define_expand &quot;cmpstrnsi&quot;</span>
<span class="lineNum">   17099 </span><span class="lineCov">     312949 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17100 </span><span class="lineCov">     264554 :         (compare:SI (match_operand:BLK 1 &quot;general_operand&quot;)</span>
<a name="17101"><span class="lineNum">   17101 </span><span class="lineCov">     312949 :                     (match_operand:BLK 2 &quot;general_operand&quot;)))</span></a>
<span class="lineNum">   17102 </span><span class="lineCov">     264554 :    (use (match_operand 3 &quot;general_operand&quot;))</span>
<span class="lineNum">   17103 </span><span class="lineCov">     340892 :    (use (match_operand 4 &quot;immediate_operand&quot;))]</span>
<span class="lineNum">   17104 </span><span class="lineCov">     226808 :   &quot;&quot;</span>
<span class="lineNum">   17105 </span><span class="lineCov">     226808 : {</span>
<span class="lineNum">   17106 </span><span class="lineCov">     340892 :   rtx addr1, addr2, out, outlow, count, countreg, align;</span>
<span class="lineNum">   17107 </span><span class="lineCov">     340892 : </span>
<span class="lineNum">   17108 </span><span class="lineCov">     340892 :   if (optimize_insn_for_size_p () &amp;&amp; !TARGET_INLINE_ALL_STRINGOPS)</span>
<span class="lineNum">   17109 </span><span class="lineCov">     264554 :     FAIL;</span>
<span class="lineNum">   17110 </span><span class="lineCov">     340892 : </span>
<span class="lineNum">   17111 </span><span class="lineCov">     340892 :   /* Can't use this if the user has appropriated ecx, esi or edi.  */</span>
<span class="lineNum">   17112 </span><span class="lineCov">     340892 :   if (fixed_regs[CX_REG] || fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17113 </span><span class="lineCov">     264736 :     FAIL;</span>
<span class="lineNum">   17114 </span><span class="lineCov">     254861 : </span>
<span class="lineNum">   17115 </span><span class="lineCov">     312657 :   /* One of the strings must be a constant.  If so, expand_builtin_strncmp()</span>
<span class="lineNum">   17116 </span><span class="lineCov">     312657 :      will have rewritten the length arg to be the minimum of the const string</span>
<span class="lineNum">   17117 </span><span class="lineCov">     312657 :      length and the actual length arg.  If both strings are the same and</span>
<span class="lineNum">   17118 </span><span class="lineCov">     264444 :      shorter than the length arg, repz cmpsb will not stop at the 0 byte and</span>
<span class="lineNum">   17119 </span><span class="lineCov">     264569 :      will incorrectly base the results on chars past the 0 byte.  */</span>
<span class="lineNum">   17120 </span><span class="lineCov">     312657 :   tree t1 = MEM_EXPR (operands[1]);</span>
<span class="lineNum">   17121 </span><span class="lineCov">     312657 :   tree t2 = MEM_EXPR (operands[2]);</span>
<span class="lineNum">   17122 </span><span class="lineCov">     326531 :   if (!((t1 &amp;&amp; TREE_CODE (t1) == MEM_REF</span>
<span class="lineNum">   17123 </span><span class="lineCov">     264444 :          &amp;&amp; TREE_CODE (TREE_OPERAND (t1, 0)) == ADDR_EXPR</span>
<span class="lineNum">   17124 </span><span class="lineCov">     226808 :          &amp;&amp; TREE_CODE (TREE_OPERAND (TREE_OPERAND (t1, 0), 0)) == STRING_CST)</span>
<span class="lineNum">   17125 </span><span class="lineCov">     264444 :       || (t2 &amp;&amp; TREE_CODE (t2) == MEM_REF</span>
<span class="lineNum">   17126 </span><span class="lineCov">     312665 :           &amp;&amp; TREE_CODE (TREE_OPERAND (t2, 0)) == ADDR_EXPR</span>
<span class="lineNum">   17127 </span><span class="lineCov">     312665 :           &amp;&amp; TREE_CODE (TREE_OPERAND (TREE_OPERAND (t2, 0), 0)) == STRING_CST)))</span>
<span class="lineNum">   17128 </span><span class="lineCov">     275058 :     FAIL;</span>
<span class="lineNum">   17129 </span><span class="lineCov">     264444 : </span>
<span class="lineNum">   17130 </span><span class="lineCov">     275058 :   out = operands[0];</span>
<span class="lineNum">   17131 </span><span class="lineCov">     312694 :   if (!REG_P (out))</span>
<span class="lineNum">   17132 </span><span class="lineCov">     326568 :     out = gen_reg_rtx (SImode);</span>
<span class="lineNum">   17133 </span><span class="lineCov">     326568 : </span>
<span class="lineNum">   17134 </span><span class="lineCov">     288932 :   addr1 = copy_addr_to_reg (XEXP (operands[1], 0));</span>
<span class="lineNum">   17135 </span><span class="lineCov">     278318 :   addr2 = copy_addr_to_reg (XEXP (operands[2], 0));</span>
<span class="lineNum">   17136 </span><span class="lineCov">     326568 :   if (addr1 != XEXP (operands[1], 0))</span>
<span class="lineNum">   17137 </span><span class="lineCov">     312694 :     operands[1] = replace_equiv_address_nv (operands[1], addr1);</span>
<span class="lineNum">   17138 </span><span class="lineCov">     312694 :   if (addr2 != XEXP (operands[2], 0))</span>
<span class="lineNum">   17139 </span><span class="lineCov">     326568 :     operands[2] = replace_equiv_address_nv (operands[2], addr2);</span>
<span class="lineNum">   17140 </span><span class="lineCov">     312694 : </span>
<span class="lineNum">   17141 </span><span class="lineCov">     326568 :   count = operands[3];</span>
<span class="lineNum">   17142 </span><span class="lineCov">     326568 :   countreg = ix86_zero_extend_to_Pmode (count);</span>
<span class="lineNum">   17143 </span><span class="lineCov">     312694 : </span>
<span class="lineNum">   17144 </span><span class="lineCov">     326568 :   /* %%% Iff we are testing strict equality, we can use known alignment</span>
<span class="lineNum">   17145 </span><span class="lineCov">     264444 :      to good advantage.  This may be possible with combine, particularly</span>
<span class="lineNum">   17146 </span><span class="lineCov">     264444 :      once cc0 is dead.  */</span>
<span class="lineNum">   17147 </span><span class="lineCov">     312694 :   align = operands[4];</span>
<span class="lineNum">   17148 </span><span class="lineCov">     312694 : </span>
<span class="lineNum">   17149 </span><span class="lineCov">     312694 :   if (CONST_INT_P (count))</span>
<span class="lineNum">   17150 </span><span class="lineCov">     264444 :     {</span>
<span class="lineNum">   17151 </span><span class="lineCov">     312694 :       if (INTVAL (count) == 0)</span>
<span class="lineNum">   17152 </span><span class="lineCov">     312694 :         {</span>
<span class="lineNum">   17153 </span><span class="lineCov">     264452 :           emit_move_insn (operands[0], const0_rtx);</span>
<span class="lineNum">   17154 </span><span class="lineCov">     312686 :           DONE;</span>
<span class="lineNum">   17155 </span><span class="lineCov">     294658 :         }</span>
<span class="lineNum">   17156 </span><span class="lineCov">     264447 :       emit_insn (gen_cmpstrnqi_nz_1 (addr1, addr2, countreg, align,</span>
<span class="lineNum">   17157 </span><span class="lineCov">     312733 :                                      operands[1], operands[2]));</span>
<span class="lineNum">   17158 </span><span class="lineCov">     312733 :     }</span>
<span class="lineNum">   17159 </span><span class="lineCov">     312733 :   else</span>
<span class="lineNum">   17160 </span><span class="lineCov">     264444 :     {</span>
<span class="lineNum">   17161 </span><span class="lineCov">     264444 :       rtx (*gen_cmp) (rtx, rtx);</span>
<span class="lineNum">   17162 </span><span class="lineCov">     312733 : </span>
<span class="lineNum">   17163 </span><span class="lineCov">     332291 :       gen_cmp = (TARGET_64BIT</span>
<span class="lineNum">   17164 </span><span class="lineCov">     332210 :                  ? gen_cmpdi_1 : gen_cmpsi_1);</span>
<span class="lineNum">   17165 </span><span class="lineCov">     284002 : </span>
<span class="lineNum">   17166 </span><span class="lineCov">     312652 :       emit_insn (gen_cmp (countreg, countreg));</span>
<span class="lineNum">   17167 </span><span class="lineCov">     284083 :       emit_insn (gen_cmpstrnqi_1 (addr1, addr2, countreg, align,</span>
<span class="lineNum">   17168 </span><span class="lineCov">     284083 :                                   operands[1], operands[2]));</span>
<span class="lineNum">   17169 </span><span class="lineCov">     284083 :     }</span>
<span class="lineNum">   17170 </span><span class="lineCov">     284083 : </span>
<span class="lineNum">   17171 </span><span class="lineCov">     284002 :   outlow = gen_lowpart (QImode, out);</span>
<span class="lineNum">   17172 </span><span class="lineCov">     284002 :   emit_insn (gen_cmpintqi (outlow));</span>
<span class="lineNum">   17173 </span><span class="lineCov">     285469 :   emit_move_insn (out, gen_rtx_SIGN_EXTEND (SImode, outlow));</span>
<span class="lineNum">   17174 </span><span class="lineCov">     265911 : </span>
<span class="lineNum">   17175 </span><span class="lineCov">     265911 :   if (operands[0] != out)</span>
<span class="lineNum">   17176 </span><span class="lineCov">     265911 :     emit_move_insn (operands[0], out);</span>
<span class="lineNum">   17177 </span><span class="lineCov">     265911 : </span>
<span class="lineNum">   17178 </span><span class="lineCov">     264444 :   DONE;</span>
<span class="lineNum">   17179 </span><span class="lineCov">     264444 : })</span>
<span class="lineNum">   17180 </span><span class="lineCov">     265911 : </span>
<span class="lineNum">   17181 </span><span class="lineCov">     265911 : ;; Produce a tri-state integer (-1, 0, 1) from condition codes.</span>
<span class="lineNum">   17182 </span><span class="lineCov">     265911 : </span>
<span class="lineNum">   17183 </span><span class="lineCov">     264444 : (define_expand &quot;cmpintqi&quot;</span>
<span class="lineNum">   17184 </span><span class="lineCov">     265911 :   [(set (match_dup 1)</span>
<span class="lineNum">   17185 </span><span class="lineCov">     265911 :         (gtu:QI (reg:CC FLAGS_REG) (const_int 0)))</span>
<span class="lineNum">   17186 </span><span class="lineCov">     265911 :    (set (match_dup 2)</span>
<span class="lineNum">   17187 </span><span class="lineCov">     265911 :         (ltu:QI (reg:CC FLAGS_REG) (const_int 0)))</span>
<span class="lineNum">   17188 </span><span class="lineCov">     265911 :    (parallel [(set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17189 </span><span class="lineCov">     264444 :                    (minus:QI (match_dup 1)</span>
<span class="lineNum">   17190 </span><span class="lineCov">     265911 :                              (match_dup 2)))</span>
<span class="lineNum">   17191 </span><span class="lineCov">     264444 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   17192 </span><span class="lineCov">     264444 :   &quot;&quot;</span>
<span class="lineNum">   17193 </span><span class="lineCov">     265911 : {</span>
<span class="lineNum">   17194 </span><span class="lineCov">     265911 :   operands[1] = gen_reg_rtx (QImode);</span>
<span class="lineNum">   17195 </span><span class="lineCov">     264444 :   operands[2] = gen_reg_rtx (QImode);</span>
<span class="lineNum">   17196 </span><span class="lineCov">     264444 : })</span>
<span class="lineNum">   17197 </span><span class="lineCov">     265911 : </span>
<span class="lineNum">   17198 </span><span class="lineCov">     265911 : ;; memcmp recognizers.  The `cmpsb' opcode does nothing if the count is</span>
<span class="lineNum">   17199 </span><span class="lineCov">     265911 : ;; zero.  Emit extra code to make sure that a zero-length compare is EQ.</span>
<span class="lineNum">   17200 </span><span class="lineCov">     264444 : </span>
<span class="lineNum">   17201 </span><span class="lineCov">     265911 : (define_expand &quot;cmpstrnqi_nz_1&quot;</span>
<span class="lineNum">   17202 </span><span class="lineCov">     264444 :   [(parallel [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17203 </span><span class="lineCov">     265911 :                    (compare:CC (match_operand 4 &quot;memory_operand&quot;)</span>
<span class="lineNum">   17204 </span><span class="lineCov">     265911 :                                (match_operand 5 &quot;memory_operand&quot;)))</span>
<span class="lineNum">   17205 </span><span class="lineCov">     265911 :               (use (match_operand 2 &quot;register_operand&quot;))</span>
<span class="lineNum">   17206 </span><span class="lineCov">     284002 :               (use (match_operand:SI 3 &quot;immediate_operand&quot;))</span>
<span class="lineNum">   17207 </span><span class="lineCov">     285469 :               (clobber (match_operand 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   17208 </span><span class="lineCov">     265911 :               (clobber (match_operand 1 &quot;register_operand&quot;))</span>
<span class="lineNum">   17209 </span><span class="lineCov">     264444 :               (clobber (match_dup 2))])]</span>
<span class="lineNum">   17210 </span><span class="lineCov">     264444 :   &quot;&quot;</span>
<span class="lineNum">   17211 </span><span class="lineCov">     264444 : {</span>
<span class="lineNum">   17212 </span><span class="lineCov">     285469 :   if (TARGET_CLD)</span>
<span class="lineNum">   17213 </span><span class="lineCov">     285469 :     ix86_optimize_mode_switching[X86_DIRFLAG] = 1;</span>
<span class="lineNum">   17214 </span><span class="lineCov">     284002 : })</span>
<span class="lineNum">   17215 </span><span class="lineCov">     285388 : </span>
<span class="lineNum">   17216 </span><span class="lineCov">     285388 : (define_insn &quot;*cmpstrnqi_nz_1&quot;</span>
<span class="lineNum">   17217 </span><span class="lineCov">     284083 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17218 </span><span class="lineCov">     284083 :         (compare:CC (mem:BLK (match_operand:P 4 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   17219 </span><span class="lineCov">     284083 :                     (mem:BLK (match_operand:P 5 &quot;register_operand&quot; &quot;1&quot;))))</span>
<span class="lineNum">   17220 </span><span class="lineCov">     284002 :    (use (match_operand:P 6 &quot;register_operand&quot; &quot;2&quot;))</span>
<span class="lineNum">   17221 </span><span class="lineCov">     284002 :    (use (match_operand:SI 3 &quot;immediate_operand&quot; &quot;i&quot;))</span>
<span class="lineNum">   17222 </span><span class="lineCov">     284597 :    (clobber (match_operand:P 0 &quot;register_operand&quot; &quot;=S&quot;))</span>
<span class="lineNum">   17223 </span><span class="lineCov">     284083 :    (clobber (match_operand:P 1 &quot;register_operand&quot; &quot;=D&quot;))</span>
<span class="lineNum">   17224 </span><span class="lineCov">     284002 :    (clobber (match_operand:P 2 &quot;register_operand&quot; &quot;=c&quot;))]</span>
<span class="lineNum">   17225 </span><span class="lineCov">     287123 :   &quot;!(fixed_regs[CX_REG] || fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17226 </span><span class="lineCov">     267565 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17227 </span><span class="lineCov">     284002 :   &quot;%^repz{%;} cmpsb&quot;</span>
<span class="lineNum">   17228 </span><span class="lineCov">     264444 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   17229 </span><span class="lineCov">     264444 :    (set_attr &quot;mode&quot; &quot;QI&quot;)</span>
<span class="lineNum">   17230 </span><span class="lineCov">     264444 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   17231 </span><span class="lineCov">     264525 :         (if_then_else</span>
<span class="lineNum">   17232 </span><span class="lineCov">     264525 :           (match_test &quot;&lt;P:MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">   17233 </span><span class="lineCov">     263956 :           (const_string &quot;0&quot;)</span>
<span class="lineNum">   17234 </span><span class="lineCov">     227296 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">   17235 </span><span class="lineCov">     227377 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)])</span>
<span class="lineNum">   17236 </span><span class="lineCov">     227296 : </span>
<span class="lineNum">   17237 </span><span class="lineCov">     252629 : ;; The same, but the count is not known to not be zero.</span>
<span class="lineNum">   17238 </span><span class="lineCov">     248879 : </span>
<span class="lineNum">   17239 </span><span class="lineCov">     246854 : (define_expand &quot;cmpstrnqi_1&quot;</span>
<span class="lineNum">   17240 </span><span class="lineCov">     268437 :   [(parallel [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17241 </span><span class="lineCov">     268437 :                 (if_then_else:CC (ne (match_operand 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   17242 </span><span class="lineCov">     248879 :                                      (const_int 0))</span>
<span class="lineNum">   17243 </span><span class="lineCov">     248391 :                   (compare:CC (match_operand 4 &quot;memory_operand&quot;)</span>
<span class="lineNum">   17244 </span><span class="lineCov">     248879 :                               (match_operand 5 &quot;memory_operand&quot;))</span>
<span class="lineNum">   17245 </span><span class="lineCov">     227296 :                   (const_int 0)))</span>
<span class="lineNum">   17246 </span><span class="lineCov">     273001 :               (use (match_operand:SI 3 &quot;immediate_operand&quot;))</span>
<span class="lineNum">   17247 </span><span class="lineCov">     256266 :               (use (reg:CC FLAGS_REG))</span>
<span class="lineNum">   17248 </span><span class="lineCov">     256266 :               (clobber (match_operand 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   17249 </span><span class="lineCov">     234683 :               (clobber (match_operand 1 &quot;register_operand&quot;))</span>
<span class="lineNum">   17250 </span><span class="lineCov">     234683 :               (clobber (match_dup 2))])]</span>
<span class="lineNum">   17251 </span><span class="lineCov">     256266 :   &quot;&quot;</span>
<span class="lineNum">   17252 </span><span class="lineCov">     255778 : {</span>
<span class="lineNum">   17253 </span><span class="lineCov">     248879 :   if (TARGET_CLD)</span>
<span class="lineNum">   17254 </span><span class="lineCov">     275171 :     ix86_optimize_mode_switching[X86_DIRFLAG] = 1;</span>
<span class="lineNum">   17255 </span><span class="lineCov">     253588 : })</span>
<span class="lineNum">   17256 </span><span class="lineCov">     270323 : </span>
<span class="lineNum">   17257 </span><span class="lineCov">     291906 : (define_insn &quot;*cmpstrnqi_1&quot;</span>
<span class="lineNum">   17258 </span><span class="lineCov">     291906 :   [(set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17259 </span><span class="lineCov">     291906 :         (if_then_else:CC (ne (match_operand:P 6 &quot;register_operand&quot; &quot;2&quot;)</span>
<span class="lineNum">   17260 </span><span class="lineCov">     291906 :                              (const_int 0))</span>
<span class="lineNum">   17261 </span><span class="lineCov">     291906 :           (compare:CC (mem:BLK (match_operand:P 4 &quot;register_operand&quot; &quot;0&quot;))</span>
<span class="lineNum">   17262 </span><span class="lineCov">     291906 :                       (mem:BLK (match_operand:P 5 &quot;register_operand&quot; &quot;1&quot;)))</span>
<span class="lineNum">   17263 </span><span class="lineCov">     291906 :           (const_int 0)))</span>
<span class="lineNum">   17264 </span><span class="lineCov">     270323 :    (use (match_operand:SI 3 &quot;immediate_operand&quot; &quot;i&quot;))</span>
<span class="lineNum">   17265 </span><span class="lineCov">     291906 :    (use (reg:CC FLAGS_REG))</span>
<span class="lineNum">   17266 </span><span class="lineCov">     291906 :    (clobber (match_operand:P 0 &quot;register_operand&quot; &quot;=S&quot;))</span>
<span class="lineNum">   17267 </span><span class="lineCov">     270323 :    (clobber (match_operand:P 1 &quot;register_operand&quot; &quot;=D&quot;))</span>
<span class="lineNum">   17268 </span><span class="lineCov">     270323 :    (clobber (match_operand:P 2 &quot;register_operand&quot; &quot;=c&quot;))]</span>
<span class="lineNum">   17269 </span><span class="lineCov">     248740 :   &quot;!(fixed_regs[CX_REG] || fixed_regs[SI_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17270 </span><span class="lineCov">     275520 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17271 </span><span class="lineCov">     275171 :   &quot;%^repz{%;} cmpsb&quot;</span>
<span class="lineNum">   17272 </span><span class="lineCov">     253588 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span>
<span class="lineNum">   17273 </span><span class="lineCov">     226808 :    (set_attr &quot;mode&quot; &quot;QI&quot;)</span>
<span class="lineNum">   17274 </span><span class="lineCov">     253588 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   17275 </span><span class="lineCov">     275171 :         (if_then_else</span>
<span class="lineNum">   17276 </span><span class="lineCov">     275318 :           (match_test &quot;&lt;P:MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">   17277 </span><span class="lineCov">     275318 :           (const_string &quot;0&quot;)</span>
<span class="lineNum">   17278 </span><span class="lineCov">     275318 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">   17279 </span><span class="lineCov">     226808 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)])</span>
<span class="lineNum">   17280 </span><span class="lineCov">     275318 : </span>
<span class="lineNum">   17281 </span><span class="lineCov">     296821 : (define_expand &quot;strlen&lt;mode&gt;&quot;</span>
<span class="lineNum">   17282 </span><span class="lineCov">     296821 :   [(set (match_operand:P 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17283 </span><span class="lineCov">     275318 :         (unspec:P [(match_operand:BLK 1 &quot;general_operand&quot;)</span>
<span class="lineNum">   17284 </span><span class="lineCov">     275318 :                    (match_operand:QI 2 &quot;immediate_operand&quot;)</span>
<span class="lineNum">   17285 </span><span class="lineCov">     275318 :                    (match_operand 3 &quot;immediate_operand&quot;)]</span>
<span class="lineNum">   17286 </span><span class="lineCov">     253588 :                   UNSPEC_SCAS))]</span>
<span class="lineNum">   17287 </span><span class="lineCov">     286728 :   &quot;&quot;</span>
<span class="lineNum">   17288 </span><span class="lineCov">     275318 : {</span>
<span class="lineNum">   17289 </span><span class="lineCov">     253678 :  if (ix86_expand_strlen (operands[0], operands[1], operands[2], operands[3]))</span>
<span class="lineNum">   17290 </span><span class="lineCov">     275111 :    DONE;</span>
<span class="lineNum">   17291 </span><span class="lineCov">     275111 :  else</span>
<span class="lineNum">   17292 </span><span class="lineCov">     275111 :    FAIL;</span>
<span class="lineNum">   17293 </span><span class="lineCov">     253381 : })</span>
<span class="lineNum">   17294 </span><span class="lineCov">     275111 : </span>
<span class="lineNum">   17295 </span><span class="lineCov">     248687 : (define_expand &quot;strlenqi_1&quot;</span>
<span class="lineNum">   17296 </span><span class="lineCov">     253148 :   [(parallel [(set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17297 </span><span class="lineCov">     253318 :                    (match_operand 2))</span>
<span class="lineNum">   17298 </span><span class="lineCov">     253318 :               (clobber (match_operand 1 &quot;register_operand&quot;))</span>
<a name="17299"><span class="lineNum">   17299 </span><span class="lineCov">     227028 :               (clobber (reg:CC FLAGS_REG))])]</span></a>
<span class="lineNum">   17300 </span><span class="lineCov">     253318 :   &quot;&quot;</span>
<span class="lineNum">   17301 </span><span class="lineCov">     259675 : {</span>
<span class="lineNum">   17302 </span><span class="lineCov">     258908 :   if (TARGET_CLD)</span>
<span class="lineNum">   17303 </span><span class="lineCov">     253318 :     ix86_optimize_mode_switching[X86_DIRFLAG] = 1;</span>
<span class="lineNum">   17304 </span><span class="lineCov">     316169 : })</span>
<span class="lineNum">   17305 </span><span class="lineCov">     310391 : </span>
<span class="lineNum">   17306 </span><span class="lineCov">     336702 : (define_insn &quot;*strlenqi_1&quot;</span>
<span class="lineNum">   17307 </span><span class="lineCov">     342480 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=&amp;c&quot;)</span>
<span class="lineNum">   17308 </span><span class="lineCov">     253119 :         (unspec:P [(mem:BLK (match_operand:P 5 &quot;register_operand&quot; &quot;1&quot;))</span>
<span class="lineNum">   17309 </span><span class="lineCov">     253119 :                    (match_operand:QI 2 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   17310 </span><span class="lineCov">     310391 :                    (match_operand:P 3 &quot;immediate_operand&quot; &quot;i&quot;)</span>
<span class="lineNum">   17311 </span><span class="lineCov">     336702 :                    (match_operand:P 4 &quot;register_operand&quot; &quot;0&quot;)] UNSPEC_SCAS))</span>
<span class="lineNum">   17312 </span><span class="lineCov">     348258 :    (clobber (match_operand:P 1 &quot;register_operand&quot; &quot;=D&quot;))</span>
<span class="lineNum">   17313 </span><span class="lineCov">     253119 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   17314 </span><span class="lineCov">     339293 :   &quot;!(fixed_regs[AX_REG] || fixed_regs[CX_REG] || fixed_regs[DI_REG])</span>
<span class="lineNum">   17315 </span><span class="lineCov">     255710 :    &amp;&amp; ix86_check_no_addr_space (insn)&quot;</span>
<span class="lineNum">   17316 </span><span class="lineCov">     258897 :   &quot;%^repnz{%;} scasb&quot;</span>
<a name="17317"><span class="lineNum">   17317 </span><span class="lineCov">     342485 :   [(set_attr &quot;type&quot; &quot;str&quot;)</span></a>
<span class="lineNum">   17318 </span><span class="lineCov">     336745 :    (set_attr &quot;mode&quot; &quot;QI&quot;)</span>
<span class="lineNum">   17319 </span><span class="lineCov">     226813 :    (set (attr &quot;prefix_rex&quot;)</span>
<span class="lineNum">   17320 </span><span class="lineCov">     253119 :         (if_then_else</span>
<span class="lineNum">   17321 </span><span class="lineCov">     336755 :           (match_test &quot;&lt;P:MODE&gt;mode == DImode&quot;)</span>
<span class="lineNum">   17322 </span><span class="lineCov">     253119 :           (const_string &quot;0&quot;)</span>
<span class="lineNum">   17323 </span><span class="lineCov">     226808 :           (const_string &quot;*&quot;)))</span>
<span class="lineNum">   17324 </span><span class="lineCov">     336745 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)])</span>
<span class="lineNum">   17325 </span><span class="lineCov">     336745 : </span>
<span class="lineNum">   17326 </span><span class="lineCov">     258892 : ;; Peephole optimizations to clean up after cmpstrn*.  This should be</span>
<span class="lineNum">   17327 </span><span class="lineCov">     342518 : ;; handled in combine, but it is not currently up to the task.</span>
<span class="lineNum">   17328 </span><span class="lineCov">     342518 : ;; When used for their truth value, the cmpstrn* expanders generate</span>
<span class="lineNum">   17329 </span><span class="lineCov">     258892 : ;; code like this:</span>
<span class="lineNum">   17330 </span><span class="lineCov">     342518 : ;;</span>
<span class="lineNum">   17331 </span><span class="lineCov">     342518 : ;;   repz cmpsb</span>
<span class="lineNum">   17332 </span><span class="lineCov">     342523 : ;;   seta       %al</span>
<span class="lineNum">   17333 </span><span class="lineCov">     342523 : ;;   setb       %dl</span>
<span class="lineNum">   17334 </span><span class="lineCov">     253119 : ;;   cmpb       %al, %dl</span>
<span class="lineNum">   17335 </span><span class="lineCov">     342518 : ;;   jcc        label</span>
<span class="lineNum">   17336 </span><span class="lineCov">     336745 : ;;</span>
<span class="lineNum">   17337 </span><span class="lineCov">     347286 : ;; The intermediate three instructions are unnecessary.</span>
<span class="lineNum">   17338 </span><span class="lineCov">     226813 : </span>
<span class="lineNum">   17339 </span><span class="lineCov">     336750 : ;; This one handles cmpstrn*_nz_1...</span>
<span class="lineNum">   17340 </span><span class="lineCov">     336750 : (define_peephole2</span>
<span class="lineNum">   17341 </span><span class="lineCov">     342528 :   [(parallel[</span>
<span class="lineNum">   17342 </span><span class="lineCov">     342518 :      (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17343 </span><span class="lineCov">     342523 :           (compare:CC (mem:BLK (match_operand 4 &quot;register_operand&quot;))</span>
<span class="lineNum">   17344 </span><span class="lineCov">     258892 :                       (mem:BLK (match_operand 5 &quot;register_operand&quot;))))</span>
<span class="lineNum">   17345 </span><span class="lineCov">     342528 :      (use (match_operand 6 &quot;register_operand&quot;))</span>
<span class="lineNum">   17346 </span><span class="lineCov">     342523 :      (use (match_operand:SI 3 &quot;immediate_operand&quot;))</span>
<span class="lineNum">   17347 </span><span class="lineCov">     336750 :      (clobber (match_operand 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   17348 </span><span class="lineCov">     263665 :      (clobber (match_operand 1 &quot;register_operand&quot;))</span>
<span class="lineNum">   17349 </span><span class="lineCov">     315207 :      (clobber (match_operand 2 &quot;register_operand&quot;))])</span>
<span class="lineNum">   17350 </span><span class="lineCov">     341513 :    (set (match_operand:QI 7 &quot;register_operand&quot;)</span>
<span class="lineNum">   17351 </span><span class="lineCov">     341513 :         (gtu:QI (reg:CC FLAGS_REG) (const_int 0)))</span>
<span class="lineNum">   17352 </span><span class="lineCov">     341513 :    (set (match_operand:QI 8 &quot;register_operand&quot;)</span>
<span class="lineNum">   17353 </span><span class="lineCov">     257887 :         (ltu:QI (reg:CC FLAGS_REG) (const_int 0)))</span>
<span class="lineNum">   17354 </span><span class="lineCov">     257894 :    (set (reg FLAGS_REG)</span>
<span class="lineNum">   17355 </span><span class="lineCov">     310455 :         (compare (match_dup 7) (match_dup 8)))</span>
<span class="lineNum">   17356 </span><span class="lineCov">     341498 :   ]</span>
<span class="lineNum">   17357 </span><span class="lineCov">     110014 :   &quot;peep2_reg_dead_p (4, operands[7]) &amp;&amp; peep2_reg_dead_p (4, operands[8])&quot;</span>
<span class="lineNum">   17358 </span><span class="lineCov">      26408 :   [(parallel[</span>
<span class="lineNum">   17359 </span><span class="lineCov">      88426 :      (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17360 </span><span class="lineCov">      26406 :           (compare:CC (mem:BLK (match_dup 4))</span>
<span class="lineNum">   17361 </span><span class="lineCov">     110014 :                       (mem:BLK (match_dup 5))))</span>
<span class="lineNum">   17362 </span><span class="lineCov">      26385 :      (use (match_dup 6))</span>
<span class="lineNum">   17363 </span><span class="lineCov">     110009 :      (use (match_dup 3))</span>
<span class="lineNum">   17364 </span><span class="lineCov">      98400 :      (clobber (match_dup 0))</span>
<span class="lineNum">   17365 </span><span class="lineNoCov">          0 :      (clobber (match_dup 1))</span>
<span class="lineNum">   17366 </span><span class="lineCov">     110009 :      (clobber (match_dup 2))])])</span>
<span class="lineNum">   17367 </span><span class="lineCov">     110009 : </span>
<span class="lineNum">   17368 </span><span class="lineCov">      26385 : ;; ...and this one handles cmpstrn*_1.</span>
<span class="lineNum">   17369 </span><span class="lineCov">      26385 : (define_peephole2</span>
<span class="lineNum">   17370 </span><span class="lineCov">     124785 :   [(parallel[</span>
<span class="lineNum">   17371 </span><span class="lineCov">     124785 :      (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17372 </span><span class="lineCov">     124785 :           (if_then_else:CC (ne (match_operand 6 &quot;register_operand&quot;)</span>
<span class="lineNum">   17373 </span><span class="lineCov">      98400 :                                (const_int 0))</span>
<span class="lineNum">   17374 </span><span class="lineCov">     124785 :             (compare:CC (mem:BLK (match_operand 4 &quot;register_operand&quot;))</span>
<span class="lineNum">   17375 </span><span class="lineCov">      41161 :                         (mem:BLK (match_operand 5 &quot;register_operand&quot;)))</span>
<span class="lineNum">   17376 </span><span class="lineCov">      41161 :             (const_int 0)))</span>
<span class="lineNum">   17377 </span><span class="lineCov">      41161 :      (use (match_operand:SI 3 &quot;immediate_operand&quot;))</span>
<span class="lineNum">   17378 </span><span class="lineCov">      41161 :      (use (reg:CC FLAGS_REG))</span>
<span class="lineNum">   17379 </span><span class="lineCov">     110009 :      (clobber (match_operand 0 &quot;register_operand&quot;))</span>
<span class="lineNum">   17380 </span><span class="lineCov">     110009 :      (clobber (match_operand 1 &quot;register_operand&quot;))</span>
<span class="lineNum">   17381 </span><span class="lineCov">      83716 :      (clobber (match_operand 2 &quot;register_operand&quot;))])</span>
<span class="lineNum">   17382 </span><span class="lineCov">     109917 :    (set (match_operand:QI 7 &quot;register_operand&quot;)</span>
<span class="lineNum">   17383 </span><span class="lineCov">      83624 :         (gtu:QI (reg:CC FLAGS_REG) (const_int 0)))</span>
<span class="lineNum">   17384 </span><span class="lineCov">      26293 :    (set (match_operand:QI 8 &quot;register_operand&quot;)</span>
<span class="lineNum">   17385 </span><span class="lineNoCov">          0 :         (ltu:QI (reg:CC FLAGS_REG) (const_int 0)))</span>
<span class="lineNum">   17386 </span><span class="lineCov">     109917 :    (set (reg FLAGS_REG)</span>
<span class="lineNum">   17387 </span><span class="lineCov">     109917 :         (compare (match_dup 7) (match_dup 8)))</span>
<span class="lineNum">   17388 </span><span class="lineCov">     109917 :   ]</span>
<span class="lineNum">   17389 </span><span class="lineCov">      83624 :   &quot;peep2_reg_dead_p (4, operands[7]) &amp;&amp; peep2_reg_dead_p (4, operands[8])&quot;</span>
<span class="lineNum">   17390 </span><span class="lineCov">     109917 :   [(parallel[</span>
<span class="lineNum">   17391 </span><span class="lineCov">     110040 :      (set (reg:CC FLAGS_REG)</span>
<span class="lineNum">   17392 </span><span class="lineCov">     110040 :           (if_then_else:CC (ne (match_dup 6)</span>
<span class="lineNum">   17393 </span><span class="lineCov">      26416 :                                (const_int 0))</span>
<span class="lineNum">   17394 </span><span class="lineNoCov">          0 :             (compare:CC (mem:BLK (match_dup 4))</span>
<span class="lineNum">   17395 </span><span class="lineCov">     110040 :                         (mem:BLK (match_dup 5)))</span>
<span class="lineNum">   17396 </span><span class="lineCov">     110040 :             (const_int 0)))</span>
<span class="lineNum">   17397 </span><span class="lineCov">     110040 :      (use (match_dup 3))</span>
<span class="lineNum">   17398 </span><span class="lineCov">     779962 :      (use (reg:CC FLAGS_REG))</span>
<span class="lineNum">   17399 </span><span class="lineCov">     779962 :      (clobber (match_dup 0))</span>
<span class="lineNum">   17400 </span><span class="lineCov">     753546 :      (clobber (match_dup 1))</span>
<span class="lineNum">   17401 </span><span class="lineCov">     109916 :      (clobber (match_dup 2))])])</span>
<span class="lineNum">   17402 </span><span class="lineCov">     661269 : </span>
<span class="lineNum">   17403 </span><span class="lineCov">     661269 : ;; Conditional move instructions.</span>
<span class="lineNum">   17404 </span><span class="lineCov">     700760 : </span>
<span class="lineNum">   17405 </span><span class="lineCov">    1339706 : (define_expand &quot;mov&lt;mode&gt;cc&quot;</span>
<span class="lineNum">   17406 </span><span class="lineCov">      83624 :   [(set (match_operand:SWIM 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17407 </span><span class="lineCov">     702740 :         (if_then_else:SWIM (match_operand 1 &quot;comparison_operator&quot;)</span>
<span class="lineNum">   17408 </span><span class="lineCov">      98564 :                            (match_operand:SWIM 2 &quot;&lt;general_operand&gt;&quot;)</span>
<span class="lineNum">   17409 </span><span class="lineCov">     142406 :                            (match_operand:SWIM 3 &quot;&lt;general_operand&gt;&quot;)))]</span>
<span class="lineNum">   17410 </span><span class="lineCov">     226077 :   &quot;&quot;</span>
<span class="lineNum">   17411 </span><span class="lineCov">      83850 :   &quot;if (ix86_expand_int_movcc (operands)) DONE; else FAIL;&quot;)</span>
<span class="lineNum">   17412 </span><span class="lineCov">      83850 : </span>
<span class="lineNum">   17413 </span><span class="lineCov">      98451 : ;; Data flow gets confused by our desire for `sbbl reg,reg', and clearing</span>
<span class="lineNum">   17414 </span><span class="lineCov">      98579 : ;; the register first winds up with `sbbl $0,reg', which is also weird.</span>
<span class="lineNum">   17415 </span><span class="lineCov">      98527 : ;; So just document what we're doing explicitly.</span>
<span class="lineNum">   17416 </span><span class="lineCov">     125493 : </span>
<span class="lineNum">   17417 </span><span class="lineCov">     125493 : (define_expand &quot;x86_mov&lt;mode&gt;cc_0_m1&quot;</span>
<span class="lineNum">   17418 </span><span class="lineCov">     125493 :   [(parallel</span>
<span class="lineNum">   17419 </span><span class="lineCov">     125493 :     [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17420 </span><span class="lineCov">     125493 :           (if_then_else:SWI48</span>
<span class="lineNum">   17421 </span><span class="lineCov">     125493 :             (match_operator:SWI48 2 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">   17422 </span><span class="lineCov">     125493 :              [(match_operand 1 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   17423 </span><span class="lineCov">      83628 :               (const_int 0)])</span>
<span class="lineNum">   17424 </span><span class="lineCov">      98404 :             (const_int -1)</span>
<span class="lineNum">   17425 </span><span class="lineCov">          4 :             (const_int 0)))</span>
<span class="lineNum">   17426 </span><span class="lineCov">     110713 :      (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   17427 </span><span class="lineCov">     110713 : </span>
<span class="lineNum">   17428 </span><span class="lineCov">     110713 : (define_insn &quot;*x86_mov&lt;mode&gt;cc_0_m1&quot;</span>
<span class="lineNum">   17429 </span><span class="lineCov">      83624 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   17430 </span><span class="lineCov">     110713 :         (if_then_else:SWI48 (match_operator 1 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">   17431 </span><span class="lineCov">     110713 :                              [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17432 </span><span class="lineCov">     110713 :           (const_int -1)</span>
<a name="17433"><span class="lineNum">   17433 </span><span class="lineCov">      27089 :           (const_int 0)))</span></a>
<span class="lineNum">   17434 </span><span class="lineCov">      27089 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   17435 </span><span class="lineCov">      83624 :   &quot;&quot;</span>
<span class="lineNum">   17436 </span><span class="lineCov">     125489 :   &quot;sbb{&lt;imodesuffix&gt;}\t%0, %0&quot;</span>
<span class="lineNum">   17437 </span><span class="lineCov">      98411 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   17438 </span><span class="lineCov">     125478 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">   17439 </span><span class="lineCov">      83624 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">   17440 </span><span class="lineCov">     110702 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   17441 </span><span class="lineCov">      83634 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])</span>
<span class="lineNum">   17442 </span><span class="lineCov">     110702 : </span>
<span class="lineNum">   17443 </span><span class="lineCov">     113141 : (define_insn &quot;*x86_mov&lt;mode&gt;cc_0_m1_se&quot;</span>
<span class="lineNum">   17444 </span><span class="lineCov">     110702 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   17445 </span><span class="lineCov">     110702 :         (sign_extract:SWI48 (match_operator 1 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">   17446 </span><span class="lineCov">     110702 :                              [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17447 </span><span class="lineCov">      83624 :                             (const_int 1)</span>
<span class="lineNum">   17448 </span><span class="lineCov">      83624 :                             (const_int 0)))</span>
<span class="lineNum">   17449 </span><span class="lineCov">     113141 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   17450 </span><span class="lineCov">     113142 :   &quot;&quot;</span>
<span class="lineNum">   17451 </span><span class="lineCov">     112902 :   &quot;sbb{&lt;imodesuffix&gt;}\t%0, %0&quot;</span>
<span class="lineNum">   17452 </span><span class="lineCov">      29758 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   17453 </span><span class="lineCov">      29758 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">   17454 </span><span class="lineCov">       2679 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">   17455 </span><span class="lineCov">      29758 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   17456 </span><span class="lineCov">      29758 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])</span>
<span class="lineNum">   17457 </span><span class="lineCov">      84773 : </span>
<span class="lineNum">   17458 </span><span class="lineCov">        240 : (define_insn &quot;*x86_mov&lt;mode&gt;cc_0_m1_neg&quot;</span>
<span class="lineNum">   17459 </span><span class="lineCov">        240 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   17460 </span><span class="lineCov">      27446 :         (neg:SWI48 (match_operator 1 &quot;ix86_carry_flag_operator&quot;</span>
<span class="lineNum">   17461 </span><span class="lineCov">      27206 :                     [(reg FLAGS_REG) (const_int 0)])))</span>
<span class="lineNum">   17462 </span><span class="lineCov">      27206 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   17463 </span><span class="lineCov">        240 :   &quot;&quot;</span>
<span class="lineNum">   17464 </span><span class="lineCov">      27206 :   &quot;sbb{&lt;imodesuffix&gt;}\t%0, %0&quot;</span>
<span class="lineNum">   17465 </span><span class="lineCov">      27319 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   17466 </span><span class="lineCov">      27319 :    (set_attr &quot;use_carry&quot; &quot;1&quot;)</span>
<span class="lineNum">   17467 </span><span class="lineCov">      27319 :    (set_attr &quot;pent_pair&quot; &quot;pu&quot;)</span>
<span class="lineNum">   17468 </span><span class="lineCov">      27319 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   17469 </span><span class="lineCov">        240 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)])</span>
<span class="lineNum">   17470 </span><span class="lineCov">      27319 : </span>
<span class="lineNum">   17471 </span><span class="lineCov">      27614 : (define_insn &quot;*mov&lt;mode&gt;cc_noc&quot;</span>
<span class="lineNum">   17472 </span><span class="lineCov">      27374 :   [(set (match_operand:SWI248 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">   17473 </span><span class="lineCov">        295 :         (if_then_else:SWI248 (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   17474 </span><span class="lineCov">        240 :                                [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17475 </span><span class="lineCov">      27319 :           (match_operand:SWI248 2 &quot;nonimmediate_operand&quot; &quot;rm,0&quot;)</span>
<span class="lineNum">   17476 </span><span class="lineCov">      27319 :           (match_operand:SWI248 3 &quot;nonimmediate_operand&quot; &quot;0,rm&quot;)))]</span>
<span class="lineNum">   17477 </span><span class="lineCov">     385674 :   &quot;TARGET_CMOVE &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span>
<span class="lineNum">   17478 </span><span class="lineCov">     103616 :   &quot;@</span>
<span class="lineNum">   17479 </span><span class="lineCov">      29813 :    cmov%O2%C1\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17480 </span><span class="lineCov">      27319 :    cmov%O2%c1\t{%3, %0|%0, %3}&quot;</span>
<span class="lineNum">   17481 </span><span class="lineCov">     999196 :   [(set_attr &quot;type&quot; &quot;icmov&quot;)</span>
<span class="lineNum">   17482 </span><span class="lineCov">     969865 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17483 </span><span class="lineCov">    1167723 : </span>
<span class="lineNum">   17484 </span><span class="lineCov">        241 : (define_insn &quot;*movsicc_noc_zext&quot;</span>
<span class="lineNum">   17485 </span><span class="lineCov">      29570 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">   17486 </span><span class="lineCov">     177128 :         (if_then_else:DI (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   17487 </span><span class="lineCov">     177128 :                            [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17488 </span><span class="lineCov">     150051 :           (zero_extend:DI</span>
<span class="lineNum">   17489 </span><span class="lineCov">     177128 :             (match_operand:SI 2 &quot;nonimmediate_operand&quot; &quot;rm,0&quot;))</span>
<span class="lineNum">   17490 </span><span class="lineCov">     177128 :           (zero_extend:DI</span>
<span class="lineNum">   17491 </span><span class="lineCov">     176889 :             (match_operand:SI 3 &quot;nonimmediate_operand&quot; &quot;0,rm&quot;))))]</span>
<span class="lineNum">   17492 </span><span class="lineCov">        241 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   17493 </span><span class="lineCov">     152063 :    &amp;&amp; TARGET_CMOVE &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span>
<span class="lineNum">   17494 </span><span class="lineCov">      29571 :   &quot;@</span>
<span class="lineNum">   17495 </span><span class="lineCov">      31497 :    cmov%O2%C1\t{%2, %k0|%k0, %2}</span>
<span class="lineNum">   17496 </span><span class="lineCov">       2493 :    cmov%O2%c1\t{%3, %k0|%k0, %3}&quot;</span>
<span class="lineNum">   17497 </span><span class="lineCov">       1010 :   [(set_attr &quot;type&quot; &quot;icmov&quot;)</span>
<span class="lineNum">   17498 </span><span class="lineCov">       2406 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   17499 </span><span class="lineCov">       2406 : </span>
<span class="lineNum">   17500 </span><span class="lineCov">      37111 : ;; Don't do conditional moves with memory inputs.  This splitter helps</span>
<span class="lineNum">   17501 </span><span class="lineCov">      28134 : ;; register starved x86_32 by forcing inputs into registers before reload.</span>
<span class="lineNum">   17502 </span><span class="lineCov">       8455 : (define_split</span>
<span class="lineNum">   17503 </span><span class="lineCov">       9651 :   [(set (match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17504 </span><span class="lineCov">      36729 :         (if_then_else:SWI248 (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<a name="17505"><span class="lineNum">   17505 </span><span class="lineCov">      35534 :                                [(reg FLAGS_REG) (const_int 0)])</span></a>
<span class="lineNum">   17506 </span><span class="lineCov">      35534 :           (match_operand:SWI248 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   17507 </span><span class="lineCov">      97649 :           (match_operand:SWI248 3 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17508 </span><span class="lineCov">      57577 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_CMOVE</span>
<span class="lineNum">   17509 </span><span class="lineCov">      80285 :    &amp;&amp; TARGET_AVOID_MEM_OPND_FOR_CMOVE</span>
<span class="lineNum">   17510 </span><span class="lineCov">      36730 :    &amp;&amp; (MEM_P (operands[2]) || MEM_P (operands[3]))</span>
<span class="lineNum">   17511 </span><span class="lineCov">       9651 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">   17512 </span><span class="lineCov">      36730 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">   17513 </span><span class="lineCov">     248429 :   [(set (match_dup 0)</span>
<span class="lineNum">   17514 </span><span class="lineCov">      42109 :         (if_then_else:SWI248 (match_dup 1) (match_dup 2) (match_dup 3)))]</span>
<span class="lineNum">   17515 </span><span class="lineCov">      13841 : {</span>
<span class="lineNum">   17516 </span><span class="lineCov">      40913 :   if (MEM_P (operands[2]))</span>
<span class="lineNum">   17517 </span><span class="lineCov">     332159 :     operands[2] = force_reg (&lt;MODE&gt;mode, operands[2]);</span>
<span class="lineNum">   17518 </span><span class="lineCov">     244161 :   if (MEM_P (operands[3]))</span>
<span class="lineNum">   17519 </span><span class="lineCov">      97263 :     operands[3] = force_reg (&lt;MODE&gt;mode, operands[3]);</span>
<span class="lineNum">   17520 </span><span class="lineCov">      71378 : })</span>
<span class="lineNum">   17521 </span><span class="lineCov">       8455 : </span>
<span class="lineNum">   17522 </span><span class="lineCov">      36732 : (define_insn &quot;*movqicc_noc&quot;</span>
<span class="lineNum">   17523 </span><span class="lineCov">      35536 :   [(set (match_operand:QI 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">   17524 </span><span class="lineCov">       9522 :         (if_then_else:QI (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   17525 </span><span class="lineCov">       8455 :                            [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17526 </span><span class="lineCov">      35536 :                       (match_operand:QI 2 &quot;register_operand&quot; &quot;r,0&quot;)</span>
<span class="lineNum">   17527 </span><span class="lineCov">      35536 :                       (match_operand:QI 3 &quot;register_operand&quot; &quot;0,r&quot;)))]</span>
<span class="lineNum">   17528 </span><span class="lineCov">     155149 :   &quot;TARGET_CMOVE &amp;&amp; !TARGET_PARTIAL_REG_STALL&quot;</span>
<span class="lineNum">   17529 </span><span class="lineCov">     415006 :   &quot;#&quot;</span>
<span class="lineNum">   17530 </span><span class="lineCov">       8455 :   [(set_attr &quot;type&quot; &quot;icmov&quot;)</span>
<span class="lineNum">   17531 </span><span class="lineCov">      35536 :    (set_attr &quot;mode&quot; &quot;QI&quot;)])</span>
<span class="lineNum">   17532 </span><span class="lineCov">      35536 : </span>
<span class="lineNum">   17533 </span><span class="lineCov">      74241 : (define_split</span>
<span class="lineNum">   17534 </span><span class="lineCov">      47288 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17535 </span><span class="lineCov">      74240 :         (if_then_else:SWI12 (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   17536 </span><span class="lineCov">      74396 :                               [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17537 </span><span class="lineCov">      44726 :                       (match_operand:SWI12 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   17538 </span><span class="lineCov">      74241 :                       (match_operand:SWI12 3 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   17539 </span><span class="lineCov">     125748 :   &quot;TARGET_CMOVE &amp;&amp; !TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   17540 </span><span class="lineCov">     152827 :    &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   17541 </span><span class="lineCov">      12750 :   [(set (match_dup 0)</span>
<span class="lineNum">   17542 </span><span class="lineCov">      94106 :         (if_then_else:SI (match_dup 1) (match_dup 2) (match_dup 3)))]</span>
<span class="lineNum">   17543 </span><span class="lineCov">      35535 : {</span>
<span class="lineNum">   17544 </span><span class="lineCov">     251998 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">   17545 </span><span class="lineCov">     249626 :   operands[2] = gen_lowpart (SImode, operands[2]);</span>
<span class="lineNum">   17546 </span><span class="lineCov">     224919 :   operands[3] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">   17547 </span><span class="lineCov">      10809 : })</span>
<span class="lineNum">   17548 </span><span class="lineCov">      28277 : </span>
<span class="lineNum">   17549 </span><span class="lineCov">      29433 : ;; Don't do conditional moves with memory inputs</span>
<span class="lineNum">   17550 </span><span class="lineCov">       9037 : (define_peephole2</span>
<span class="lineNum">   17551 </span><span class="lineCov">      12023 :   [(match_scratch:SWI248 4 &quot;r&quot;)</span>
<span class="lineNum">   17552 </span><span class="lineCov">      27081 :    (set (match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17553 </span><span class="lineCov">         40 :         (if_then_else:SWI248 (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   17554 </span><span class="lineCov">      35514 :                                [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17555 </span><span class="lineNoCov">          0 :           (match_operand:SWI248 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   17556 </span><span class="lineCov">       8455 :           (match_operand:SWI248 3 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17557 </span><span class="lineCov">     134375 :   &quot;TARGET_CMOVE &amp;&amp; TARGET_AVOID_MEM_OPND_FOR_CMOVE</span>
<span class="lineNum">   17558 </span><span class="lineCov">      35556 :    &amp;&amp; (MEM_P (operands[2]) || MEM_P (operands[3]))</span>
<span class="lineNum">   17559 </span><span class="lineCov">         13 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">   17560 </span><span class="lineCov">     106996 :   [(set (match_dup 4) (match_dup 5))</span>
<span class="lineNum">   17561 </span><span class="lineCov">      35514 :    (set (match_dup 0)</span>
<span class="lineNum">   17562 </span><span class="lineCov">      35514 :         (if_then_else:SWI248 (match_dup 1) (match_dup 2) (match_dup 3)))]</span>
<span class="lineNum">   17563 </span><span class="lineCov">      27037 : {</span>
<span class="lineNum">   17564 </span><span class="lineCov">     125217 :   if (MEM_P (operands[2]))</span>
<span class="lineNum">   17565 </span><span class="lineCov">     133672 :     {</span>
<span class="lineNum">   17566 </span><span class="lineCov">     134906 :       operands[5] = operands[2];</span>
<span class="lineNum">   17567 </span><span class="lineCov">      14260 :       operands[2] = operands[4];</span>
<span class="lineNum">   17568 </span><span class="lineCov">      10851 :     }</span>
<span class="lineNum">   17569 </span><span class="lineCov">       8477 :   else if (MEM_P (operands[3]))</span>
<span class="lineNum">   17570 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">   17571 </span><span class="lineCov">       8910 :       operands[5] = operands[3];</span>
<span class="lineNum">   17572 </span><span class="lineCov">       9651 :       operands[3] = operands[4];</span>
<span class="lineNum">   17573 </span><span class="lineCov">       9651 :     }</span>
<span class="lineNum">   17574 </span><span class="lineCov">       1694 :   else</span>
<span class="lineNum">   17575 </span><span class="lineCov">       1239 :     gcc_unreachable ();</span>
<span class="lineNum">   17576 </span><span class="lineCov">       9608 : })</span>
<span class="lineNum">   17577 </span><span class="lineCov">       9753 : </span>
<span class="lineNum">   17578 </span><span class="lineCov">       8539 : (define_peephole2</span>
<span class="lineNum">   17579 </span><span class="lineCov">       9608 :   [(match_scratch:SI 4 &quot;r&quot;)</span>
<span class="lineNum">   17580 </span><span class="lineCov">       8412 :    (set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17581 </span><span class="lineCov">       1633 :         (if_then_else:DI (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   17582 </span><span class="lineCov">       8443 :                            [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17583 </span><span class="lineCov">      10045 :           (zero_extend:DI</span>
<span class="lineNum">   17584 </span><span class="lineCov">       9612 :             (match_operand:SI 2 &quot;nonimmediate_operand&quot;))</span>
<span class="lineNum">   17585 </span><span class="lineCov">       2267 :           (zero_extend:DI</span>
<span class="lineNum">   17586 </span><span class="lineCov">       1227 :             (match_operand:SI 3 &quot;nonimmediate_operand&quot;))))]</span>
<span class="lineNum">   17587 </span><span class="lineCov">      10042 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   17588 </span><span class="lineCov">      10042 :    &amp;&amp; TARGET_CMOVE &amp;&amp; TARGET_AVOID_MEM_OPND_FOR_CMOVE</span>
<span class="lineNum">   17589 </span><span class="lineCov">      11237 :    &amp;&amp; (MEM_P (operands[2]) || MEM_P (operands[3]))</span>
<span class="lineNum">   17590 </span><span class="lineCov">       9479 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">   17591 </span><span class="lineCov">       9484 :   [(set (match_dup 4) (match_dup 5))</span>
<span class="lineNum">   17592 </span><span class="lineCov">       1067 :    (set (match_dup 0)</span>
<span class="lineNum">   17593 </span><span class="lineCov">       9479 :         (if_then_else:DI (match_dup 1)</span>
<span class="lineNum">   17594 </span><span class="lineCov">       9480 :           (zero_extend:DI (match_dup 2))</span>
<span class="lineNum">   17595 </span><span class="lineCov">       9480 :           (zero_extend:DI (match_dup 3))))]</span>
<span class="lineNum">   17596 </span><span class="lineCov">       9903 : {</span>
<span class="lineNum">   17597 </span><span class="lineCov">       9903 :   if (MEM_P (operands[2]))</span>
<span class="lineNum">   17598 </span><span class="lineCov">      11137 :     {</span>
<span class="lineNum">   17599 </span><span class="lineCov">    5111688 :       operands[5] = operands[2];</span>
<span class="lineNum">   17600 </span><span class="lineCov">    5103276 :       operands[2] = operands[4];</span>
<span class="lineNum">   17601 </span><span class="lineCov">    5103139 :     }</span>
<span class="lineNum">   17602 </span><span class="lineCov">    5110159 :   else if (MEM_P (operands[3]))</span>
<span class="lineNum">   17603 </span><span class="lineCov">    5111226 :     {</span>
<span class="lineNum">   17604 </span><span class="lineCov">    5110600 :       operands[5] = operands[3];</span>
<span class="lineNum">   17605 </span><span class="lineCov">    5110199 :       operands[3] = operands[4];</span>
<span class="lineNum">   17606 </span><span class="lineCov">    5110600 :     }</span>
<span class="lineNum">   17607 </span><span class="lineCov">    5102188 :   else</span>
<span class="lineNum">   17608 </span><span class="lineCov">    5110159 :     gcc_unreachable ();</span>
<span class="lineNum">   17609 </span><span class="lineCov">    5110199 : })</span>
<span class="lineNum">   17610 </span><span class="lineCov">       9920 : </span>
<span class="lineNum">   17611 </span><span class="lineCov">    2608639 : (define_expand &quot;mov&lt;mode&gt;cc&quot;</span>
<span class="lineNum">   17612 </span><span class="lineCov">    2608198 :   [(set (match_operand:X87MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17613 </span><span class="lineCov">       9920 :         (if_then_else:X87MODEF</span>
<span class="lineNum">   17614 </span><span class="lineCov">       9488 :           (match_operand 1 &quot;comparison_operator&quot;)</span>
<span class="lineNum">   17615 </span><span class="lineCov">    5105782 :           (match_operand:X87MODEF 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   17616 </span><span class="lineCov">    5097825 :           (match_operand:X87MODEF 3 &quot;register_operand&quot;)))]</span>
<span class="lineNum">   17617 </span><span class="lineCov">    3740410 :   &quot;(TARGET_80387 &amp;&amp; TARGET_CMOVE)</span>
<span class="lineNum">   17618 </span><span class="lineCov">    5648069 :    || (SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH)&quot;</span>
<span class="lineNum">   17619 </span><span class="lineCov">      13727 :   &quot;if (ix86_expand_fp_movcc (operands)) DONE; else FAIL;&quot;)</span>
<span class="lineNum">   17620 </span><span class="lineCov">       9934 : </span>
<span class="lineNum">   17621 </span><span class="lineCov">       9628 : (define_insn &quot;*movxfcc_1&quot;</span>
<span class="lineNum">   17622 </span><span class="lineCov">     128358 :   [(set (match_operand:XF 0 &quot;register_operand&quot; &quot;=f,f&quot;)</span>
<span class="lineNum">   17623 </span><span class="lineCov">       8561 :         (if_then_else:XF (match_operator 1 &quot;fcmov_comparison_operator&quot;</span>
<span class="lineNum">   17624 </span><span class="lineCov">       8561 :                                 [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17625 </span><span class="lineCov">       8690 :                       (match_operand:XF 2 &quot;register_operand&quot; &quot;f,0&quot;)</span>
<span class="lineNum">   17626 </span><span class="lineCov">     135526 :                       (match_operand:XF 3 &quot;register_operand&quot; &quot;0,f&quot;)))]</span>
<span class="lineNum">   17627 </span><span class="lineCov">      33307 :   &quot;TARGET_80387 &amp;&amp; TARGET_CMOVE&quot;</span>
<span class="lineNum">   17628 </span><span class="lineCov">      14869 :   &quot;@</span>
<span class="lineNum">   17629 </span><span class="lineCov">       8584 :    fcmov%F1\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17630 </span><span class="lineCov">      16359 :    fcmov%f1\t{%3, %0|%0, %3}&quot;</span>
<span class="lineNum">   17631 </span><span class="lineCov">       1545 :   [(set_attr &quot;type&quot; &quot;fcmov&quot;)</span>
<span class="lineNum">   17632 </span><span class="lineCov">      10538 :    (set_attr &quot;mode&quot; &quot;XF&quot;)])</span>
<span class="lineNum">   17633 </span><span class="lineCov">      10023 : </span>
<span class="lineNum">   17634 </span><span class="lineCov">      10667 : (define_insn &quot;*movdfcc_1&quot;</span>
<span class="lineNum">   17635 </span><span class="lineCov">       8690 :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=f,f,&amp;r,&amp;r,r ,r&quot;)</span>
<span class="lineNum">   17636 </span><span class="lineCov">       8819 :         (if_then_else:DF (match_operator 1 &quot;fcmov_comparison_operator&quot;</span>
<span class="lineNum">   17637 </span><span class="lineCov">        258 :                                 [(reg FLAGS_REG) (const_int 0)])</span>
<a name="17638"><span class="lineNum">   17638 </span><span class="lineCov">       8819 :                       (match_operand:DF 2 &quot;nonimmediate_operand&quot;</span></a>
<span class="lineNum">   17639 </span><span class="lineCov">      14558 :                                                &quot;f ,0,rm,0 ,rm,0&quot;)</span>
<span class="lineNum">   17640 </span><span class="lineCov">      14558 :                       (match_operand:DF 3 &quot;nonimmediate_operand&quot;</span>
<a name="17641"><span class="lineNum">   17641 </span><span class="lineCov">      14558 :                                                &quot;0 ,f,0 ,rm,0, rm&quot;)))]</span></a>
<span class="lineNum">   17642 </span><span class="lineCov">       7269 :   &quot;TARGET_80387 &amp;&amp; TARGET_CMOVE</span>
<span class="lineNum">   17643 </span><span class="lineCov">       9962 :    &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span>
<span class="lineNum">   17644 </span><span class="lineCov">      14573 :   &quot;@</span>
<span class="lineNum">   17645 </span><span class="lineCov">      14300 :    fcmov%F1\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17646 </span><span class="lineCov">       5739 :    fcmov%f1\t{%3, %0|%0, %3}</span>
<span class="lineNum">   17647 </span><span class="lineCov">      14880 :    #</span>
<span class="lineNum">   17648 </span><span class="lineCov">      14880 :    #</span>
<span class="lineNum">   17649 </span><span class="lineCov">       9141 :    cmov%O2%C1\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17650 </span><span class="lineCov">      14880 :    cmov%O2%c1\t{%3, %0|%0, %3}&quot;</span>
<span class="lineNum">   17651 </span><span class="lineCov">      14324 :   [(set_attr &quot;isa&quot; &quot;*,*,nox64,nox64,x64,x64&quot;)</span>
<span class="lineNum">   17652 </span><span class="lineCov">       5763 :    (set_attr &quot;type&quot; &quot;fcmov,fcmov,multi,multi,icmov,icmov&quot;)</span>
<span class="lineNum">   17653 </span><span class="lineCov">      14324 :    (set_attr &quot;mode&quot; &quot;DF,DF,DI,DI,DI,DI&quot;)])</span>
<span class="lineNum">   17654 </span><span class="lineCov">       5910 : </span>
<span class="lineNum">   17655 </span><span class="lineCov">      14177 : (define_split</span>
<span class="lineNum">   17656 </span><span class="lineCov">       5910 :   [(set (match_operand:DF 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   17657 </span><span class="lineCov">       5763 :         (if_then_else:DF (match_operator 1 &quot;fcmov_comparison_operator&quot;</span>
<span class="lineNum">   17658 </span><span class="lineCov">      14177 :                                 [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17659 </span><span class="lineCov">      14177 :                       (match_operand:DF 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   17660 </span><span class="lineCov">      14177 :                       (match_operand:DF 3 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17661 </span><span class="lineCov">      12511 :   &quot;!TARGET_64BIT &amp;&amp; reload_completed&quot;</span>
<span class="lineNum">   17662 </span><span class="lineCov">      11929 :   [(set (match_dup 2)</span>
<span class="lineNum">   17663 </span><span class="lineCov">      13383 :         (if_then_else:SI (match_dup 1) (match_dup 4) (match_dup 5)))</span>
<span class="lineNum">   17664 </span><span class="lineCov">      15357 :    (set (match_dup 3)</span>
<span class="lineNum">   17665 </span><span class="lineCov">      18889 :         (if_then_else:SI (match_dup 1) (match_dup 6) (match_dup 7)))]</span>
<span class="lineNum">   17666 </span><span class="lineCov">      14181 : {</span>
<span class="lineNum">   17667 </span><span class="lineCov">      14310 :   split_double_mode (DImode, &amp;operands[2], 2, &amp;operands[4], &amp;operands[6]);</span>
<span class="lineNum">   17668 </span><span class="lineCov">      14310 :   split_double_mode (DImode, &amp;operands[0], 1, &amp;operands[2], &amp;operands[3]);</span>
<span class="lineNum">   17669 </span><span class="lineCov">      14310 : })</span>
<span class="lineNum">   17670 </span><span class="lineCov">      14181 : </span>
<span class="lineNum">   17671 </span><span class="lineCov">      14181 : (define_insn &quot;*movsfcc_1_387&quot;</span>
<span class="lineNum">   17672 </span><span class="lineCov">      14181 :   [(set (match_operand:SF 0 &quot;register_operand&quot; &quot;=f,f,r,r&quot;)</span>
<span class="lineNum">   17673 </span><span class="lineCov">      14181 :         (if_then_else:SF (match_operator 1 &quot;fcmov_comparison_operator&quot;</span>
<span class="lineNum">   17674 </span><span class="lineCov">      15803 :                                 [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17675 </span><span class="lineCov">      15442 :                       (match_operand:SF 2 &quot;nonimmediate_operand&quot; &quot;f,0,rm,0&quot;)</span>
<span class="lineNum">   17676 </span><span class="lineCov">      14181 :                       (match_operand:SF 3 &quot;nonimmediate_operand&quot; &quot;0,f,0,rm&quot;)))]</span>
<span class="lineNum">   17677 </span><span class="lineCov">      14756 :   &quot;TARGET_80387 &amp;&amp; TARGET_CMOVE</span>
<span class="lineNum">   17678 </span><span class="lineCov">      14756 :    &amp;&amp; !(MEM_P (operands[2]) &amp;&amp; MEM_P (operands[3]))&quot;</span>
<span class="lineNum">   17679 </span><span class="lineCov">      14551 :   &quot;@</span>
<span class="lineNum">   17680 </span><span class="lineCov">      14542 :    fcmov%F1\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17681 </span><span class="lineCov">      15803 :    fcmov%f1\t{%3, %0|%0, %3}</span>
<span class="lineNum">   17682 </span><span class="lineCov">      15803 :    cmov%O2%C1\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17683 </span><span class="lineCov">      15803 :    cmov%O2%c1\t{%3, %0|%0, %3}&quot;</span>
<span class="lineNum">   17684 </span><span class="lineCov">      15803 :   [(set_attr &quot;type&quot; &quot;fcmov,fcmov,icmov,icmov&quot;)</span>
<span class="lineNum">   17685 </span><span class="lineCov">      15803 :    (set_attr &quot;mode&quot; &quot;SF,SF,SI,SI&quot;)])</span>
<span class="lineNum">   17686 </span><span class="lineCov">       8779 : </span>
<span class="lineNum">   17687 </span><span class="lineCov">      15442 : ;; Don't do conditional moves with memory inputs.  This splitter helps</span>
<span class="lineNum">   17688 </span><span class="lineCov">      14181 : ;; register starved x86_32 by forcing inputs into registers before reload.</span>
<span class="lineNum">   17689 </span><span class="lineCov">      14181 : (define_split</span>
<span class="lineNum">   17690 </span><span class="lineCov">      12270 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17691 </span><span class="lineCov">      18033 :         (if_then_else:MODEF (match_operator 1 &quot;ix86_comparison_operator&quot;</span>
<span class="lineNum">   17692 </span><span class="lineCov">      25099 :                               [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17693 </span><span class="lineCov">      18033 :           (match_operand:MODEF 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   17694 </span><span class="lineCov">      19294 :           (match_operand:MODEF 3 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17695 </span><span class="lineCov">      16707 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_80387 &amp;&amp; TARGET_CMOVE</span>
<span class="lineNum">   17696 </span><span class="lineCov">       2880 :    &amp;&amp; TARGET_AVOID_MEM_OPND_FOR_CMOVE</span>
<span class="lineNum">   17697 </span><span class="lineCov">       9962 :    &amp;&amp; (MEM_P (operands[2]) || MEM_P (operands[3]))</span>
<span class="lineNum">   17698 </span><span class="lineCov">      19522 :    &amp;&amp; can_create_pseudo_p ()</span>
<span class="lineNum">   17699 </span><span class="lineCov">      24635 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">   17700 </span><span class="lineCov">      14195 :   [(set (match_dup 0)</span>
<span class="lineNum">   17701 </span><span class="lineCov">      20885 :         (if_then_else:MODEF (match_dup 1) (match_dup 2) (match_dup 3)))]</span>
<span class="lineNum">   17702 </span><span class="lineCov">      14875 : {</span>
<span class="lineNum">   17703 </span><span class="lineCov">      14208 :   if (MEM_P (operands[2]))</span>
<span class="lineNum">   17704 </span><span class="lineCov">      19910 :     operands[2] = force_reg (&lt;MODE&gt;mode, operands[2]);</span>
<span class="lineNum">   17705 </span><span class="lineCov">       5840 :   if (MEM_P (operands[3]))</span>
<span class="lineNum">   17706 </span><span class="lineCov">       5335 :     operands[3] = force_reg (&lt;MODE&gt;mode, operands[3]);</span>
<span class="lineNum">   17707 </span><span class="lineCov">    9308205 : })</span>
<span class="lineNum">   17708 </span><span class="lineCov">    9308205 : </span>
<span class="lineNum">   17709 </span><span class="lineCov">    9308229 : ;; Don't do conditional moves with memory inputs</span>
<span class="lineNum">   17710 </span><span class="lineCov">      13572 : (define_peephole2</span>
<span class="lineNum">   17711 </span><span class="lineCov">    9308205 :   [(match_scratch:MODEF 4 &quot;r&quot;)</span>
<span class="lineNum">   17712 </span><span class="lineCov">    9299944 :    (set (match_operand:MODEF 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   17713 </span><span class="lineCov">      13572 :         (if_then_else:MODEF (match_operator 1 &quot;fcmov_comparison_operator&quot;</span>
<span class="lineNum">   17714 </span><span class="lineCov">     253357 :                               [(reg FLAGS_REG) (const_int 0)])</span>
<span class="lineNum">   17715 </span><span class="lineCov">     248050 :           (match_operand:MODEF 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   17716 </span><span class="lineCov">     253357 :           (match_operand:MODEF 3 &quot;nonimmediate_operand&quot;)))]</span>
<span class="lineNum">   17717 </span><span class="lineCov">      22000 :   &quot;(&lt;MODE&gt;mode != DFmode || TARGET_64BIT)</span>
<span class="lineNum">   17718 </span><span class="lineCov">        351 :    &amp;&amp; TARGET_80387 &amp;&amp; TARGET_CMOVE</span>
<span class="lineNum">   17719 </span><span class="lineCov">      14022 :    &amp;&amp; TARGET_AVOID_MEM_OPND_FOR_CMOVE</span>
<span class="lineNum">   17720 </span><span class="lineCov">     237720 :    &amp;&amp; (MEM_P (operands[2]) || MEM_P (operands[3]))</span>
<span class="lineNum">   17721 </span><span class="lineCov">       8265 :    &amp;&amp; optimize_insn_for_speed_p ()&quot;</span>
<span class="lineNum">   17722 </span><span class="lineCov">       8684 :   [(set (match_dup 4) (match_dup 5))</span>
<span class="lineNum">   17723 </span><span class="lineCov">      25777 :    (set (match_dup 0)</span>
<span class="lineNum">   17724 </span><span class="lineCov">      22918 :         (if_then_else:MODEF (match_dup 1) (match_dup 2) (match_dup 3)))]</span>
<span class="lineNum">   17725 </span><span class="lineCov">      25777 : {</span>
<span class="lineNum">   17726 </span><span class="lineCov">       8559 :   if (MEM_P (operands[2]))</span>
<span class="lineNum">   17727 </span><span class="lineCov">       8599 :     {</span>
<span class="lineNum">   17728 </span><span class="lineCov">      13966 :       operands[5] = operands[2];</span>
<span class="lineNum">   17729 </span><span class="lineCov">      14005 :       operands[2] = operands[4];</span>
<span class="lineNum">   17730 </span><span class="lineCov">       8306 :     }</span>
<span class="lineNum">   17731 </span><span class="lineCov">       8307 :   else if (MEM_P (operands[3]))</span>
<span class="lineNum">   17732 </span><span class="lineCov">      13712 :     {</span>
<span class="lineNum">   17733 </span><span class="lineCov">      13713 :       operands[5] = operands[3];</span>
<span class="lineNum">   17734 </span><span class="lineCov">      13711 :       operands[3] = operands[4];</span>
<span class="lineNum">   17735 </span><span class="lineCov">      13712 :     }</span>
<span class="lineNum">   17736 </span><span class="lineCov">       8306 :   else</span>
<span class="lineNum">   17737 </span><span class="lineCov">       8306 :     gcc_unreachable ();</span>
<span class="lineNum">   17738 </span><span class="lineCov">      13712 : })</span>
<span class="lineNum">   17739 </span><span class="lineCov">      13711 : </span>
<span class="lineNum">   17740 </span><span class="lineCov">       8306 : ;; All moves in XOP pcmov instructions are 128 bits and hence we restrict</span>
<span class="lineNum">   17741 </span><span class="lineCov">       8306 : ;; the scalar versions to have only XMM registers as operands.</span>
<span class="lineNum">   17742 </span><span class="lineCov">      13741 : </span>
<span class="lineNum">   17743 </span><span class="lineCov">      13741 : ;; XOP conditional move</span>
<span class="lineNum">   17744 </span><span class="lineCov">      13741 : (define_insn &quot;*xop_pcmov_&lt;mode&gt;&quot;</span>
<span class="lineNum">   17745 </span><span class="lineCov">       8334 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">   17746 </span><span class="lineCov">      13711 :         (if_then_else:MODEF</span>
<span class="lineNum">   17747 </span><span class="lineCov">      13711 :           (match_operand:MODEF 1 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   17748 </span><span class="lineCov">      13711 :           (match_operand:MODEF 2 &quot;register_operand&quot; &quot;x&quot;)</span>
<span class="lineNum">   17749 </span><span class="lineCov">       8305 :           (match_operand:MODEF 3 &quot;register_operand&quot; &quot;x&quot;)))]</span>
<span class="lineNum">   17750 </span><span class="lineCov">      13716 :   &quot;TARGET_XOP&quot;</span>
<span class="lineNum">   17751 </span><span class="lineCov">       8323 :   &quot;vpcmov\t{%1, %3, %2, %0|%0, %2, %3, %1}&quot;</span>
<span class="lineNum">   17752 </span><span class="lineCov">      13711 :   [(set_attr &quot;type&quot; &quot;sse4arg&quot;)])</span>
<span class="lineNum">   17753 </span><span class="lineCov">      13711 : </span>
<span class="lineNum">   17754 </span><span class="lineCov">      13725 : ;; These versions of the min/max patterns are intentionally ignorant of</span>
<span class="lineNum">   17755 </span><span class="lineCov">       8319 : ;; their behavior wrt -0.0 and NaN (via the commutative operand mark).</span>
<span class="lineNum">   17756 </span><span class="lineCov">      13725 : ;; Since both the tree-level MAX_EXPR and the rtl-level SMAX operator</span>
<span class="lineNum">   17757 </span><span class="lineCov">      13711 : ;; are undefined in this condition, we're certain this is correct.</span>
<span class="lineNum">   17758 </span><span class="lineCov">      13711 : </span>
<span class="lineNum">   17759 </span><span class="lineCov">      13711 : (define_insn &quot;&lt;code&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17760 </span><span class="lineCov">       8305 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   17761 </span><span class="lineCov">      13711 :         (smaxmin:MODEF</span>
<a name="17762"><span class="lineNum">   17762 </span><span class="lineCov">      13711 :           (match_operand:MODEF 1 &quot;nonimmediate_operand&quot; &quot;%0,v&quot;)</span></a>
<span class="lineNum">   17763 </span><span class="lineCov">         50 :           (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)))]</span>
<span class="lineNum">   17764 </span><span class="lineCov">      12383 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">   17765 </span><span class="lineCov">       5456 :   &quot;@</span>
<span class="lineNum">   17766 </span><span class="lineCov">      13661 :    &lt;maxmin_float&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17767 </span><span class="lineCov">      13661 :    v&lt;maxmin_float&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17768 </span><span class="lineCov">     804642 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   17769 </span><span class="lineCov">       8743 :    (set_attr &quot;prefix&quot; &quot;orig,vex&quot;)</span>
<span class="lineNum">   17770 </span><span class="lineCov">     798748 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">   17771 </span><span class="lineCov">     804154 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17772 </span><span class="lineCov">     804154 : </span>
<span class="lineNum">   17773 </span><span class="lineCov">     804154 : ;; These versions of the min/max patterns implement exactly the operations</span>
<span class="lineNum">   17774 </span><span class="lineCov">     804154 : ;;   min = (op1 &lt; op2 ? op1 : op2)</span>
<span class="lineNum">   17775 </span><span class="lineCov">     804154 : ;;   max = (!(op1 &lt; op2) ? op1 : op2)</span>
<span class="lineNum">   17776 </span><span class="lineCov">     804154 : ;; Their operands are not commutative, and thus they may be used in the</span>
<span class="lineNum">   17777 </span><span class="lineCov">     804154 : ;; presence of -0.0 and NaN.</span>
<span class="lineNum">   17778 </span><span class="lineCov">     804154 : </span>
<span class="lineNum">   17779 </span><span class="lineCov">       8255 : (define_insn &quot;*ieee_s&lt;ieee_maxmin&gt;&lt;mode&gt;3&quot;</span>
<span class="lineNum">   17780 </span><span class="lineCov">      18919 :   [(set (match_operand:MODEF 0 &quot;register_operand&quot; &quot;=x,v&quot;)</span>
<span class="lineNum">   17781 </span><span class="lineCov">      18919 :         (unspec:MODEF</span>
<span class="lineNum">   17782 </span><span class="lineCov">      18919 :           [(match_operand:MODEF 1 &quot;register_operand&quot; &quot;0,v&quot;)</span>
<span class="lineNum">   17783 </span><span class="lineCov">       8255 :            (match_operand:MODEF 2 &quot;nonimmediate_operand&quot; &quot;xm,vm&quot;)]</span>
<span class="lineNum">   17784 </span><span class="lineCov">     248562 :           IEEE_MAXMIN))]</span>
<span class="lineNum">   17785 </span><span class="lineCov">      12265 :   &quot;SSE_FLOAT_MODE_P (&lt;MODE&gt;mode) &amp;&amp; TARGET_SSE_MATH&quot;</span>
<span class="lineNum">   17786 </span><span class="lineCov">      13621 :   &quot;@</span>
<span class="lineNum">   17787 </span><span class="lineCov">      13621 :    &lt;ieee_maxmin&gt;&lt;ssemodesuffix&gt;\t{%2, %0|%0, %2}</span>
<span class="lineNum">   17788 </span><span class="lineCov">       8215 :    v&lt;ieee_maxmin&gt;&lt;ssemodesuffix&gt;\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   17789 </span><span class="lineCov">       1045 :   [(set_attr &quot;isa&quot; &quot;noavx,avx&quot;)</span>
<span class="lineNum">   17790 </span><span class="lineCov">      14745 :    (set_attr &quot;prefix&quot; &quot;orig,maybe_evex&quot;)</span>
<span class="lineNum">   17791 </span><span class="lineCov">       5409 :    (set_attr &quot;type&quot; &quot;sseadd&quot;)</span>
<span class="lineNum">   17792 </span><span class="lineCov">      13624 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17793 </span><span class="lineCov">      13624 : </span>
<span class="lineNum">   17794 </span><span class="lineCov">      13719 : ;; Make two stack loads independent:</span>
<span class="lineNum">   17795 </span><span class="lineCov">      13719 : ;;   fld aa              fld aa</span>
<span class="lineNum">   17796 </span><span class="lineCov">      13719 : ;;   fld %st(0)     -&gt;   fld bb</span>
<span class="lineNum">   17797 </span><span class="lineCov">       5409 : ;;   fmul bb             fmul %st(1), %st</span>
<span class="lineNum">   17798 </span><span class="lineNoCov">          0 : ;;</span>
<span class="lineNum">   17799 </span><span class="lineCov">      13719 : ;; Actually we only match the last two instructions for simplicity.</span>
<span class="lineNum">   17800 </span><span class="lineCov">      13719 : </span>
<span class="lineNum">   17801 </span><span class="lineCov">      13719 : (define_peephole2</span>
<span class="lineNum">   17802 </span><span class="lineNoCov">          0 :   [(set (match_operand 0 &quot;fp_register_operand&quot;)</span>
<span class="lineNum">   17803 </span><span class="lineCov">      13719 :         (match_operand 1 &quot;fp_register_operand&quot;))</span>
<span class="lineNum">   17804 </span><span class="lineCov">      13719 :    (set (match_dup 0)</span>
<span class="lineNum">   17805 </span><span class="lineCov">      13719 :         (match_operator 2 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   17806 </span><span class="lineCov">       8310 :            [(match_dup 0)</span>
<span class="lineNum">   17807 </span><span class="lineCov">      13719 :             (match_operand 3 &quot;memory_operand&quot;)]))]</span>
<span class="lineNum">   17808 </span><span class="lineCov">     177154 :   &quot;REGNO (operands[0]) != REGNO (operands[1])&quot;</span>
<span class="lineNum">   17809 </span><span class="lineCov">      13719 :   [(set (match_dup 0) (match_dup 3))</span>
<span class="lineNum">   17810 </span><span class="lineCov">      13772 :    (set (match_dup 0)</span>
<span class="lineNum">   17811 </span><span class="lineCov">      13772 :         (match_op_dup 2</span>
<span class="lineNum">   17812 </span><span class="lineCov">      19243 :           [(match_dup 5) (match_dup 4)]))]</span>
<span class="lineNum">   17813 </span><span class="lineCov">     179940 : {</span>
<span class="lineNum">   17814 </span><span class="lineCov">     185349 :   operands[4] = operands[0];</span>
<span class="lineNum">   17815 </span><span class="lineCov">     248620 :   operands[5] = operands[1];</span>
<span class="lineNum">   17816 </span><span class="lineCov">     185349 : </span>
<span class="lineNum">   17817 </span><span class="lineCov">     179940 :   /* The % modifier is not operational anymore in peephole2's, so we have to</span>
<span class="lineNum">   17818 </span><span class="lineCov">     185351 :      swap the operands manually in the case of addition and multiplication. */</span>
<span class="lineNum">   17819 </span><span class="lineCov">     179945 :   if (COMMUTATIVE_ARITH_P (operands[2]))</span>
<span class="lineNum">   17820 </span><span class="lineCov">     185348 :     std::swap (operands[4], operands[5]);</span>
<span class="lineNum">   17821 </span><span class="lineCov">      76989 : })</span>
<span class="lineNum">   17822 </span><span class="lineCov">      76987 : </span>
<span class="lineNum">   17823 </span><span class="lineCov">      13783 : (define_peephole2</span>
<span class="lineNum">   17824 </span><span class="lineCov">       8314 :   [(set (match_operand 0 &quot;fp_register_operand&quot;)</span>
<span class="lineNum">   17825 </span><span class="lineCov">      13718 :         (match_operand 1 &quot;fp_register_operand&quot;))</span>
<span class="lineNum">   17826 </span><span class="lineCov">      13716 :    (set (match_dup 0)</span>
<span class="lineNum">   17827 </span><span class="lineCov">      19187 :         (match_operator 2 &quot;binary_fp_operator&quot;</span>
<span class="lineNum">   17828 </span><span class="lineCov">       8310 :            [(match_operand 3 &quot;memory_operand&quot;)</span>
<span class="lineNum">   17829 </span><span class="lineCov">       8310 :             (match_dup 0)]))]</span>
<span class="lineNum">   17830 </span><span class="lineCov">      13718 :   &quot;REGNO (operands[0]) != REGNO (operands[1])&quot;</span>
<span class="lineNum">   17831 </span><span class="lineCov">      13716 :   [(set (match_dup 0) (match_dup 3))</span>
<span class="lineNum">   17832 </span><span class="lineCov">       8312 :    (set (match_dup 0)</span>
<span class="lineNum">   17833 </span><span class="lineCov">       8312 :         (match_op_dup 2</span>
<span class="lineNum">   17834 </span><span class="lineCov">      13718 :           [(match_dup 4) (match_dup 5)]))]</span>
<span class="lineNum">   17835 </span><span class="lineCov">      13716 : {</span>
<span class="lineNum">   17836 </span><span class="lineCov">       8310 :   operands[4] = operands[0];</span>
<span class="lineNum">   17837 </span><span class="lineCov">       8310 :   operands[5] = operands[1];</span>
<span class="lineNum">   17838 </span><span class="lineCov">     111492 : </span>
<span class="lineNum">   17839 </span><span class="lineCov">      71581 :   /* The % modifier is not operational anymore in peephole2's, so we have to</span>
<span class="lineNum">   17840 </span><span class="lineCov">      76987 :      swap the operands manually in the case of addition and multiplication. */</span>
<span class="lineNum">   17841 </span><span class="lineCov">      76987 :   if (COMMUTATIVE_ARITH_P (operands[2]))</span>
<span class="lineNum">   17842 </span><span class="lineCov">      72544 :     std::swap (operands[4], operands[5]);</span>
<span class="lineNum">   17843 </span><span class="lineCov">      76992 : })</span>
<span class="lineNum">   17844 </span><span class="lineCov">       8315 : </span>
<span class="lineNum">   17845 </span><span class="lineCov">     112181 : ;; Conditional addition patterns</span>
<span class="lineNum">   17846 </span><span class="lineCov">     107738 : (define_expand &quot;add&lt;mode&gt;cc&quot;</span>
<span class="lineNum">   17847 </span><span class="lineCov">       8310 :   [(match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17848 </span><span class="lineCov">      52760 :    (match_operand 1 &quot;ordered_comparison_operator&quot;)</span>
<span class="lineNum">   17849 </span><span class="lineCov">      52760 :    (match_operand:SWI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   17850 </span><span class="lineCov">      47354 :    (match_operand:SWI 3 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   17851 </span><span class="lineCov">      47207 :   &quot;&quot;</span>
<span class="lineNum">   17852 </span><span class="lineCov">       8310 :   &quot;if (ix86_expand_int_addcc (operands)) DONE; else FAIL;&quot;)</span>
<span class="lineNum">   17853 </span><span class="lineCov">      21341 : </span>
<span class="lineNum">   17854 </span><span class="lineCov">      21341 : ;; Misc patterns (?)</span>
<span class="lineNum">   17855 </span><span class="lineCov">      13775 : </span>
<span class="lineNum">   17856 </span><span class="lineCov">      28847 : ;; This pattern exists to put a dependency on all ebp-based memory accesses.</span>
<span class="lineNum">   17857 </span><span class="lineCov">       8312 : ;; Otherwise there will be nothing to keep</span>
<span class="lineNum">   17858 </span><span class="lineCov">      21312 : ;;</span>
<span class="lineNum">   17859 </span><span class="lineCov">      13775 : ;; [(set (reg ebp) (reg esp))]</span>
<span class="lineNum">   17860 </span><span class="lineCov">      13775 : ;; [(set (reg esp) (plus (reg esp) (const_int -160000)))</span>
<span class="lineNum">   17861 </span><span class="lineCov">      13775 : ;;  (clobber (eflags)]</span>
<span class="lineNum">   17862 </span><span class="lineCov">      13775 : ;; [(set (mem (plus (reg ebp) (const_int -160000))) (const_int 0))]</span>
<span class="lineNum">   17863 </span><span class="lineCov">       8369 : ;;</span>
<span class="lineNum">   17864 </span><span class="lineCov">      13716 : ;; in proper program order.</span>
<span class="lineNum">   17865 </span><span class="lineCov">      13796 : </span>
<span class="lineNum">   17866 </span><span class="lineCov">      13796 : (define_insn &quot;pro_epilogue_adjust_stack_&lt;mode&gt;_add&quot;</span>
<span class="lineNum">   17867 </span><span class="lineCov">      13796 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=r,r&quot;)</span>
<span class="lineNum">   17868 </span><span class="lineCov">      13796 :         (plus:P (match_operand:P 1 &quot;register_operand&quot; &quot;0,r&quot;)</span>
<a name="17869"><span class="lineNum">   17869 </span><span class="lineCov">      13796 :                 (match_operand:P 2 &quot;&lt;nonmemory_operand&gt;&quot; &quot;r&lt;i&gt;,l&lt;i&gt;&quot;)))</span></a>
<span class="lineNum">   17870 </span><span class="lineCov">      13796 :    (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   17871 </span><span class="lineCov">      13796 :    (clobber (mem:BLK (scratch)))]</span>
<span class="lineNum">   17872 </span><span class="lineCov">      13796 :   &quot;&quot;</span>
<a name="17873"><span class="lineNum">   17873 </span><span class="lineCov">     841183 : {</span></a>
<span class="lineNum">   17874 </span><span class="lineCov">     841183 :   switch (get_attr_type (insn))</span>
<span class="lineNum">   17875 </span><span class="lineCov">      13796 :     {</span>
<span class="lineNum">   17876 </span><span class="lineCov">      13796 :     case TYPE_IMOV:</span>
<span class="lineNum">   17877 </span><span class="lineCov">      13796 :       return &quot;mov{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">   17878 </span><span class="lineCov">       8390 : </span>
<span class="lineNum">   17879 </span><span class="lineCov">     820145 :     case TYPE_ALU:</span>
<span class="lineNum">   17880 </span><span class="lineCov">     820145 :       gcc_assert (rtx_equal_p (operands[0], operands[1]));</span>
<span class="lineNum">   17881 </span><span class="lineCov">    1626574 :       if (x86_maybe_negate_const_int (&amp;operands[2], &lt;MODE&gt;mode))</span>
<span class="lineNum">   17882 </span><span class="lineCov">     465720 :         return &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   17883 </span><span class="lineCov">      13716 : </span>
<span class="lineNum">   17884 </span><span class="lineCov">      13716 :       return &quot;add{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;;</span>
<span class="lineNum">   17885 </span><span class="lineCov">      13716 : </span>
<span class="lineNum">   17886 </span><span class="lineCov">      29244 :     default:</span>
<span class="lineNum">   17887 </span><span class="lineCov">      29244 :       operands[2] = SET_SRC (XVECEXP (PATTERN (insn), 0, 0));</span>
<span class="lineNum">   17888 </span><span class="lineCov">      34650 :       return &quot;lea{&lt;imodesuffix&gt;}\t{%E2, %0|%0, %E2}&quot;;</span>
<span class="lineNum">   17889 </span><span class="lineCov">      13716 :     }</span>
<span class="lineNum">   17890 </span><span class="lineCov">      13716 : }</span>
<span class="lineNum">   17891 </span><span class="lineCov">      13716 :   [(set (attr &quot;type&quot;)</span>
<a name="17892"><span class="lineNum">   17892 </span><span class="lineCov">      13716 :         (cond [(and (eq_attr &quot;alternative&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   17893 </span><span class="lineCov">        129 :                     (not (match_test &quot;TARGET_OPT_AGU&quot;)))</span>
<span class="lineNum">   17894 </span><span class="lineCov">     672112 :                  (const_string &quot;alu&quot;)</span>
<span class="lineNum">   17895 </span><span class="lineCov">        129 :                (match_operand:&lt;MODE&gt; 2 &quot;const0_operand&quot;)</span>
<span class="lineNum">   17896 </span><span class="lineCov">      13716 :                  (const_string &quot;imov&quot;)</span>
<span class="lineNum">   17897 </span><span class="lineCov">      13716 :               ]</span>
<span class="lineNum">   17898 </span><span class="lineCov">       8310 :               (const_string &quot;lea&quot;)))</span>
<span class="lineNum">   17899 </span><span class="lineCov">      13716 :    (set (attr &quot;length_immediate&quot;)</span>
<span class="lineNum">   17900 </span><span class="lineCov">      13716 :         (cond [(eq_attr &quot;type&quot; &quot;imov&quot;)</span>
<span class="lineNum">   17901 </span><span class="lineCov">      13716 :                  (const_string &quot;0&quot;)</span>
<span class="lineNum">   17902 </span><span class="lineCov">       8310 :                (and (eq_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">   17903 </span><span class="lineNoCov">          0 :                     (match_operand 2 &quot;const128_operand&quot;))</span>
<span class="lineNum">   17904 </span><span class="lineNoCov">          0 :                  (const_string &quot;1&quot;)</span>
<span class="lineNum">   17905 </span><span class="lineCov">      13716 :               ]</span>
<span class="lineNum">   17906 </span><span class="lineCov">      13716 :               (const_string &quot;*&quot;)))</span>
<span class="lineNum">   17907 </span><span class="lineCov">      13716 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17908 </span><span class="lineCov">       8310 : </span>
<span class="lineNum">   17909 </span><span class="lineCov">      13716 : (define_insn &quot;pro_epilogue_adjust_stack_&lt;mode&gt;_sub&quot;</span>
<span class="lineNum">   17910 </span><span class="lineNoCov">          0 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   17911 </span><span class="lineCov">      13716 :         (minus:P (match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   17912 </span><span class="lineCov">      13716 :                  (match_operand:P 2 &quot;register_operand&quot; &quot;r&quot;)))</span>
<span class="lineNum">   17913 </span><span class="lineCov">      13716 :    (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   17914 </span><span class="lineNoCov">          0 :    (clobber (mem:BLK (scratch)))]</span>
<span class="lineNum">   17915 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   17916 </span><span class="lineCov">      13716 :   &quot;sub{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   17917 </span><span class="lineCov">      13716 :   [(set_attr &quot;type&quot; &quot;alu&quot;)</span>
<span class="lineNum">   17918 </span><span class="lineCov">      13716 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)])</span>
<span class="lineNum">   17919 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   17920 </span><span class="lineCov">      13716 : (define_insn &quot;allocate_stack_worker_probe_&lt;mode&gt;&quot;</span>
<span class="lineNum">   17921 </span><span class="lineCov">      13716 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   17922 </span><span class="lineCov">      13716 :         (unspec_volatile:P [(match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   17923 </span><span class="lineCov">      13716 :                             UNSPECV_STACK_PROBE))</span>
<span class="lineNum">   17924 </span><span class="lineCov">      13716 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   17925 </span><span class="lineCov">          2 :   &quot;ix86_target_stack_probe ()&quot;</span>
<span class="lineNum">   17926 </span><span class="lineCov">      13716 :   &quot;call\t___chkstk_ms&quot;</span>
<span class="lineNum">   17927 </span><span class="lineCov">      13716 :   [(set_attr &quot;type&quot; &quot;multi&quot;)</span>
<span class="lineNum">   17928 </span><span class="lineCov">      13813 :    (set_attr &quot;length&quot; &quot;5&quot;)])</span>
<span class="lineNum">   17929 </span><span class="lineCov">       5406 : </span>
<span class="lineNum">   17930 </span><span class="lineCov">       5503 : (define_expand &quot;allocate_stack&quot;</span>
<span class="lineNum">   17931 </span><span class="lineCov">      13716 :   [(match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   17932 </span><span class="lineCov">      72287 :    (match_operand 1 &quot;general_operand&quot;)]</span>
<span class="lineNum">   17933 </span><span class="lineCov">     141927 :   &quot;ix86_target_stack_probe ()&quot;</span>
<span class="lineNum">   17934 </span><span class="lineCov">     122569 : {</span>
<a name="17935"><span class="lineNum">   17935 </span><span class="lineCov">     130858 :   rtx x;</span></a>
<span class="lineNum">   17936 </span><span class="lineCov">      71203 : </span>
<span class="lineNum">   17937 </span><span class="lineCov">      71203 : #ifndef CHECK_STACK_LIMIT</span>
<span class="lineNum">   17938 </span><span class="lineCov">      71203 : #define CHECK_STACK_LIMIT 0</span>
<span class="lineNum">   17939 </span><span class="lineCov">     129774 : #endif</span>
<span class="lineNum">   17940 </span><span class="lineCov">      62893 : </span>
<span class="lineNum">   17941 </span><span class="lineCov">       5501 :   if (CHECK_STACK_LIMIT &amp;&amp; CONST_INT_P (operands[1])</span>
<span class="lineNum">   17942 </span><span class="lineCov">      65702 :       &amp;&amp; INTVAL (operands[1]) &lt; CHECK_STACK_LIMIT)</span>
<span class="lineNum">   17943 </span><span class="lineCov">      72306 :     x = operands[1];</span>
<span class="lineNum">   17944 </span><span class="lineCov">      64091 :   else</span>
<span class="lineNum">   17945 </span><span class="lineCov">      72192 :     {</span>
<span class="lineNum">   17946 </span><span class="lineCov">      72192 :       rtx (*insn) (rtx, rtx);</span>
<span class="lineNum">   17947 </span><span class="lineCov">     122553 : </span>
<span class="lineNum">   17948 </span><span class="lineCov">       5410 :       x = copy_to_mode_reg (Pmode, operands[1]);</span>
<a name="17949"><span class="lineNum">   17949 </span><span class="lineCov">      13621 : </span></a>
<span class="lineNum">   17950 </span><span class="lineCov">       5406 :       insn = (TARGET_64BIT</span>
<span class="lineNum">   17951 </span><span class="lineCov">       5406 :               ? gen_allocate_stack_worker_probe_di</span>
<span class="lineNum">   17952 </span><span class="lineCov">      63977 :               : gen_allocate_stack_worker_probe_si);</span>
<span class="lineNum">   17953 </span><span class="lineCov">      64017 : </span>
<span class="lineNum">   17954 </span><span class="lineCov">      63977 :       emit_insn (insn (x, x));</span>
<span class="lineNum">   17955 </span><span class="lineCov">       5446 :     }</span>
<span class="lineNum">   17956 </span><span class="lineCov">       5418 : </span>
<span class="lineNum">   17957 </span><span class="lineCov">      14325 :   x = expand_simple_binop (Pmode, MINUS, stack_pointer_rtx, x,</span>
<span class="lineNum">   17958 </span><span class="lineCov">        704 :                            stack_pointer_rtx, 0, OPTAB_DIRECT);</span>
<span class="lineNum">   17959 </span><span class="lineCov">      13621 : </span>
<span class="lineNum">   17960 </span><span class="lineCov">       6490 :   if (x != stack_pointer_rtx)</span>
<span class="lineNum">   17961 </span><span class="lineCov">      13621 :     emit_move_insn (stack_pointer_rtx, x);</span>
<a name="17962"><span class="lineNum">   17962 </span><span class="lineCov">       6947 : </span></a>
<span class="lineNum">   17963 </span><span class="lineCov">       6490 :   emit_move_insn (operands[0], virtual_stack_dynamic_rtx);</span>
<span class="lineNum">   17964 </span><span class="lineCov">      13621 :   DONE;</span>
<span class="lineNum">   17965 </span><span class="lineCov">      14705 : })</span>
<span class="lineNum">   17966 </span><span class="lineCov">       6490 : </span>
<span class="lineNum">   17967 </span><span class="lineCov">       6490 : (define_expand &quot;probe_stack&quot;</span>
<span class="lineNum">   17968 </span><span class="lineNoCov">          0 :   [(match_operand 0 &quot;memory_operand&quot;)]</span>
<span class="lineNum">   17969 </span><span class="lineCov">       6490 :   &quot;&quot;</span>
<span class="lineNum">   17970 </span><span class="lineCov">      13633 : {</span>
<span class="lineNum">   17971 </span><span class="lineCov">      13621 :   rtx (*insn) (rtx, rtx)</span>
<span class="lineNum">   17972 </span><span class="lineCov">       5418 :     = (GET_MODE (operands[0]) == DImode</span>
<span class="lineNum">   17973 </span><span class="lineCov">       5406 :        ? gen_probe_stack_di : gen_probe_stack_si);</span>
<span class="lineNum">   17974 </span><span class="lineCov">      13621 : </span>
<a name="17975"><span class="lineNum">   17975 </span><span class="lineCov">      13621 :   emit_insn (insn (operands[0], const0_rtx));</span></a>
<span class="lineNum">   17976 </span><span class="lineCov">       5418 :   DONE;</span>
<span class="lineNum">   17977 </span><span class="lineCov">       6170 : })</span>
<span class="lineNum">   17978 </span><span class="lineCov">       5418 : </span>
<span class="lineNum">   17979 </span><span class="lineCov">       6170 : ;; Use OR for stack probes, this is shorter.</span>
<a name="17980"><span class="lineNum">   17980 </span><span class="lineCov">      13661 : (define_insn &quot;probe_stack_&lt;mode&gt;&quot;</span></a>
<span class="lineNum">   17981 </span><span class="lineCov">       5434 :   [(set (match_operand:W 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   17982 </span><span class="lineCov">       5430 :         (unspec:W [(match_operand:W 1 &quot;const0_operand&quot;)]</span>
<span class="lineNum">   17983 </span><span class="lineCov">       5434 :                   UNSPEC_PROBE_STACK))</span>
<span class="lineNum">   17984 </span><span class="lineCov">      13621 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   17985 </span><span class="lineCov">       5406 :   &quot;&quot;</span>
<span class="lineNum">   17986 </span><span class="lineCov">      13621 :   &quot;or{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   17987 </span><span class="lineCov">       8227 :   [(set_attr &quot;type&quot; &quot;alu1&quot;)</span>
<span class="lineNum">   17988 </span><span class="lineCov">       5418 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<a name="17989"><span class="lineNum">   17989 </span><span class="lineCov">      13636 :    (set_attr &quot;length_immediate&quot; &quot;1&quot;)])</span></a>
<span class="lineNum">   17990 </span><span class="lineCov">      13976 :   </span>
<span class="lineNum">   17991 </span><span class="lineCov">      13976 : (define_insn &quot;adjust_stack_and_probe&lt;mode&gt;&quot;</span>
<span class="lineNum">   17992 </span><span class="lineCov">       5406 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   17993 </span><span class="lineCov">      13976 :         (unspec_volatile:P [(match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;)]</span>
<span class="lineNum">   17994 </span><span class="lineCov">      13976 :                             UNSPECV_PROBE_STACK_RANGE))</span>
<span class="lineNum">   17995 </span><span class="lineCov">      13988 :    (set (reg:P SP_REG)</span>
<span class="lineNum">   17996 </span><span class="lineCov">      13976 :         (minus:P (reg:P SP_REG) (match_operand:P 2 &quot;const_int_operand&quot; &quot;n&quot;)))</span>
<span class="lineNum">   17997 </span><span class="lineCov">       8570 :    (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   17998 </span><span class="lineCov">       5418 :    (clobber (mem:BLK (scratch)))]</span>
<span class="lineNum">   17999 </span><span class="lineCov">      13988 :   &quot;&quot;</span>
<span class="lineNum">   18000 </span><span class="lineCov">      13988 :   &quot;* return output_adjust_stack_and_probe (operands[0]);&quot;</span>
<span class="lineNum">   18001 </span><span class="lineCov">      13988 :   [(set_attr &quot;type&quot; &quot;multi&quot;)])</span>
<a name="18002"><span class="lineNum">   18002 </span><span class="lineCov">      13988 : </span></a>
<span class="lineNum">   18003 </span><span class="lineCov">       5418 : (define_insn &quot;probe_stack_range&lt;mode&gt;&quot;</span>
<span class="lineNum">   18004 </span><span class="lineCov">       5436 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   18005 </span><span class="lineCov">      13988 :         (unspec_volatile:P [(match_operand:P 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   18006 </span><span class="lineCov">      14000 :                             (match_operand:P 2 &quot;const_int_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   18007 </span><span class="lineCov">      13976 :                             UNSPECV_PROBE_STACK_RANGE))</span>
<span class="lineNum">   18008 </span><span class="lineCov">      56642 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   18009 </span><span class="lineCov">      13976 :   &quot;&quot;</span>
<span class="lineNum">   18010 </span><span class="lineCov">         12 :   &quot;* return output_probe_stack_range (operands[0], operands[2]);&quot;</span>
<span class="lineNum">   18011 </span><span class="lineCov">      13976 :   [(set_attr &quot;type&quot; &quot;multi&quot;)])</span>
<a name="18012"><span class="lineNum">   18012 </span><span class="lineCov">      13976 : </span></a>
<span class="lineNum">   18013 </span><span class="lineCov">      13976 : (define_expand &quot;builtin_setjmp_receiver&quot;</span>
<span class="lineNum">   18014 </span><span class="lineCov">      27283 :   [(label_ref (match_operand 0))]</span>
<span class="lineNum">   18015 </span><span class="lineCov">      14728 :   &quot;!TARGET_64BIT &amp;&amp; flag_pic&quot;</span>
<span class="lineNum">   18016 </span><span class="lineCov">      13976 : {</span>
<a name="18017"><span class="lineNum">   18017 </span><span class="lineCov">      13976 : #if TARGET_MACHO</span></a>
<span class="lineNum">   18018 </span><span class="lineCov">       8570 :   if (TARGET_MACHO)</span>
<span class="lineNum">   18019 </span><span class="lineCov">      13976 :     {</span>
<span class="lineNum">   18020 </span><span class="lineCov">      13976 :       rtx xops[3];</span>
<span class="lineNum">   18021 </span><span class="lineCov">      13976 :       rtx_code_label *label_rtx = gen_label_rtx ();</span>
<span class="lineNum">   18022 </span><span class="lineCov">      13976 :       emit_insn (gen_set_got_labelled (pic_offset_table_rtx, label_rtx));</span>
<span class="lineNum">   18023 </span><span class="lineCov">      13976 :       xops[0] = xops[1] = pic_offset_table_rtx;</span>
<span class="lineNum">   18024 </span><span class="lineCov">          3 :       xops[2] = machopic_gen_offset (gen_rtx_LABEL_REF (SImode, label_rtx));</span>
<span class="lineNum">   18025 </span><span class="lineCov">       5406 :       ix86_expand_binary_operator (MINUS, SImode, xops);</span>
<span class="lineNum">   18026 </span><span class="lineCov">       5406 :     }</span>
<span class="lineNum">   18027 </span><span class="lineCov">      13973 :   else</span>
<span class="lineNum">   18028 </span><span class="lineCov">      13973 : #endif</span>
<span class="lineNum">   18029 </span><span class="lineCov">      20718 :     emit_insn (gen_set_got (pic_offset_table_rtx));</span>
<span class="lineNum">   18030 </span><span class="lineCov">       8567 :   DONE;</span>
<span class="lineNum">   18031 </span><span class="lineCov">      13973 : })</span>
<span class="lineNum">   18032 </span><span class="lineCov">      41315 : </span>
<span class="lineNum">   18033 </span><span class="lineCov">         99 : (define_expand &quot;save_stack_nonlocal&quot;</span>
<span class="lineNum">   18034 </span><span class="lineCov">      15312 :   [(set (match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18035 </span><span class="lineCov">      20619 :         (match_operand 1 &quot;register_operand&quot;))]</span>
<span class="lineNum">   18036 </span><span class="lineCov">      20619 :   &quot;&quot;</span>
<span class="lineNum">   18037 </span><span class="lineCov">      51235 : {</span>
<a name="18038"><span class="lineNum">   18038 </span><span class="lineCov">      41216 :   rtx stack_slot;</span></a>
<span class="lineNum">   18039 </span><span class="lineCov">      47961 :   if ((flag_cf_protection &amp; CF_RETURN))</span>
<span class="lineNum">   18040 </span><span class="lineCov">      51221 :     {</span>
<span class="lineNum">   18041 </span><span class="lineCov">      20619 :       /* Copy shadow stack pointer to the first slot and stack ppointer</span>
<span class="lineNum">   18042 </span><span class="lineCov">      49783 :          to the second slot.  */</span>
<span class="lineNum">   18043 </span><span class="lineCov">      44476 :       rtx ssp_slot = adjust_address (operands[0], word_mode, 0);</span>
<a name="18044"><span class="lineNum">   18044 </span><span class="lineCov">      49783 :       stack_slot = adjust_address (operands[0], Pmode, UNITS_PER_WORD);</span></a>
<span class="lineNum">   18045 </span><span class="lineCov">       5307 :       rtx ssp = gen_reg_rtx (word_mode);</span>
<span class="lineNum">   18046 </span><span class="lineCov">       8567 :       emit_insn ((word_mode == SImode)</span>
<span class="lineNum">   18047 </span><span class="lineCov">      13874 :                  ? gen_rdsspsi (ssp)</span>
<span class="lineNum">   18048 </span><span class="lineCov">      13874 :                  : gen_rdsspdi (ssp));</span>
<span class="lineNum">   18049 </span><span class="lineCov">      13874 :       emit_move_insn (ssp_slot, ssp);</span>
<span class="lineNum">   18050 </span><span class="lineCov">       8567 :     }</span>
<a name="18051"><span class="lineNum">   18051 </span><span class="lineCov">      13874 :   else</span></a>
<span class="lineNum">   18052 </span><span class="lineCov">       8567 :     stack_slot = adjust_address (operands[0], Pmode, 0);</span>
<span class="lineNum">   18053 </span><span class="lineCov">    2079608 :   emit_move_insn (stack_slot, operands[1]);</span>
<span class="lineNum">   18054 </span><span class="lineCov">      13926 :   DONE;</span>
<span class="lineNum">   18055 </span><span class="lineCov">    2079660 : })</span>
<span class="lineNum">   18056 </span><span class="lineCov">       8567 : </span>
<span class="lineNum">   18057 </span><span class="lineCov">       5359 : (define_expand &quot;restore_stack_nonlocal&quot;</span>
<span class="lineNum">   18058 </span><span class="lineCov">      13926 :   [(set (match_operand 0 &quot;register_operand&quot; &quot;&quot;)</span>
<span class="lineNum">   18059 </span><span class="lineCov">      13926 :         (match_operand 1 &quot;memory_operand&quot; &quot;&quot;))]</span>
<span class="lineNum">   18060 </span><span class="lineCov">      13926 :   &quot;&quot;</span>
<span class="lineNum">   18061 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">   18062 </span><span class="lineCov">       8567 :   rtx stack_slot;</span>
<span class="lineNum">   18063 </span><span class="lineCov">      13926 :   if ((flag_cf_protection &amp; CF_RETURN))</span>
<a name="18064"><span class="lineNum">   18064 </span><span class="lineCov">      13926 :     {</span></a>
<span class="lineNum">   18065 </span><span class="lineCov">      13926 :       /* Restore shadow stack pointer from the first slot and stack</span>
<span class="lineNum">   18066 </span><span class="lineCov">     109569 :          pointer from the second slot.  */</span>
<span class="lineNum">   18067 </span><span class="lineCov">       5359 :       rtx ssp_slot = adjust_address (operands[1], word_mode, 0);</span>
<span class="lineNum">   18068 </span><span class="lineCov">     104210 :       stack_slot = adjust_address (operands[1], Pmode, UNITS_PER_WORD);</span>
<span class="lineNum">   18069 </span><span class="lineCov">      13926 : </span>
<span class="lineNum">   18070 </span><span class="lineCov">      13926 :       rtx flags, jump, noadj_label, inc_label, loop_label;</span>
<span class="lineNum">   18071 </span><span class="lineCov">       5359 :       rtx reg_adj, reg_ssp, tmp, clob;</span>
<span class="lineNum">   18072 </span><span class="lineCov">      13926 : </span>
<span class="lineNum">   18073 </span><span class="lineCov">       8567 :       /* Get the current shadow stack pointer.  The code below will check if</span>
<span class="lineNum">   18074 </span><span class="lineCov">      13926 :          SHSTK feature is enabled.  If it is not enabled the RDSSP instruction</span>
<span class="lineNum">   18075 </span><span class="lineCov">       5359 :          is a NOP.  */</span>
<span class="lineNum">   18076 </span><span class="lineCov">      13926 :       reg_ssp = gen_reg_rtx (word_mode);</span>
<span class="lineNum">   18077 </span><span class="lineCov">      13926 :       emit_insn (gen_rtx_SET (reg_ssp, const0_rtx));</span>
<span class="lineNum">   18078 </span><span class="lineCov">      13926 :       emit_insn ((word_mode == SImode)</span>
<span class="lineNum">   18079 </span><span class="lineCov">      13926 :                  ? gen_rdsspsi (reg_ssp)</span>
<span class="lineNum">   18080 </span><span class="lineCov">      13926 :                  : gen_rdsspdi (reg_ssp));</span>
<span class="lineNum">   18081 </span><span class="lineCov">       5359 : </span>
<span class="lineNum">   18082 </span><span class="lineCov">      13926 :       /* Compare through substraction the saved and the current ssp to decide</span>
<span class="lineNum">   18083 </span><span class="lineCov">      13926 :          if ssp has to be adjusted.  */</span>
<span class="lineNum">   18084 </span><span class="lineCov">      13926 :       tmp = gen_rtx_SET (reg_ssp, gen_rtx_MINUS (word_mode, reg_ssp,</span>
<span class="lineNum">   18085 </span><span class="lineCov">       5359 :                                                  ssp_slot));</span>
<span class="lineNum">   18086 </span><span class="lineCov">       5359 :       clob = gen_rtx_CLOBBER (VOIDmode, gen_rtx_REG (CCmode, FLAGS_REG));</span>
<span class="lineNum">   18087 </span><span class="lineCov">      13926 :       tmp = gen_rtx_PARALLEL (VOIDmode, gen_rtvec (2, tmp, clob));</span>
<span class="lineNum">   18088 </span><span class="lineCov">      13926 :       emit_insn (tmp);</span>
<span class="lineNum">   18089 </span><span class="lineCov">      13926 : </span>
<span class="lineNum">   18090 </span><span class="lineCov">       5359 :       /* Compare and jump over adjustment code.  */</span>
<span class="lineNum">   18091 </span><span class="lineCov">      13926 :       noadj_label = gen_label_rtx ();</span>
<span class="lineNum">   18092 </span><span class="lineCov">      13926 :       flags = gen_rtx_REG (CCZmode, FLAGS_REG);</span>
<span class="lineNum">   18093 </span><span class="lineCov">      13926 :       tmp = gen_rtx_EQ (VOIDmode, flags, const0_rtx);</span>
<span class="lineNum">   18094 </span><span class="lineCov">      13926 :       tmp = gen_rtx_IF_THEN_ELSE (VOIDmode, tmp,</span>
<span class="lineNum">   18095 </span><span class="lineCov">      13926 :                                   gen_rtx_LABEL_REF (VOIDmode, noadj_label),</span>
<span class="lineNum">   18096 </span><span class="lineCov">       5359 :                                   pc_rtx);</span>
<span class="lineNum">   18097 </span><span class="lineCov">      13926 :       jump = emit_jump_insn (gen_rtx_SET (pc_rtx, tmp));</span>
<span class="lineNum">   18098 </span><span class="lineCov">      13926 :       JUMP_LABEL (jump) = noadj_label;</span>
<span class="lineNum">   18099 </span><span class="lineCov">       8567 : </span>
<span class="lineNum">   18100 </span><span class="lineCov">       5359 :       /* Compute the numebr of frames to adjust.  */</span>
<span class="lineNum">   18101 </span><span class="lineCov">       5359 :       reg_adj = gen_lowpart (ptr_mode, reg_ssp);</span>
<span class="lineNum">   18102 </span><span class="lineCov">      13926 :       tmp = gen_rtx_SET (reg_adj,</span>
<span class="lineNum">   18103 </span><span class="lineCov">       5359 :                          gen_rtx_LSHIFTRT (ptr_mode,</span>
<span class="lineNum">   18104 </span><span class="lineCov">      13926 :                                            negate_rtx (ptr_mode, reg_adj),</span>
<span class="lineNum">   18105 </span><span class="lineCov">       5359 :                                            GEN_INT ((word_mode == SImode)</span>
<span class="lineNum">   18106 </span><span class="lineCov">      13926 :                                                     ? 2</span>
<span class="lineNum">   18107 </span><span class="lineCov">       8567 :                                                     : 3)));</span>
<span class="lineNum">   18108 </span><span class="lineCov">       8567 :       clob = gen_rtx_CLOBBER (VOIDmode, gen_rtx_REG (CCmode, FLAGS_REG));</span>
<span class="lineNum">   18109 </span><span class="lineCov">      13926 :       tmp = gen_rtx_PARALLEL (VOIDmode, gen_rtvec (2, tmp, clob));</span>
<span class="lineNum">   18110 </span><span class="lineCov">      13926 :       emit_insn (tmp);</span>
<span class="lineNum">   18111 </span><span class="lineCov">       5359 : </span>
<span class="lineNum">   18112 </span><span class="lineCov">      13926 :       /* Check if number of frames &lt;= 255 so no loop is needed.  */</span>
<span class="lineNum">   18113 </span><span class="lineCov">      13926 :       tmp = gen_rtx_COMPARE (CCmode, reg_adj, GEN_INT (255));</span>
<span class="lineNum">   18114 </span><span class="lineCov">      13926 :       flags = gen_rtx_REG (CCmode, FLAGS_REG);</span>
<span class="lineNum">   18115 </span><span class="lineCov">      13926 :       emit_insn (gen_rtx_SET (flags, tmp));</span>
<span class="lineNum">   18116 </span><span class="lineCov">      13926 : </span>
<span class="lineNum">   18117 </span><span class="lineCov">      13574 :       inc_label = gen_label_rtx ();</span>
<span class="lineNum">   18118 </span><span class="lineCov">       5359 :       tmp = gen_rtx_LEU (VOIDmode, flags, const0_rtx);</span>
<span class="lineNum">   18119 </span><span class="lineCov">       5711 :       tmp = gen_rtx_IF_THEN_ELSE (VOIDmode, tmp,</span>
<span class="lineNum">   18120 </span><span class="lineCov">       5711 :                                   gen_rtx_LABEL_REF (VOIDmode, inc_label),</span>
<span class="lineNum">   18121 </span><span class="lineCov">       6260 :                                   pc_rtx);</span>
<span class="lineNum">   18122 </span><span class="lineCov">       5359 :       jump = emit_jump_insn (gen_rtx_SET (pc_rtx, tmp));</span>
<span class="lineNum">   18123 </span><span class="lineCov">       5711 :       JUMP_LABEL (jump) = inc_label;</span>
<span class="lineNum">   18124 </span><span class="lineCov">       5711 : </span>
<span class="lineNum">   18125 </span><span class="lineCov">       5394 :       rtx reg_255 = gen_reg_rtx (word_mode);</span>
<span class="lineNum">   18126 </span><span class="lineCov">       5711 :       emit_move_insn (reg_255, GEN_INT (255));</span>
<span class="lineNum">   18127 </span><span class="lineCov">       5711 : </span>
<span class="lineNum">   18128 </span><span class="lineCov">       5359 :       /* Adjust the ssp in a loop.  */</span>
<span class="lineNum">   18129 </span><span class="lineCov">       5711 :       loop_label = gen_label_rtx ();</span>
<span class="lineNum">   18130 </span><span class="lineCov">       5711 :       emit_label (loop_label);</span>
<span class="lineNum">   18131 </span><span class="lineCov">       5363 :       LABEL_NUSES (loop_label) = 1;</span>
<span class="lineNum">   18132 </span><span class="lineCov">       5711 : </span>
<span class="lineNum">   18133 </span><span class="lineCov">       5711 :       emit_insn ((word_mode == SImode)</span>
<span class="lineNum">   18134 </span><span class="lineCov">       5711 :                  ? gen_incsspsi (reg_255)</span>
<span class="lineNum">   18135 </span><span class="lineCov">       5711 :                  : gen_incsspdi (reg_255));</span>
<span class="lineNum">   18136 </span><span class="lineCov">       5711 :       tmp = gen_rtx_SET (reg_adj, gen_rtx_MINUS (ptr_mode,</span>
<span class="lineNum">   18137 </span><span class="lineCov">       5711 :                                                  reg_adj,</span>
<span class="lineNum">   18138 </span><span class="lineCov">       5711 :                                                  GEN_INT (255)));</span>
<span class="lineNum">   18139 </span><span class="lineCov">       5711 :       clob = gen_rtx_CLOBBER (VOIDmode, gen_rtx_REG (CCmode, FLAGS_REG));</span>
<span class="lineNum">   18140 </span><span class="lineCov">       5711 :       tmp = gen_rtx_PARALLEL (VOIDmode, gen_rtvec (2, tmp, clob));</span>
<span class="lineNum">   18141 </span><span class="lineCov">       5711 :       emit_insn (tmp);</span>
<span class="lineNum">   18142 </span><span class="lineCov">       5711 : </span>
<span class="lineNum">   18143 </span><span class="lineCov">       5711 :       tmp = gen_rtx_COMPARE (CCmode, reg_adj, GEN_INT (255));</span>
<span class="lineNum">   18144 </span><span class="lineCov">       5711 :       flags = gen_rtx_REG (CCmode, FLAGS_REG);</span>
<span class="lineNum">   18145 </span><span class="lineCov">       5711 :       emit_insn (gen_rtx_SET (flags, tmp));</span>
<span class="lineNum">   18146 </span><span class="lineCov">       5711 : </span>
<span class="lineNum">   18147 </span><span class="lineCov">       5711 :       /* Jump to the loop label.  */</span>
<span class="lineNum">   18148 </span><span class="lineCov">       5711 :       tmp = gen_rtx_GTU (VOIDmode, flags, const0_rtx);</span>
<span class="lineNum">   18149 </span><span class="lineCov">       5711 :       tmp = gen_rtx_IF_THEN_ELSE (VOIDmode, tmp,</span>
<span class="lineNum">   18150 </span><span class="lineCov">       9250 :                                   gen_rtx_LABEL_REF (VOIDmode, loop_label),</span>
<span class="lineNum">   18151 </span><span class="lineCov">       9250 :                                   pc_rtx);</span>
<span class="lineNum">   18152 </span><span class="lineCov">       9250 :       jump = emit_jump_insn (gen_rtx_SET (pc_rtx, tmp));</span>
<span class="lineNum">   18153 </span><span class="lineCov">       9250 :       JUMP_LABEL (jump) = loop_label;</span>
<span class="lineNum">   18154 </span><span class="lineCov">       9250 : </span>
<span class="lineNum">   18155 </span><span class="lineCov">       9250 :       emit_label (inc_label);</span>
<span class="lineNum">   18156 </span><span class="lineCov">       8898 :       LABEL_NUSES (inc_label) = 1;</span>
<span class="lineNum">   18157 </span><span class="lineCov">       8951 :       emit_insn ((word_mode == SImode)</span>
<span class="lineNum">   18158 </span><span class="lineCov">       5711 :                  ? gen_incsspsi (reg_ssp)</span>
<span class="lineNum">   18159 </span><span class="lineCov">       5764 :                  : gen_incsspdi (reg_ssp));</span>
<span class="lineNum">   18160 </span><span class="lineCov">       5764 : </span>
<span class="lineNum">   18161 </span><span class="lineCov">       5764 :       emit_label (noadj_label);</span>
<span class="lineNum">   18162 </span><span class="lineCov">       5764 :       LABEL_NUSES (noadj_label) = 1;</span>
<span class="lineNum">   18163 </span><span class="lineCov">       5764 :     }</span>
<span class="lineNum">   18164 </span><span class="lineCov">       5764 :   else</span>
<span class="lineNum">   18165 </span><span class="lineCov">       5764 :     stack_slot = adjust_address (operands[1], Pmode, 0);</span>
<span class="lineNum">   18166 </span><span class="lineCov">       5764 :   emit_move_insn (operands[0], stack_slot);</span>
<span class="lineNum">   18167 </span><span class="lineCov">       5711 :   DONE;</span>
<span class="lineNum">   18168 </span><span class="lineCov">       5764 : })</span>
<span class="lineNum">   18169 </span><span class="lineCov">       5711 : </span>
<span class="lineNum">   18170 </span><span class="lineCov">       5711 : </span>
<span class="lineNum">   18171 </span><span class="lineCov">       5711 : ;; Avoid redundant prefixes by splitting HImode arithmetic to SImode.</span>
<span class="lineNum">   18172 </span><span class="lineCov">       5711 : ;; Do not split instructions with mask registers.</span>
<span class="lineNum">   18173 </span><span class="lineCov">       5711 : (define_split</span>
<span class="lineNum">   18174 </span><span class="lineCov">       5711 :   [(set (match_operand 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   18175 </span><span class="lineCov">       5711 :         (match_operator 3 &quot;promotable_binary_operator&quot;</span>
<span class="lineNum">   18176 </span><span class="lineCov">       5711 :            [(match_operand 1 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   18177 </span><span class="lineCov">       5711 :             (match_operand 2 &quot;aligned_operand&quot;)]))</span>
<span class="lineNum">   18178 </span><span class="lineCov">       5711 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   18179 </span><span class="lineCov">    7243707 :   &quot;! TARGET_PARTIAL_REG_STALL &amp;&amp; reload_completed</span>
<span class="lineNum">   18180 </span><span class="lineCov">   11914659 :    &amp;&amp; ((GET_MODE (operands[0]) == HImode</span>
<span class="lineNum">   18181 </span><span class="lineCov">      63531 :         &amp;&amp; ((optimize_function_for_speed_p (cfun) &amp;&amp; !TARGET_FAST_PREFIX)</span>
<span class="lineNum">   18182 </span><span class="lineCov">       5711 :             /* ??? next two lines just !satisfies_constraint_K (...) */</span>
<span class="lineNum">   18183 </span><span class="lineCov">      63531 :             || !CONST_INT_P (operands[2])</span>
<span class="lineNum">   18184 </span><span class="lineCov">      45525 :             || satisfies_constraint_K (operands[2])))</span>
<span class="lineNum">   18185 </span><span class="lineCov">   11846817 :        || (GET_MODE (operands[0]) == QImode</span>
<span class="lineNum">   18186 </span><span class="lineCov">     142719 :            &amp;&amp; (TARGET_PROMOTE_QImode || optimize_function_for_size_p (cfun))))&quot;</span>
<span class="lineNum">   18187 </span><span class="lineCov">    7395832 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   18188 </span><span class="lineCov">     176640 :                    (match_op_dup 3 [(match_dup 1) (match_dup 2)]))</span>
<span class="lineNum">   18189 </span><span class="lineCov">       5711 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18190 </span><span class="lineCov">     994940 : {</span>
<span class="lineNum">   18191 </span><span class="lineCov">     994940 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">   18192 </span><span class="lineCov">     994940 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">   18193 </span><span class="lineCov">        352 :   if (GET_CODE (operands[3]) != ASHIFT)</span>
<span class="lineNum">   18194 </span><span class="lineCov">     994940 :     operands[2] = gen_lowpart (SImode, operands[2]);</span>
<span class="lineNum">   18195 </span><span class="lineCov">     994940 :   operands[3] = shallow_copy_rtx (operands[3]);</span>
<span class="lineNum">   18196 </span><span class="lineCov">       5711 :   PUT_MODE (operands[3], SImode);</span>
<span class="lineNum">   18197 </span><span class="lineCov">     125783 : })</span>
<span class="lineNum">   18198 </span><span class="lineCov">     131142 : </span>
<span class="lineNum">   18199 </span><span class="lineCov">       5711 : ; Promote the QImode tests, as i386 has encoding of the AND</span>
<span class="lineNum">   18200 </span><span class="lineCov">     100179 : ; instruction with 32-bit sign-extended immediate and thus the</span>
<span class="lineNum">   18201 </span><span class="lineCov">      94872 : ; instruction size is unchanged, except in the %eax case for</span>
<span class="lineNum">   18202 </span><span class="lineCov">       5712 : ; which it is increased by one byte, hence the ! optimize_size.</span>
<span class="lineNum">   18203 </span><span class="lineCov">      62704 : (define_split</span>
<span class="lineNum">   18204 </span><span class="lineCov">      62704 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   18205 </span><span class="lineCov">      62651 :         (match_operator 2 &quot;compare_operator&quot;</span>
<span class="lineNum">   18206 </span><span class="lineCov">       5983 :           [(and (match_operand 3 &quot;aligned_operand&quot;)</span>
<span class="lineNum">   18207 </span><span class="lineCov">      57023 :                 (match_operand 4 &quot;const_int_operand&quot;))</span>
<span class="lineNum">   18208 </span><span class="lineCov">      62380 :            (const_int 0)]))</span>
<span class="lineNum">   18209 </span><span class="lineCov">      62380 :    (set (match_operand 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18210 </span><span class="lineCov">       5659 :         (and (match_dup 3) (match_dup 4)))]</span>
<span class="lineNum">   18211 </span><span class="lineCov">      54212 :   &quot;! TARGET_PARTIAL_REG_STALL &amp;&amp; reload_completed</span>
<span class="lineNum">   18212 </span><span class="lineCov">      45700 :    &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">   18213 </span><span class="lineCov">     129454 :    &amp;&amp; ((GET_MODE (operands[1]) == HImode &amp;&amp; ! TARGET_FAST_PREFIX)</span>
<span class="lineNum">   18214 </span><span class="lineCov">      78148 :        || (GET_MODE (operands[1]) == QImode &amp;&amp; TARGET_PROMOTE_QImode))</span>
<span class="lineNum">   18215 </span><span class="lineCov">      54309 :    /* Ensure that the operand will remain sign-extended immediate.  */</span>
<span class="lineNum">   18216 </span><span class="lineCov">      14467 :    &amp;&amp; ix86_match_ccmode (insn, INTVAL (operands[4]) &gt;= 0 ? CCNOmode : CCZmode)&quot;</span>
<span class="lineNum">   18217 </span><span class="lineCov">      95638 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   18218 </span><span class="lineCov">      12978 :                    (match_op_dup 2 [(and:SI (match_dup 3) (match_dup 4))</span>
<span class="lineNum">   18219 </span><span class="lineCov">      54307 :                                     (const_int 0)]))</span>
<span class="lineNum">   18220 </span><span class="lineCov">      54307 :               (set (match_dup 1)</span>
<span class="lineNum">   18221 </span><span class="lineCov">      82753 :                    (and:SI (match_dup 3) (match_dup 4)))])]</span>
<span class="lineNum">   18222 </span><span class="lineCov">     125957 : {</span>
<span class="lineNum">   18223 </span><span class="lineCov">      48958 :   operands[4]</span>
<span class="lineNum">   18224 </span><span class="lineCov">     138532 :     = gen_int_mode (INTVAL (operands[4])</span>
<span class="lineNum">   18225 </span><span class="lineCov">      82753 :                     &amp; GET_MODE_MASK (GET_MODE (operands[1])), SImode);</span>
<span class="lineNum">   18226 </span><span class="lineCov">       5703 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">   18227 </span><span class="lineCov">      70883 :   operands[3] = gen_lowpart (SImode, operands[3]);</span>
<span class="lineNum">   18228 </span><span class="lineCov">      70830 : })</span>
<span class="lineNum">   18229 </span><span class="lineCov">        352 : </span>
<span class="lineNum">   18230 </span><span class="lineCov">      68318 : ; Don't promote the QImode tests, as i386 doesn't have encoding of</span>
<span class="lineNum">   18231 </span><span class="lineCov">      68369 : ; the TEST instruction with 32-bit sign-extended immediate and thus</span>
<span class="lineNum">   18232 </span><span class="lineCov">     130984 : ; the instruction size would at least double, which is not what we</span>
<span class="lineNum">   18233 </span><span class="lineCov">      68290 : ; want even with ! optimize_size.</span>
<span class="lineNum">   18234 </span><span class="lineCov">      68237 : (define_split</span>
<span class="lineNum">   18235 </span><span class="lineCov">      68318 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   18236 </span><span class="lineCov">       5703 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">   18237 </span><span class="lineCov">       5703 :           [(and (match_operand:HI 2 &quot;aligned_operand&quot;)</span>
<span class="lineNum">   18238 </span><span class="lineCov">       5703 :                 (match_operand:HI 3 &quot;const_int_operand&quot;))</span>
<span class="lineNum">   18239 </span><span class="lineCov">       5705 :            (const_int 0)]))]</span>
<span class="lineNum">   18240 </span><span class="lineCov">      23143 :   &quot;! TARGET_PARTIAL_REG_STALL &amp;&amp; reload_completed</span>
<span class="lineNum">   18241 </span><span class="lineCov">      18385 :    &amp;&amp; ! TARGET_FAST_PREFIX</span>
<span class="lineNum">   18242 </span><span class="lineCov">       5705 :    &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">   18243 </span><span class="lineCov">       5705 :    /* Ensure that the operand will remain sign-extended immediate.  */</span>
<span class="lineNum">   18244 </span><span class="lineCov">          4 :    &amp;&amp; ix86_match_ccmode (insn, INTVAL (operands[3]) &gt;= 0 ? CCNOmode : CCZmode)&quot;</span>
<span class="lineNum">   18245 </span><span class="lineCov">      17868 :   [(set (match_dup 0)</span>
<span class="lineNum">   18246 </span><span class="lineCov">       5705 :         (match_op_dup 1 [(and:SI (match_dup 2) (match_dup 3))</span>
<span class="lineNum">   18247 </span><span class="lineCov">       5703 :                          (const_int 0)]))]</span>
<span class="lineNum">   18248 </span><span class="lineCov">      79987 : {</span>
<span class="lineNum">   18249 </span><span class="lineCov">      80339 :   operands[3]</span>
<span class="lineNum">   18250 </span><span class="lineCov">       5703 :     = gen_int_mode (INTVAL (operands[3])</span>
<span class="lineNum">   18251 </span><span class="lineCov">      45843 :                     &amp; GET_MODE_MASK (GET_MODE (operands[2])), SImode);</span>
<span class="lineNum">   18252 </span><span class="lineCov">      51192 :   operands[2] = gen_lowpart (SImode, operands[2]);</span>
<span class="lineNum">   18253 </span><span class="lineCov">      51194 : })</span>
<span class="lineNum">   18254 </span><span class="lineCov">      50842 : </span>
<span class="lineNum">   18255 </span><span class="lineCov">       5703 : (define_split</span>
<span class="lineNum">   18256 </span><span class="lineCov">       5659 :   [(set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18257 </span><span class="lineCov">        394 :         (neg (match_operand 1 &quot;register_operand&quot;)))</span>
<span class="lineNum">   18258 </span><span class="lineCov">        394 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   18259 </span><span class="lineCov">      62930 :   &quot;! TARGET_PARTIAL_REG_STALL &amp;&amp; reload_completed</span>
<span class="lineNum">   18260 </span><span class="lineCov">      82701 :    &amp;&amp; (GET_MODE (operands[0]) == HImode</span>
<span class="lineNum">   18261 </span><span class="lineCov">      79906 :        || (GET_MODE (operands[0]) == QImode</span>
<span class="lineNum">   18262 </span><span class="lineCov">        990 :            &amp;&amp; (TARGET_PROMOTE_QImode</span>
<span class="lineNum">   18263 </span><span class="lineCov">        394 :                || optimize_insn_for_size_p ())))&quot;</span>
<span class="lineNum">   18264 </span><span class="lineCov">       9305 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   18265 </span><span class="lineCov">        574 :                    (neg:SI (match_dup 1)))</span>
<span class="lineNum">   18266 </span><span class="lineCov">        574 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18267 </span><span class="lineCov">      75947 : {</span>
<span class="lineNum">   18268 </span><span class="lineCov">      75767 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">   18269 </span><span class="lineCov">       7876 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">   18270 </span><span class="lineCov">      10620 : })</span>
<span class="lineNum">   18271 </span><span class="lineCov">      10838 : </span>
<span class="lineNum">   18272 </span><span class="lineCov">       3536 : ;; Do not split instructions with mask regs.</span>
<span class="lineNum">   18273 </span><span class="lineCov">      14217 : (define_split</span>
<span class="lineNum">   18274 </span><span class="lineCov">       8293 :   [(set (match_operand 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   18275 </span><span class="lineCov">       8491 :         (not (match_operand 1 &quot;general_reg_operand&quot;)))]</span>
<span class="lineNum">   18276 </span><span class="lineCov">      53980 :   &quot;! TARGET_PARTIAL_REG_STALL &amp;&amp; reload_completed</span>
<span class="lineNum">   18277 </span><span class="lineCov">      92167 :    &amp;&amp; (GET_MODE (operands[0]) == HImode</span>
<span class="lineNum">   18278 </span><span class="lineCov">      90749 :        || (GET_MODE (operands[0]) == QImode</span>
<span class="lineNum">   18279 </span><span class="lineCov">       1838 :            &amp;&amp; (TARGET_PROMOTE_QImode</span>
<span class="lineNum">   18280 </span><span class="lineCov">        991 :                || optimize_insn_for_size_p ())))&quot;</span>
<span class="lineNum">   18281 </span><span class="lineCov">      45025 :   [(set (match_dup 0)</span>
<span class="lineNum">   18282 </span><span class="lineCov">       2448 :         (not:SI (match_dup 1)))]</span>
<span class="lineNum">   18283 </span><span class="lineCov">        352 : {</span>
<span class="lineNum">   18284 </span><span class="lineCov">   69636831 :   operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">   18285 </span><span class="lineCov">   69636831 :   operands[1] = gen_lowpart (SImode, operands[1]);</span>
<span class="lineNum">   18286 </span><span class="lineCov">   69636831 : })</span>
<span class="lineNum">   18287 </span><span class="lineCov">   69636789 : </span>
<span class="lineNum">   18288 </span><span class="lineCov">   69636234 : ;; RTL Peephole optimizations, run before sched2.  These primarily look to</span>
<span class="lineNum">   18289 </span><span class="lineCov">   69637701 : ;; transform a complex memory operation into two memory to register operations.</span>
<span class="lineNum">   18290 </span><span class="lineCov">   69637701 : </span>
<span class="lineNum">   18291 </span><span class="lineCov">   69637701 : ;; Don't push memory operands</span>
<span class="lineNum">   18292 </span><span class="lineCov">   69637701 : (define_peephole2</span>
<span class="lineNum">   18293 </span><span class="lineCov">   69636192 :   [(set (match_operand:SWI 0 &quot;push_operand&quot;)</span>
<span class="lineNum">   18294 </span><span class="lineCov">   69637701 :         (match_operand:SWI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   18295 </span><span class="lineCov">   69637701 :    (match_scratch:SWI 2 &quot;&lt;r&gt;&quot;)]</span>
<span class="lineNum">   18296 </span><span class="lineCov">       1861 :   &quot;!(TARGET_PUSH_MEMORY || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18297 </span><span class="lineCov">       1861 :    &amp;&amp; !RTX_FRAME_RELATED_P (peep2_next_insn (0))&quot;</span>
<span class="lineNum">   18298 </span><span class="lineCov">   69986142 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   18299 </span><span class="lineCov">       1861 :    (set (match_dup 0) (match_dup 2))])</span>
<span class="lineNum">   18300 </span><span class="lineCov">       1861 : </span>
<span class="lineNum">   18301 </span><span class="lineCov">       8224 : ;; We need to handle SFmode only, because DFmode and XFmode are split to</span>
<span class="lineNum">   18302 </span><span class="lineCov">       5819 : ;; SImode pushes.</span>
<span class="lineNum">   18303 </span><span class="lineCov">     563518 : (define_peephole2</span>
<span class="lineNum">   18304 </span><span class="lineCov">     554373 :   [(set (match_operand:SF 0 &quot;push_operand&quot;)</span>
<span class="lineNum">   18305 </span><span class="lineCov">    1105024 :         (match_operand:SF 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   18306 </span><span class="lineCov">       1509 :    (match_scratch:SF 2 &quot;r&quot;)]</span>
<span class="lineNum">   18307 </span><span class="lineCov">       2034 :   &quot;!(TARGET_PUSH_MEMORY || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18308 </span><span class="lineCov">       1861 :    &amp;&amp; !RTX_FRAME_RELATED_P (peep2_next_insn (0))&quot;</span>
<span class="lineNum">   18309 </span><span class="lineCov">        525 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   18310 </span><span class="lineCov">       1861 :    (set (match_dup 0) (match_dup 2))])</span>
<span class="lineNum">   18311 </span><span class="lineCov">       1861 : </span>
<span class="lineNum">   18312 </span><span class="lineCov">       1861 : ;; Don't move an immediate directly to memory when the instruction</span>
<span class="lineNum">   18313 </span><span class="lineCov">       1861 : ;; gets too big, or if LCP stalls are a problem for 16-bit moves.</span>
<span class="lineNum">   18314 </span><span class="lineCov">       1861 : (define_peephole2</span>
<span class="lineNum">   18315 </span><span class="lineCov">        352 :   [(match_scratch:SWI124 1 &quot;&lt;r&gt;&quot;)</span>
<span class="lineNum">   18316 </span><span class="lineCov">       1861 :    (set (match_operand:SWI124 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18317 </span><span class="lineCov">       1861 :         (const_int 0))]</span>
<span class="lineNum">   18318 </span><span class="lineCov">     258637 :   &quot;optimize_insn_for_speed_p ()</span>
<span class="lineNum">   18319 </span><span class="lineCov">     474775 :    &amp;&amp; ((&lt;MODE&gt;mode == HImode</span>
<span class="lineNum">   18320 </span><span class="lineCov">       8275 :        &amp;&amp; TARGET_LCP_STALL)</span>
<span class="lineNum">   18321 </span><span class="lineCov">     238639 :        || (!TARGET_USE_MOV0</span>
<span class="lineNum">   18322 </span><span class="lineCov">     238639 :           &amp;&amp; TARGET_SPLIT_LONG_MOVES</span>
<span class="lineNum">   18323 </span><span class="lineCov">       9471 :           &amp;&amp; get_attr_length (insn) &gt;= ix86_cur_cost ()-&gt;large_insn))</span>
<span class="lineNum">   18324 </span><span class="lineCov">       7922 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18325 </span><span class="lineCov">        352 :   [(parallel [(set (match_dup 2) (const_int 0))</span>
<span class="lineNum">   18326 </span><span class="lineCov">    2815638 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   18327 </span><span class="lineCov">    4646352 :    (set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   18328 </span><span class="lineCov">    2815638 :   &quot;operands[2] = gen_lowpart (SImode, operands[1]);&quot;)</span>
<span class="lineNum">   18329 </span><span class="lineCov">    7246878 : </span>
<span class="lineNum">   18330 </span><span class="lineCov">   10053932 : (define_peephole2</span>
<span class="lineNum">   18331 </span><span class="lineCov">   10054284 :   [(match_scratch:SWI124 2 &quot;&lt;r&gt;&quot;)</span>
<span class="lineNum">   18332 </span><span class="lineCov">   10053932 :    (set (match_operand:SWI124 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18333 </span><span class="lineCov">   10054284 :         (match_operand:SWI124 1 &quot;immediate_operand&quot;))]</span>
<span class="lineNum">   18334 </span><span class="lineCov">    3668047 :   &quot;optimize_insn_for_speed_p ()</span>
<span class="lineNum">   18335 </span><span class="lineCov">    1297036 :    &amp;&amp; ((&lt;MODE&gt;mode == HImode</span>
<span class="lineNum">   18336 </span><span class="lineCov">    2840981 :        &amp;&amp; TARGET_LCP_STALL)</span>
<span class="lineNum">   18337 </span><span class="lineCov">    3414890 :        || (TARGET_SPLIT_LONG_MOVES</span>
<span class="lineNum">   18338 </span><span class="lineCov">    2808360 :           &amp;&amp; get_attr_length (insn) &gt;= ix86_cur_cost ()-&gt;large_insn))&quot;</span>
<span class="lineNum">   18339 </span><span class="lineCov">    9446489 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   18340 </span><span class="lineCov">    2841613 :    (set (match_dup 0) (match_dup 2))])</span>
<span class="lineNum">   18341 </span><span class="lineCov">    2841613 : </span>
<span class="lineNum">   18342 </span><span class="lineCov">    2807406 : ;; Don't compare memory with zero, load and use a test instead.</span>
<span class="lineNum">   18343 </span><span class="lineCov">    6543399 : (define_peephole2</span>
<span class="lineNum">   18344 </span><span class="lineCov">    2859616 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   18345 </span><span class="lineCov">    6337629 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">   18346 </span><span class="lineCov">    7997726 :           [(match_operand:SI 2 &quot;memory_operand&quot;)</span>
<a name="18347"><span class="lineNum">   18347 </span><span class="lineCov">    4360916 :            (const_int 0)]))</span></a>
<span class="lineNum">   18348 </span><span class="lineCov">    4360916 :    (match_scratch:SI 3 &quot;r&quot;)]</span>
<span class="lineNum">   18349 </span><span class="lineCov">    8090054 :   &quot;optimize_insn_for_speed_p () &amp;&amp; ix86_match_ccmode (insn, CCNOmode)&quot;</span>
<span class="lineNum">   18350 </span><span class="lineCov">    6250300 :   [(set (match_dup 3) (match_dup 2))</span>
<span class="lineNum">   18351 </span><span class="lineCov">    4104403 :    (set (match_dup 0) (match_op_dup 1 [(match_dup 3) (const_int 0)]))])</span>
<span class="lineNum">   18352 </span><span class="lineCov">    1356846 : </span>
<span class="lineNum">   18353 </span><span class="lineCov">     432701 : ;; NOT is not pairable on Pentium, while XOR is, but one byte longer.</span>
<span class="lineNum">   18354 </span><span class="lineCov">     318504 : ;; Don't split NOTs with a displacement operand, because resulting XOR</span>
<span class="lineNum">   18355 </span><span class="lineCov">     774342 : ;; will not be pairable anyway.</span>
<span class="lineNum">   18356 </span><span class="lineCov">    1471553 : ;;</span>
<span class="lineNum">   18357 </span><span class="lineCov">    5600372 : ;; On AMD K6, NOT is vector decoded with memory operand that cannot be</span>
<span class="lineNum">   18358 </span><span class="lineCov">    6864186 : ;; represented using a modRM byte.  The XOR replacement is long decoded,</span>
<span class="lineNum">   18359 </span><span class="lineCov">    1968099 : ;; so this split helps here as well.</span>
<span class="lineNum">   18360 </span><span class="lineCov">    6167262 : ;;</span>
<span class="lineNum">   18361 </span><span class="lineCov">     385208 : ;; Note: Can't do this as a regular split because we can't get proper</span>
<span class="lineNum">   18362 </span><span class="lineCov">     385133 : ;; lifetime information then.</span>
<span class="lineNum">   18363 </span><span class="lineCov">       1200 : </span>
<span class="lineNum">   18364 </span><span class="lineCov">       6186 : (define_peephole2</span>
<span class="lineNum">   18365 </span><span class="lineCov">       5858 :   [(set (match_operand:SWI124 0 &quot;nonimmediate_gr_operand&quot;)</span>
<span class="lineNum">   18366 </span><span class="lineCov">       5708 :         (not:SWI124 (match_operand:SWI124 1 &quot;nonimmediate_gr_operand&quot;)))]</span>
<span class="lineNum">   18367 </span><span class="lineCov">       8935 :   &quot;optimize_insn_for_speed_p ()</span>
<span class="lineNum">   18368 </span><span class="lineCov">       7706 :    &amp;&amp; ((TARGET_NOT_UNPAIRABLE</span>
<span class="lineNum">   18369 </span><span class="lineCov">       1699 :         &amp;&amp; (!MEM_P (operands[0])</span>
<span class="lineNum">   18370 </span><span class="lineCov">        755 :             || !memory_displacement_operand (operands[0], &lt;MODE&gt;mode)))</span>
<span class="lineNum">   18371 </span><span class="lineCov">       8725 :        || (TARGET_NOT_VECTORMODE</span>
<span class="lineNum">   18372 </span><span class="lineCov">        352 :            &amp;&amp; long_memory_operand (operands[0], &lt;MODE&gt;mode)))</span>
<span class="lineNum">   18373 </span><span class="lineCov">        427 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18374 </span><span class="lineCov">       9906 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   18375 </span><span class="lineCov">        427 :                    (xor:SWI124 (match_dup 1) (const_int -1)))</span>
<span class="lineNum">   18376 </span><span class="lineCov">        427 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18377 </span><span class="lineCov">       1485 : </span>
<span class="lineNum">   18378 </span><span class="lineCov">       2306 : ;; Non pairable &quot;test imm, reg&quot; instructions can be translated to</span>
<span class="lineNum">   18379 </span><span class="lineCov">      10310 : ;; &quot;and imm, reg&quot; if reg dies.  The &quot;and&quot; form is also shorter (one</span>
<span class="lineNum">   18380 </span><span class="lineCov">       8328 : ;; byte opcode instead of two, have a short form for byte operands),</span>
<span class="lineNum">   18381 </span><span class="lineCov">       8680 : ;; so do it for other CPUs as well.  Given that the value was dead,</span>
<span class="lineNum">   18382 </span><span class="lineCov">      17228 : ;; this should not create any new dependencies.  Pass on the sub-word</span>
<span class="lineNum">   18383 </span><span class="lineCov">    1644855 : ;; versions if we're concerned about partial register stalls.</span>
<span class="lineNum">   18384 </span><span class="lineCov">       1388 : </span>
<span class="lineNum">   18385 </span><span class="lineCov">       1388 : (define_peephole2</span>
<span class="lineNum">   18386 </span><span class="lineCov">     437810 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   18387 </span><span class="lineCov">       1224 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">   18388 </span><span class="lineCov">     438801 :           [(and:SI (match_operand:SI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   18389 </span><span class="lineCov">        589 :                    (match_operand:SI 3 &quot;immediate_operand&quot;))</span>
<span class="lineNum">   18390 </span><span class="lineCov">     403481 :            (const_int 0)]))]</span>
<span class="lineNum">   18391 </span><span class="lineCov">      13321 :   &quot;ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">   18392 </span><span class="lineCov">     429419 :    &amp;&amp; (REGNO (operands[2]) != AX_REG</span>
<span class="lineNum">   18393 </span><span class="lineCov">       4892 :        || satisfies_constraint_K (operands[3]))</span>
<span class="lineNum">   18394 </span><span class="lineCov">       9846 :    &amp;&amp; peep2_reg_dead_p (1, operands[2])&quot;</span>
<span class="lineNum">   18395 </span><span class="lineCov">       1192 :   [(parallel</span>
<span class="lineNum">   18396 </span><span class="lineCov">       1949 :      [(set (match_dup 0)</span>
<span class="lineNum">   18397 </span><span class="lineCov">       8054 :            (match_op_dup 1 [(and:SI (match_dup 2) (match_dup 3))</span>
<span class="lineNum">   18398 </span><span class="lineCov">       8054 :                             (const_int 0)]))</span>
<span class="lineNum">   18399 </span><span class="lineCov">        352 :       (set (match_dup 2)</span>
<span class="lineNum">   18400 </span><span class="lineNoCov">          0 :            (and:SI (match_dup 2) (match_dup 3)))])])</span>
<span class="lineNum">   18401 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18402 </span><span class="lineCov">        352 : ;; We don't need to handle HImode case, because it will be promoted to SImode</span>
<span class="lineNum">   18403 </span><span class="lineCov">      43327 : ;; on ! TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   18404 </span><span class="lineCov">      43679 : </span>
<span class="lineNum">   18405 </span><span class="lineCov">      22848 : (define_peephole2</span>
<span class="lineNum">   18406 </span><span class="lineCov">      43679 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   18407 </span><span class="lineCov">        352 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">   18408 </span><span class="lineCov">        352 :           [(and:QI (match_operand:QI 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   18409 </span><span class="lineCov">        352 :                    (match_operand:QI 3 &quot;immediate_operand&quot;))</span>
<span class="lineNum">   18410 </span><span class="lineCov">        352 :            (const_int 0)]))]</span>
<span class="lineNum">   18411 </span><span class="lineCov">      20476 :   &quot;! TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   18412 </span><span class="lineCov">      20476 :    &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">   18413 </span><span class="lineCov">      41304 :    &amp;&amp; REGNO (operands[2]) != AX_REG</span>
<span class="lineNum">   18414 </span><span class="lineCov">      14454 :    &amp;&amp; peep2_reg_dead_p (1, operands[2])&quot;</span>
<span class="lineNum">   18415 </span><span class="lineCov">        352 :   [(parallel</span>
<span class="lineNum">   18416 </span><span class="lineCov">       8326 :      [(set (match_dup 0)</span>
<span class="lineNum">   18417 </span><span class="lineCov">       8326 :            (match_op_dup 1 [(and:QI (match_dup 2) (match_dup 3))</span>
<span class="lineNum">   18418 </span><span class="lineCov">       8326 :                             (const_int 0)]))</span>
<span class="lineNum">   18419 </span><span class="lineCov">        352 :       (set (match_dup 2)</span>
<span class="lineNum">   18420 </span><span class="lineCov">        352 :            (and:QI (match_dup 2) (match_dup 3)))])])</span>
<span class="lineNum">   18421 </span><span class="lineCov">        380 : </span>
<span class="lineNum">   18422 </span><span class="lineCov">        380 : (define_peephole2</span>
<span class="lineNum">   18423 </span><span class="lineCov">        380 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   18424 </span><span class="lineCov">         28 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">   18425 </span><span class="lineCov">         28 :           [(and:QI</span>
<span class="lineNum">   18426 </span><span class="lineCov">      55706 :              (subreg:QI</span>
<span class="lineNum">   18427 </span><span class="lineCov">      55326 :                (zero_extract:SI (match_operand 2 &quot;QIreg_operand&quot;)</span>
<span class="lineNum">   18428 </span><span class="lineCov">       1667 :                                 (const_int 8)</span>
<span class="lineNum">   18429 </span><span class="lineCov">       9911 :                                 (const_int 8)) 0)</span>
<span class="lineNum">   18430 </span><span class="lineCov">       9911 :              (match_operand 3 &quot;const_int_operand&quot;))</span>
<span class="lineNum">   18431 </span><span class="lineCov">       9911 :            (const_int 0)]))]</span>
<span class="lineNum">   18432 </span><span class="lineCov">       9963 :   &quot;! TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   18433 </span><span class="lineCov">       9937 :    &amp;&amp; ix86_match_ccmode (insn, CCNOmode)</span>
<span class="lineNum">   18434 </span><span class="lineCov">      19496 :    &amp;&amp; REGNO (operands[2]) != AX_REG</span>
<span class="lineNum">   18435 </span><span class="lineCov">      10677 :    &amp;&amp; peep2_reg_dead_p (1, operands[2])&quot;</span>
<span class="lineNum">   18436 </span><span class="lineCov">      19470 :   [(parallel</span>
<span class="lineNum">   18437 </span><span class="lineCov">        689 :      [(set (match_dup 0)</span>
<span class="lineNum">   18438 </span><span class="lineCov">        689 :            (match_op_dup 1</span>
<span class="lineNum">   18439 </span><span class="lineCov">       1880 :              [(and:QI</span>
<span class="lineNum">   18440 </span><span class="lineCov">       1880 :                 (subreg:QI</span>
<span class="lineNum">   18441 </span><span class="lineCov">       4471 :                   (zero_extract:SI (match_dup 2)</span>
<span class="lineNum">   18442 </span><span class="lineCov">       1880 :                                    (const_int 8)</span>
<span class="lineNum">   18443 </span><span class="lineCov">       4510 :                                    (const_int 8)) 0)</span>
<span class="lineNum">   18444 </span><span class="lineCov">      19195 :                 (match_dup 3))</span>
<span class="lineNum">   18445 </span><span class="lineCov">      19195 :               (const_int 0)]))</span>
<span class="lineNum">   18446 </span><span class="lineCov">      19195 :       (set (zero_extract:SI (match_dup 2)</span>
<span class="lineNum">   18447 </span><span class="lineCov">      37825 :                             (const_int 8)</span>
<span class="lineNum">   18448 </span><span class="lineCov">        565 :                             (const_int 8))</span>
<span class="lineNum">   18449 </span><span class="lineCov">        579 :            (subreg:SI</span>
<span class="lineNum">   18450 </span><span class="lineCov">       1591 :              (and:QI</span>
<span class="lineNum">   18451 </span><span class="lineCov">       1591 :                (subreg:QI</span>
<span class="lineNum">   18452 </span><span class="lineCov">       1591 :                  (zero_extract:SI (match_dup 2)</span>
<span class="lineNum">   18453 </span><span class="lineCov">        593 :                                   (const_int 8)</span>
<span class="lineNum">   18454 </span><span class="lineCov">        565 :                                   (const_int 8)) 0)</span>
<span class="lineNum">   18455 </span><span class="lineCov">        565 :                (match_dup 3)) 0))])])</span>
<span class="lineNum">   18456 </span><span class="lineCov">        617 : </span>
<span class="lineNum">   18457 </span><span class="lineCov">        591 : ;; Don't do logical operations with memory inputs.</span>
<span class="lineNum">   18458 </span><span class="lineCov">        565 : (define_peephole2</span>
<span class="lineNum">   18459 </span><span class="lineCov">        578 :   [(match_scratch:SWI 2 &quot;&lt;r&gt;&quot;)</span>
<span class="lineNum">   18460 </span><span class="lineCov">        578 :    (parallel [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18461 </span><span class="lineCov">       1577 :                    (match_operator:SWI 3 &quot;arith_or_logical_operator&quot;</span>
<span class="lineNum">   18462 </span><span class="lineCov">        565 :                      [(match_dup 0)</span>
<span class="lineNum">   18463 </span><span class="lineCov">        565 :                       (match_operand:SWI 1 &quot;memory_operand&quot;)]))</span>
<span class="lineNum">   18464 </span><span class="lineCov">       1577 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18465 </span><span class="lineCov">       4965 :   &quot;!(TARGET_READ_MODIFY || optimize_insn_for_size_p ())&quot;</span>
<span class="lineNum">   18466 </span><span class="lineCov">        578 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   18467 </span><span class="lineCov">        617 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">   18468 </span><span class="lineCov">        565 :                    (match_op_dup 3 [(match_dup 0) (match_dup 2)]))</span>
<span class="lineNum">   18469 </span><span class="lineCov">       1238 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18470 </span><span class="lineCov">        565 : </span>
<span class="lineNum">   18471 </span><span class="lineCov">        565 : (define_peephole2</span>
<span class="lineNum">   18472 </span><span class="lineCov">        565 :   [(match_scratch:SWI 2 &quot;&lt;r&gt;&quot;)</span>
<span class="lineNum">   18473 </span><span class="lineCov">    1238885 :    (parallel [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18474 </span><span class="lineCov">    1238859 :                    (match_operator:SWI 3 &quot;arith_or_logical_operator&quot;</span>
<span class="lineNum">   18475 </span><span class="lineCov">    1238872 :                      [(match_operand:SWI 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18476 </span><span class="lineCov">       1827 :                       (match_dup 0)]))</span>
<span class="lineNum">   18477 </span><span class="lineCov">    1238872 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18478 </span><span class="lineCov">        565 :   &quot;!(TARGET_READ_MODIFY || optimize_insn_for_size_p ())&quot;</span>
<span class="lineNum">   18479 </span><span class="lineCov">        565 :   [(set (match_dup 2) (match_dup 1))</span>
<span class="lineNum">   18480 </span><span class="lineCov">        226 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">   18481 </span><span class="lineCov">        226 :                    (match_op_dup 3 [(match_dup 2) (match_dup 0)]))</span>
<span class="lineNum">   18482 </span><span class="lineCov">        578 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18483 </span><span class="lineCov">        578 : </span>
<span class="lineNum">   18484 </span><span class="lineCov">        565 : ;; Prefer Load+RegOp to Mov+MemOp.  Watch out for cases when</span>
<span class="lineNum">   18485 </span><span class="lineCov">        565 : ;; the memory address refers to the destination of the load!</span>
<span class="lineNum">   18486 </span><span class="lineCov">    1287695 : </span>
<span class="lineNum">   18487 </span><span class="lineCov">        226 : (define_peephole2</span>
<span class="lineNum">   18488 </span><span class="lineCov">      49388 :   [(set (match_operand:SWI 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   18489 </span><span class="lineCov">      49388 :         (match_operand:SWI 1 &quot;general_reg_operand&quot;))</span>
<span class="lineNum">   18490 </span><span class="lineCov">      49414 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">   18491 </span><span class="lineCov">      49088 :                    (match_operator:SWI 3 &quot;commutative_operator&quot;</span>
<span class="lineNum">   18492 </span><span class="lineCov">        213 :                      [(match_dup 0)</span>
<span class="lineNum">   18493 </span><span class="lineCov">      49361 :                       (match_operand:SWI 2 &quot;memory_operand&quot;)]))</span>
<span class="lineNum">   18494 </span><span class="lineCov">      49361 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18495 </span><span class="lineCov">     111493 :   &quot;REGNO (operands[0]) != REGNO (operands[1])</span>
<span class="lineNum">   18496 </span><span class="lineCov">      62697 :    &amp;&amp; (&lt;MODE&gt;mode != QImode</span>
<span class="lineNum">   18497 </span><span class="lineCov">       4104 :        || any_QIreg_operand (operands[1], QImode))&quot;</span>
<span class="lineNum">   18498 </span><span class="lineCov">       4120 :   [(set (match_dup 0) (match_dup 4))</span>
<span class="lineNum">   18499 </span><span class="lineCov">      11679 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">   18500 </span><span class="lineCov">      11666 :                    (match_op_dup 3 [(match_dup 0) (match_dup 1)]))</span>
<span class="lineNum">   18501 </span><span class="lineCov">        352 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18502 </span><span class="lineCov">     264042 :   &quot;operands[4] = replace_rtx (operands[2], operands[0], operands[1], true);&quot;)</span>
<span class="lineNum">   18503 </span><span class="lineCov">     264042 : </span>
<span class="lineNum">   18504 </span><span class="lineCov">     264042 : (define_peephole2</span>
<span class="lineNum">   18505 </span><span class="lineCov">        565 :   [(set (match_operand 0 &quot;mmx_reg_operand&quot;)</span>
<span class="lineNum">   18506 </span><span class="lineCov">        578 :         (match_operand 1 &quot;mmx_reg_operand&quot;))</span>
<span class="lineNum">   18507 </span><span class="lineCov">        365 :    (set (match_dup 0)</span>
<span class="lineNum">   18508 </span><span class="lineCov">        578 :         (match_operator 3 &quot;commutative_operator&quot;</span>
<span class="lineNum">   18509 </span><span class="lineCov">        565 :           [(match_dup 0)</span>
<span class="lineNum">   18510 </span><span class="lineCov">        565 :            (match_operand 2 &quot;memory_operand&quot;)]))]</span>
<span class="lineNum">   18511 </span><span class="lineCov">        580 :   &quot;REGNO (operands[0]) != REGNO (operands[1])&quot;</span>
<span class="lineNum">   18512 </span><span class="lineCov">        578 :   [(set (match_dup 0) (match_dup 2))</span>
<span class="lineNum">   18513 </span><span class="lineCov">        566 :    (set (match_dup 0)</span>
<span class="lineNum">   18514 </span><span class="lineCov">        592 :         (match_op_dup 3 [(match_dup 0) (match_dup 1)]))])</span>
<span class="lineNum">   18515 </span><span class="lineCov">        579 : </span>
<span class="lineNum">   18516 </span><span class="lineCov">        565 : (define_peephole2</span>
<span class="lineNum">   18517 </span><span class="lineCov">        565 :   [(set (match_operand 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">   18518 </span><span class="lineCov">       7900 :         (match_operand 1 &quot;sse_reg_operand&quot;))</span>
<span class="lineNum">   18519 </span><span class="lineCov">       8112 :    (set (match_dup 0)</span>
<span class="lineNum">   18520 </span><span class="lineCov">      15645 :         (match_operator 3 &quot;commutative_operator&quot;</span>
<span class="lineNum">   18521 </span><span class="lineCov">        565 :           [(match_dup 0)</span>
<span class="lineNum">   18522 </span><span class="lineCov">        617 :            (match_operand 2 &quot;memory_operand&quot;)]))]</span>
<span class="lineNum">   18523 </span><span class="lineCov">      15629 :   &quot;REGNO (operands[0]) != REGNO (operands[1])&quot;</span>
<span class="lineNum">   18524 </span><span class="lineCov">        581 :   [(set (match_dup 0) (match_dup 2))</span>
<span class="lineNum">   18525 </span><span class="lineCov">       8110 :    (set (match_dup 0)</span>
<span class="lineNum">   18526 </span><span class="lineCov">       8097 :         (match_op_dup 3 [(match_dup 0) (match_dup 1)]))])</span>
<span class="lineNum">   18527 </span><span class="lineCov">        565 : </span>
<span class="lineNum">   18528 </span><span class="lineCov">        578 : ; Don't do logical operations with memory outputs</span>
<span class="lineNum">   18529 </span><span class="lineCov">        578 : ;</span>
<span class="lineNum">   18530 </span><span class="lineCov">        578 : ; These two don't make sense for PPro/PII -- we're expanding a 4-uop</span>
<span class="lineNum">   18531 </span><span class="lineCov">        565 : ; instruction into two 1-uop insns plus a 2-uop insn.  That last has</span>
<a name="18532"><span class="lineNum">   18532 </span><span class="lineCov">        578 : ; the same decoder scheduling characteristics as the original.</span></a>
<span class="lineNum">   18533 </span><span class="lineCov">        578 : </span>
<span class="lineNum">   18534 </span><span class="lineCov">      29688 : (define_peephole2</span>
<span class="lineNum">   18535 </span><span class="lineCov">        565 :   [(match_scratch:SWI 2 &quot;&lt;r&gt;&quot;)</span>
<span class="lineNum">   18536 </span><span class="lineCov">        565 :    (parallel [(set (match_operand:SWI 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18537 </span><span class="lineCov">        578 :                    (match_operator:SWI 3 &quot;arith_or_logical_operator&quot;</span>
<span class="lineNum">   18538 </span><span class="lineCov">      29688 :                      [(match_dup 0)</span>
<span class="lineNum">   18539 </span><span class="lineCov">      29675 :                       (match_operand:SWI 1 &quot;&lt;nonmemory_operand&gt;&quot;)]))</span>
<span class="lineNum">   18540 </span><span class="lineCov">      29675 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18541 </span><span class="lineCov">      71534 :   &quot;!(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())&quot;</span>
<span class="lineNum">   18542 </span><span class="lineCov">      29688 :   [(set (match_dup 2) (match_dup 0))</span>
<span class="lineNum">   18543 </span><span class="lineCov">      29675 :    (parallel [(set (match_dup 2)</span>
<span class="lineNum">   18544 </span><span class="lineCov">        578 :                    (match_op_dup 3 [(match_dup 2) (match_dup 1)]))</span>
<span class="lineNum">   18545 </span><span class="lineCov">        578 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   18546 </span><span class="lineCov">      29727 :    (set (match_dup 0) (match_dup 2))])</span>
<span class="lineNum">   18547 </span><span class="lineCov">        565 : </span>
<span class="lineNum">   18548 </span><span class="lineCov">      11360 : (define_peephole2</span>
<span class="lineNum">   18549 </span><span class="lineCov">      11699 :   [(match_scratch:SWI 2 &quot;&lt;r&gt;&quot;)</span>
<span class="lineNum">   18550 </span><span class="lineCov">      49401 :    (parallel [(set (match_operand:SWI 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">   18551 </span><span class="lineCov">      49401 :                    (match_operator:SWI 3 &quot;arith_or_logical_operator&quot;</span>
<span class="lineNum">   18552 </span><span class="lineCov">        815 :                      [(match_operand:SWI 1 &quot;&lt;nonmemory_operand&gt;&quot;)</span>
<span class="lineNum">   18553 </span><span class="lineCov">      49388 :                       (match_dup 0)]))</span>
<span class="lineNum">   18554 </span><span class="lineCov">       3562 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18555 </span><span class="lineCov">       1577 :   &quot;!(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())&quot;</span>
<span class="lineNum">   18556 </span><span class="lineCov">      51412 :   [(set (match_dup 2) (match_dup 0))</span>
<span class="lineNum">   18557 </span><span class="lineCov">        565 :    (parallel [(set (match_dup 2)</span>
<span class="lineNum">   18558 </span><span class="lineCov">        213 :                    (match_op_dup 3 [(match_dup 1) (match_dup 2)]))</span>
<span class="lineNum">   18559 </span><span class="lineCov">        565 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   18560 </span><span class="lineCov">    2474059 :    (set (match_dup 0) (match_dup 2))])</span>
<span class="lineNum">   18561 </span><span class="lineCov">    2474059 : </span>
<span class="lineNum">   18562 </span><span class="lineCov">        565 : ;; Attempt to use arith or logical operations with memory outputs with</span>
<span class="lineNum">   18563 </span><span class="lineCov">    2474059 : ;; setting of flags.</span>
<span class="lineNum">   18564 </span><span class="lineCov">        565 : (define_peephole2</span>
<span class="lineNum">   18565 </span><span class="lineCov">    2404621 :   [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18566 </span><span class="lineCov">    2404269 :         (match_operand:SWI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   18567 </span><span class="lineCov">    2404621 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">   18568 </span><span class="lineCov">    2404621 :                    (match_operator:SWI 3 &quot;plusminuslogic_operator&quot;</span>
<span class="lineNum">   18569 </span><span class="lineCov">        565 :                      [(match_dup 0)</span>
<span class="lineNum">   18570 </span><span class="lineCov">     129066 :                       (match_operand:SWI 2 &quot;&lt;nonmemory_operand&gt;&quot;)]))</span>
<span class="lineNum">   18571 </span><span class="lineCov">     129066 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   18572 </span><span class="lineCov">     128714 :    (set (match_dup 1) (match_dup 0))</span>
<span class="lineNum">   18573 </span><span class="lineCov">        565 :    (set (reg FLAGS_REG) (compare (match_dup 0) (const_int 0)))]</span>
<span class="lineNum">   18574 </span><span class="lineCov">        613 :   &quot;(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18575 </span><span class="lineCov">     171546 :    &amp;&amp; peep2_reg_dead_p (4, operands[0])</span>
<span class="lineNum">   18576 </span><span class="lineCov">        603 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])</span>
<span class="lineNum">   18577 </span><span class="lineCov">     171180 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[2])</span>
<span class="lineNum">   18578 </span><span class="lineCov">     171570 :    &amp;&amp; (&lt;MODE&gt;mode != QImode</span>
<span class="lineNum">   18579 </span><span class="lineCov">     342423 :        || immediate_operand (operands[2], QImode)</span>
<span class="lineNum">   18580 </span><span class="lineCov">     342423 :        || any_QIreg_operand (operands[2], QImode))</span>
<span class="lineNum">   18581 </span><span class="lineCov">     342109 :    &amp;&amp; ix86_match_ccmode (peep2_next_insn (3),</span>
<span class="lineNum">   18582 </span><span class="lineCov">     342248 :                          (GET_CODE (operands[3]) == PLUS</span>
<span class="lineNum">   18583 </span><span class="lineCov">     308469 :                           || GET_CODE (operands[3]) == MINUS)</span>
<span class="lineNum">   18584 </span><span class="lineCov">     342423 :                          ? CCGOCmode : CCNOmode)&quot;</span>
<span class="lineNum">   18585 </span><span class="lineCov">     574941 :   [(parallel [(set (match_dup 4) (match_dup 6))</span>
<span class="lineNum">   18586 </span><span class="lineCov">        352 :               (set (match_dup 1) (match_dup 5))])]</span>
<span class="lineNum">   18587 </span><span class="lineCov">        213 : {</span>
<span class="lineNum">   18588 </span><span class="lineCov">        565 :   operands[4] = SET_DEST (PATTERN (peep2_next_insn (3)));</span>
<span class="lineNum">   18589 </span><span class="lineCov">     846069 :   operands[5]</span>
<span class="lineNum">   18590 </span><span class="lineCov">     194989 :     = gen_rtx_fmt_ee (GET_CODE (operands[3]), GET_MODE (operands[3]),</span>
<span class="lineNum">   18591 </span><span class="lineCov">     194989 :                       copy_rtx (operands[1]),</span>
<span class="lineNum">   18592 </span><span class="lineCov">     749283 :                       operands[2]);</span>
<span class="lineNum">   18593 </span><span class="lineCov">    1295712 :   operands[6]</span>
<span class="lineNum">   18594 </span><span class="lineCov">     823622 :     = gen_rtx_COMPARE (GET_MODE (operands[4]),</span>
<span class="lineNum">   18595 </span><span class="lineCov">     285057 :                        copy_rtx (operands[5]),</span>
<span class="lineNum">   18596 </span><span class="lineCov">     283796 :                        const0_rtx);</span>
<span class="lineNum">   18597 </span><span class="lineCov">     171494 : })</span>
<span class="lineNum">   18598 </span><span class="lineCov">      93712 : </span>
<span class="lineNum">   18599 </span><span class="lineCov">      93712 : ;; Likewise for cmpelim optimized pattern.</span>
<span class="lineNum">   18600 </span><span class="lineCov">      93712 : (define_peephole2</span>
<span class="lineNum">   18601 </span><span class="lineCov">        565 :   [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18602 </span><span class="lineCov">        565 :         (match_operand:SWI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   18603 </span><span class="lineCov">        565 :    (parallel [(set (reg FLAGS_REG)</span>
<span class="lineNum">   18604 </span><span class="lineCov">     171494 :                    (compare (match_operator:SWI 3 &quot;plusminuslogic_operator&quot;</span>
<span class="lineNum">   18605 </span><span class="lineCov">     171494 :                               [(match_dup 0)</span>
<span class="lineNum">   18606 </span><span class="lineCov">     171494 :                                (match_operand:SWI 2 &quot;&lt;nonmemory_operand&gt;&quot;)])</span>
<span class="lineNum">   18607 </span><span class="lineCov">        565 :                             (const_int 0)))</span>
<span class="lineNum">   18608 </span><span class="lineCov">        213 :               (set (match_dup 0) (match_dup 3))])</span>
<span class="lineNum">   18609 </span><span class="lineCov">        213 :    (set (match_dup 1) (match_dup 0))]</span>
<span class="lineNum">   18610 </span><span class="lineCov">        528 :   &quot;(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18611 </span><span class="lineCov">       7776 :    &amp;&amp; peep2_reg_dead_p (3, operands[0])</span>
<span class="lineNum">   18612 </span><span class="lineCov">      14966 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])</span>
<span class="lineNum">   18613 </span><span class="lineCov">       7742 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[2])</span>
<span class="lineNum">   18614 </span><span class="lineCov">      14966 :    &amp;&amp; ix86_match_ccmode (peep2_next_insn (1),</span>
<span class="lineNum">   18615 </span><span class="lineCov">      14966 :                          (GET_CODE (operands[3]) == PLUS</span>
<span class="lineNum">   18616 </span><span class="lineCov">      14966 :                           || GET_CODE (operands[3]) == MINUS)</span>
<span class="lineNum">   18617 </span><span class="lineCov">       7437 :                          ? CCGOCmode : CCNOmode)&quot;</span>
<span class="lineNum">   18618 </span><span class="lineCov">      11549 :   [(parallel [(set (match_dup 4) (match_dup 6))</span>
<span class="lineNum">   18619 </span><span class="lineCov">       7707 :               (set (match_dup 1) (match_dup 5))])]</span>
<span class="lineNum">   18620 </span><span class="lineCov">       7707 : {</span>
<span class="lineNum">   18621 </span><span class="lineCov">        213 :   operands[4] = SET_DEST (XVECEXP (PATTERN (peep2_next_insn (1)), 0, 0));</span>
<span class="lineNum">   18622 </span><span class="lineCov">       7480 :   operands[5]</span>
<span class="lineNum">   18623 </span><span class="lineCov">       7478 :     = gen_rtx_fmt_ee (GET_CODE (operands[3]), GET_MODE (operands[3]),</span>
<span class="lineNum">   18624 </span><span class="lineCov">       7437 :                       copy_rtx (operands[1]), operands[2]);</span>
<span class="lineNum">   18625 </span><span class="lineCov">       7437 :   operands[6]</span>
<span class="lineNum">   18626 </span><span class="lineCov">    1227219 :     = gen_rtx_COMPARE (GET_MODE (operands[4]), copy_rtx (operands[5]),</span>
<span class="lineNum">   18627 </span><span class="lineCov">    1227432 :                        const0_rtx);</span>
<span class="lineNum">   18628 </span><span class="lineCov">       7437 : })</span>
<span class="lineNum">   18629 </span><span class="lineCov">       7437 : </span>
<span class="lineNum">   18630 </span><span class="lineCov">       7437 : ;; Likewise for instances where we have a lea pattern.</span>
<span class="lineNum">   18631 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18632 </span><span class="lineCov">        213 :   [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18633 </span><span class="lineCov">        213 :         (match_operand:SWI 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   18634 </span><span class="lineCov">        213 :    (set (match_operand:SWI 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   18635 </span><span class="lineCov">        213 :         (plus:SWI (match_dup 0)</span>
<span class="lineNum">   18636 </span><span class="lineCov">        213 :                   (match_operand:SWI 2 &quot;&lt;nonmemory_operand&gt;&quot;)))</span>
<span class="lineNum">   18637 </span><span class="lineCov">        213 :    (set (match_dup 1) (match_dup 3))</span>
<span class="lineNum">   18638 </span><span class="lineCov">        213 :    (set (reg FLAGS_REG) (compare (match_dup 3) (const_int 0)))]</span>
<span class="lineNum">   18639 </span><span class="lineCov">        307 :   &quot;(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18640 </span><span class="lineCov">        307 :    &amp;&amp; peep2_reg_dead_p (4, operands[3])</span>
<span class="lineNum">   18641 </span><span class="lineCov">        279 :    &amp;&amp; (rtx_equal_p (operands[0], operands[3])</span>
<span class="lineNum">   18642 </span><span class="lineCov">       7503 :        || peep2_reg_dead_p (2, operands[0]))</span>
<span class="lineNum">   18643 </span><span class="lineCov">       7491 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])</span>
<span class="lineNum">   18644 </span><span class="lineCov">       7491 :    &amp;&amp; !reg_overlap_mentioned_p (operands[3], operands[1])</span>
<span class="lineNum">   18645 </span><span class="lineCov">        267 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[2])</span>
<span class="lineNum">   18646 </span><span class="lineCov">        321 :    &amp;&amp; (&lt;MODE&gt;mode != QImode</span>
<span class="lineNum">   18647 </span><span class="lineCov">        213 :        || immediate_operand (operands[2], QImode)</span>
<span class="lineNum">   18648 </span><span class="lineCov">        213 :        || any_QIreg_operand (operands[2], QImode))</span>
<span class="lineNum">   18649 </span><span class="lineCov">        267 :    &amp;&amp; ix86_match_ccmode (peep2_next_insn (3), CCGOCmode)&quot;</span>
<span class="lineNum">   18650 </span><span class="lineCov">        248 :   [(parallel [(set (match_dup 4) (match_dup 6))</span>
<span class="lineNum">   18651 </span><span class="lineCov">        259 :               (set (match_dup 1) (match_dup 5))])]</span>
<span class="lineNum">   18652 </span><span class="lineCov">        259 : {</span>
<span class="lineNum">   18653 </span><span class="lineCov">        213 :   operands[4] = SET_DEST (PATTERN (peep2_next_insn (3)));</span>
<span class="lineNum">   18654 </span><span class="lineCov">        213 :   operands[5]</span>
<span class="lineNum">   18655 </span><span class="lineCov">        213 :     = gen_rtx_PLUS (&lt;MODE&gt;mode,</span>
<span class="lineNum">   18656 </span><span class="lineCov">       1839 :                     copy_rtx (operands[1]),</span>
<span class="lineNum">   18657 </span><span class="lineCov">       3465 :                     operands[2]);</span>
<span class="lineNum">   18658 </span><span class="lineCov">    1484482 :   operands[6]</span>
<span class="lineNum">   18659 </span><span class="lineCov">    1481230 :     = gen_rtx_COMPARE (GET_MODE (operands[4]),</span>
<span class="lineNum">   18660 </span><span class="lineCov">    1481230 :                        copy_rtx (operands[5]),</span>
<span class="lineNum">   18661 </span><span class="lineCov">     102193 :                        const0_rtx);</span>
<span class="lineNum">   18662 </span><span class="lineCov">    1380876 : })</span>
<span class="lineNum">   18663 </span><span class="lineCov">    3789872 : </span>
<span class="lineNum">   18664 </span><span class="lineCov">    1857900 : (define_peephole2</span>
<span class="lineNum">   18665 </span><span class="lineCov">     215764 :   [(parallel [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18666 </span><span class="lineCov">    1644225 :                    (match_operator:SWI 2 &quot;plusminuslogic_operator&quot;</span>
<span class="lineNum">   18667 </span><span class="lineCov">    1643975 :                      [(match_dup 0)</span>
<span class="lineNum">   18668 </span><span class="lineCov">      12243 :                       (match_operand:SWI 1 &quot;memory_operand&quot;)]))</span>
<span class="lineNum">   18669 </span><span class="lineCov">      47309 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   18670 </span><span class="lineCov">      59089 :    (set (match_dup 1) (match_dup 0))</span>
<span class="lineNum">   18671 </span><span class="lineCov">     104559 :    (set (reg FLAGS_REG) (compare (match_dup 0) (const_int 0)))]</span>
<span class="lineNum">   18672 </span><span class="lineCov">      48935 :   &quot;(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18673 </span><span class="lineCov">      16533 :    &amp;&amp; COMMUTATIVE_ARITH_P (operands[2])</span>
<span class="lineNum">   18674 </span><span class="lineCov">      16605 :    &amp;&amp; peep2_reg_dead_p (3, operands[0])</span>
<span class="lineNum">   18675 </span><span class="lineCov">        213 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])</span>
<span class="lineNum">   18676 </span><span class="lineCov">        213 :    &amp;&amp; ix86_match_ccmode (peep2_next_insn (2),</span>
<span class="lineNum">   18677 </span><span class="lineCov">      45683 :                          GET_CODE (operands[2]) == PLUS</span>
<span class="lineNum">   18678 </span><span class="lineCov">      47677 :                          ? CCGOCmode : CCNOmode)&quot;</span>
<span class="lineNum">   18679 </span><span class="lineCov">       1670 :   [(parallel [(set (match_dup 3) (match_dup 5))</span>
<span class="lineNum">   18680 </span><span class="lineCov">       3127 :               (set (match_dup 1) (match_dup 4))])]</span>
<span class="lineNum">   18681 </span><span class="lineCov">       1670 : {</span>
<span class="lineNum">   18682 </span><span class="lineCov">       3127 :   operands[3] = SET_DEST (PATTERN (peep2_next_insn (2)));</span>
<span class="lineNum">   18683 </span><span class="lineCov">       1670 :   operands[4]</span>
<span class="lineNum">   18684 </span><span class="lineCov">       1670 :     = gen_rtx_fmt_ee (GET_CODE (operands[2]), GET_MODE (operands[2]),</span>
<span class="lineNum">   18685 </span><span class="lineCov">       3127 :                       copy_rtx (operands[1]),</span>
<span class="lineNum">   18686 </span><span class="lineCov">       1670 :                       operands[0]);</span>
<span class="lineNum">   18687 </span><span class="lineCov">       1670 :   operands[5]</span>
<span class="lineNum">   18688 </span><span class="lineCov">        213 :     = gen_rtx_COMPARE (GET_MODE (operands[3]),</span>
<span class="lineNum">   18689 </span><span class="lineCov">        213 :                        copy_rtx (operands[4]),</span>
<span class="lineNum">   18690 </span><span class="lineCov">        213 :                        const0_rtx);</span>
<span class="lineNum">   18691 </span><span class="lineCov">        213 : })</span>
<span class="lineNum">   18692 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18693 </span><span class="lineCov">        213 : ;; Likewise for cmpelim optimized pattern.</span>
<span class="lineNum">   18694 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18695 </span><span class="lineCov">        213 :   [(parallel [(set (reg FLAGS_REG)</span>
<span class="lineNum">   18696 </span><span class="lineCov">        213 :                    (compare (match_operator:SWI 2 &quot;plusminuslogic_operator&quot;</span>
<span class="lineNum">   18697 </span><span class="lineCov">        213 :                               [(match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18698 </span><span class="lineCov">        213 :                                (match_operand:SWI 1 &quot;memory_operand&quot;)])</span>
<span class="lineNum">   18699 </span><span class="lineCov">        213 :                             (const_int 0)))</span>
<span class="lineNum">   18700 </span><span class="lineCov">        213 :               (set (match_dup 0) (match_dup 2))])</span>
<span class="lineNum">   18701 </span><span class="lineCov">        213 :    (set (match_dup 1) (match_dup 0))]</span>
<span class="lineNum">   18702 </span><span class="lineCov">        226 :   &quot;(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18703 </span><span class="lineCov">        247 :    &amp;&amp; COMMUTATIVE_ARITH_P (operands[2])</span>
<span class="lineNum">   18704 </span><span class="lineCov">        245 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])</span>
<span class="lineNum">   18705 </span><span class="lineCov">        243 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])</span>
<span class="lineNum">   18706 </span><span class="lineCov">        243 :    &amp;&amp; ix86_match_ccmode (peep2_next_insn (0),</span>
<span class="lineNum">   18707 </span><span class="lineCov">        243 :                          GET_CODE (operands[2]) == PLUS</span>
<span class="lineNum">   18708 </span><span class="lineCov">        213 :                          ? CCGOCmode : CCNOmode)&quot;</span>
<span class="lineNum">   18709 </span><span class="lineCov">        522 :   [(parallel [(set (match_dup 3) (match_dup 5))</span>
<span class="lineNum">   18710 </span><span class="lineCov">        238 :               (set (match_dup 1) (match_dup 4))])]</span>
<span class="lineNum">   18711 </span><span class="lineCov">        238 : {</span>
<span class="lineNum">   18712 </span><span class="lineCov">        213 :   operands[3] = SET_DEST (XVECEXP (PATTERN (peep2_next_insn (0)), 0, 0));</span>
<span class="lineNum">   18713 </span><span class="lineCov">        694 :   operands[4]</span>
<span class="lineNum">   18714 </span><span class="lineCov">        694 :     = gen_rtx_fmt_ee (GET_CODE (operands[2]), GET_MODE (operands[2]),</span>
<span class="lineNum">   18715 </span><span class="lineCov">        694 :                       copy_rtx (operands[1]), operands[0]);</span>
<span class="lineNum">   18716 </span><span class="lineCov">        694 :   operands[5]</span>
<span class="lineNum">   18717 </span><span class="lineCov">      15994 :     = gen_rtx_COMPARE (GET_MODE (operands[3]), copy_rtx (operands[4]),</span>
<span class="lineNum">   18718 </span><span class="lineCov">        213 :                        const0_rtx);</span>
<span class="lineNum">   18719 </span><span class="lineCov">        213 : })</span>
<span class="lineNum">   18720 </span><span class="lineCov">       7844 : </span>
<span class="lineNum">   18721 </span><span class="lineCov">       7844 : (define_peephole2</span>
<span class="lineNum">   18722 </span><span class="lineCov">       7844 :   [(set (match_operand:SWI12 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18723 </span><span class="lineCov">       7844 :         (match_operand:SWI12 1 &quot;memory_operand&quot;))</span>
<span class="lineNum">   18724 </span><span class="lineCov">       7844 :    (parallel [(set (match_operand:SI 4 &quot;register_operand&quot;)</span>
<span class="lineNum">   18725 </span><span class="lineCov">       7844 :                    (match_operator:SI 3 &quot;plusminuslogic_operator&quot;</span>
<span class="lineNum">   18726 </span><span class="lineCov">       7844 :                      [(match_dup 4)</span>
<span class="lineNum">   18727 </span><span class="lineCov">        213 :                       (match_operand:SI 2 &quot;nonmemory_operand&quot;)]))</span>
<span class="lineNum">   18728 </span><span class="lineCov">        213 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   18729 </span><span class="lineCov">        213 :    (set (match_dup 1) (match_dup 0))</span>
<span class="lineNum">   18730 </span><span class="lineCov">        213 :    (set (reg FLAGS_REG) (compare (match_dup 0) (const_int 0)))]</span>
<span class="lineNum">   18731 </span><span class="lineCov">       7887 :   &quot;(TARGET_READ_MODIFY_WRITE || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18732 </span><span class="lineCov">        342 :    &amp;&amp; REGNO (operands[0]) == REGNO (operands[4])</span>
<span class="lineNum">   18733 </span><span class="lineCov">       7887 :    &amp;&amp; peep2_reg_dead_p (4, operands[0])</span>
<span class="lineNum">   18734 </span><span class="lineCov">        295 :    &amp;&amp; (&lt;MODE&gt;mode != QImode</span>
<span class="lineNum">   18735 </span><span class="lineCov">       7916 :        || immediate_operand (operands[2], SImode)</span>
<span class="lineNum">   18736 </span><span class="lineCov">        215 :        || any_QIreg_operand (operands[2], SImode))</span>
<span class="lineNum">   18737 </span><span class="lineCov">        254 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])</span>
<span class="lineNum">   18738 </span><span class="lineCov">        254 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[2])</span>
<span class="lineNum">   18739 </span><span class="lineCov">        254 :    &amp;&amp; ix86_match_ccmode (peep2_next_insn (3),</span>
<span class="lineNum">   18740 </span><span class="lineCov">        254 :                          (GET_CODE (operands[3]) == PLUS</span>
<span class="lineNum">   18741 </span><span class="lineCov">       8134 :                           || GET_CODE (operands[3]) == MINUS)</span>
<span class="lineNum">   18742 </span><span class="lineCov">        213 :                          ? CCGOCmode : CCNOmode)&quot;</span>
<span class="lineNum">   18743 </span><span class="lineCov">        215 :   [(parallel [(set (match_dup 4) (match_dup 6))</span>
<span class="lineNum">   18744 </span><span class="lineCov">       8134 :               (set (match_dup 1) (match_dup 5))])]</span>
<span class="lineNum">   18745 </span><span class="lineCov">        254 : {</span>
<span class="lineNum">   18746 </span><span class="lineCov">       8093 :   operands[4] = SET_DEST (PATTERN (peep2_next_insn (3)));</span>
<span class="lineNum">   18747 </span><span class="lineCov">        213 :   operands[5]</span>
<span class="lineNum">   18748 </span><span class="lineCov">       8093 :     = gen_rtx_fmt_ee (GET_CODE (operands[3]), &lt;MODE&gt;mode,</span>
<span class="lineNum">   18749 </span><span class="lineCov">      15973 :                       copy_rtx (operands[1]),</span>
<span class="lineNum">   18750 </span><span class="lineCov">        213 :                       gen_lowpart (&lt;MODE&gt;mode, operands[2]));</span>
<span class="lineNum">   18751 </span><span class="lineCov">       7844 :   operands[6]</span>
<span class="lineNum">   18752 </span><span class="lineCov">        213 :     = gen_rtx_COMPARE (GET_MODE (operands[4]),</span>
<span class="lineNum">   18753 </span><span class="lineCov">       7844 :                        copy_rtx (operands[5]),</span>
<span class="lineNum">   18754 </span><span class="lineCov">        213 :                        const0_rtx);</span>
<span class="lineNum">   18755 </span><span class="lineCov">        213 : })</span>
<span class="lineNum">   18756 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18757 </span><span class="lineCov">        213 : ;; Attempt to always use XOR for zeroing registers (including FP modes).</span>
<span class="lineNum">   18758 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18759 </span><span class="lineCov">        213 :   [(set (match_operand 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   18760 </span><span class="lineCov">        213 :         (match_operand 1 &quot;const0_operand&quot;))]</span>
<span class="lineNum">   18761 </span><span class="lineCov">    1536467 :   &quot;GET_MODE_SIZE (GET_MODE (operands[0])) &lt;= UNITS_PER_WORD</span>
<span class="lineNum">   18762 </span><span class="lineCov">     768340 :    &amp;&amp; (! TARGET_USE_MOV0 || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18763 </span><span class="lineCov">     768340 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18764 </span><span class="lineCov">        213 :   [(parallel [(set (match_dup 0) (const_int 0))</span>
<span class="lineNum">   18765 </span><span class="lineCov">     756860 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18766 </span><span class="lineCov">     756860 :   &quot;operands[0] = gen_lowpart (word_mode, operands[0]);&quot;)</span>
<span class="lineNum">   18767 </span><span class="lineCov">     756860 : </span>
<span class="lineNum">   18768 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18769 </span><span class="lineCov">        213 :   [(set (strict_low_part (match_operand:SWI12 0 &quot;general_reg_operand&quot;))</span>
<span class="lineNum">   18770 </span><span class="lineCov">   27205552 :         (const_int 0))]</span>
<span class="lineNum">   18771 </span><span class="lineCov">   21509167 :   &quot;(! TARGET_USE_MOV0 || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18772 </span><span class="lineCov">   27376415 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18773 </span><span class="lineCov">   27060467 :   [(parallel [(set (strict_low_part (match_dup 0)) (const_int 0))</span>
<span class="lineNum">   18774 </span><span class="lineCov">     145298 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18775 </span><span class="lineCov">     145579 : </span>
<span class="lineNum">   18776 </span><span class="lineCov">        494 : ;; For HI, SI and DI modes, or $-1,reg is smaller than mov $-1,reg.</span>
<span class="lineNum">   18777 </span><span class="lineCov">     143576 : (define_peephole2</span>
<span class="lineNum">   18778 </span><span class="lineCov">     286939 :   [(set (match_operand:SWI248 0 &quot;general_reg_operand&quot;)</span>
<span class="lineNum">   18779 </span><span class="lineCov">     143576 :         (const_int -1))]</span>
<span class="lineNum">   18780 </span><span class="lineCov">      47877 :   &quot;(TARGET_MOVE_M1_VIA_OR || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18781 </span><span class="lineCov">       5553 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18782 </span><span class="lineCov">        304 :   [(parallel [(set (match_dup 0) (const_int -1))</span>
<span class="lineNum">   18783 </span><span class="lineCov">       2294 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18784 </span><span class="lineCov">       3624 : {</span>
<span class="lineNum">   18785 </span><span class="lineCov">       3624 :   if (&lt;MODE_SIZE&gt; &lt; GET_MODE_SIZE (SImode))</span>
<span class="lineNum">   18786 </span><span class="lineCov">       2203 :     operands[0] = gen_lowpart (SImode, operands[0]);</span>
<span class="lineNum">   18787 </span><span class="lineCov">       2203 : })</span>
<span class="lineNum">   18788 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18789 </span><span class="lineCov">       1342 : ;; Attempt to convert simple lea to add/shift.</span>
<span class="lineNum">   18790 </span><span class="lineCov">    5963746 : ;; These can be created by move expanders.</span>
<span class="lineNum">   18791 </span><span class="lineCov">      71910 : ;; Disable PLUS peepholes on TARGET_OPT_AGU, since all</span>
<span class="lineNum">   18792 </span><span class="lineCov">    5964515 : ;; relevant lea instructions were already split.</span>
<span class="lineNum">   18793 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18794 </span><span class="lineCov">     321877 : (define_peephole2</span>
<span class="lineNum">   18795 </span><span class="lineCov">     321877 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18796 </span><span class="lineCov">     120685 :         (plus:SWI48 (match_dup 0)</span>
<span class="lineNum">   18797 </span><span class="lineCov">     442349 :                     (match_operand:SWI48 1 &quot;&lt;nonmemory_operand&gt;&quot;)))]</span>
<span class="lineNum">   18798 </span><span class="lineCov">      11319 :   &quot;!TARGET_OPT_AGU</span>
<span class="lineNum">   18799 </span><span class="lineCov">      25640 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18800 </span><span class="lineCov">      33787 :   [(parallel [(set (match_dup 0) (plus:SWI48 (match_dup 0) (match_dup 1)))</span>
<span class="lineNum">   18801 </span><span class="lineCov">      11201 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18802 </span><span class="lineCov">      11201 : </span>
<span class="lineNum">   18803 </span><span class="lineCov">      44775 : (define_peephole2</span>
<span class="lineNum">   18804 </span><span class="lineCov">        213 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18805 </span><span class="lineCov">      33787 :         (plus:SWI48 (match_operand:SWI48 1 &quot;&lt;nonmemory_operand&gt;&quot;)</span>
<span class="lineNum">   18806 </span><span class="lineCov">        213 :                     (match_dup 0)))]</span>
<span class="lineNum">   18807 </span><span class="lineCov">      34072 :   &quot;!TARGET_OPT_AGU</span>
<span class="lineNum">   18808 </span><span class="lineCov">      67826 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18809 </span><span class="lineCov">     852961 :   [(parallel [(set (match_dup 0) (plus:SWI48 (match_dup 0) (match_dup 1)))</span>
<span class="lineNum">   18810 </span><span class="lineCov">     419649 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18811 </span><span class="lineCov">     427067 : </span>
<span class="lineNum">   18812 </span><span class="lineCov">      33529 : (define_peephole2</span>
<span class="lineNum">   18813 </span><span class="lineCov">    1105562 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18814 </span><span class="lineCov">    1105562 :         (zero_extend:DI</span>
<span class="lineNum">   18815 </span><span class="lineCov">    1105562 :           (plus:SI (match_operand:SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18816 </span><span class="lineCov">    1105562 :                    (match_operand:SI 2 &quot;nonmemory_operand&quot;))))]</span>
<span class="lineNum">   18817 </span><span class="lineCov">      60663 :   &quot;TARGET_64BIT &amp;&amp; !TARGET_OPT_AGU</span>
<span class="lineNum">   18818 </span><span class="lineCov">      87783 :    &amp;&amp; REGNO (operands[0]) == REGNO (operands[1])</span>
<span class="lineNum">   18819 </span><span class="lineCov">      35965 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18820 </span><span class="lineCov">    1072081 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   18821 </span><span class="lineCov">      35965 :                    (zero_extend:DI (plus:SI (match_dup 1) (match_dup 2))))</span>
<span class="lineNum">   18822 </span><span class="lineCov">       2649 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18823 </span><span class="lineCov">      35965 : </span>
<span class="lineNum">   18824 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18825 </span><span class="lineCov">      33529 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18826 </span><span class="lineCov">      25161 :         (zero_extend:DI</span>
<span class="lineNum">   18827 </span><span class="lineCov">       1136 :           (plus:SI (match_operand:SI 1 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">   18828 </span><span class="lineCov">      25182 :                    (match_operand:SI 2 &quot;register_operand&quot;))))]</span>
<span class="lineNum">   18829 </span><span class="lineCov">       1070 :   &quot;TARGET_64BIT &amp;&amp; !TARGET_OPT_AGU</span>
<span class="lineNum">   18830 </span><span class="lineCov">       1927 :    &amp;&amp; REGNO (operands[0]) == REGNO (operands[2])</span>
<span class="lineNum">   18831 </span><span class="lineCov">        234 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18832 </span><span class="lineCov">      25140 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   18833 </span><span class="lineCov">        234 :                    (zero_extend:DI (plus:SI (match_dup 2) (match_dup 1))))</span>
<span class="lineNum">   18834 </span><span class="lineCov">        234 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   18835 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18836 </span><span class="lineCov">        253 : (define_peephole2</span>
<span class="lineNum">   18837 </span><span class="lineCov">        253 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18838 </span><span class="lineCov">        253 :         (mult:SWI48 (match_dup 0)</span>
<span class="lineNum">   18839 </span><span class="lineCov">        253 :                     (match_operand:SWI48 1 &quot;const_int_operand&quot;)))]</span>
<span class="lineNum">   18840 </span><span class="lineCov">        221 :   &quot;pow2p_hwi (INTVAL (operands[1]))</span>
<span class="lineNum">   18841 </span><span class="lineCov">        221 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18842 </span><span class="lineCov">        213 :   [(parallel [(set (match_dup 0) (ashift:SWI48 (match_dup 0) (match_dup 1)))</span>
<span class="lineNum">   18843 </span><span class="lineCov">         40 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18844 </span><span class="lineCov">         50 :   &quot;operands[1] = GEN_INT (exact_log2 (INTVAL (operands[1])));&quot;)</span>
<span class="lineNum">   18845 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18846 </span><span class="lineCov">        217 : (define_peephole2</span>
<span class="lineNum">   18847 </span><span class="lineCov">        217 :   [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   18848 </span><span class="lineCov">          4 :         (zero_extend:DI</span>
<span class="lineNum">   18849 </span><span class="lineCov">        217 :           (mult:SI (match_operand:SI 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   18850 </span><span class="lineCov">        221 :                    (match_operand:SI 2 &quot;const_int_operand&quot;))))]</span>
<span class="lineNum">   18851 </span><span class="lineCov">        253 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   18852 </span><span class="lineCov">         40 :    &amp;&amp; pow2p_hwi (INTVAL (operands[2]))</span>
<span class="lineNum">   18853 </span><span class="lineCov">        293 :    &amp;&amp; REGNO (operands[0]) == REGNO (operands[1])</span>
<span class="lineNum">   18854 </span><span class="lineCov">        219 :    &amp;&amp; peep2_regno_dead_p (0, FLAGS_REG)&quot;</span>
<span class="lineNum">   18855 </span><span class="lineCov">        247 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   18856 </span><span class="lineCov">          6 :                    (zero_extend:DI (ashift:SI (match_dup 1) (match_dup 2))))</span>
<span class="lineNum">   18857 </span><span class="lineCov">        219 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18858 </span><span class="lineCov">        213 :   &quot;operands[2] = GEN_INT (exact_log2 (INTVAL (operands[2])));&quot;)</span>
<span class="lineNum">   18859 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18860 </span><span class="lineNoCov">          0 : ;; The ESP adjustments can be done by the push and pop instructions.  Resulting</span>
<span class="lineNum">   18861 </span><span class="lineCov">        213 : ;; code is shorter, since push is only 1 byte, while add imm, %esp is 3 bytes.</span>
<span class="lineNum">   18862 </span><span class="lineCov">     115481 : ;; On many CPUs it is also faster, since special hardware to avoid esp</span>
<span class="lineNum">   18863 </span><span class="lineCov">     133575 : ;; dependencies is present.</span>
<span class="lineNum">   18864 </span><span class="lineCov">     133362 : </span>
<span class="lineNum">   18865 </span><span class="lineCov">     248843 : ;; While some of these conversions may be done using splitters, we use</span>
<span class="lineNum">   18866 </span><span class="lineCov">     133575 : ;; peepholes in order to allow combine_stack_adjustments pass to see</span>
<span class="lineNum">   18867 </span><span class="lineCov">     248630 : ;; nonobfuscated RTL.</span>
<span class="lineNum">   18868 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18869 </span><span class="lineCov">     273031 : ;; Convert prologue esp subtractions to push.</span>
<span class="lineNum">   18870 </span><span class="lineCov">        213 : ;; We need register to push.  In order to keep verify_flow_info happy we have</span>
<span class="lineNum">   18871 </span><span class="lineCov">     230540 : ;; two choices</span>
<span class="lineNum">   18872 </span><span class="lineCov">          4 : ;; - use scratch and clobber it in order to avoid dependencies</span>
<span class="lineNum">   18873 </span><span class="lineCov">     114666 : ;; - use already live register</span>
<span class="lineNum">   18874 </span><span class="lineCov">        217 : ;; We can't use the second way right now, since there is no reliable way how to</span>
<span class="lineNum">   18875 </span><span class="lineCov">     114457 : ;; verify that given register is live.  First choice will also most likely in</span>
<span class="lineNum">   18876 </span><span class="lineCov">     114449 : ;; fewer dependencies.  On the place of esp adjustments it is very likely that</span>
<span class="lineNum">   18877 </span><span class="lineCov">     114662 : ;; call clobbered registers are dead.  We may want to use base pointer as an</span>
<span class="lineNum">   18878 </span><span class="lineCov">     114662 : ;; alternative when no register is available later.</span>
<span class="lineNum">   18879 </span><span class="lineCov">     114662 : </span>
<span class="lineNum">   18880 </span><span class="lineCov">     114449 : (define_peephole2</span>
<span class="lineNum">   18881 </span><span class="lineCov">     114449 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18882 </span><span class="lineCov">     114662 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18883 </span><span class="lineCov">     114662 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18884 </span><span class="lineCov">     114449 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18885 </span><span class="lineCov">        213 :               (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   18886 </span><span class="lineCov">     114662 :               (clobber (mem:BLK (scratch)))])]</span>
<span class="lineNum">   18887 </span><span class="lineCov">    1189662 :   &quot;(TARGET_SINGLE_PUSH || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18888 </span><span class="lineCov">     193149 :    &amp;&amp; INTVAL (operands[0]) == -GET_MODE_SIZE (word_mode)</span>
<span class="lineNum">   18889 </span><span class="lineCov">    1202367 :    &amp;&amp; ix86_red_zone_size == 0&quot;</span>
<span class="lineNum">   18890 </span><span class="lineCov">     114662 :   [(clobber (match_dup 1))</span>
<span class="lineNum">   18891 </span><span class="lineCov">     114662 :    (parallel [(set (mem:W (pre_dec:P (reg:P SP_REG))) (match_dup 1))</span>
<span class="lineNum">   18892 </span><span class="lineCov">     114449 :               (clobber (mem:BLK (scratch)))])])</span>
<span class="lineNum">   18893 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18894 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18895 </span><span class="lineCov">        213 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18896 </span><span class="lineNoCov">          0 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18897 </span><span class="lineCov">        213 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18898 </span><span class="lineCov">        213 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18899 </span><span class="lineCov">        213 :               (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   18900 </span><span class="lineNoCov">          0 :               (clobber (mem:BLK (scratch)))])]</span>
<span class="lineNum">   18901 </span><span class="lineCov">    1164291 :   &quot;(TARGET_DOUBLE_PUSH || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18902 </span><span class="lineCov">     117231 :    &amp;&amp; INTVAL (operands[0]) == -2*GET_MODE_SIZE (word_mode)</span>
<span class="lineNum">   18903 </span><span class="lineCov">    1164689 :    &amp;&amp; ix86_red_zone_size == 0&quot;</span>
<span class="lineNum">   18904 </span><span class="lineNoCov">          0 :   [(clobber (match_dup 1))</span>
<span class="lineNum">   18905 </span><span class="lineCov">        213 :    (set (mem:W (pre_dec:P (reg:P SP_REG))) (match_dup 1))</span>
<span class="lineNum">   18906 </span><span class="lineCov">        213 :    (parallel [(set (mem:W (pre_dec:P (reg:P SP_REG))) (match_dup 1))</span>
<span class="lineNum">   18907 </span><span class="lineCov">        213 :               (clobber (mem:BLK (scratch)))])])</span>
<span class="lineNum">   18908 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18909 </span><span class="lineCov">        213 : ;; Convert esp subtractions to push.</span>
<span class="lineNum">   18910 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18911 </span><span class="lineCov">        213 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18912 </span><span class="lineNoCov">          0 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18913 </span><span class="lineCov">        213 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18914 </span><span class="lineCov">        213 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18915 </span><span class="lineCov">        213 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18916 </span><span class="lineCov">    1603617 :   &quot;(TARGET_SINGLE_PUSH || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18917 </span><span class="lineCov">     498666 :    &amp;&amp; INTVAL (operands[0]) == -GET_MODE_SIZE (word_mode)</span>
<span class="lineNum">   18918 </span><span class="lineCov">    1612626 :    &amp;&amp; ix86_red_zone_size == 0&quot;</span>
<span class="lineNum">   18919 </span><span class="lineCov">      31250 :   [(clobber (match_dup 1))</span>
<span class="lineNum">   18920 </span><span class="lineNoCov">          0 :    (set (mem:W (pre_dec:P (reg:P SP_REG))) (match_dup 1))])</span>
<span class="lineNum">   18921 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18922 </span><span class="lineCov">      31250 : (define_peephole2</span>
<span class="lineNum">   18923 </span><span class="lineCov">      31250 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18924 </span><span class="lineCov">      31037 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18925 </span><span class="lineCov">      31250 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18926 </span><span class="lineCov">      31250 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18927 </span><span class="lineCov">      31250 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18928 </span><span class="lineCov">    1618736 :   &quot;(TARGET_DOUBLE_PUSH || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18929 </span><span class="lineCov">     481949 :    &amp;&amp; INTVAL (operands[0]) == -2*GET_MODE_SIZE (word_mode)</span>
<span class="lineNum">   18930 </span><span class="lineCov">    1592053 :    &amp;&amp; ix86_red_zone_size == 0&quot;</span>
<span class="lineNum">   18931 </span><span class="lineCov">        213 :   [(clobber (match_dup 1))</span>
<span class="lineNum">   18932 </span><span class="lineCov">      31037 :    (set (mem:W (pre_dec:P (reg:P SP_REG))) (match_dup 1))</span>
<span class="lineNum">   18933 </span><span class="lineCov">        213 :    (set (mem:W (pre_dec:P (reg:P SP_REG))) (match_dup 1))])</span>
<span class="lineNum">   18934 </span><span class="lineCov">      31250 : </span>
<span class="lineNum">   18935 </span><span class="lineCov">        213 : ;; Convert epilogue deallocator to pop.</span>
<span class="lineNum">   18936 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">   18937 </span><span class="lineCov">        213 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18938 </span><span class="lineCov">        213 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18939 </span><span class="lineCov">        213 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18940 </span><span class="lineNoCov">          0 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18941 </span><span class="lineCov">      31250 :               (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   18942 </span><span class="lineCov">      31250 :               (clobber (mem:BLK (scratch)))])]</span>
<span class="lineNum">   18943 </span><span class="lineCov">    1194530 :   &quot;(TARGET_SINGLE_POP || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18944 </span><span class="lineCov">    1258811 :    &amp;&amp; INTVAL (operands[0]) == GET_MODE_SIZE (word_mode)&quot;</span>
<span class="lineNum">   18945 </span><span class="lineCov">        213 :   [(parallel [(set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))</span>
<span class="lineNum">   18946 </span><span class="lineCov">        213 :               (clobber (mem:BLK (scratch)))])])</span>
<span class="lineNum">   18947 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   18948 </span><span class="lineNoCov">          0 : ;; Two pops case is tricky, since pop causes dependency</span>
<span class="lineNum">   18949 </span><span class="lineCov">      29517 : ;; on destination register.  We use two registers if available.</span>
<span class="lineNum">   18950 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18951 </span><span class="lineCov">      29517 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18952 </span><span class="lineCov">      29304 :    (match_scratch:W 2 &quot;r&quot;)</span>
<span class="lineNum">   18953 </span><span class="lineCov">      29517 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18954 </span><span class="lineCov">      29517 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18955 </span><span class="lineCov">      29517 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18956 </span><span class="lineCov">      29304 :               (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   18957 </span><span class="lineCov">      29516 :               (clobber (mem:BLK (scratch)))])]</span>
<span class="lineNum">   18958 </span><span class="lineCov">    1153119 :   &quot;(TARGET_DOUBLE_POP || optimize_insn_for_size_p ())</span>
<span class="lineNum">   18959 </span><span class="lineCov">    1251843 :    &amp;&amp; INTVAL (operands[0]) == 2*GET_MODE_SIZE (word_mode)&quot;</span>
<span class="lineNum">   18960 </span><span class="lineCov">          1 :   [(parallel [(set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))</span>
<span class="lineNum">   18961 </span><span class="lineCov">        214 :               (clobber (mem:BLK (scratch)))])</span>
<span class="lineNum">   18962 </span><span class="lineCov">        214 :    (set (match_dup 2) (mem:W (post_inc:P (reg:P SP_REG))))])</span>
<span class="lineNum">   18963 </span><span class="lineCov">        214 : </span>
<span class="lineNum">   18964 </span><span class="lineCov">          1 : (define_peephole2</span>
<span class="lineNum">   18965 </span><span class="lineCov">        214 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18966 </span><span class="lineCov">        214 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18967 </span><span class="lineCov">        214 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18968 </span><span class="lineNoCov">          0 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18969 </span><span class="lineCov">        214 :               (clobber (reg:CC FLAGS_REG))</span>
<span class="lineNum">   18970 </span><span class="lineCov">        213 :               (clobber (mem:BLK (scratch)))])]</span>
<span class="lineNum">   18971 </span><span class="lineCov">    1152425 :   &quot;optimize_insn_for_size_p ()</span>
<span class="lineNum">   18972 </span><span class="lineCov">     630390 :    &amp;&amp; INTVAL (operands[0]) == 2*GET_MODE_SIZE (word_mode)&quot;</span>
<span class="lineNum">   18973 </span><span class="lineCov">        214 :   [(parallel [(set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))</span>
<span class="lineNum">   18974 </span><span class="lineCov">        214 :               (clobber (mem:BLK (scratch)))])</span>
<span class="lineNum">   18975 </span><span class="lineCov">        214 :    (set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))])</span>
<span class="lineNum">   18976 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   18977 </span><span class="lineCov">        214 : ;; Convert esp additions to pop.</span>
<span class="lineNum">   18978 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   18979 </span><span class="lineCov">        214 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18980 </span><span class="lineCov">          1 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18981 </span><span class="lineCov">        214 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18982 </span><span class="lineCov">        214 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18983 </span><span class="lineCov">        214 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18984 </span><span class="lineCov">    3158063 :   &quot;INTVAL (operands[0]) == GET_MODE_SIZE (word_mode)&quot;</span>
<span class="lineNum">   18985 </span><span class="lineCov">        213 :   [(set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))])</span>
<span class="lineNum">   18986 </span><span class="lineCov">        214 : </span>
<span class="lineNum">   18987 </span><span class="lineCov">        214 : ;; Two pops case is tricky, since pop causes dependency</span>
<span class="lineNum">   18988 </span><span class="lineCov">          1 : ;; on destination register.  We use two registers if available.</span>
<span class="lineNum">   18989 </span><span class="lineCov">        214 : (define_peephole2</span>
<span class="lineNum">   18990 </span><span class="lineCov">        214 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   18991 </span><span class="lineCov">        214 :    (match_scratch:W 2 &quot;r&quot;)</span>
<span class="lineNum">   18992 </span><span class="lineCov">          1 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   18993 </span><span class="lineCov">        214 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   18994 </span><span class="lineCov">        214 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   18995 </span><span class="lineCov">        214 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   18996 </span><span class="lineCov">    3105552 :   &quot;INTVAL (operands[0]) == 2*GET_MODE_SIZE (word_mode)&quot;</span>
<span class="lineNum">   18997 </span><span class="lineCov">        214 :   [(set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))</span>
<span class="lineNum">   18998 </span><span class="lineCov">        213 :    (set (match_dup 2) (mem:W (post_inc:P (reg:P SP_REG))))])</span>
<span class="lineNum">   18999 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   19000 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">   19001 </span><span class="lineCov">        214 :   [(match_scratch:W 1 &quot;r&quot;)</span>
<span class="lineNum">   19002 </span><span class="lineCov">        214 :    (parallel [(set (reg:P SP_REG)</span>
<span class="lineNum">   19003 </span><span class="lineCov">        214 :                    (plus:P (reg:P SP_REG)</span>
<span class="lineNum">   19004 </span><span class="lineNoCov">          0 :                            (match_operand:P 0 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   19005 </span><span class="lineCov">      20149 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   19006 </span><span class="lineCov">    1457789 :   &quot;optimize_insn_for_size_p ()</span>
<span class="lineNum">   19007 </span><span class="lineCov">     993216 :    &amp;&amp; INTVAL (operands[0]) == 2*GET_MODE_SIZE (word_mode)&quot;</span>
<span class="lineNum">   19008 </span><span class="lineCov">       7702 :   [(set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))</span>
<span class="lineNum">   19009 </span><span class="lineCov">        213 :    (set (match_dup 1) (mem:W (post_inc:P (reg:P SP_REG))))])</span>
<span class="lineNum">   19010 </span><span class="lineCov">      15447 : </span>
<span class="lineNum">   19011 </span><span class="lineCov">       7915 : ;; Convert compares with 1 to shorter inc/dec operations when CF is not</span>
<span class="lineNum">   19012 </span><span class="lineCov">      15234 : ;; required and register dies.  Similarly for 128 to -128.</span>
<span class="lineNum">   19013 </span><span class="lineCov">      15447 : (define_peephole2</span>
<span class="lineNum">   19014 </span><span class="lineCov">      15447 :   [(set (match_operand 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   19015 </span><span class="lineCov">       7915 :         (match_operator 1 &quot;compare_operator&quot;</span>
<span class="lineNum">   19016 </span><span class="lineNoCov">          0 :           [(match_operand 2 &quot;register_operand&quot;)</span>
<span class="lineNum">   19017 </span><span class="lineCov">      15447 :            (match_operand 3 &quot;const_int_operand&quot;)]))]</span>
<span class="lineNum">   19018 </span><span class="lineCov">    1264027 :   &quot;(((!TARGET_FUSE_CMP_AND_BRANCH || optimize_insn_for_size_p ())</span>
<span class="lineNum">   19019 </span><span class="lineCov">     120723 :      &amp;&amp; incdec_operand (operands[3], GET_MODE (operands[3])))</span>
<span class="lineNum">   19020 </span><span class="lineCov">    1268455 :     || (!TARGET_FUSE_CMP_AND_BRANCH</span>
<span class="lineNum">   19021 </span><span class="lineCov">      16953 :         &amp;&amp; INTVAL (operands[3]) == 128))</span>
<span class="lineNum">   19022 </span><span class="lineCov">      26051 :    &amp;&amp; ix86_match_ccmode (insn, CCGCmode)</span>
<span class="lineNum">   19023 </span><span class="lineCov">      25228 :    &amp;&amp; peep2_reg_dead_p (1, operands[2])&quot;</span>
<span class="lineNum">   19024 </span><span class="lineCov">    1271464 :   [(parallel [(set (match_dup 0)</span>
<span class="lineNum">   19025 </span><span class="lineCov">      23031 :                    (match_op_dup 1 [(match_dup 2) (match_dup 3)]))</span>
<span class="lineNum">   19026 </span><span class="lineCov">      15499 :               (clobber (match_dup 2))])])</span>
<span class="lineNum">   19027 </span><span class="lineCov">       7745 : </span>
<span class="lineNum">   19028 </span><span class="lineCov">      77219 : ;; Convert imul by three, five and nine into lea</span>
<span class="lineNum">   19029 </span><span class="lineCov">      69900 : (define_peephole2</span>
<span class="lineNum">   19030 </span><span class="lineCov">       7745 :   [(parallel</span>
<span class="lineNum">   19031 </span><span class="lineCov">      69900 :     [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19032 </span><span class="lineCov">      69687 :           (mult:SWI48 (match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19033 </span><span class="lineCov">      69900 :                       (match_operand:SWI48 2 &quot;const359_operand&quot;)))</span>
<span class="lineNum">   19034 </span><span class="lineCov">      77432 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   19035 </span><span class="lineCov">      77432 :   &quot;!TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   19036 </span><span class="lineNoCov">          0 :    || &lt;MODE&gt;mode == SImode</span>
<span class="lineNum">   19037 </span><span class="lineCov">        762 :    || optimize_function_for_size_p (cfun)&quot;</span>
<span class="lineNum">   19038 </span><span class="lineCov">      25055 :   [(set (match_dup 0)</span>
<span class="lineNum">   19039 </span><span class="lineCov">      23054 :         (plus:SWI48 (mult:SWI48 (match_dup 1) (match_dup 2))</span>
<span class="lineNum">   19040 </span><span class="lineCov">      30109 :                     (match_dup 1)))]</span>
<span class="lineNum">   19041 </span><span class="lineCov">        213 :   &quot;operands[2] = GEN_INT (INTVAL (operands[2]) - 1);&quot;)</span>
<span class="lineNum">   19042 </span><span class="lineCov">        213 : </span>
<span class="lineNum">   19043 </span><span class="lineCov">        213 : (define_peephole2</span>
<span class="lineNum">   19044 </span><span class="lineNoCov">          0 :   [(parallel</span>
<span class="lineNum">   19045 </span><span class="lineCov">        213 :     [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19046 </span><span class="lineCov">       8187 :           (mult:SWI48 (match_operand:SWI48 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   19047 </span><span class="lineCov">        213 :                       (match_operand:SWI48 2 &quot;const359_operand&quot;)))</span>
<span class="lineNum">   19048 </span><span class="lineCov">       7974 :      (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   19049 </span><span class="lineCov">       8332 :   &quot;optimize_insn_for_speed_p ()</span>
<span class="lineNum">   19050 </span><span class="lineCov">       8187 :    &amp;&amp; (!TARGET_PARTIAL_REG_STALL || &lt;MODE&gt;mode == SImode)&quot;</span>
<span class="lineNum">   19051 </span><span class="lineCov">        213 :   [(set (match_dup 0) (match_dup 1))</span>
<span class="lineNum">   19052 </span><span class="lineCov">       8041 :    (set (match_dup 0)</span>
<span class="lineNum">   19053 </span><span class="lineCov">       8254 :         (plus:SWI48 (mult:SWI48 (match_dup 0) (match_dup 2))</span>
<span class="lineNum">   19054 </span><span class="lineCov">        280 :                     (match_dup 0)))]</span>
<span class="lineNum">   19055 </span><span class="lineCov">       8187 :   &quot;operands[2] = GEN_INT (INTVAL (operands[2]) - 1);&quot;)</span>
<span class="lineNum">   19056 </span><span class="lineCov">       8187 : </span>
<span class="lineNum">   19057 </span><span class="lineCov">       7974 : ;; imul $32bit_imm, mem, reg is vector decoded, while</span>
<span class="lineNum">   19058 </span><span class="lineCov">      46779 : ;; imul $32bit_imm, reg, reg is direct decoded.</span>
<span class="lineNum">   19059 </span><span class="lineCov">       9156 : (define_peephole2</span>
<span class="lineNum">   19060 </span><span class="lineCov">      38816 :   [(match_scratch:SWI48 3 &quot;r&quot;)</span>
<span class="lineNum">   19061 </span><span class="lineCov">       7974 :    (parallel [(set (match_operand:SWI48 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19062 </span><span class="lineCov">       7974 :                    (mult:SWI48 (match_operand:SWI48 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   19063 </span><span class="lineCov">       7974 :                                (match_operand:SWI48 2 &quot;immediate_operand&quot;)))</span>
<span class="lineNum">   19064 </span><span class="lineCov">       7974 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   19065 </span><span class="lineCov">       1826 :   &quot;TARGET_SLOW_IMUL_IMM32_MEM &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">   19066 </span><span class="lineNoCov">          0 :    &amp;&amp; !satisfies_constraint_K (operands[2])&quot;</span>
<span class="lineNum">   19067 </span><span class="lineCov">        305 :   [(set (match_dup 3) (match_dup 1))</span>
<span class="lineNum">   19068 </span><span class="lineCov">        610 :    (parallel [(set (match_dup 0) (mult:SWI48 (match_dup 3) (match_dup 2)))</span>
<span class="lineNum">   19069 </span><span class="lineCov">        305 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   19070 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19071 </span><span class="lineCov">        610 : (define_peephole2</span>
<span class="lineNum">   19072 </span><span class="lineCov">        305 :   [(match_scratch:SI 3 &quot;r&quot;)</span>
<span class="lineNum">   19073 </span><span class="lineCov">      38805 :    (parallel [(set (match_operand:DI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19074 </span><span class="lineCov">      38808 :                    (zero_extend:DI</span>
<span class="lineNum">   19075 </span><span class="lineCov">      38805 :                      (mult:SI (match_operand:SI 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   19076 </span><span class="lineCov">       7974 :                               (match_operand:SI 2 &quot;immediate_operand&quot;))))</span>
<span class="lineNum">   19077 </span><span class="lineCov">       7974 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   19078 </span><span class="lineCov">       8282 :   &quot;TARGET_64BIT</span>
<span class="lineNum">   19079 </span><span class="lineCov">        308 :    &amp;&amp; TARGET_SLOW_IMUL_IMM32_MEM &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">   19080 </span><span class="lineCov">        308 :    &amp;&amp; !satisfies_constraint_K (operands[2])&quot;</span>
<span class="lineNum">   19081 </span><span class="lineCov">        308 :   [(set (match_dup 3) (match_dup 1))</span>
<span class="lineNum">   19082 </span><span class="lineCov">        308 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">   19083 </span><span class="lineCov">        308 :                    (zero_extend:DI (mult:SI (match_dup 3) (match_dup 2))))</span>
<span class="lineNum">   19084 </span><span class="lineCov">          3 :               (clobber (reg:CC FLAGS_REG))])])</span>
<span class="lineNum">   19085 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19086 </span><span class="lineCov">          3 : ;; imul $8/16bit_imm, regmem, reg is vector decoded.</span>
<span class="lineNum">   19087 </span><span class="lineCov">        629 : ;; Convert it into imul reg, reg</span>
<span class="lineNum">   19088 </span><span class="lineCov">        629 : ;; It would be better to force assembler to encode instruction using long</span>
<span class="lineNum">   19089 </span><span class="lineCov">        629 : ;; immediate, but there is apparently no way to do so.</span>
<span class="lineNum">   19090 </span><span class="lineCov">        629 : (define_peephole2</span>
<span class="lineNum">   19091 </span><span class="lineCov">   28069798 :   [(parallel [(set (match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19092 </span><span class="lineNoCov">          0 :                    (mult:SWI248</span>
<span class="lineNum">   19093 </span><span class="lineCov">        324 :                     (match_operand:SWI248 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   19094 </span><span class="lineNoCov">          0 :                     (match_operand:SWI248 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   19095 </span><span class="lineCov">   28120060 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   19096 </span><span class="lineCov">   28069169 :    (match_scratch:SWI248 3 &quot;r&quot;)]</span>
<span class="lineNum">   19097 </span><span class="lineCov">      23473 :   &quot;TARGET_SLOW_IMUL_IMM8 &amp;&amp; optimize_insn_for_speed_p ()</span>
<span class="lineNum">   19098 </span><span class="lineCov">        325 :    &amp;&amp; satisfies_constraint_K (operands[2])&quot;</span>
<span class="lineNum">   19099 </span><span class="lineCov">      41561 :   [(set (match_dup 3) (match_dup 2))</span>
<span class="lineNum">   19100 </span><span class="lineCov">   28069601 :    (parallel [(set (match_dup 0) (mult:SWI248 (match_dup 0) (match_dup 3)))</span>
<span class="lineNum">   19101 </span><span class="lineCov">   28069223 :               (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   19102 </span><span class="lineCov">        648 : {</span>
<span class="lineNum">   19103 </span><span class="lineCov">    5980191 :   if (!rtx_equal_p (operands[0], operands[1]))</span>
<span class="lineNum">   19104 </span><span class="lineCov">      74791 :     emit_move_insn (operands[0], operands[1]);</span>
<span class="lineNum">   19105 </span><span class="lineCov">      75039 : })</span>
<span class="lineNum">   19106 </span><span class="lineCov">    5905508 : </span>
<span class="lineNum">   19107 </span><span class="lineCov">      74683 : ;; After splitting up read-modify operations, array accesses with memory</span>
<span class="lineNum">   19108 </span><span class="lineCov">     131047 : ;; operands might end up in form:</span>
<span class="lineNum">   19109 </span><span class="lineCov">        898 : ;;  sall    $2, %eax</span>
<span class="lineNum">   19110 </span><span class="lineCov">        898 : ;;  movl    4(%esp), %edx</span>
<span class="lineNum">   19111 </span><span class="lineCov">    6034937 : ;;  addl    %edx, %eax</span>
<span class="lineNum">   19112 </span><span class="lineCov">     129429 : ;; instead of pre-splitting:</span>
<span class="lineNum">   19113 </span><span class="lineCov">    5905864 : ;;  sall    $2, %eax</span>
<span class="lineNum">   19114 </span><span class="lineCov">    5905508 : ;;  addl    4(%esp), %eax</span>
<span class="lineNum">   19115 </span><span class="lineCov">     129046 : ;; Turn it into:</span>
<span class="lineNum">   19116 </span><span class="lineCov">     128744 : ;;  movl    4(%esp), %edx</span>
<span class="lineNum">   19117 </span><span class="lineCov">        302 : ;;  leal    (%edx,%eax,4), %eax</span>
<span class="lineNum">   19118 </span><span class="lineCov">    5654889 : </span>
<span class="lineNum">   19119 </span><span class="lineCov">    5654943 : (define_peephole2</span>
<span class="lineNum">   19120 </span><span class="lineCov">    5654943 :   [(match_scratch:W 5 &quot;r&quot;)</span>
<span class="lineNum">   19121 </span><span class="lineCov">    5526251 :    (parallel [(set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19122 </span><span class="lineCov">     112368 :                    (ashift (match_operand 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19123 </span><span class="lineCov">     112368 :                            (match_operand 2 &quot;const_int_operand&quot;)))</span>
<span class="lineNum">   19124 </span><span class="lineCov">      42124 :                (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">   19125 </span><span class="lineCov">    7246667 :    (parallel [(set (match_operand 3 &quot;register_operand&quot;)</span>
<span class="lineNum">   19126 </span><span class="lineCov">    7246613 :                    (plus (match_dup 0)</span>
<span class="lineNum">   19127 </span><span class="lineCov">    7288599 :                          (match_operand 4 &quot;x86_64_general_operand&quot;)))</span>
<span class="lineNum">   19128 </span><span class="lineNoCov">          0 :                    (clobber (reg:CC FLAGS_REG))])]</span>
<span class="lineNum">   19129 </span><span class="lineCov">      12465 :   &quot;IN_RANGE (INTVAL (operands[2]), 1, 3)</span>
<span class="lineNum">   19130 </span><span class="lineCov">      42397 :    /* Validate MODE for lea.  */</span>
<span class="lineNum">   19131 </span><span class="lineCov">        688 :    &amp;&amp; ((!TARGET_PARTIAL_REG_STALL</span>
<span class="lineNum">   19132 </span><span class="lineCov">      31517 :         &amp;&amp; (GET_MODE (operands[0]) == QImode</span>
<span class="lineNum">   19133 </span><span class="lineCov">      20012 :             || GET_MODE (operands[0]) == HImode))</span>
<span class="lineNum">   19134 </span><span class="lineCov">       1181 :        || GET_MODE (operands[0]) == SImode</span>
<span class="lineNum">   19135 </span><span class="lineCov">        431 :        || (TARGET_64BIT &amp;&amp; GET_MODE (operands[0]) == DImode))</span>
<span class="lineNum">   19136 </span><span class="lineCov">       8339 :    &amp;&amp; (rtx_equal_p (operands[0], operands[3])</span>
<span class="lineNum">   19137 </span><span class="lineCov">      18920 :        || peep2_reg_dead_p (2, operands[0]))</span>
<span class="lineNum">   19138 </span><span class="lineCov">       6053 :    /* We reorder load and the shift.  */</span>
<span class="lineNum">   19139 </span><span class="lineCov">        686 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[4])&quot;</span>
<span class="lineNum">   19140 </span><span class="lineCov">       5966 :   [(set (match_dup 5) (match_dup 4))</span>
<span class="lineNum">   19141 </span><span class="lineCov">      24495 :    (set (match_dup 0) (match_dup 1))]</span>
<span class="lineNum">   19142 </span><span class="lineCov">        141 : {</span>
<span class="lineNum">   19143 </span><span class="lineCov">      18529 :   machine_mode op1mode = GET_MODE (operands[1]);</span>
<span class="lineNum">   19144 </span><span class="lineCov">      18442 :   machine_mode mode = op1mode == DImode ? DImode : SImode;</span>
<span class="lineNum">   19145 </span><span class="lineCov">        141 :   int scale = 1 &lt;&lt; INTVAL (operands[2]);</span>
<span class="lineNum">   19146 </span><span class="lineCov">      12334 :   rtx index = gen_lowpart (word_mode, operands[1]);</span>
<span class="lineNum">   19147 </span><span class="lineCov">        141 :   rtx base = gen_lowpart (word_mode, operands[5]);</span>
<span class="lineNum">   19148 </span><span class="lineNoCov">          0 :   rtx dest = gen_lowpart (mode, operands[3]);</span>
<span class="lineNum">   19149 </span><span class="lineCov">        141 : </span>
<span class="lineNum">   19150 </span><span class="lineNoCov">          0 :   operands[1] = gen_rtx_PLUS (word_mode, base,</span>
<span class="lineNum">   19151 </span><span class="lineCov">         54 :                               gen_rtx_MULT (word_mode, index, GEN_INT (scale)));</span>
<span class="lineNum">   19152 </span><span class="lineNoCov">          0 :   if (mode != word_mode)</span>
<span class="lineNum">   19153 </span><span class="lineNoCov">          0 :     operands[1] = gen_rtx_SUBREG (mode, operands[1], 0);</span>
<span class="lineNum">   19154 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19155 </span><span class="lineNoCov">          0 :   operands[5] = base;</span>
<span class="lineNum">   19156 </span><span class="lineNoCov">          0 :   if (op1mode != word_mode)</span>
<span class="lineNum">   19157 </span><span class="lineNoCov">          0 :     operands[5] = gen_lowpart (op1mode, operands[5]);</span>
<span class="lineNum">   19158 </span><span class="lineCov">         30 : </span>
<span class="lineNum">   19159 </span><span class="lineNoCov">          0 :   operands[0] = dest;</span>
<span class="lineNum">   19160 </span><span class="lineCov">         30 : })</span>
<span class="lineNum">   19161 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19162 </span><span class="lineCov">         60 : ;; We used to use &quot;int $5&quot;, in honor of #BR which maps to interrupt vector 5.</span>
<span class="lineNum">   19163 </span><span class="lineCov">         30 : ;; That, however, is usually mapped by the OS to SIGSEGV, which is often</span>
<span class="lineNum">   19164 </span><span class="lineNoCov">          0 : ;; caught for use by garbage collectors and the like.  Using an insn that</span>
<span class="lineNum">   19165 </span><span class="lineNoCov">          0 : ;; maps to SIGILL makes it more likely the program will rightfully die.</span>
<span class="lineNum">   19166 </span><span class="lineCov">         13 : ;; Keeping with tradition, &quot;6&quot; is in honor of #UD.</span>
<span class="lineNum">   19167 </span><span class="lineNoCov">          0 : (define_insn &quot;trap&quot;</span>
<span class="lineNum">   19168 </span><span class="lineNoCov">          0 :   [(trap_if (const_int 1) (const_int 6))]</span>
<span class="lineNum">   19169 </span><span class="lineCov">         43 :   &quot;&quot;</span>
<span class="lineNum">   19170 </span><span class="lineCov">      18713 : {</span>
<span class="lineNum">   19171 </span><span class="lineCov">         43 : #ifdef HAVE_AS_IX86_UD2</span>
<span class="lineNum">   19172 </span><span class="lineCov">      18756 :   return &quot;ud2&quot;;</span>
<span class="lineNum">   19173 </span><span class="lineCov">         43 : #else</span>
<span class="lineNum">   19174 </span><span class="lineNoCov">          0 :   return ASM_SHORT &quot;0x0b0f&quot;;</span>
<span class="lineNum">   19175 </span><span class="lineCov">         13 : #endif</span>
<span class="lineNum">   19176 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   19177 </span><span class="lineCov">         13 :   [(set_attr &quot;length&quot; &quot;2&quot;)])</span>
<a name="19178"><span class="lineNum">   19178 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">   19179 </span><span class="lineCov">         30 : (define_insn &quot;ud2&quot;</span>
<span class="lineNum">   19180 </span><span class="lineCov">         60 :   [(unspec_volatile [(const_int 0)] UNSPECV_UD2)]</span>
<span class="lineNum">   19181 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">   19182 </span><span class="lineCov">         30 : {</span>
<span class="lineNum">   19183 </span><span class="lineNoCov">          0 : #ifdef HAVE_AS_IX86_UD2</span>
<span class="lineNum">   19184 </span><span class="lineCov">         30 :   return &quot;ud2&quot;;</span>
<span class="lineNum">   19185 </span><span class="lineNoCov">          0 : #else</span>
<span class="lineNum">   19186 </span><span class="lineCov">         30 :   return ASM_SHORT &quot;0x0b0f&quot;;</span>
<span class="lineNum">   19187 </span><span class="lineCov">         30 : #endif</span>
<span class="lineNum">   19188 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   19189 </span><span class="lineNoCov">          0 :   [(set_attr &quot;length&quot; &quot;2&quot;)])</span>
<a name="19190"><span class="lineNum">   19190 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">   19191 </span><span class="lineCov">         41 : (define_expand &quot;prefetch&quot;</span>
<span class="lineNum">   19192 </span><span class="lineCov">       1908 :   [(prefetch (match_operand 0 &quot;address_operand&quot;)</span>
<span class="lineNum">   19193 </span><span class="lineCov">         82 :              (match_operand:SI 1 &quot;const_int_operand&quot;)</span>
<span class="lineNum">   19194 </span><span class="lineCov">         99 :              (match_operand:SI 2 &quot;const_int_operand&quot;))]</span>
<span class="lineNum">   19195 </span><span class="lineCov">       1959 :   &quot;TARGET_3DNOW || TARGET_PREFETCH_SSE || TARGET_PRFCHW || TARGET_PREFETCHWT1&quot;</span>
<span class="lineNum">   19196 </span><span class="lineNoCov">          0 : {</span>
<a name="19197"><span class="lineNum">   19197 </span><span class="lineCov">        135 :   bool write = INTVAL (operands[1]) != 0;</span></a>
<span class="lineNum">   19198 </span><span class="lineCov">         41 :   int locality = INTVAL (operands[2]);</span>
<span class="lineNum">   19199 </span><span class="lineCov">         53 : </span>
<span class="lineNum">   19200 </span><span class="lineNoCov">          0 :   gcc_assert (IN_RANGE (locality, 0, 3));</span>
<span class="lineNum">   19201 </span><span class="lineCov">         53 : </span>
<a name="19202"><span class="lineNum">   19202 </span><span class="lineCov">         53 :   /* Use 3dNOW prefetch in case we are asking for write prefetch not</span></a>
<span class="lineNum">   19203 </span><span class="lineCov">         17 :      supported by SSE counterpart (non-SSE2 athlon machines) or the</span>
<span class="lineNum">   19204 </span><span class="lineCov">     107993 :      SSE prefetch is not available (K6 machines).  Otherwise use SSE</span>
<span class="lineNum">   19205 </span><span class="lineCov">         17 :      prefetch as it allows specifying of locality.  */</span>
<span class="lineNum">   19206 </span><span class="lineCov">     107993 : </span>
<span class="lineNum">   19207 </span><span class="lineNoCov">          0 :   if (write)</span>
<span class="lineNum">   19208 </span><span class="lineCov">     107998 :     {</span>
<span class="lineNum">   19209 </span><span class="lineCov">     107957 :       if (TARGET_PREFETCHWT1)</span>
<span class="lineNum">   19210 </span><span class="lineCov">     107998 :         operands[2] = GEN_INT (MAX (locality, 2)); </span>
<a name="19211"><span class="lineNum">   19211 </span><span class="lineCov">         41 :       else if (TARGET_PRFCHW)</span></a>
<span class="lineNum">   19212 </span><span class="lineCov">    1621251 :         operands[2] = GEN_INT (3);</span>
<span class="lineNum">   19213 </span><span class="lineCov">        116 :       else if (TARGET_3DNOW &amp;&amp; !TARGET_SSE2)</span>
<span class="lineNum">   19214 </span><span class="lineCov">        101 :         operands[2] = GEN_INT (3);</span>
<span class="lineNum">   19215 </span><span class="lineCov">        135 :       else if (TARGET_PREFETCH_SSE)</span>
<span class="lineNum">   19216 </span><span class="lineCov">     756748 :         operands[1] = const0_rtx;</span>
<span class="lineNum">   19217 </span><span class="lineCov">     756707 :       else</span>
<span class="lineNum">   19218 </span><span class="lineCov">         41 :         {</span>
<span class="lineNum">   19219 </span><span class="lineNoCov">          0 :           gcc_assert (TARGET_3DNOW);</span>
<span class="lineNum">   19220 </span><span class="lineNoCov">          0 :           operands[2] = GEN_INT (3);</span>
<span class="lineNum">   19221 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   19222 </span><span class="lineCov">     756647 :     }</span>
<span class="lineNum">   19223 </span><span class="lineCov">     756707 :   else</span>
<span class="lineNum">   19224 </span><span class="lineCov">         41 :     {</span>
<span class="lineNum">   19225 </span><span class="lineCov">         41 :       if (TARGET_PREFETCH_SSE)</span>
<span class="lineNum">   19226 </span><span class="lineCov">         24 :         ;</span>
<span class="lineNum">   19227 </span><span class="lineCov">         24 :       else</span>
<span class="lineNum">   19228 </span><span class="lineCov">         24 :         {</span>
<span class="lineNum">   19229 </span><span class="lineCov">         24 :           gcc_assert (TARGET_3DNOW);</span>
<span class="lineNum">   19230 </span><span class="lineCov">         24 :           operands[2] = GEN_INT (3);</span>
<a name="19231"><span class="lineNum">   19231 </span><span class="lineCov">      15666 :         }</span></a>
<span class="lineNum">   19232 </span><span class="lineCov">     756756 :     }</span>
<span class="lineNum">   19233 </span><span class="lineCov">     832805 : })</span>
<span class="lineNum">   19234 </span><span class="lineCov">        190 : </span>
<span class="lineNum">   19235 </span><span class="lineCov">     832591 : (define_insn &quot;*prefetch_sse&quot;</span>
<span class="lineNum">   19236 </span><span class="lineCov">     756837 :   [(prefetch (match_operand 0 &quot;address_operand&quot; &quot;p&quot;)</span>
<a name="19237"><span class="lineNum">   19237 </span><span class="lineCov">         22 :              (const_int 0)</span></a>
<span class="lineNum">   19238 </span><span class="lineCov">     761861 :              (match_operand:SI 1 &quot;const_int_operand&quot;))]</span>
<span class="lineNum">   19239 </span><span class="lineCov">     116595 :   &quot;TARGET_PREFETCH_SSE&quot;</span>
<span class="lineNum">   19240 </span><span class="lineCov">       1872 : {</span>
<span class="lineNum">   19241 </span><span class="lineCov">     115831 :   static const char * const patterns[4] = {</span>
<span class="lineNum">   19242 </span><span class="lineCov">     114034 :    &quot;prefetchnta\t%a0&quot;, &quot;prefetcht2\t%a0&quot;, &quot;prefetcht1\t%a0&quot;, &quot;prefetcht0\t%a0&quot;</span>
<span class="lineNum">   19243 </span><span class="lineCov">     119266 :   };</span>
<span class="lineNum">   19244 </span><span class="lineCov">     119271 : </span>
<span class="lineNum">   19245 </span><span class="lineCov">     116044 :   int locality = INTVAL (operands[1]);</span>
<span class="lineNum">   19246 </span><span class="lineCov">       2058 :   gcc_assert (IN_RANGE (locality, 0, 3));</span>
<span class="lineNum">   19247 </span><span class="lineCov">     114154 : </span>
<span class="lineNum">   19248 </span><span class="lineCov">       1932 :   return patterns[locality];</span>
<span class="lineNum">   19249 </span><span class="lineCov">         34 : }</span>
<span class="lineNum">   19250 </span><span class="lineCov">         34 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<a name="19251"><span class="lineNum">   19251 </span><span class="lineCov">      16196 :    (set_attr &quot;atom_sse_attr&quot; &quot;prefetch&quot;)</span></a>
<a name="19252"><span class="lineNum">   19252 </span><span class="lineCov">         34 :    (set (attr &quot;length_address&quot;)</span></a>
<span class="lineNum">   19253 </span><span class="lineCov">      16303 :         (symbol_ref &quot;memory_address_length (operands[0], false)&quot;))</span>
<span class="lineNum">   19254 </span><span class="lineCov">      16196 :    (set_attr &quot;memory&quot; &quot;none&quot;)])</span>
<span class="lineNum">   19255 </span><span class="lineCov">      16196 : </span>
<span class="lineNum">   19256 </span><span class="lineCov">      11022 : (define_insn &quot;*prefetch_3dnow&quot;</span>
<span class="lineNum">   19257 </span><span class="lineCov">       5481 :   [(prefetch (match_operand 0 &quot;address_operand&quot; &quot;p&quot;)</span>
<span class="lineNum">   19258 </span><span class="lineCov">      11204 :              (match_operand:SI 1 &quot;const_int_operand&quot; &quot;n&quot;)</span>
<span class="lineNum">   19259 </span><span class="lineCov">      11295 :              (const_int 3))]</span>
<span class="lineNum">   19260 </span><span class="lineCov">      11226 :   &quot;TARGET_3DNOW || TARGET_PRFCHW || TARGET_PREFETCHWT1&quot;</span>
<span class="lineNum">   19261 </span><span class="lineCov">      11311 : {</span>
<span class="lineNum">   19262 </span><span class="lineCov">      11311 :   if (INTVAL (operands[1]) == 0)</span>
<span class="lineNum">   19263 </span><span class="lineCov">      11204 :     return &quot;prefetch\t%a0&quot;;</span>
<span class="lineNum">   19264 </span><span class="lineCov">        644 :   else</span>
<span class="lineNum">   19265 </span><span class="lineCov">        660 :     return &quot;prefetchw\t%a0&quot;;</span>
<span class="lineNum">   19266 </span><span class="lineCov">        238 : }</span>
<span class="lineNum">   19267 </span><span class="lineCov">        644 :   [(set_attr &quot;type&quot; &quot;mmx&quot;)</span>
<a name="19268"><span class="lineNum">   19268 </span><span class="lineCov">        735 :    (set (attr &quot;length_address&quot;)</span></a>
<span class="lineNum">   19269 </span><span class="lineCov">        367 :         (symbol_ref &quot;memory_address_length (operands[0], false)&quot;))</span>
<span class="lineNum">   19270 </span><span class="lineCov">      12030 :    (set_attr &quot;memory&quot; &quot;none&quot;)])</span>
<span class="lineNum">   19271 </span><span class="lineCov">      11692 : </span>
<a name="19272"><span class="lineNum">   19272 </span><span class="lineCov">      11692 : (define_insn &quot;*prefetch_prefetchwt1&quot;</span></a>
<span class="lineNum">   19273 </span><span class="lineCov">        644 :   [(prefetch (match_operand 0 &quot;address_operand&quot; &quot;p&quot;)</span>
<span class="lineNum">   19274 </span><span class="lineCov">      12644 :              (const_int 1)</span>
<span class="lineNum">   19275 </span><span class="lineCov">        216 :              (const_int 2))]</span>
<span class="lineNum">   19276 </span><span class="lineCov">      12433 :   &quot;TARGET_PREFETCHWT1&quot;</span>
<span class="lineNum">   19277 </span><span class="lineCov">      11416 :   &quot;prefetchwt1\t%a0&quot;;</span>
<span class="lineNum">   19278 </span><span class="lineCov">      11476 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   19279 </span><span class="lineCov">      11416 :    (set (attr &quot;length_address&quot;)</span>
<span class="lineNum">   19280 </span><span class="lineCov">        644 :         (symbol_ref &quot;memory_address_length (operands[0], false)&quot;))</span>
<span class="lineNum">   19281 </span><span class="lineCov">      11440 :    (set_attr &quot;memory&quot; &quot;none&quot;)])</span>
<span class="lineNum">   19282 </span><span class="lineCov">      11440 : </span>
<span class="lineNum">   19283 </span><span class="lineCov">      11462 : (define_expand &quot;stack_protect_set&quot;</span>
<span class="lineNum">   19284 </span><span class="lineCov">      11462 :   [(match_operand 0 &quot;memory_operand&quot;)</span>
<a name="19285"><span class="lineNum">   19285 </span><span class="lineCov">      11012 :    (match_operand 1 &quot;memory_operand&quot;)]</span></a>
<span class="lineNum">   19286 </span><span class="lineCov">      12144 :   &quot;TARGET_SSP_TLS_GUARD&quot;</span>
<span class="lineNum">   19287 </span><span class="lineCov">         46 : {</span>
<a name="19288"><span class="lineNum">   19288 </span><span class="lineCov">        474 :   rtx (*insn)(rtx, rtx);</span></a>
<span class="lineNum">   19289 </span><span class="lineCov">        360 : </span>
<span class="lineNum">   19290 </span><span class="lineCov">        704 :   insn = (TARGET_LP64</span>
<span class="lineNum">   19291 </span><span class="lineCov">        220 :           ? gen_stack_protect_set_di</span>
<span class="lineNum">   19292 </span><span class="lineCov">        484 :           : gen_stack_protect_set_si);</span>
<span class="lineNum">   19293 </span><span class="lineCov">      11692 : </span>
<span class="lineNum">   19294 </span><span class="lineCov">      11372 :   emit_insn (insn (operands[0], operands[1]));</span>
<span class="lineNum">   19295 </span><span class="lineCov">      10988 :   DONE;</span>
<span class="lineNum">   19296 </span><span class="lineCov">        360 : })</span>
<span class="lineNum">   19297 </span><span class="lineCov">       2234 : </span>
<span class="lineNum">   19298 </span><span class="lineCov">        431 : (define_insn &quot;stack_protect_set_&lt;mode&gt;&quot;</span>
<span class="lineNum">   19299 </span><span class="lineCov">        431 :   [(set (match_operand:PTR 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19300 </span><span class="lineCov">        360 :         (unspec:PTR [(match_operand:PTR 1 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19301 </span><span class="lineNoCov">          0 :                     UNSPEC_SP_SET))</span>
<a name="19302"><span class="lineNum">   19302 </span><span class="lineCov">        360 :    (set (match_scratch:PTR 2 &quot;=&amp;r&quot;) (const_int 0))</span></a>
<span class="lineNum">   19303 </span><span class="lineCov">        471 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">   19304 </span><span class="lineCov">       1002 :   &quot;TARGET_SSP_TLS_GUARD&quot;</span>
<span class="lineNum">   19305 </span><span class="lineCov">        360 :   &quot;mov{&lt;imodesuffix&gt;}\t{%1, %2|%2, %1}\;mov{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}\;xor{l}\t%k2, %k2&quot;</span>
<span class="lineNum">   19306 </span><span class="lineCov">        536 :   [(set_attr &quot;type&quot; &quot;multi&quot;)])</span>
<span class="lineNum">   19307 </span><span class="lineCov">      14851 : </span>
<span class="lineNum">   19308 </span><span class="lineCov">        360 : (define_expand &quot;stack_protect_test&quot;</span>
<span class="lineNum">   19309 </span><span class="lineCov">      14715 :   [(match_operand 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">   19310 </span><span class="lineCov">      14715 :    (match_operand 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">   19311 </span><span class="lineCov">        360 :    (match_operand 2)]</span>
<span class="lineNum">   19312 </span><span class="lineCov">      15075 :   &quot;TARGET_SSP_TLS_GUARD&quot;</span>
<span class="lineNum">   19313 </span><span class="lineCov">      15075 : {</span>
<span class="lineNum">   19314 </span><span class="lineCov">      15091 :   rtx flags = gen_rtx_REG (CCZmode, FLAGS_REG);</span>
<span class="lineNum">   19315 </span><span class="lineCov">        720 : </span>
<span class="lineNum">   19316 </span><span class="lineCov">        360 :   rtx (*insn)(rtx, rtx, rtx);</span>
<span class="lineNum">   19317 </span><span class="lineCov">        728 : </span>
<span class="lineNum">   19318 </span><span class="lineCov">        728 :   insn = (TARGET_LP64</span>
<span class="lineNum">   19319 </span><span class="lineCov">        728 :           ? gen_stack_protect_test_di</span>
<span class="lineNum">   19320 </span><span class="lineCov">       1088 :           : gen_stack_protect_test_si);</span>
<span class="lineNum">   19321 </span><span class="lineCov">      14723 : </span>
<span class="lineNum">   19322 </span><span class="lineCov">      14715 :   emit_insn (insn (flags, operands[0], operands[1]));</span>
<a name="19323"><span class="lineNum">   19323 </span><span class="lineCov">        360 : </span></a>
<span class="lineNum">   19324 </span><span class="lineCov">        720 :   emit_jump_insn (gen_cbranchcc4 (gen_rtx_EQ (VOIDmode, flags, const0_rtx),</span>
<span class="lineNum">   19325 </span><span class="lineCov">       9791 :                                   flags, const0_rtx, operands[2]));</span>
<span class="lineNum">   19326 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">   19327 </span><span class="lineCov">       9791 : })</span>
<span class="lineNum">   19328 </span><span class="lineCov">        380 : </span>
<span class="lineNum">   19329 </span><span class="lineCov">        368 : (define_insn &quot;stack_protect_test_&lt;mode&gt;&quot;</span>
<span class="lineNum">   19330 </span><span class="lineCov">        630 :   [(set (match_operand:CCZ 0 &quot;flags_reg_operand&quot;)</span>
<span class="lineNum">   19331 </span><span class="lineCov">        558 :         (unspec:CCZ [(match_operand:PTR 1 &quot;memory_operand&quot; &quot;m&quot;)</span>
<span class="lineNum">   19332 </span><span class="lineCov">        198 :                      (match_operand:PTR 2 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19333 </span><span class="lineCov">        558 :                     UNSPEC_SP_TEST))</span>
<span class="lineNum">   19334 </span><span class="lineCov">        552 :    (clobber (match_scratch:PTR 3 &quot;=&amp;r&quot;))]</span>
<span class="lineNum">   19335 </span><span class="lineCov">        926 :   &quot;TARGET_SSP_TLS_GUARD&quot;</span>
<a name="19336"><span class="lineNum">   19336 </span><span class="lineCov">        568 :   &quot;mov{&lt;imodesuffix&gt;}\t{%1, %3|%3, %1}\;xor{&lt;imodesuffix&gt;}\t{%2, %3|%3, %2}&quot;</span></a>
<span class="lineNum">   19337 </span><span class="lineCov">          6 :   [(set_attr &quot;type&quot; &quot;multi&quot;)])</span>
<span class="lineNum">   19338 </span><span class="lineCov">      19703 : </span>
<span class="lineNum">   19339 </span><span class="lineCov">        360 : (define_insn &quot;sse4_2_crc32&lt;mode&gt;&quot;</span>
<span class="lineNum">   19340 </span><span class="lineCov">      19703 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   19341 </span><span class="lineCov">        556 :         (unspec:SI</span>
<span class="lineNum">   19342 </span><span class="lineCov">        366 :           [(match_operand:SI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   19343 </span><span class="lineCov">        724 :            (match_operand:SWI124 2 &quot;nonimmediate_operand&quot; &quot;&lt;r&gt;m&quot;)]</span>
<span class="lineNum">   19344 </span><span class="lineCov">          6 :           UNSPEC_CRC32))]</span>
<span class="lineNum">   19345 </span><span class="lineCov">          6 :   &quot;TARGET_SSE4_2 || TARGET_CRC32&quot;</span>
<span class="lineNum">   19346 </span><span class="lineCov">          6 :   &quot;crc32{&lt;imodesuffix&gt;}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   19347 </span><span class="lineCov">        360 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   19348 </span><span class="lineCov">        192 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   19349 </span><span class="lineCov">        280 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   19350 </span><span class="lineCov">         88 :    (set (attr &quot;prefix_data16&quot;)</span>
<span class="lineNum">   19351 </span><span class="lineCov">         88 :      (if_then_else (match_operand:HI 2)</span>
<span class="lineNum">   19352 </span><span class="lineNoCov">          0 :        (const_string &quot;1&quot;)</span>
<span class="lineNum">   19353 </span><span class="lineCov">        310 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   19354 </span><span class="lineCov">         35 :    (set (attr &quot;prefix_rex&quot;)</span>
<a name="19355"><span class="lineNum">   19355 </span><span class="lineCov">         40 :      (if_then_else (match_operand:QI 2 &quot;ext_QIreg_operand&quot;)</span></a>
<a name="19356"><span class="lineNum">   19356 </span><span class="lineCov">        325 :        (const_string &quot;1&quot;)</span></a>
<span class="lineNum">   19357 </span><span class="lineCov">         52 :        (const_string &quot;*&quot;)))</span>
<span class="lineNum">   19358 </span><span class="lineCov">        496 :    (set_attr &quot;mode&quot; &quot;SI&quot;)])</span>
<span class="lineNum">   19359 </span><span class="lineCov">        278 : </span>
<span class="lineNum">   19360 </span><span class="lineCov">        454 : (define_insn &quot;sse4_2_crc32di&quot;</span>
<span class="lineNum">   19361 </span><span class="lineCov">        273 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   19362 </span><span class="lineCov">          5 :         (unspec:DI</span>
<span class="lineNum">   19363 </span><span class="lineCov">        273 :           [(match_operand:DI 1 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">   19364 </span><span class="lineCov">        278 :            (match_operand:DI 2 &quot;nonimmediate_operand&quot; &quot;rm&quot;)]</span>
<span class="lineNum">   19365 </span><span class="lineCov">        278 :           UNSPEC_CRC32))]</span>
<span class="lineNum">   19366 </span><span class="lineCov">        313 :   &quot;TARGET_64BIT &amp;&amp; (TARGET_SSE4_2 || TARGET_CRC32)&quot;</span>
<span class="lineNum">   19367 </span><span class="lineCov">        278 :   &quot;crc32{q}\t{%2, %0|%0, %2}&quot;</span>
<span class="lineNum">   19368 </span><span class="lineCov">        296 :   [(set_attr &quot;type&quot; &quot;sselog1&quot;)</span>
<span class="lineNum">   19369 </span><span class="lineCov">         23 :    (set_attr &quot;prefix_rep&quot; &quot;1&quot;)</span>
<span class="lineNum">   19370 </span><span class="lineNoCov">          0 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)</span>
<span class="lineNum">   19371 </span><span class="lineCov">         48 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span>
<span class="lineNum">   19372 </span><span class="lineCov">         43 : </span>
<span class="lineNum">   19373 </span><span class="lineCov">         43 : (define_insn &quot;rdpmc&quot;</span>
<span class="lineNum">   19374 </span><span class="lineCov">      18846 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=A&quot;)</span>
<span class="lineNum">   19375 </span><span class="lineCov">      19094 :         (unspec_volatile:DI [(match_operand:SI 1 &quot;register_operand&quot; &quot;c&quot;)]</span>
<span class="lineNum">   19376 </span><span class="lineCov">      19076 :                             UNSPECV_RDPMC))]</span>
<span class="lineNum">   19377 </span><span class="lineCov">        273 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   19378 </span><span class="lineCov">         43 :   &quot;rdpmc&quot;</span>
<span class="lineNum">   19379 </span><span class="lineCov">        910 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19380 </span><span class="lineCov">         12 :    (set_attr &quot;length&quot; &quot;2&quot;)])</span>
<span class="lineNum">   19381 </span><span class="lineCov">        530 : </span>
<span class="lineNum">   19382 </span><span class="lineCov">        530 : (define_insn &quot;rdpmc_rex64&quot;</span>
<span class="lineNum">   19383 </span><span class="lineCov">       2441 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   19384 </span><span class="lineCov">        295 :         (unspec_volatile:DI [(match_operand:SI 2 &quot;register_operand&quot; &quot;c&quot;)]</span>
<span class="lineNum">   19385 </span><span class="lineCov">       2680 :                             UNSPECV_RDPMC))</span>
<span class="lineNum">   19386 </span><span class="lineCov">       2700 :    (set (match_operand:DI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">   19387 </span><span class="lineCov">       2444 :         (unspec_volatile:DI [(match_dup 2)] UNSPECV_RDPMC))]</span>
<span class="lineNum">   19388 </span><span class="lineCov">       2445 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   19389 </span><span class="lineCov">       2680 :   &quot;rdpmc&quot;</span>
<span class="lineNum">   19390 </span><span class="lineCov">          5 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19391 </span><span class="lineCov">        244 :    (set_attr &quot;length&quot; &quot;2&quot;)])</span>
<span class="lineNum">   19392 </span><span class="lineCov">        279 : </span>
<span class="lineNum">   19393 </span><span class="lineCov">        268 : (define_insn &quot;rdtsc&quot;</span>
<span class="lineNum">   19394 </span><span class="lineCov">         24 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=A&quot;)</span>
<span class="lineNum">   19395 </span><span class="lineCov">        303 :         (unspec_volatile:DI [(const_int 0)] UNSPECV_RDTSC))]</span>
<span class="lineNum">   19396 </span><span class="lineCov">         67 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   19397 </span><span class="lineCov">         68 :   &quot;rdtsc&quot;</span>
<span class="lineNum">   19398 </span><span class="lineCov">        244 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19399 </span><span class="lineCov">         59 :    (set_attr &quot;length&quot; &quot;2&quot;)])</span>
<span class="lineNum">   19400 </span><span class="lineCov">        118 : </span>
<span class="lineNum">   19401 </span><span class="lineCov">        123 : (define_insn &quot;rdtsc_rex64&quot;</span>
<span class="lineNum">   19402 </span><span class="lineCov">          5 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   19403 </span><span class="lineCov">          5 :         (unspec_volatile:DI [(const_int 0)] UNSPECV_RDTSC))</span>
<span class="lineNum">   19404 </span><span class="lineCov">         34 :    (set (match_operand:DI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">   19405 </span><span class="lineCov">         59 :         (unspec_volatile:DI [(const_int 0)] UNSPECV_RDTSC))]</span>
<span class="lineNum">   19406 </span><span class="lineCov">         24 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   19407 </span><span class="lineNoCov">          0 :   &quot;rdtsc&quot;</span>
<span class="lineNum">   19408 </span><span class="lineCov">          5 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19409 </span><span class="lineNoCov">          0 :    (set_attr &quot;length&quot; &quot;2&quot;)])</span>
<span class="lineNum">   19410 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19411 </span><span class="lineNoCov">          0 : (define_insn &quot;rdtscp&quot;</span>
<span class="lineNum">   19412 </span><span class="lineNoCov">          0 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=A&quot;)</span>
<span class="lineNum">   19413 </span><span class="lineNoCov">          0 :         (unspec_volatile:DI [(const_int 0)] UNSPECV_RDTSCP))</span>
<span class="lineNum">   19414 </span><span class="lineCov">          6 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=c&quot;)</span>
<span class="lineNum">   19415 </span><span class="lineCov">          6 :         (unspec_volatile:SI [(const_int 0)] UNSPECV_RDTSCP))]</span>
<span class="lineNum">   19416 </span><span class="lineCov">          6 :   &quot;!TARGET_64BIT&quot;</span>
<span class="lineNum">   19417 </span><span class="lineNoCov">          0 :   &quot;rdtscp&quot;</span>
<span class="lineNum">   19418 </span><span class="lineCov">          5 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19419 </span><span class="lineCov">          5 :    (set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   19420 </span><span class="lineCov">         26 : </span>
<span class="lineNum">   19421 </span><span class="lineCov">         15 : (define_insn &quot;rdtscp_rex64&quot;</span>
<span class="lineNum">   19422 </span><span class="lineCov">         15 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   19423 </span><span class="lineNoCov">          0 :         (unspec_volatile:DI [(const_int 0)] UNSPECV_RDTSCP))</span>
<span class="lineNum">   19424 </span><span class="lineNoCov">          0 :    (set (match_operand:DI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">   19425 </span><span class="lineNoCov">          0 :         (unspec_volatile:DI [(const_int 0)] UNSPECV_RDTSCP))</span>
<span class="lineNum">   19426 </span><span class="lineNoCov">          0 :    (set (match_operand:SI 2 &quot;register_operand&quot; &quot;=c&quot;)</span>
<span class="lineNum">   19427 </span><span class="lineNoCov">          0 :         (unspec_volatile:SI [(const_int 0)] UNSPECV_RDTSCP))]</span>
<span class="lineNum">   19428 </span><span class="lineCov">         10 :   &quot;TARGET_64BIT&quot;</span>
<span class="lineNum">   19429 </span><span class="lineCov">        218 :   &quot;rdtscp&quot;</span>
<span class="lineNum">   19430 </span><span class="lineCov">        204 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19431 </span><span class="lineCov">        204 :    (set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   19432 </span><span class="lineCov">        855 : </span>
<span class="lineNum">   19433 </span><span class="lineCov">        855 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   19434 </span><span class="lineCov">        204 : ;;</span>
<span class="lineNum">   19435 </span><span class="lineCov">        855 : ;; FXSR, XSAVE and XSAVEOPT instructions</span>
<span class="lineNum">   19436 </span><span class="lineCov">        855 : ;;</span>
<span class="lineNum">   19437 </span><span class="lineCov">        867 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   19438 </span><span class="lineCov">        216 : </span>
<span class="lineNum">   19439 </span><span class="lineCov">        867 : (define_insn &quot;fxsave&quot;</span>
<span class="lineNum">   19440 </span><span class="lineCov">        867 :   [(set (match_operand:BLK 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19441 </span><span class="lineCov">        216 :         (unspec_volatile:BLK [(const_int 0)] UNSPECV_FXSAVE))]</span>
<span class="lineNum">   19442 </span><span class="lineCov">        869 :   &quot;TARGET_FXSR&quot;</span>
<span class="lineNum">   19443 </span><span class="lineCov">        204 :   &quot;fxsave\t%0&quot;</span>
<span class="lineNum">   19444 </span><span class="lineCov">        699 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19445 </span><span class="lineCov">        711 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   19446 </span><span class="lineCov">        699 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19447 </span><span class="lineCov">        221 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 3&quot;))])</span>
<span class="lineNum">   19448 </span><span class="lineCov">        204 : </span>
<span class="lineNum">   19449 </span><span class="lineCov">        221 : (define_insn &quot;fxsave64&quot;</span>
<span class="lineNum">   19450 </span><span class="lineCov">        221 :   [(set (match_operand:BLK 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19451 </span><span class="lineCov">         11 :         (unspec_volatile:BLK [(const_int 0)] UNSPECV_FXSAVE64))]</span>
<span class="lineNum">   19452 </span><span class="lineCov">         17 :   &quot;TARGET_64BIT &amp;&amp; TARGET_FXSR&quot;</span>
<span class="lineNum">   19453 </span><span class="lineNoCov">          0 :   &quot;fxsave64\t%0&quot;</span>
<span class="lineNum">   19454 </span><span class="lineCov">        275 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19455 </span><span class="lineCov">         71 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   19456 </span><span class="lineCov">         54 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19457 </span><span class="lineNoCov">          0 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 4&quot;))])</span>
<span class="lineNum">   19458 </span><span class="lineCov">         54 : </span>
<span class="lineNum">   19459 </span><span class="lineCov">         54 : (define_insn &quot;fxrstor&quot;</span>
<span class="lineNum">   19460 </span><span class="lineCov">       2490 :   [(unspec_volatile [(match_operand:BLK 0 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19461 </span><span class="lineCov">       2436 :                     UNSPECV_FXRSTOR)]</span>
<span class="lineNum">   19462 </span><span class="lineCov">       2501 :   &quot;TARGET_FXSR&quot;</span>
<span class="lineNum">   19463 </span><span class="lineCov">       7480 :   &quot;fxrstor\t%0&quot;</span>
<span class="lineNum">   19464 </span><span class="lineCov">       7480 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19465 </span><span class="lineCov">       5044 :    (set_attr &quot;memory&quot; &quot;load&quot;)</span>
<span class="lineNum">   19466 </span><span class="lineCov">       7480 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19467 </span><span class="lineCov">       7491 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 3&quot;))])</span>
<span class="lineNum">   19468 </span><span class="lineCov">       5055 : </span>
<span class="lineNum">   19469 </span><span class="lineCov">       5061 : (define_insn &quot;fxrstor64&quot;</span>
<span class="lineNum">   19470 </span><span class="lineCov">       5061 :   [(unspec_volatile [(match_operand:BLK 0 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19471 </span><span class="lineCov">       5050 :                     UNSPECV_FXRSTOR64)]</span>
<span class="lineNum">   19472 </span><span class="lineCov">       5044 :   &quot;TARGET_64BIT &amp;&amp; TARGET_FXSR&quot;</span>
<span class="lineNum">   19473 </span><span class="lineCov">       5044 :   &quot;fxrstor64\t%0&quot;</span>
<span class="lineNum">   19474 </span><span class="lineCov">       5044 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19475 </span><span class="lineCov">       7486 :    (set_attr &quot;memory&quot; &quot;load&quot;)</span>
<span class="lineNum">   19476 </span><span class="lineCov">       7480 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19477 </span><span class="lineCov">       5044 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 4&quot;))])</span>
<span class="lineNum">   19478 </span><span class="lineCov">       5044 : </span>
<span class="lineNum">   19479 </span><span class="lineCov">       5044 : (define_int_iterator ANY_XSAVE</span>
<span class="lineNum">   19480 </span><span class="lineCov">       5044 :         [UNSPECV_XSAVE</span>
<span class="lineNum">   19481 </span><span class="lineCov">       5044 :          (UNSPECV_XSAVEOPT &quot;TARGET_XSAVEOPT&quot;)</span>
<span class="lineNum">   19482 </span><span class="lineCov">       5059 :          (UNSPECV_XSAVEC &quot;TARGET_XSAVEC&quot;)</span>
<span class="lineNum">   19483 </span><span class="lineCov">       5077 :          (UNSPECV_XSAVES &quot;TARGET_XSAVES&quot;)])</span>
<span class="lineNum">   19484 </span><span class="lineCov">       5260 : </span>
<span class="lineNum">   19485 </span><span class="lineCov">       5290 : (define_int_iterator ANY_XSAVE64</span>
<span class="lineNum">   19486 </span><span class="lineCov">       5269 :         [UNSPECV_XSAVE64</span>
<span class="lineNum">   19487 </span><span class="lineCov">       5311 :          (UNSPECV_XSAVEOPT64 &quot;TARGET_XSAVEOPT&quot;)</span>
<span class="lineNum">   19488 </span><span class="lineCov">       5115 :          (UNSPECV_XSAVEC64 &quot;TARGET_XSAVEC&quot;)</span>
<span class="lineNum">   19489 </span><span class="lineCov">       5307 :          (UNSPECV_XSAVES64 &quot;TARGET_XSAVES&quot;)])</span>
<span class="lineNum">   19490 </span><span class="lineCov">       5260 : </span>
<span class="lineNum">   19491 </span><span class="lineCov">       5269 : (define_int_attr xsave</span>
<span class="lineNum">   19492 </span><span class="lineCov">       5086 :         [(UNSPECV_XSAVE &quot;xsave&quot;)</span>
<span class="lineNum">   19493 </span><span class="lineCov">       5311 :          (UNSPECV_XSAVE64 &quot;xsave64&quot;)</span>
<span class="lineNum">   19494 </span><span class="lineCov">       5299 :          (UNSPECV_XSAVEOPT &quot;xsaveopt&quot;)</span>
<span class="lineNum">   19495 </span><span class="lineCov">       5248 :          (UNSPECV_XSAVEOPT64 &quot;xsaveopt64&quot;)</span>
<span class="lineNum">   19496 </span><span class="lineCov">       5269 :          (UNSPECV_XSAVEC &quot;xsavec&quot;)</span>
<span class="lineNum">   19497 </span><span class="lineCov">       5248 :          (UNSPECV_XSAVEC64 &quot;xsavec64&quot;)</span>
<span class="lineNum">   19498 </span><span class="lineCov">       5065 :          (UNSPECV_XSAVES &quot;xsaves&quot;)</span>
<span class="lineNum">   19499 </span><span class="lineCov">       5248 :          (UNSPECV_XSAVES64 &quot;xsaves64&quot;)])</span>
<span class="lineNum">   19500 </span><span class="lineCov">       5248 : </span>
<span class="lineNum">   19501 </span><span class="lineCov">       5248 : (define_int_iterator ANY_XRSTOR</span>
<span class="lineNum">   19502 </span><span class="lineCov">       5044 :         [UNSPECV_XRSTOR</span>
<span class="lineNum">   19503 </span><span class="lineCov">       5044 :          (UNSPECV_XRSTORS &quot;TARGET_XSAVES&quot;)])</span>
<span class="lineNum">   19504 </span><span class="lineCov">       5253 : </span>
<span class="lineNum">   19505 </span><span class="lineCov">       5248 : (define_int_iterator ANY_XRSTOR64</span>
<span class="lineNum">   19506 </span><span class="lineCov">       5065 :         [UNSPECV_XRSTOR64</span>
<span class="lineNum">   19507 </span><span class="lineCov">       5290 :          (UNSPECV_XRSTORS64 &quot;TARGET_XSAVES&quot;)])</span>
<span class="lineNum">   19508 </span><span class="lineCov">       5091 : </span>
<span class="lineNum">   19509 </span><span class="lineCov">       5065 : (define_int_attr xrstor</span>
<span class="lineNum">   19510 </span><span class="lineCov">       5044 :         [(UNSPECV_XRSTOR &quot;xrstor&quot;)</span>
<span class="lineNum">   19511 </span><span class="lineCov">       5044 :          (UNSPECV_XRSTOR64 &quot;xrstor&quot;)</span>
<span class="lineNum">   19512 </span><span class="lineCov">       5072 :          (UNSPECV_XRSTORS &quot;xrstors&quot;)</span>
<span class="lineNum">   19513 </span><span class="lineCov">       5072 :          (UNSPECV_XRSTORS64 &quot;xrstors&quot;)])</span>
<span class="lineNum">   19514 </span><span class="lineCov">       5188 : </span>
<span class="lineNum">   19515 </span><span class="lineCov">       5188 : (define_insn &quot;&lt;xsave&gt;&quot;</span>
<span class="lineNum">   19516 </span><span class="lineCov">       5188 :   [(set (match_operand:BLK 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19517 </span><span class="lineCov">       5048 :         (unspec_volatile:BLK</span>
<span class="lineNum">   19518 </span><span class="lineCov">       5192 :          [(match_operand:DI 1 &quot;register_operand&quot; &quot;A&quot;)]</span>
<span class="lineNum">   19519 </span><span class="lineCov">       5192 :          ANY_XSAVE))]</span>
<span class="lineNum">   19520 </span><span class="lineCov">       5188 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19521 </span><span class="lineCov">       5192 :   &quot;&lt;xsave&gt;\t%0&quot;</span>
<span class="lineNum">   19522 </span><span class="lineCov">       5044 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19523 </span><span class="lineCov">       5044 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   19524 </span><span class="lineCov">       5188 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19525 </span><span class="lineCov">       5188 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 3&quot;))])</span>
<span class="lineNum">   19526 </span><span class="lineCov">       5188 : </span>
<span class="lineNum">   19527 </span><span class="lineCov">       5044 : (define_insn &quot;&lt;xsave&gt;_rex64&quot;</span>
<span class="lineNum">   19528 </span><span class="lineCov">       5188 :   [(set (match_operand:BLK 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19529 </span><span class="lineCov">       5188 :         (unspec_volatile:BLK</span>
<span class="lineNum">   19530 </span><span class="lineCov">      17874 :          [(match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   19531 </span><span class="lineCov">       5044 :           (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   19532 </span><span class="lineCov">      12686 :          ANY_XSAVE))]</span>
<span class="lineNum">   19533 </span><span class="lineCov">      17739 :   &quot;TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19534 </span><span class="lineCov">       5059 :   &quot;&lt;xsave&gt;\t%0&quot;</span>
<span class="lineNum">   19535 </span><span class="lineCov">      17730 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19536 </span><span class="lineCov">       5188 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   19537 </span><span class="lineCov">      30442 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19538 </span><span class="lineCov">         26 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 3&quot;))])</span>
<span class="lineNum">   19539 </span><span class="lineCov">      17824 : </span>
<span class="lineNum">   19540 </span><span class="lineCov">       5116 : (define_insn &quot;&lt;xsave&gt;&quot;</span>
<span class="lineNum">   19541 </span><span class="lineCov">      17798 :   [(set (match_operand:BLK 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19542 </span><span class="lineCov">      19532 :         (unspec_volatile:BLK</span>
<span class="lineNum">   19543 </span><span class="lineCov">      17798 :          [(match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   19544 </span><span class="lineCov">      19532 :           (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   19545 </span><span class="lineCov">      19532 :          ANY_XSAVE64))]</span>
<span class="lineNum">   19546 </span><span class="lineCov">      17807 :   &quot;TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19547 </span><span class="lineCov">       6865 :   &quot;&lt;xsave&gt;\t%0&quot;</span>
<span class="lineNum">   19548 </span><span class="lineCov">      17726 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19549 </span><span class="lineCov">       6778 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<span class="lineNum">   19550 </span><span class="lineCov">       6804 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19551 </span><span class="lineCov">       5070 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 4&quot;))])</span>
<span class="lineNum">   19552 </span><span class="lineCov">       6804 : </span>
<span class="lineNum">   19553 </span><span class="lineCov">       5116 : (define_insn &quot;&lt;xrstor&gt;&quot;</span>
<span class="lineNum">   19554 </span><span class="lineCov">       5044 :    [(unspec_volatile:BLK</span>
<span class="lineNum">   19555 </span><span class="lineCov">       5044 :      [(match_operand:BLK 0 &quot;memory_operand&quot; &quot;m&quot;)</span>
<span class="lineNum">   19556 </span><span class="lineCov">       6185 :       (match_operand:DI 1 &quot;register_operand&quot; &quot;A&quot;)]</span>
<span class="lineNum">   19557 </span><span class="lineCov">       6185 :      ANY_XRSTOR)]</span>
<span class="lineNum">   19558 </span><span class="lineCov">      18867 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19559 </span><span class="lineCov">      18867 :   &quot;&lt;xrstor&gt;\t%0&quot;</span>
<span class="lineNum">   19560 </span><span class="lineCov">      18867 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19561 </span><span class="lineCov">       6185 :    (set_attr &quot;memory&quot; &quot;load&quot;)</span>
<span class="lineNum">   19562 </span><span class="lineCov">       6185 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19563 </span><span class="lineCov">       6185 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 3&quot;))])</span>
<span class="lineNum">   19564 </span><span class="lineCov">       6185 : </span>
<span class="lineNum">   19565 </span><span class="lineCov">       6185 : (define_insn &quot;&lt;xrstor&gt;_rex64&quot;</span>
<span class="lineNum">   19566 </span><span class="lineCov">       6191 :    [(unspec_volatile:BLK</span>
<span class="lineNum">   19567 </span><span class="lineCov">       1141 :      [(match_operand:BLK 0 &quot;memory_operand&quot; &quot;m&quot;)</span>
<span class="lineNum">   19568 </span><span class="lineCov">       6191 :       (match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   19569 </span><span class="lineCov">       6191 :       (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   19570 </span><span class="lineCov">       6191 :      ANY_XRSTOR)]</span>
<span class="lineNum">   19571 </span><span class="lineCov">       6201 :   &quot;TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19572 </span><span class="lineCov">       6201 :   &quot;&lt;xrstor&gt;\t%0&quot;</span>
<span class="lineNum">   19573 </span><span class="lineCov">       1153 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19574 </span><span class="lineCov">       6185 :    (set_attr &quot;memory&quot; &quot;load&quot;)</span>
<span class="lineNum">   19575 </span><span class="lineCov">       6206 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19576 </span><span class="lineCov">       6200 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 3&quot;))])</span>
<span class="lineNum">   19577 </span><span class="lineCov">       6206 : </span>
<span class="lineNum">   19578 </span><span class="lineCov">       6191 : (define_insn &quot;&lt;xrstor&gt;64&quot;</span>
<span class="lineNum">   19579 </span><span class="lineCov">       6191 :    [(unspec_volatile:BLK</span>
<span class="lineNum">   19580 </span><span class="lineCov">       6945 :      [(match_operand:BLK 0 &quot;memory_operand&quot; &quot;m&quot;)</span>
<span class="lineNum">   19581 </span><span class="lineCov">       6191 :       (match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   19582 </span><span class="lineCov">       6191 :       (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   19583 </span><span class="lineCov">       6945 :      ANY_XRSTOR64)]</span>
<span class="lineNum">   19584 </span><span class="lineCov">       6201 :   &quot;TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19585 </span><span class="lineCov">       6955 :   &quot;&lt;xrstor&gt;64\t%0&quot;</span>
<span class="lineNum">   19586 </span><span class="lineCov">       6945 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19587 </span><span class="lineCov">       6945 :    (set_attr &quot;memory&quot; &quot;load&quot;)</span>
<span class="lineNum">   19588 </span><span class="lineCov">       6960 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19589 </span><span class="lineCov">       6966 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 4&quot;))])</span>
<span class="lineNum">   19590 </span><span class="lineCov">       6200 : </span>
<span class="lineNum">   19591 </span><span class="lineCov">       6185 : (define_insn &quot;xsetbv&quot;</span>
<span class="lineNum">   19592 </span><span class="lineCov">       6185 :   [(unspec_volatile:SI</span>
<span class="lineNum">   19593 </span><span class="lineCov">       6185 :          [(match_operand:SI 0 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   19594 </span><span class="lineCov">       6252 :           (match_operand:DI 1 &quot;register_operand&quot; &quot;A&quot;)]</span>
<span class="lineNum">   19595 </span><span class="lineCov">       6945 :          UNSPECV_XSETBV)]</span>
<span class="lineNum">   19596 </span><span class="lineCov">       6945 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19597 </span><span class="lineCov">       7012 :   &quot;xsetbv&quot;</span>
<span class="lineNum">   19598 </span><span class="lineCov">       6252 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19599 </span><span class="lineCov">       6191 : </span>
<span class="lineNum">   19600 </span><span class="lineCov">       1236 : (define_insn &quot;xsetbv_rex64&quot;</span>
<span class="lineNum">   19601 </span><span class="lineCov">       6213 :   [(unspec_volatile:SI</span>
<span class="lineNum">   19602 </span><span class="lineCov">       6252 :          [(match_operand:SI 0 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   19603 </span><span class="lineCov">       6812 :           (match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   19604 </span><span class="lineCov">       6207 :           (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   19605 </span><span class="lineCov">       6252 :          UNSPECV_XSETBV)]</span>
<span class="lineNum">   19606 </span><span class="lineCov">       1757 :   &quot;TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19607 </span><span class="lineCov">       1772 :   &quot;xsetbv&quot;</span>
<span class="lineNum">   19608 </span><span class="lineCov">       6801 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19609 </span><span class="lineCov">       6801 : </span>
<span class="lineNum">   19610 </span><span class="lineCov">       6225 : (define_insn &quot;xgetbv&quot;</span>
<span class="lineNum">   19611 </span><span class="lineCov">       1864 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=A&quot;)</span>
<span class="lineNum">   19612 </span><span class="lineCov">       6292 :         (unspec_volatile:DI [(match_operand:SI 1 &quot;register_operand&quot; &quot;c&quot;)]</span>
<span class="lineNum">   19613 </span><span class="lineCov">       6252 :                             UNSPECV_XGETBV))]</span>
<span class="lineNum">   19614 </span><span class="lineCov">       6265 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19615 </span><span class="lineCov">       1141 :   &quot;xgetbv&quot;</span>
<span class="lineNum">   19616 </span><span class="lineCov">       6203 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19617 </span><span class="lineCov">       6203 : </span>
<span class="lineNum">   19618 </span><span class="lineCov">       6203 : (define_insn &quot;xgetbv_rex64&quot;</span>
<span class="lineNum">   19619 </span><span class="lineCov">       6193 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   19620 </span><span class="lineCov">       6193 :         (unspec_volatile:DI [(match_operand:SI 2 &quot;register_operand&quot; &quot;c&quot;)]</span>
<span class="lineNum">   19621 </span><span class="lineCov">       1141 :                             UNSPECV_XGETBV))</span>
<span class="lineNum">   19622 </span><span class="lineCov">       6193 :    (set (match_operand:DI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">   19623 </span><span class="lineCov">       6185 :         (unspec_volatile:DI [(match_dup 2)] UNSPECV_XGETBV))]</span>
<span class="lineNum">   19624 </span><span class="lineCov">       6185 :   &quot;TARGET_64BIT &amp;&amp; TARGET_XSAVE&quot;</span>
<span class="lineNum">   19625 </span><span class="lineCov">       6185 :   &quot;xgetbv&quot;</span>
<span class="lineNum">   19626 </span><span class="lineCov">       6185 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19627 </span><span class="lineCov">       6185 : </span>
<span class="lineNum">   19628 </span><span class="lineCov">       6238 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   19629 </span><span class="lineCov">       6238 : ;;</span>
<span class="lineNum">   19630 </span><span class="lineCov">       6185 : ;; Floating-point instructions for atomic compound assignments</span>
<span class="lineNum">   19631 </span><span class="lineCov">       1153 : ;;</span>
<span class="lineNum">   19632 </span><span class="lineCov">       6209 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   19633 </span><span class="lineCov">       6185 : </span>
<span class="lineNum">   19634 </span><span class="lineCov">       6185 : ; Clobber all floating-point registers on environment save and restore</span>
<span class="lineNum">   19635 </span><span class="lineCov">       1141 : ; to ensure that the TOS value saved at fnstenv is valid after fldenv.</span>
<span class="lineNum">   19636 </span><span class="lineCov">       6185 : (define_insn &quot;fnstenv&quot;</span>
<span class="lineNum">   19637 </span><span class="lineCov">       6185 :   [(set (match_operand:BLK 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">   19638 </span><span class="lineCov">       6185 :         (unspec_volatile:BLK [(const_int 0)] UNSPECV_FNSTENV))</span>
<span class="lineNum">   19639 </span><span class="lineCov">       6185 :    (clobber (reg:HI FPCR_REG))</span>
<span class="lineNum">   19640 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST0_REG))</span>
<span class="lineNum">   19641 </span><span class="lineCov">       1141 :    (clobber (reg:XF ST1_REG))</span>
<span class="lineNum">   19642 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST2_REG))</span>
<span class="lineNum">   19643 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST3_REG))</span>
<span class="lineNum">   19644 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST4_REG))</span>
<span class="lineNum">   19645 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST5_REG))</span>
<span class="lineNum">   19646 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST6_REG))</span>
<span class="lineNum">   19647 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST7_REG))]</span>
<span class="lineNum">   19648 </span><span class="lineCov">      28038 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">   19649 </span><span class="lineCov">       6185 :   &quot;fnstenv\t%0&quot;</span>
<span class="lineNum">   19650 </span><span class="lineCov">       6185 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19651 </span><span class="lineCov">       6185 :    (set_attr &quot;memory&quot; &quot;store&quot;)</span>
<a name="19652"><span class="lineNum">   19652 </span><span class="lineCov">       1141 :    (set (attr &quot;length&quot;)</span></a>
<span class="lineNum">   19653 </span><span class="lineCov">      18217 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 2&quot;))])</span>
<span class="lineNum">   19654 </span><span class="lineCov">      18217 : </span>
<span class="lineNum">   19655 </span><span class="lineCov">       6185 : (define_insn &quot;fldenv&quot;</span>
<span class="lineNum">   19656 </span><span class="lineCov">      13173 :   [(unspec_volatile [(match_operand:BLK 0 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19657 </span><span class="lineCov">      18217 :                     UNSPECV_FLDENV)</span>
<span class="lineNum">   19658 </span><span class="lineCov">      28179 :    (clobber (reg:CCFP FPSR_REG))</span>
<span class="lineNum">   19659 </span><span class="lineCov">      40211 :    (clobber (reg:HI FPCR_REG))</span>
<span class="lineNum">   19660 </span><span class="lineCov">      40211 :    (clobber (reg:XF ST0_REG))</span>
<span class="lineNum">   19661 </span><span class="lineCov">      18217 :    (clobber (reg:XF ST1_REG))</span>
<span class="lineNum">   19662 </span><span class="lineCov">      35167 :    (clobber (reg:XF ST2_REG))</span>
<span class="lineNum">   19663 </span><span class="lineCov">      28161 :    (clobber (reg:XF ST3_REG))</span>
<span class="lineNum">   19664 </span><span class="lineCov">      28161 :    (clobber (reg:XF ST4_REG))</span>
<span class="lineNum">   19665 </span><span class="lineCov">       6185 :    (clobber (reg:XF ST5_REG))</span>
<span class="lineNum">   19666 </span><span class="lineCov">      23117 :    (clobber (reg:XF ST6_REG))</span>
<span class="lineNum">   19667 </span><span class="lineCov">      23117 :    (clobber (reg:XF ST7_REG))]</span>
<span class="lineNum">   19668 </span><span class="lineCov">       6185 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">   19669 </span><span class="lineCov">       6185 :   &quot;fldenv\t%0&quot;</span>
<span class="lineNum">   19670 </span><span class="lineCov">      28161 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19671 </span><span class="lineCov">      45093 :    (set_attr &quot;memory&quot; &quot;load&quot;)</span>
<span class="lineNum">   19672 </span><span class="lineCov">      28161 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19673 </span><span class="lineCov">      50137 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 2&quot;))])</span>
<span class="lineNum">   19674 </span><span class="lineCov">  424007368 : </span>
<span class="lineNum">   19675 </span><span class="lineCov">      15823 : (define_insn &quot;fnstsw&quot;</span>
<span class="lineNum">   19676 </span><span class="lineCov">      28161 :   [(set (match_operand:HI 0 &quot;nonimmediate_operand&quot; &quot;=a,m&quot;)</span>
<span class="lineNum">   19677 </span><span class="lineCov">       6185 :         (unspec_volatile:HI [(const_int 0)] UNSPECV_FNSTSW))]</span>
<span class="lineNum">   19678 </span><span class="lineCov">     257474 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">   19679 </span><span class="lineCov">       6185 :   &quot;fnstsw\t%0&quot;</span>
<span class="lineNum">   19680 </span><span class="lineCov">      50137 :   [(set_attr &quot;type&quot; &quot;other,other&quot;)</span>
<span class="lineNum">   19681 </span><span class="lineCov">      45093 :    (set_attr &quot;memory&quot; &quot;none,store&quot;)</span>
<span class="lineNum">   19682 </span><span class="lineCov">  423992686 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19683 </span><span class="lineCov">       6222 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 2&quot;))])</span>
<span class="lineNum">   19684 </span><span class="lineCov">    8051680 : </span>
<span class="lineNum">   19685 </span><span class="lineCov">    8051680 : (define_insn &quot;fnclex&quot;</span>
<span class="lineNum">   19686 </span><span class="lineCov">    8046673 :   [(unspec_volatile [(const_int 0)] UNSPECV_FNCLEX)]</span>
<span class="lineNum">   19687 </span><span class="lineCov">      15823 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">   19688 </span><span class="lineCov">       6185 :   &quot;fnclex&quot;</span>
<span class="lineNum">   19689 </span><span class="lineCov">       6222 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19690 </span><span class="lineCov">       6259 :    (set_attr &quot;memory&quot; &quot;none&quot;)</span>
<span class="lineNum">   19691 </span><span class="lineCov">    2430471 :    (set_attr &quot;length&quot; &quot;2&quot;)])</span>
<span class="lineNum">   19692 </span><span class="lineCov">    2435515 : </span>
<span class="lineNum">   19693 </span><span class="lineCov">       6193 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   19694 </span><span class="lineCov">       6193 : ;;</span>
<span class="lineNum">   19695 </span><span class="lineCov">       1141 : ;; LWP instructions</span>
<span class="lineNum">   19696 </span><span class="lineCov">  362470659 : ;;</span>
<span class="lineNum">   19697 </span><span class="lineCov">       6185 : ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span>
<span class="lineNum">   19698 </span><span class="lineCov">       6185 : </span>
<span class="lineNum">   19699 </span><span class="lineCov">  362470659 : (define_expand &quot;lwp_llwpcb&quot;</span>
<span class="lineNum">   19700 </span><span class="lineCov">  362470659 :   [(unspec_volatile [(match_operand 0 &quot;register_operand&quot;)]</span>
<span class="lineNum">   19701 </span><span class="lineCov">  362465615 :                     UNSPECV_LLWP_INTRINSIC)]</span>
<span class="lineNum">   19702 </span><span class="lineCov">  362470659 :   &quot;TARGET_LWP&quot;)</span>
<span class="lineNum">   19703 </span><span class="lineCov">  362469518 : </span>
<span class="lineNum">   19704 </span><span class="lineCov">  362469518 : (define_insn &quot;*lwp_llwpcb&lt;mode&gt;1&quot;</span>
<span class="lineNum">   19705 </span><span class="lineCov">  362469518 :   [(unspec_volatile [(match_operand:P 0 &quot;register_operand&quot; &quot;r&quot;)]</span>
<span class="lineNum">   19706 </span><span class="lineCov">  362469518 :                     UNSPECV_LLWP_INTRINSIC)]</span>
<span class="lineNum">   19707 </span><span class="lineCov">       5052 :   &quot;TARGET_LWP&quot;</span>
<span class="lineNum">   19708 </span><span class="lineCov">  362465781 :   &quot;llwpcb\t%0&quot;</span>
<span class="lineNum">   19709 </span><span class="lineCov">  362469518 :   [(set_attr &quot;type&quot; &quot;lwp&quot;)</span>
<span class="lineNum">   19710 </span><span class="lineCov">  362469714 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   19711 </span><span class="lineCov">       5292 :    (set_attr &quot;length&quot; &quot;5&quot;)])</span>
<span class="lineNum">   19712 </span><span class="lineCov">       5292 : </span>
<span class="lineNum">   19713 </span><span class="lineCov">       5292 : (define_expand &quot;lwp_slwpcb&quot;</span>
<span class="lineNum">   19714 </span><span class="lineCov">      20938 :   [(set (match_operand 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19715 </span><span class="lineCov">      25982 :         (unspec_volatile [(const_int 0)] UNSPECV_SLWP_INTRINSIC))]</span>
<span class="lineNum">   19716 </span><span class="lineCov">       5096 :   &quot;TARGET_LWP&quot;</span>
<span class="lineNum">   19717 </span><span class="lineCov">       5346 : {</span>
<span class="lineNum">   19718 </span><span class="lineCov">        354 :   rtx (*insn)(rtx);</span>
<span class="lineNum">   19719 </span><span class="lineCov">       1112 : </span>
<span class="lineNum">   19720 </span><span class="lineCov">       5165 :   insn = (Pmode == DImode</span>
<span class="lineNum">   19721 </span><span class="lineCov">       6078 :           ? gen_lwp_slwpcbdi</span>
<span class="lineNum">   19722 </span><span class="lineCov">       5937 :           : gen_lwp_slwpcbsi);</span>
<span class="lineNum">   19723 </span><span class="lineCov">        553 : </span>
<span class="lineNum">   19724 </span><span class="lineCov">       5044 :   emit_insn (insn (operands[0]));</span>
<span class="lineNum">   19725 </span><span class="lineCov">       5404 :   DONE;</span>
<span class="lineNum">   19726 </span><span class="lineCov">       5172 : })</span>
<span class="lineNum">   19727 </span><span class="lineCov">       5892 : </span>
<span class="lineNum">   19728 </span><span class="lineCov">       5228 : (define_insn &quot;lwp_slwpcb&lt;mode&gt;&quot;</span>
<span class="lineNum">   19729 </span><span class="lineCov">        392 :   [(set (match_operand:P 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   19730 </span><span class="lineCov">       5796 :         (unspec_volatile:P [(const_int 0)] UNSPECV_SLWP_INTRINSIC))]</span>
<span class="lineNum">   19731 </span><span class="lineCov">       6048 :   &quot;TARGET_LWP&quot;</span>
<span class="lineNum">   19732 </span><span class="lineCov">       6106 :   &quot;slwpcb\t%0&quot;</span>
<span class="lineNum">   19733 </span><span class="lineCov">       5320 :   [(set_attr &quot;type&quot; &quot;lwp&quot;)</span>
<span class="lineNum">   19734 </span><span class="lineCov">       5712 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   19735 </span><span class="lineCov">       5320 :    (set_attr &quot;length&quot; &quot;5&quot;)])</span>
<span class="lineNum">   19736 </span><span class="lineCov">       5712 : </span>
<span class="lineNum">   19737 </span><span class="lineCov">       5712 : (define_expand &quot;lwp_lwpval&lt;mode&gt;3&quot;</span>
<span class="lineNum">   19738 </span><span class="lineCov">       6072 :   [(unspec_volatile [(match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19739 </span><span class="lineCov">       6072 :                      (match_operand:SI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   19740 </span><span class="lineCov">       6072 :                      (match_operand:SI 3 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   19741 </span><span class="lineCov">       5712 :                     UNSPECV_LWPVAL_INTRINSIC)]</span>
<span class="lineNum">   19742 </span><span class="lineCov">       5320 :   &quot;TARGET_LWP&quot;</span>
<span class="lineNum">   19743 </span><span class="lineCov">       5712 :   ;; Avoid unused variable warning.</span>
<span class="lineNum">   19744 </span><span class="lineCov">       5320 :   &quot;(void) operands[0];&quot;)</span>
<span class="lineNum">   19745 </span><span class="lineCov">     112513 : </span>
<span class="lineNum">   19746 </span><span class="lineCov">     112513 : (define_insn &quot;*lwp_lwpval&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   19747 </span><span class="lineCov">       5680 :   [(unspec_volatile [(match_operand:SWI48 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   19748 </span><span class="lineCov">      10046 :                      (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   19749 </span><span class="lineCov">      10014 :                      (match_operand:SI 2 &quot;const_int_operand&quot; &quot;i&quot;)]</span>
<span class="lineNum">   19750 </span><span class="lineCov">       5680 :                     UNSPECV_LWPVAL_INTRINSIC)]</span>
<span class="lineNum">   19751 </span><span class="lineCov">       5338 :   &quot;TARGET_LWP&quot;</span>
<span class="lineNum">   19752 </span><span class="lineCov">       7196 :   &quot;lwpval\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   19753 </span><span class="lineCov">       6836 :   [(set_attr &quot;type&quot; &quot;lwp&quot;)</span>
<span class="lineNum">   19754 </span><span class="lineCov">       5404 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   19755 </span><span class="lineCov">       5342 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19756 </span><span class="lineCov">       5702 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 9&quot;))])</span>
<span class="lineNum">   19757 </span><span class="lineCov">       5342 : </span>
<span class="lineNum">   19758 </span><span class="lineCov">       7079 : (define_expand &quot;lwp_lwpins&lt;mode&gt;3&quot;</span>
<span class="lineNum">   19759 </span><span class="lineCov">       7079 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   19760 </span><span class="lineCov">       5712 :         (unspec_volatile:CCC [(match_operand:SWI48 1 &quot;register_operand&quot;)</span>
<span class="lineNum">   19761 </span><span class="lineCov">       7151 :                               (match_operand:SI 2 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   19762 </span><span class="lineCov">       5493 :                               (match_operand:SI 3 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">   19763 </span><span class="lineCov">       6219 :                              UNSPECV_LWPINS_INTRINSIC))</span>
<span class="lineNum">   19764 </span><span class="lineCov">       6668 :    (set (match_operand:QI 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">   19765 </span><span class="lineCov">       6495 :         (eq:QI (reg:CCC FLAGS_REG) (const_int 0)))]</span>
<span class="lineNum">   19766 </span><span class="lineCov">       9501 :   &quot;TARGET_LWP&quot;)</span>
<span class="lineNum">   19767 </span><span class="lineCov">       5320 : </span>
<span class="lineNum">   19768 </span><span class="lineCov">      12044 : (define_insn &quot;*lwp_lwpins&lt;mode&gt;3_1&quot;</span>
<span class="lineNum">   19769 </span><span class="lineCov">      11768 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   19770 </span><span class="lineCov">      12044 :         (unspec_volatile:CCC [(match_operand:SWI48 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   19771 </span><span class="lineCov">      12044 :                               (match_operand:SI 1 &quot;nonimmediate_operand&quot; &quot;rm&quot;)</span>
<span class="lineNum">   19772 </span><span class="lineCov">      12044 :                               (match_operand:SI 2 &quot;const_int_operand&quot; &quot;i&quot;)]</span>
<span class="lineNum">   19773 </span><span class="lineCov">      15106 :                              UNSPECV_LWPINS_INTRINSIC))]</span>
<span class="lineNum">   19774 </span><span class="lineCov">       5333 :   &quot;TARGET_LWP&quot;</span>
<span class="lineNum">   19775 </span><span class="lineCov">      12037 :   &quot;lwpins\t{%2, %1, %0|%0, %1, %2}&quot;</span>
<span class="lineNum">   19776 </span><span class="lineCov">        276 :   [(set_attr &quot;type&quot; &quot;lwp&quot;)</span>
<span class="lineNum">   19777 </span><span class="lineCov">      10206 :    (set_attr &quot;mode&quot; &quot;&lt;MODE&gt;&quot;)</span>
<span class="lineNum">   19778 </span><span class="lineCov">      10054 :    (set (attr &quot;length&quot;)</span>
<span class="lineNum">   19779 </span><span class="lineCov">      10054 :         (symbol_ref &quot;ix86_attr_length_address_default (insn) + 9&quot;))])</span>
<span class="lineNum">   19780 </span><span class="lineCov">      10054 : </span>
<span class="lineNum">   19781 </span><span class="lineCov">      10039 : (define_int_iterator RDFSGSBASE</span>
<span class="lineNum">   19782 </span><span class="lineCov">       6826 :         [UNSPECV_RDFSBASE</span>
<span class="lineNum">   19783 </span><span class="lineCov">       5320 :          UNSPECV_RDGSBASE])</span>
<span class="lineNum">   19784 </span><span class="lineCov">      10225 : </span>
<span class="lineNum">   19785 </span><span class="lineCov">       5323 : (define_int_iterator WRFSGSBASE</span>
<span class="lineNum">   19786 </span><span class="lineCov">       5503 :         [UNSPECV_WRFSBASE</span>
<span class="lineNum">   19787 </span><span class="lineCov">       5334 :          UNSPECV_WRGSBASE])</span>
<span class="lineNum">   19788 </span><span class="lineCov">       5489 : </span>
<span class="lineNum">   19789 </span><span class="lineCov">      10039 : (define_int_attr fsgs</span>
<span class="lineNum">   19790 </span><span class="lineCov">       5489 :         [(UNSPECV_RDFSBASE &quot;fs&quot;)</span>
<span class="lineNum">   19791 </span><span class="lineCov">       5164 :          (UNSPECV_RDGSBASE &quot;gs&quot;)</span>
<span class="lineNum">   19792 </span><span class="lineCov">       5320 :          (UNSPECV_WRFSBASE &quot;fs&quot;)</span>
<span class="lineNum">   19793 </span><span class="lineCov">       5320 :          (UNSPECV_WRGSBASE &quot;gs&quot;)])</span>
<span class="lineNum">   19794 </span><span class="lineCov">       5320 : </span>
<span class="lineNum">   19795 </span><span class="lineCov">        276 : (define_insn &quot;rd&lt;fsgs&gt;base&lt;mode&gt;&quot;</span>
<span class="lineNum">   19796 </span><span class="lineCov">       5320 :   [(set (match_operand:SWI48 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   19797 </span><span class="lineCov">       5320 :         (unspec_volatile:SWI48 [(const_int 0)] RDFSGSBASE))]</span>
<span class="lineNum">   19798 </span><span class="lineCov">       5320 :   &quot;TARGET_64BIT &amp;&amp; TARGET_FSGSBASE&quot;</span>
<span class="lineNum">   19799 </span><span class="lineCov">       5320 :   &quot;rd&lt;fsgs&gt;base\t%0&quot;</span>
<span class="lineNum">   19800 </span><span class="lineCov">       6965 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19801 </span><span class="lineCov">        276 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)])</span>
<span class="lineNum">   19802 </span><span class="lineCov">       5342 : </span>
<span class="lineNum">   19803 </span><span class="lineCov">       5342 : (define_insn &quot;wr&lt;fsgs&gt;base&lt;mode&gt;&quot;</span>
<span class="lineNum">   19804 </span><span class="lineCov">       5596 :   [(unspec_volatile [(match_operand:SWI48 0 &quot;register_operand&quot; &quot;r&quot;)]</span>
<span class="lineNum">   19805 </span><span class="lineCov">       5044 :                     WRFSGSBASE)]</span>
<span class="lineNum">   19806 </span><span class="lineCov">       5044 :   &quot;TARGET_64BIT &amp;&amp; TARGET_FSGSBASE&quot;</span>
<span class="lineNum">   19807 </span><span class="lineCov">       5044 :   &quot;wr&lt;fsgs&gt;base\t%0&quot;</span>
<span class="lineNum">   19808 </span><span class="lineCov">       5044 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19809 </span><span class="lineCov">       5044 :    (set_attr &quot;prefix_extra&quot; &quot;2&quot;)])</span>
<span class="lineNum">   19810 </span><span class="lineCov">       5342 : </span>
<span class="lineNum">   19811 </span><span class="lineCov">       6897 : (define_insn &quot;rdrand&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   19812 </span><span class="lineCov">       6897 :   [(set (match_operand:SWI248 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   19813 </span><span class="lineCov">       5118 :         (unspec_volatile:SWI248 [(const_int 0)] UNSPECV_RDRAND))</span>
<span class="lineNum">   19814 </span><span class="lineCov">       1905 :    (set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   19815 </span><span class="lineCov">       5118 :         (unspec_volatile:CCC [(const_int 0)] UNSPECV_RDRAND))]</span>
<span class="lineNum">   19816 </span><span class="lineCov">       6961 :   &quot;TARGET_RDRND&quot;</span>
<span class="lineNum">   19817 </span><span class="lineCov">       5118 :   &quot;rdrand\t%0&quot;</span>
<span class="lineNum">   19818 </span><span class="lineCov">       1905 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19819 </span><span class="lineCov">       5118 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)])</span>
<span class="lineNum">   19820 </span><span class="lineCov">       5159 : </span>
<span class="lineNum">   19821 </span><span class="lineCov">       5085 : (define_insn &quot;rdseed&lt;mode&gt;_1&quot;</span>
<span class="lineNum">   19822 </span><span class="lineCov">       6875 :   [(set (match_operand:SWI248 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   19823 </span><span class="lineCov">       6875 :         (unspec_volatile:SWI248 [(const_int 0)] UNSPECV_RDSEED))</span>
<span class="lineNum">   19824 </span><span class="lineCov">       1831 :    (set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   19825 </span><span class="lineCov">       5044 :         (unspec_volatile:CCC [(const_int 0)] UNSPECV_RDSEED))]</span>
<span class="lineNum">   19826 </span><span class="lineCov">       5127 :   &quot;TARGET_RDSEED&quot;</span>
<span class="lineNum">   19827 </span><span class="lineCov">       5044 :   &quot;rdseed\t%0&quot;</span>
<span class="lineNum">   19828 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19829 </span><span class="lineCov">       1311 :    (set_attr &quot;prefix_extra&quot; &quot;1&quot;)])</span>
<span class="lineNum">   19830 </span><span class="lineCov">       6250 : </span>
<span class="lineNum">   19831 </span><span class="lineCov">       6250 : (define_expand &quot;pause&quot;</span>
<span class="lineNum">   19832 </span><span class="lineCov">       6355 :   [(set (match_dup 0)</span>
<span class="lineNum">   19833 </span><span class="lineCov">       1311 :         (unspec:BLK [(match_dup 0)] UNSPEC_PAUSE))]</span>
<span class="lineNum">   19834 </span><span class="lineCov">       6355 :   &quot;&quot;</span>
<span class="lineNum">   19835 </span><span class="lineCov">       6231 : {</span>
<span class="lineNum">   19836 </span><span class="lineCov">       6355 :   operands[0] = gen_rtx_MEM (BLKmode, gen_rtx_SCRATCH (Pmode));</span>
<span class="lineNum">   19837 </span><span class="lineCov">       1187 :   MEM_VOLATILE_P (operands[0]) = 1;</span>
<span class="lineNum">   19838 </span><span class="lineCov">       6231 : })</span>
<span class="lineNum">   19839 </span><span class="lineCov">       6231 : </span>
<span class="lineNum">   19840 </span><span class="lineCov">       6231 : ;; Use &quot;rep; nop&quot;, instead of &quot;pause&quot;, to support older assemblers.</span>
<span class="lineNum">   19841 </span><span class="lineCov">       6231 : ;; They have the same encoding.</span>
<span class="lineNum">   19842 </span><span class="lineCov">       6231 : (define_insn &quot;*pause&quot;</span>
<span class="lineNum">   19843 </span><span class="lineCov">       1187 :   [(set (match_operand:BLK 0)</span>
<span class="lineNum">   19844 </span><span class="lineCov">       6231 :         (unspec:BLK [(match_dup 0)] UNSPEC_PAUSE))]</span>
<span class="lineNum">   19845 </span><span class="lineCov">       6231 :   &quot;&quot;</span>
<span class="lineNum">   19846 </span><span class="lineCov">       6231 :   &quot;rep%; nop&quot;</span>
<span class="lineNum">   19847 </span><span class="lineCov">       6231 :   [(set_attr &quot;length&quot; &quot;2&quot;)</span>
<span class="lineNum">   19848 </span><span class="lineCov">       1187 :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">   19849 </span><span class="lineCov">       6231 : </span>
<span class="lineNum">   19850 </span><span class="lineCov">       6231 : ;; CET instructions</span>
<span class="lineNum">   19851 </span><span class="lineCov">       6231 : (define_insn &quot;rdssp&lt;mode&gt;&quot;</span>
<span class="lineNum">   19852 </span><span class="lineCov">       6231 :   [(set (match_operand:SWI48x 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   19853 </span><span class="lineCov">       6231 :         (unspec_volatile:SWI48x [(const_int 0)] UNSPECV_NOP_RDSSP))]</span>
<span class="lineNum">   19854 </span><span class="lineCov">       1187 :   &quot;TARGET_SHSTK || (flag_cf_protection &amp; CF_RETURN)&quot;</span>
<span class="lineNum">   19855 </span><span class="lineCov">       6231 :   &quot;xor{l}\t%k0, %k0\n\trdssp&lt;mskmodesuffix&gt;\t%0&quot;</span>
<span class="lineNum">   19856 </span><span class="lineCov">       6231 :   [(set_attr &quot;length&quot; &quot;6&quot;)</span>
<span class="lineNum">   19857 </span><span class="lineCov">       6231 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19858 </span><span class="lineCov">       6285 : </span>
<span class="lineNum">   19859 </span><span class="lineCov">      10360 : (define_insn &quot;incssp&lt;mode&gt;&quot;</span>
<span class="lineNum">   19860 </span><span class="lineCov">       6231 :   [(unspec_volatile [(match_operand:SWI48x 0 &quot;register_operand&quot; &quot;r&quot;)]</span>
<span class="lineNum">   19861 </span><span class="lineCov">      10306 :                     UNSPECV_INCSSP)]</span>
<span class="lineNum">   19862 </span><span class="lineCov">      10430 :   &quot;TARGET_SHSTK || (flag_cf_protection &amp; CF_RETURN)&quot;</span>
<span class="lineNum">   19863 </span><span class="lineCov">      10440 :   &quot;incssp&lt;mskmodesuffix&gt;\t%0&quot;</span>
<span class="lineNum">   19864 </span><span class="lineCov">      10317 :   [(set_attr &quot;length&quot; &quot;4&quot;)</span>
<span class="lineNum">   19865 </span><span class="lineCov">      10554 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19866 </span><span class="lineCov">      14516 : </span>
<span class="lineNum">   19867 </span><span class="lineCov">       6282 : (define_insn &quot;saveprevssp&quot;</span>
<span class="lineNum">   19868 </span><span class="lineCov">      10356 :   [(unspec_volatile [(const_int 0)] UNSPECV_SAVEPREVSSP)]</span>
<span class="lineNum">   19869 </span><span class="lineCov">       6366 :   &quot;TARGET_SHSTK&quot;</span>
<span class="lineNum">   19870 </span><span class="lineCov">      10553 :   &quot;saveprevssp&quot;</span>
<span class="lineNum">   19871 </span><span class="lineCov">      10316 :   [(set_attr &quot;length&quot; &quot;5&quot;)</span>
<span class="lineNum">   19872 </span><span class="lineCov">      10316 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19873 </span><span class="lineCov">      10316 : </span>
<a name="19874"><span class="lineNum">   19874 </span><span class="lineCov">      10316 : (define_expand &quot;rstorssp&quot;</span></a>
<span class="lineNum">   19875 </span><span class="lineCov">      10316 :   [(unspec_volatile [(match_operand 0 &quot;memory_operand&quot;)]</span>
<span class="lineNum">   19876 </span><span class="lineCov">       6242 :                     UNSPECV_RSTORSSP)]</span>
<span class="lineNum">   19877 </span><span class="lineCov">      10305 :   &quot;TARGET_SHSTK&quot;)</span>
<span class="lineNum">   19878 </span><span class="lineCov">       6231 : </span>
<span class="lineNum">   19879 </span><span class="lineCov">       6231 : (define_insn &quot;*rstorssp&lt;mode&gt;&quot;</span>
<span class="lineNum">   19880 </span><span class="lineCov">       6231 :   [(unspec_volatile [(match_operand:P 0 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19881 </span><span class="lineCov">       6231 :                     UNSPECV_RSTORSSP)]</span>
<span class="lineNum">   19882 </span><span class="lineCov">      10316 :   &quot;TARGET_SHSTK&quot;</span>
<span class="lineNum">   19883 </span><span class="lineCov">      10305 :   &quot;rstorssp\t%0&quot;</span>
<span class="lineNum">   19884 </span><span class="lineCov">      10305 :   [(set_attr &quot;length&quot; &quot;5&quot;)</span>
<span class="lineNum">   19885 </span><span class="lineCov">       6231 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19886 </span><span class="lineCov">       6231 : </span>
<span class="lineNum">   19887 </span><span class="lineCov">       6231 : (define_insn &quot;wrss&lt;mode&gt;&quot;</span>
<span class="lineNum">   19888 </span><span class="lineCov">       6503 :   [(unspec_volatile [(match_operand:SWI48x 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   19889 </span><span class="lineCov">       6503 :                      (match_operand:SWI48x 1 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19890 </span><span class="lineCov">       9286 :                     UNSPECV_WRSS)]</span>
<span class="lineNum">   19891 </span><span class="lineCov">       6378 :   &quot;TARGET_SHSTK&quot;</span>
<span class="lineNum">   19892 </span><span class="lineCov">       9422 :   &quot;wrss&lt;mskmodesuffix&gt;\t%0, %1&quot;</span>
<span class="lineNum">   19893 </span><span class="lineCov">       6367 :   [(set_attr &quot;length&quot; &quot;3&quot;)</span>
<span class="lineNum">   19894 </span><span class="lineCov">       6367 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19895 </span><span class="lineCov">       9433 : </span>
<span class="lineNum">   19896 </span><span class="lineCov">       9433 : (define_insn &quot;wruss&lt;mode&gt;&quot;</span>
<span class="lineNum">   19897 </span><span class="lineCov">      12477 :   [(unspec_volatile [(match_operand:SWI48x 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   19898 </span><span class="lineCov">       6367 :                      (match_operand:SWI48x 1 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19899 </span><span class="lineCov">       9440 :                     UNSPECV_WRUSS)]</span>
<span class="lineNum">   19900 </span><span class="lineCov">       6253 :   &quot;TARGET_SHSTK&quot;</span>
<span class="lineNum">   19901 </span><span class="lineCov">       9554 :   &quot;wruss&lt;mskmodesuffix&gt;\t%0, %1&quot;</span>
<span class="lineNum">   19902 </span><span class="lineCov">       9293 :   [(set_attr &quot;length&quot; &quot;4&quot;)</span>
<span class="lineNum">   19903 </span><span class="lineCov">       9293 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19904 </span><span class="lineCov">       9293 : </span>
<span class="lineNum">   19905 </span><span class="lineCov">       9293 : (define_insn &quot;setssbsy&quot;</span>
<span class="lineNum">   19906 </span><span class="lineCov">       9282 :   [(unspec_volatile [(const_int 0)] UNSPECV_SETSSBSY)]</span>
<span class="lineNum">   19907 </span><span class="lineCov">       6242 :   &quot;TARGET_SHSTK&quot;</span>
<span class="lineNum">   19908 </span><span class="lineCov">       9282 :   &quot;setssbsy&quot;</span>
<span class="lineNum">   19909 </span><span class="lineCov">       6275 :   [(set_attr &quot;length&quot; &quot;4&quot;)</span>
<span class="lineNum">   19910 </span><span class="lineCov">       6231 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19911 </span><span class="lineCov">       6264 : </span>
<span class="lineNum">   19912 </span><span class="lineCov">       6253 : (define_expand &quot;clrssbsy&quot;</span>
<span class="lineNum">   19913 </span><span class="lineCov">       9301 :   [(unspec_volatile [(match_operand 0 &quot;memory_operand&quot;)]</span>
<span class="lineNum">   19914 </span><span class="lineCov">       6264 :                     UNSPECV_CLRSSBSY)]</span>
<span class="lineNum">   19915 </span><span class="lineCov">       6231 :   &quot;TARGET_SHSTK&quot;)</span>
<span class="lineNum">   19916 </span><span class="lineCov">       6231 : </span>
<span class="lineNum">   19917 </span><span class="lineCov">       6231 : (define_insn &quot;*clrssbsy&lt;mode&gt;&quot;</span>
<span class="lineNum">   19918 </span><span class="lineCov">       9282 :   [(unspec_volatile [(match_operand:P 0 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">   19919 </span><span class="lineCov">       9282 :                     UNSPECV_CLRSSBSY)]</span>
<span class="lineNum">   19920 </span><span class="lineCov">       9293 :   &quot;TARGET_SHSTK&quot;</span>
<span class="lineNum">   19921 </span><span class="lineCov">       6231 :   &quot;clrssbsy\t%0&quot;</span>
<span class="lineNum">   19922 </span><span class="lineCov">       6239 :   [(set_attr &quot;length&quot; &quot;4&quot;)</span>
<span class="lineNum">   19923 </span><span class="lineCov">       6231 :    (set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   19924 </span><span class="lineCov">       5052 : </span>
<span class="lineNum">   19925 </span><span class="lineCov">       5044 : (define_insn &quot;nop_endbr&quot;</span>
<span class="lineNum">   19926 </span><span class="lineCov">       5044 :   [(unspec_volatile [(const_int 0)] UNSPECV_NOP_ENDBR)]</span>
<span class="lineNum">   19927 </span><span class="lineCov">       5291 :   &quot;(flag_cf_protection &amp; CF_BRANCH)&quot;</span>
<span class="lineNum">   19928 </span><span class="lineCov">       5291 : {</span>
<span class="lineNum">   19929 </span><span class="lineCov">       6478 :   return TARGET_64BIT ? &quot;endbr64&quot; : &quot;endbr32&quot;;</span>
<span class="lineNum">   19930 </span><span class="lineCov">       5044 : }</span>
<span class="lineNum">   19931 </span><span class="lineCov">       5065 :   [(set_attr &quot;length&quot; &quot;4&quot;)</span>
<a name="19932"><span class="lineNum">   19932 </span><span class="lineCov">       5821 :    (set_attr &quot;length_immediate&quot; &quot;0&quot;)</span></a>
<span class="lineNum">   19933 </span><span class="lineCov">       5813 :    (set_attr &quot;modrm&quot; &quot;0&quot;)])</span>
<span class="lineNum">   19934 </span><span class="lineCov">       8281 : </span>
<span class="lineNum">   19935 </span><span class="lineCov">       5800 : ;; For RTM support</span>
<span class="lineNum">   19936 </span><span class="lineCov">       5792 : (define_expand &quot;xbegin&quot;</span>
<span class="lineNum">   19937 </span><span class="lineCov">       5792 :   [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19938 </span><span class="lineCov">       5800 :         (unspec_volatile:SI [(const_int 0)] UNSPECV_XBEGIN))]</span>
<span class="lineNum">   19939 </span><span class="lineCov">       5792 :   &quot;TARGET_RTM&quot;</span>
<span class="lineNum">   19940 </span><span class="lineCov">       5792 : {</span>
<span class="lineNum">   19941 </span><span class="lineCov">       5044 :   rtx_code_label *label = gen_label_rtx ();</span>
<span class="lineNum">   19942 </span><span class="lineCov">       5792 : </span>
<span class="lineNum">   19943 </span><span class="lineCov">       5792 :   /* xbegin is emitted as jump_insn, so reload won't be able</span>
<span class="lineNum">   19944 </span><span class="lineCov">       5792 :      to reload its operand.  Force the value into AX hard register.  */</span>
<span class="lineNum">   19945 </span><span class="lineCov">       5792 :   rtx ax_reg = gen_rtx_REG (SImode, AX_REG);</span>
<span class="lineNum">   19946 </span><span class="lineCov">       5792 :   emit_move_insn (ax_reg, constm1_rtx);</span>
<span class="lineNum">   19947 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   19948 </span><span class="lineCov">        748 :   emit_jump_insn (gen_xbegin_1 (ax_reg, label));</span>
<span class="lineNum">   19949 </span><span class="lineCov">        748 : </span>
<span class="lineNum">   19950 </span><span class="lineCov">        748 :   emit_label (label);</span>
<span class="lineNum">   19951 </span><span class="lineCov">        748 :   LABEL_NUSES (label) = 1;</span>
<span class="lineNum">   19952 </span><span class="lineCov">       5311 : </span>
<span class="lineNum">   19953 </span><span class="lineCov">        748 :   emit_move_insn (operands[0], ax_reg);</span>
<span class="lineNum">   19954 </span><span class="lineCov">        748 : </span>
<span class="lineNum">   19955 </span><span class="lineCov">       1012 :   DONE;</span>
<span class="lineNum">   19956 </span><span class="lineCov">        264 : })</span>
<span class="lineNum">   19957 </span><span class="lineCov">       1012 : </span>
<span class="lineNum">   19958 </span><span class="lineCov">        264 : (define_insn &quot;xbegin_1&quot;</span>
<span class="lineNum">   19959 </span><span class="lineCov">       1012 :   [(set (pc)</span>
<span class="lineNum">   19960 </span><span class="lineCov">       1012 :         (if_then_else (ne (unspec [(const_int 0)] UNSPEC_XBEGIN_ABORT)</span>
<span class="lineNum">   19961 </span><span class="lineCov">       1012 :                           (const_int 0))</span>
<span class="lineNum">   19962 </span><span class="lineCov">       1012 :                       (label_ref (match_operand 1))</span>
<span class="lineNum">   19963 </span><span class="lineCov">       1012 :                       (pc)))</span>
<span class="lineNum">   19964 </span><span class="lineCov">       1012 :    (set (match_operand:SI 0 &quot;register_operand&quot; &quot;+a&quot;)</span>
<span class="lineNum">   19965 </span><span class="lineCov">       1012 :         (unspec_volatile:SI [(match_dup 0)] UNSPECV_XBEGIN))]</span>
<span class="lineNum">   19966 </span><span class="lineCov">       1026 :   &quot;TARGET_RTM&quot;</span>
<span class="lineNum">   19967 </span><span class="lineCov">       1030 :   &quot;xbegin\t%l1&quot;</span>
<span class="lineNum">   19968 </span><span class="lineCov">       1012 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19969 </span><span class="lineCov">       1012 :    (set_attr &quot;length&quot; &quot;6&quot;)])</span>
<span class="lineNum">   19970 </span><span class="lineCov">     464585 : </span>
<span class="lineNum">   19971 </span><span class="lineCov">     464585 : (define_insn &quot;xend&quot;</span>
<a name="19972"><span class="lineNum">   19972 </span><span class="lineCov">     464585 :   [(unspec_volatile [(const_int 0)] UNSPECV_XEND)]</span></a>
<span class="lineNum">   19973 </span><span class="lineCov">       1033 :   &quot;TARGET_RTM&quot;</span>
<span class="lineNum">   19974 </span><span class="lineCov">       1012 :   &quot;xend&quot;</span>
<span class="lineNum">   19975 </span><span class="lineCov">     463837 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19976 </span><span class="lineCov">     464585 :    (set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   19977 </span><span class="lineCov">     464605 : </span>
<span class="lineNum">   19978 </span><span class="lineCov">     464605 : (define_insn &quot;xabort&quot;</span>
<span class="lineNum">   19979 </span><span class="lineCov">     463857 :   [(unspec_volatile [(match_operand:SI 0 &quot;const_0_to_255_operand&quot; &quot;n&quot;)]</span>
<span class="lineNum">   19980 </span><span class="lineCov">       1032 :                     UNSPECV_XABORT)]</span>
<span class="lineNum">   19981 </span><span class="lineCov">        768 :   &quot;TARGET_RTM&quot;</span>
<span class="lineNum">   19982 </span><span class="lineCov">        748 :   &quot;xabort\t%0&quot;</span>
<span class="lineNum">   19983 </span><span class="lineCov">     464321 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   19984 </span><span class="lineCov">        748 :    (set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   19985 </span><span class="lineCov">      12735 : </span>
<span class="lineNum">   19986 </span><span class="lineCov">       1021 : (define_expand &quot;xtest&quot;</span>
<span class="lineNum">   19987 </span><span class="lineCov">        757 :   [(set (match_operand:QI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   19988 </span><span class="lineCov">        757 :         (unspec_volatile:QI [(const_int 0)] UNSPECV_XTEST))]</span>
<span class="lineNum">   19989 </span><span class="lineCov">       2653 :   &quot;TARGET_RTM&quot;</span>
<span class="lineNum">   19990 </span><span class="lineCov">       2887 : {</span>
<span class="lineNum">   19991 </span><span class="lineCov">       2887 :   emit_insn (gen_xtest_1 ());</span>
<span class="lineNum">   19992 </span><span class="lineCov">       1896 : </span>
<span class="lineNum">   19993 </span><span class="lineCov">       1896 :   ix86_expand_setcc (operands[0], NE,</span>
<span class="lineNum">   19994 </span><span class="lineCov">       1896 :                      gen_rtx_REG (CCZmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">   19995 </span><span class="lineCov">       2640 :   DONE;</span>
<span class="lineNum">   19996 </span><span class="lineCov">       1896 : })</span>
<span class="lineNum">   19997 </span><span class="lineCov">       1896 : </span>
<span class="lineNum">   19998 </span><span class="lineCov">       2978 : (define_insn &quot;xtest_1&quot;</span>
<span class="lineNum">   19999 </span><span class="lineCov">       1896 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">   20000 </span><span class="lineCov">       2978 :         (unspec_volatile:CCZ [(const_int 0)] UNSPECV_XTEST))]</span>
<span class="lineNum">   20001 </span><span class="lineCov">       3045 :   &quot;TARGET_RTM&quot;</span>
<span class="lineNum">   20002 </span><span class="lineCov">    6794386 :   &quot;xtest&quot;</span>
<span class="lineNum">   20003 </span><span class="lineCov">       3008 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   20004 </span><span class="lineCov">       2978 :    (set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   20005 </span><span class="lineCov">       4090 : </span>
<span class="lineNum">   20006 </span><span class="lineCov">     758564 : (define_insn &quot;clwb&quot;</span>
<span class="lineNum">   20007 </span><span class="lineCov">       3008 :   [(unspec_volatile [(match_operand 0 &quot;address_operand&quot; &quot;p&quot;)]</span>
<span class="lineNum">   20008 </span><span class="lineCov">       1926 :                    UNSPECV_CLWB)]</span>
<span class="lineNum">   20009 </span><span class="lineCov">       2987 :   &quot;TARGET_CLWB&quot;</span>
<span class="lineNum">   20010 </span><span class="lineCov">      17437 :   &quot;clwb\t%a0&quot;</span>
<span class="lineNum">   20011 </span><span class="lineCov">       3008 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   20012 </span><span class="lineCov">     380881 :    (set_attr &quot;atom_sse_attr&quot; &quot;fence&quot;)</span>
<span class="lineNum">   20013 </span><span class="lineCov">       3034 :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">   20014 </span><span class="lineCov">       3034 : </span>
<span class="lineNum">   20015 </span><span class="lineCov">   12570522 : (define_insn &quot;clflushopt&quot;</span>
<span class="lineNum">   20016 </span><span class="lineCov">   11912912 :   [(unspec_volatile [(match_operand 0 &quot;address_operand&quot; &quot;p&quot;)]</span>
<span class="lineNum">   20017 </span><span class="lineCov">   11911830 :                    UNSPECV_CLFLUSHOPT)]</span>
<span class="lineNum">   20018 </span><span class="lineCov">     660657 :   &quot;TARGET_CLFLUSHOPT&quot;</span>
<span class="lineNum">   20019 </span><span class="lineCov">       1926 :   &quot;clflushopt\t%a0&quot;</span>
<span class="lineNum">   20020 </span><span class="lineCov">     660648 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">   20021 </span><span class="lineCov">     661730 :    (set_attr &quot;atom_sse_attr&quot; &quot;fence&quot;)</span>
<span class="lineNum">   20022 </span><span class="lineCov">       1935 :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">   20023 </span><span class="lineCov">       1935 : </span>
<span class="lineNum">   20024 </span><span class="lineCov">       1935 : ;; MONITORX and MWAITX</span>
<span class="lineNum">   20025 </span><span class="lineCov">     660657 : (define_insn &quot;mwaitx&quot;</span>
<span class="lineNum">   20026 </span><span class="lineCov">       3008 :   [(unspec_volatile [(match_operand:SI 0 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   20027 </span><span class="lineCov">       3008 :                      (match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   20028 </span><span class="lineCov">       3008 :                      (match_operand:SI 2 &quot;register_operand&quot; &quot;b&quot;)]</span>
<span class="lineNum">   20029 </span><span class="lineCov">     228799 :                    UNSPECV_MWAITX)]</span>
<span class="lineNum">   20030 </span><span class="lineCov">       1939 :   &quot;TARGET_MWAITX&quot;</span>
<span class="lineNum">   20031 </span><span class="lineCov">       1935 : ;; 64bit version is &quot;mwaitx %rax,%rcx,%rbx&quot;. But only lower 32bits are used.</span>
<span class="lineNum">   20032 </span><span class="lineCov">       1926 : ;; Since 32bit register operands are implicitly zero extended to 64bit,</span>
<span class="lineNum">   20033 </span><span class="lineCov">     227469 : ;; we only need to set up 32bit registers.</span>
<span class="lineNum">   20034 </span><span class="lineCov">       1949 :   &quot;mwaitx&quot;</span>
<span class="lineNum">   20035 </span><span class="lineCov">       1943 :   [(set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   20036 </span><span class="lineCov">       1932 : </span>
<span class="lineNum">   20037 </span><span class="lineCov">     210422 : (define_insn &quot;monitorx_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20038 </span><span class="lineCov">       1932 :   [(unspec_volatile [(match_operand:P 0 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   20039 </span><span class="lineCov">       1902 :                      (match_operand:SI 1 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">   20040 </span><span class="lineCov">       1902 :                      (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   20041 </span><span class="lineCov">     210345 :                    UNSPECV_MONITORX)]</span>
<span class="lineNum">   20042 </span><span class="lineCov">       1908 :   &quot;TARGET_MWAITX&quot;</span>
<span class="lineNum">   20043 </span><span class="lineCov">       1902 : ;; 64bit version is &quot;monitorx %rax,%rcx,%rdx&quot;. But only lower 32bits in</span>
<span class="lineNum">   20044 </span><span class="lineCov">       1896 : ;; RCX and RDX are used.  Since 32bit register operands are implicitly</span>
<span class="lineNum">   20045 </span><span class="lineCov">       1902 : ;; zero extended to 64bit, we only need to set up 32bit registers.</span>
<span class="lineNum">   20046 </span><span class="lineCov">       1902 :   &quot;%^monitorx&quot;</span>
<span class="lineNum">   20047 </span><span class="lineCov">     156022 :   [(set (attr &quot;length&quot;)</span>
<span class="lineNum">   20048 </span><span class="lineCov">       1902 :      (symbol_ref (&quot;(Pmode != word_mode) + 3&quot;)))])</span>
<span class="lineNum">   20049 </span><span class="lineCov">       1902 : </span>
<span class="lineNum">   20050 </span><span class="lineCov">       1902 : ;; CLZERO</span>
<span class="lineNum">   20051 </span><span class="lineCov">       1896 : (define_insn &quot;clzero_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20052 </span><span class="lineCov">       1896 :   [(unspec_volatile [(match_operand: P 0 &quot;register_operand&quot; &quot;a&quot;)]</span>
<span class="lineNum">   20053 </span><span class="lineCov">       1896 :                    UNSPECV_CLZERO)]</span>
<span class="lineNum">   20054 </span><span class="lineCov">       1905 :   &quot;TARGET_CLZERO&quot;</span>
<span class="lineNum">   20055 </span><span class="lineCov">       1896 :   &quot;clzero&quot;</span>
<span class="lineNum">   20056 </span><span class="lineCov">       1896 :   [(set_attr &quot;length&quot; &quot;3&quot;)</span>
<span class="lineNum">   20057 </span><span class="lineCov">       1896 :   (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">   20058 </span><span class="lineCov">       1896 : </span>
<span class="lineNum">   20059 </span><span class="lineCov">       3026 : ;; RDPKRU and WRPKRU</span>
<span class="lineNum">   20060 </span><span class="lineCov">       3032 : </span>
<span class="lineNum">   20061 </span><span class="lineCov">       3032 : (define_expand &quot;rdpkru&quot;</span>
<span class="lineNum">   20062 </span><span class="lineCov">       3032 :   [(parallel</span>
<span class="lineNum">   20063 </span><span class="lineCov">       3026 :      [(set (match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   20064 </span><span class="lineCov">       3026 :            (unspec_volatile:SI [(match_dup 1)] UNSPECV_PKU))</span>
<span class="lineNum">   20065 </span><span class="lineCov">       3026 :       (set (match_dup 2) (const_int 0))])]</span>
<span class="lineNum">   20066 </span><span class="lineCov">       3026 :   &quot;TARGET_PKU&quot;</span>
<span class="lineNum">   20067 </span><span class="lineCov">       3026 : {</span>
<span class="lineNum">   20068 </span><span class="lineCov">       3026 :   operands[1] = force_reg (SImode, const0_rtx);</span>
<span class="lineNum">   20069 </span><span class="lineCov">       3026 :   operands[2] = gen_reg_rtx (SImode);</span>
<span class="lineNum">   20070 </span><span class="lineCov">       3026 : })</span>
<span class="lineNum">   20071 </span><span class="lineCov">       3026 : </span>
<span class="lineNum">   20072 </span><span class="lineCov">       3026 : (define_insn &quot;*rdpkru&quot;</span>
<span class="lineNum">   20073 </span><span class="lineCov">       3026 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=a&quot;)</span>
<span class="lineNum">   20074 </span><span class="lineCov">       3026 :         (unspec_volatile:SI [(match_operand:SI 2 &quot;register_operand&quot; &quot;c&quot;)]</span>
<span class="lineNum">   20075 </span><span class="lineCov">       3026 :                             UNSPECV_PKU))</span>
<span class="lineNum">   20076 </span><span class="lineCov">       3026 :    (set (match_operand:SI 1 &quot;register_operand&quot; &quot;=d&quot;)</span>
<span class="lineNum">   20077 </span><span class="lineCov">       3026 :         (const_int 0))]</span>
<span class="lineNum">   20078 </span><span class="lineCov">       3035 :   &quot;TARGET_PKU&quot;</span>
<span class="lineNum">   20079 </span><span class="lineCov">       3026 :   &quot;rdpkru&quot;</span>
<span class="lineNum">   20080 </span><span class="lineCov">       3026 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20081 </span><span class="lineCov">       3026 : </span>
<span class="lineNum">   20082 </span><span class="lineCov">       3026 : (define_expand &quot;wrpkru&quot;</span>
<span class="lineNum">   20083 </span><span class="lineCov">       3026 :   [(unspec_volatile:SI</span>
<span class="lineNum">   20084 </span><span class="lineCov">       3026 :      [(match_operand:SI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">   20085 </span><span class="lineCov">       3026 :       (match_dup 1) (match_dup 2)] UNSPECV_PKU)]</span>
<span class="lineNum">   20086 </span><span class="lineCov">      49219 :   &quot;TARGET_PKU&quot;</span>
<span class="lineNum">   20087 </span><span class="lineCov">      49219 : {</span>
<span class="lineNum">   20088 </span><span class="lineCov">       3026 :   operands[1] = force_reg (SImode, const0_rtx);</span>
<span class="lineNum">   20089 </span><span class="lineCov">       3026 :   operands[2] = force_reg (SImode, const0_rtx);</span>
<span class="lineNum">   20090 </span><span class="lineCov">       3026 : })</span>
<span class="lineNum">   20091 </span><span class="lineCov">       3026 : </span>
<span class="lineNum">   20092 </span><span class="lineCov">       3026 : (define_insn &quot;*wrpkru&quot;</span>
<span class="lineNum">   20093 </span><span class="lineCov">      31164 :   [(unspec_volatile:SI</span>
<span class="lineNum">   20094 </span><span class="lineCov">      31164 :      [(match_operand:SI 0 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   20095 </span><span class="lineCov">      31164 :       (match_operand:SI 1 &quot;register_operand&quot; &quot;d&quot;)</span>
<span class="lineNum">   20096 </span><span class="lineCov">       3026 :       (match_operand:SI 2 &quot;register_operand&quot; &quot;c&quot;)] UNSPECV_PKU)]</span>
<span class="lineNum">   20097 </span><span class="lineCov">       3035 :   &quot;TARGET_PKU&quot;</span>
<span class="lineNum">   20098 </span><span class="lineCov">       3056 :   &quot;wrpkru&quot;</span>
<span class="lineNum">   20099 </span><span class="lineCov">      31164 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20100 </span><span class="lineCov">       1130 : </span>
<span class="lineNum">   20101 </span><span class="lineCov">       1130 : (define_insn &quot;rdpid&quot;</span>
<span class="lineNum">   20102 </span><span class="lineCov">       1151 :   [(set (match_operand:SI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   20103 </span><span class="lineCov">      29268 :         (unspec_volatile:SI [(const_int 0)] UNSPECV_RDPID))]</span>
<span class="lineNum">   20104 </span><span class="lineCov">       1130 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_RDPID&quot;</span>
<span class="lineNum">   20105 </span><span class="lineCov">       3026 :   &quot;rdpid\t%0&quot;</span>
<span class="lineNum">   20106 </span><span class="lineCov">       1130 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20107 </span><span class="lineCov">       1130 : </span>
<span class="lineNum">   20108 </span><span class="lineCov">       1285 : (define_insn &quot;rdpid_rex64&quot;</span>
<span class="lineNum">   20109 </span><span class="lineCov">      29445 :   [(set (match_operand:DI 0 &quot;register_operand&quot; &quot;=r&quot;)</span>
<span class="lineNum">   20110 </span><span class="lineCov">       1274 :         (unspec_volatile:DI [(const_int 0)] UNSPECV_RDPID))]</span>
<a name="20111"><span class="lineNum">   20111 </span><span class="lineCov">       1285 :   &quot;TARGET_64BIT &amp;&amp; TARGET_RDPID&quot;</span></a>
<span class="lineNum">   20112 </span><span class="lineCov">      20187 :   &quot;rdpid\t%0&quot;</span>
<span class="lineNum">   20113 </span><span class="lineCov">      20187 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20114 </span><span class="lineCov">      20187 : </span>
<span class="lineNum">   20115 </span><span class="lineCov">       1274 : ;; Intirinsics for &gt; i486</span>
<span class="lineNum">   20116 </span><span class="lineCov">       1274 : </span>
<span class="lineNum">   20117 </span><span class="lineCov">       1274 : (define_insn &quot;wbinvd&quot;</span>
<span class="lineNum">   20118 </span><span class="lineCov">       1313 :   [(unspec_volatile [(const_int 0)] UNSPECV_WBINVD)]</span>
<span class="lineNum">   20119 </span><span class="lineCov">      62836 :   &quot;&quot;</span>
<span class="lineNum">   20120 </span><span class="lineCov">      62836 :   &quot;wbinvd&quot;</span>
<span class="lineNum">   20121 </span><span class="lineCov">       1274 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20122 </span><span class="lineCov">      62836 : </span>
<span class="lineNum">   20123 </span><span class="lineCov">      62836 : (define_insn &quot;wbnoinvd&quot;</span>
<span class="lineNum">   20124 </span><span class="lineCov">      62836 :   [(unspec_volatile [(const_int 0)] UNSPECV_WBNOINVD)]</span>
<span class="lineNum">   20125 </span><span class="lineCov">     116484 :   &quot;TARGET_WBNOINVD&quot;</span>
<span class="lineNum">   20126 </span><span class="lineCov">       1130 :   &quot;wbnoinvd&quot;</span>
<span class="lineNum">   20127 </span><span class="lineCov">       1130 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20128 </span><span class="lineCov">       1130 : </span>
<span class="lineNum">   20129 </span><span class="lineCov">       1143 : ;; MOVDIRI and MOVDIR64B</span>
<span class="lineNum">   20130 </span><span class="lineCov">        157 : </span>
<span class="lineNum">   20131 </span><span class="lineCov">     295141 : (define_insn &quot;movdiri&lt;mode&gt;&quot;</span>
<span class="lineNum">   20132 </span><span class="lineCov">     295141 :   [(unspec_volatile:SWI48 [(match_operand:SWI48 0 &quot;memory_operand&quot; &quot;m&quot;)</span>
<span class="lineNum">   20133 </span><span class="lineCov">     295200 :                            (match_operand:SWI48 1 &quot;register_operand&quot; &quot;r&quot;)]</span>
<span class="lineNum">   20134 </span><span class="lineCov">     295200 :                           UNSPECV_MOVDIRI)]</span>
<span class="lineNum">   20135 </span><span class="lineCov">       1219 :   &quot;TARGET_MOVDIRI&quot;</span>
<span class="lineNum">   20136 </span><span class="lineCov">       5287 :   &quot;movdiri\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   20137 </span><span class="lineCov">         72 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20138 </span><span class="lineCov">     278748 : </span>
<span class="lineNum">   20139 </span><span class="lineCov">       5970 : (define_insn &quot;movdir64b_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20140 </span><span class="lineCov">       5970 :   [(unspec_volatile:XI [(match_operand:P 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   20141 </span><span class="lineCov">       5301 :                         (match_operand:XI 1 &quot;memory_operand&quot;)]</span>
<span class="lineNum">   20142 </span><span class="lineCov">     278715 :                        UNSPECV_MOVDIR64B)]</span>
<span class="lineNum">   20143 </span><span class="lineCov">      10437 :   &quot;TARGET_MOVDIR64B&quot;</span>
<span class="lineNum">   20144 </span><span class="lineNoCov">          0 :   &quot;movdir64b\t{%1, %0|%0, %1}&quot;</span>
<span class="lineNum">   20145 </span><span class="lineCov">       5208 :   [(set_attr &quot;type&quot; &quot;other&quot;)])</span>
<span class="lineNum">   20146 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">   20147 </span><span class="lineCov">       5280 : ;; WAITPKG</span>
<span class="lineNum">   20148 </span><span class="lineCov">     278008 : </span>
<span class="lineNum">   20149 </span><span class="lineCov">       5250 : (define_insn &quot;umwait&quot;</span>
<span class="lineNum">   20150 </span><span class="lineCov">       5322 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   20151 </span><span class="lineCov">       7987 :         (unspec_volatile:CCC [(match_operand:SI 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   20152 </span><span class="lineCov">       7987 :                               (match_operand:DI 1 &quot;register_operand&quot; &quot;A&quot;)]</span>
<span class="lineNum">   20153 </span><span class="lineCov">       2779 :                              UNSPECV_UMWAIT))]</span>
<span class="lineNum">   20154 </span><span class="lineCov">       2779 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_WAITPKG&quot;</span>
<span class="lineNum">   20155 </span><span class="lineCov">       2779 :   &quot;umwait\t%0&quot;</span>
<span class="lineNum">   20156 </span><span class="lineCov">       2779 :   [(set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   20157 </span><span class="lineCov">       2779 : </span>
<span class="lineNum">   20158 </span><span class="lineCov">       2779 : (define_insn &quot;umwait_rex64&quot;</span>
<span class="lineNum">   20159 </span><span class="lineCov">       2707 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   20160 </span><span class="lineCov">       2707 :         (unspec_volatile:CCC [(match_operand:SI 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   20161 </span><span class="lineNoCov">          0 :                               (match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   20162 </span><span class="lineCov">       5208 :                               (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   20163 </span><span class="lineCov">       5208 :                              UNSPECV_UMWAIT))]</span>
<span class="lineNum">   20164 </span><span class="lineCov">       5295 :   &quot;TARGET_64BIT &amp;&amp; TARGET_WAITPKG&quot;</span>
<span class="lineNum">   20165 </span><span class="lineCov">         38 :   &quot;umwait\t%0&quot;</span>
<span class="lineNum">   20166 </span><span class="lineCov">        166 :   [(set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   20167 </span><span class="lineCov">        222 : </span>
<span class="lineNum">   20168 </span><span class="lineCov">        275 : (define_insn &quot;umonitor_&lt;mode&gt;&quot;</span>
<span class="lineNum">   20169 </span><span class="lineCov">        433 :   [(unspec_volatile [(match_operand:P 0 &quot;register_operand&quot; &quot;r&quot;)]</span>
<span class="lineNum">   20170 </span><span class="lineCov">        431 :                     UNSPECV_UMONITOR)]</span>
<span class="lineNum">   20171 </span><span class="lineCov">        439 :   &quot;TARGET_WAITPKG&quot;</span>
<span class="lineNum">   20172 </span><span class="lineCov">        278 :   &quot;umonitor\t%0&quot;</span>
<span class="lineNum">   20173 </span><span class="lineCov">        225 :   [(set (attr &quot;length&quot;)</span>
<span class="lineNum">   20174 </span><span class="lineCov">        225 :      (symbol_ref (&quot;(Pmode != word_mode) + 3&quot;)))])</span>
<span class="lineNum">   20175 </span><span class="lineCov">        366 : </span>
<span class="lineNum">   20176 </span><span class="lineCov">        225 : (define_insn &quot;tpause&quot;</span>
<span class="lineNum">   20177 </span><span class="lineCov">        225 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   20178 </span><span class="lineCov">        228 :         (unspec_volatile:CCC [(match_operand:SI 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   20179 </span><span class="lineCov">        363 :                               (match_operand:DI 1 &quot;register_operand&quot; &quot;A&quot;)]</span>
<span class="lineNum">   20180 </span><span class="lineCov">        228 :                              UNSPECV_TPAUSE))]</span>
<span class="lineNum">   20181 </span><span class="lineCov">        222 :   &quot;!TARGET_64BIT &amp;&amp; TARGET_WAITPKG&quot;</span>
<span class="lineNum">   20182 </span><span class="lineCov">        225 :   &quot;tpause\t%0&quot;</span>
<span class="lineNum">   20183 </span><span class="lineCov">        222 :   [(set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   20184 </span><span class="lineCov">        225 : </span>
<span class="lineNum">   20185 </span><span class="lineCov">       2848 : (define_insn &quot;tpause_rex64&quot;</span>
<span class="lineNum">   20186 </span><span class="lineCov">       2707 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">   20187 </span><span class="lineCov">        225 :         (unspec_volatile:CCC [(match_operand:SI 0 &quot;register_operand&quot; &quot;r&quot;)</span>
<span class="lineNum">   20188 </span><span class="lineCov">       6808 :                               (match_operand:SI 1 &quot;register_operand&quot; &quot;a&quot;)</span>
<span class="lineNum">   20189 </span><span class="lineCov">       6808 :                               (match_operand:SI 2 &quot;register_operand&quot; &quot;d&quot;)]</span>
<span class="lineNum">   20190 </span><span class="lineCov">       6808 :                              UNSPECV_TPAUSE))]</span>
<span class="lineNum">   20191 </span><span class="lineCov">         18 :   &quot;TARGET_64BIT &amp;&amp; TARGET_WAITPKG&quot;</span>
<span class="lineNum">   20192 </span><span class="lineCov">       2520 :   &quot;tpause\t%0&quot;</span>
<span class="lineNum">   20193 </span><span class="lineCov">        222 :   [(set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   20194 </span><span class="lineCov">       2482 : </span>
<span class="lineNum">   20195 </span><span class="lineCov">       2482 : (define_insn &quot;cldemote&quot;</span>
<span class="lineNum">   20196 </span><span class="lineCov">       5222 :   [(unspec_volatile[(match_operand 0 &quot;address_operand&quot; &quot;p&quot;)]</span>
<span class="lineNum">   20197 </span><span class="lineCov">       2301 :                  UNSPECV_CLDEMOTE)]</span>
<span class="lineNum">   20198 </span><span class="lineCov">       2312 :   &quot;TARGET_CLDEMOTE&quot;</span>
<span class="lineNum">   20199 </span><span class="lineCov">     262083 :   &quot;cldemote\t%a0&quot;</span>
<span class="lineNum">   20200 </span><span class="lineCov">     262083 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   20201 </span><span class="lineCov">     262089 :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">   20202 </span><span class="lineCov">        899 : </span>
<a name="20203"><span class="lineNum">   20203 </span><span class="lineCov">        932 : (define_insn &quot;speculation_barrier&quot;</span></a>
<span class="lineNum">   20204 </span><span class="lineCov">        932 :   [(unspec_volatile [(const_int 0)] UNSPECV_SPECULATION_BARRIER)]</span>
<span class="lineNum">   20205 </span><span class="lineCov">       3545 :   &quot;&quot;</span>
<span class="lineNum">   20206 </span><span class="lineCov">       3548 :   &quot;lfence&quot;</span>
<span class="lineNum">   20207 </span><span class="lineCov">     234413 :   [(set_attr &quot;type&quot; &quot;other&quot;)</span>
<span class="lineNum">   20208 </span><span class="lineCov">      99033 :    (set_attr &quot;length&quot; &quot;3&quot;)])</span>
<span class="lineNum">   20209 </span><span class="lineCov">     407251 : </span>
<span class="lineNum">   20210 </span><span class="lineCov">     453198 : (include &quot;mmx.md&quot;)</span>
<span class="lineNum">   20211 </span><span class="lineCov">     144977 : (include &quot;sse.md&quot;)</span>
<span class="lineNum">   20212 </span><span class="lineCov">     144977 : (include &quot;sync.md&quot;)</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
