|processor
clk_pro => datapath:u1.clk_dp
clk_pro => control_unit:u2.clk_ctl_un
RF_saida[0] <= datapath:u1.RF_saida_dt[0]
RF_saida[1] <= datapath:u1.RF_saida_dt[1]
RF_saida[2] <= datapath:u1.RF_saida_dt[2]
RF_saida[3] <= datapath:u1.RF_saida_dt[3]
RF_saida[4] <= datapath:u1.RF_saida_dt[4]
RF_saida[5] <= datapath:u1.RF_saida_dt[5]
RF_saida[6] <= datapath:u1.RF_saida_dt[6]
RF_saida[7] <= datapath:u1.RF_saida_dt[7]
RF_saida[8] <= datapath:u1.RF_saida_dt[8]
RF_saida[9] <= datapath:u1.RF_saida_dt[9]
RF_saida[10] <= datapath:u1.RF_saida_dt[10]
RF_saida[11] <= datapath:u1.RF_saida_dt[11]
RF_saida[12] <= datapath:u1.RF_saida_dt[12]
RF_saida[13] <= datapath:u1.RF_saida_dt[13]
RF_saida[14] <= datapath:u1.RF_saida_dt[14]
RF_saida[15] <= datapath:u1.RF_saida_dt[15]
S_out_pro[0] <= control_unit:u2.S_out_ctl_un[0]
S_out_pro[1] <= control_unit:u2.S_out_ctl_un[1]
S_out_pro[2] <= control_unit:u2.S_out_ctl_un[2]
S_out_pro[3] <= control_unit:u2.S_out_ctl_un[3]
N_out_pro[0] <= control_unit:u2.N_out_ctl_un[0]
N_out_pro[1] <= control_unit:u2.N_out_ctl_un[1]
N_out_pro[2] <= control_unit:u2.N_out_ctl_un[2]
N_out_pro[3] <= control_unit:u2.N_out_ctl_un[3]
OP_out_pro[0] <= control_unit:u2.OP_out_ctl_un[0]
OP_out_pro[1] <= control_unit:u2.OP_out_ctl_un[1]
OP_out_pro[2] <= control_unit:u2.OP_out_ctl_un[2]
OP_out_pro[3] <= control_unit:u2.OP_out_ctl_un[3]
IR_out_pro[0] <= control_unit:u2.IR_out_ctl_un[0]
IR_out_pro[1] <= control_unit:u2.IR_out_ctl_un[1]
IR_out_pro[2] <= control_unit:u2.IR_out_ctl_un[2]
IR_out_pro[3] <= control_unit:u2.IR_out_ctl_un[3]
IR_out_pro[4] <= control_unit:u2.IR_out_ctl_un[4]
IR_out_pro[5] <= control_unit:u2.IR_out_ctl_un[5]
IR_out_pro[6] <= control_unit:u2.IR_out_ctl_un[6]
IR_out_pro[7] <= control_unit:u2.IR_out_ctl_un[7]
IR_out_pro[8] <= control_unit:u2.IR_out_ctl_un[8]
IR_out_pro[9] <= control_unit:u2.IR_out_ctl_un[9]
IR_out_pro[10] <= control_unit:u2.IR_out_ctl_un[10]
IR_out_pro[11] <= control_unit:u2.IR_out_ctl_un[11]
IR_out_pro[12] <= control_unit:u2.IR_out_ctl_un[12]
IR_out_pro[13] <= control_unit:u2.IR_out_ctl_un[13]
IR_out_pro[14] <= control_unit:u2.IR_out_ctl_un[14]
IR_out_pro[15] <= control_unit:u2.IR_out_ctl_un[15]


|processor|datapath:u1
clk_dp => RAM:d.clk_ram
clk_dp => regfile:rf.clk_rf
D_addr[0] => RAM:d.addr_ram[0]
D_addr[1] => RAM:d.addr_ram[1]
D_addr[2] => RAM:d.addr_ram[2]
D_addr[3] => RAM:d.addr_ram[3]
D_addr[4] => RAM:d.addr_ram[4]
D_addr[5] => RAM:d.addr_ram[5]
D_addr[6] => RAM:d.addr_ram[6]
D_addr[7] => RAM:d.addr_ram[7]
D_rd => RAM:d.rd_ram
D_wr => RAM:d.wr_ram
RF_W_data[0] => mux4_1:m.a_mux4[0]
RF_W_data[1] => mux4_1:m.a_mux4[1]
RF_W_data[2] => mux4_1:m.a_mux4[2]
RF_W_data[3] => mux4_1:m.a_mux4[3]
RF_W_data[4] => mux4_1:m.a_mux4[4]
RF_W_data[5] => mux4_1:m.a_mux4[5]
RF_W_data[6] => mux4_1:m.a_mux4[6]
RF_W_data[7] => mux4_1:m.a_mux4[7]
RF_W_data[8] => mux4_1:m.a_mux4[8]
RF_W_data[9] => mux4_1:m.a_mux4[9]
RF_W_data[10] => mux4_1:m.a_mux4[10]
RF_W_data[11] => mux4_1:m.a_mux4[11]
RF_W_data[12] => mux4_1:m.a_mux4[12]
RF_W_data[13] => mux4_1:m.a_mux4[13]
RF_W_data[14] => mux4_1:m.a_mux4[14]
RF_W_data[15] => mux4_1:m.a_mux4[15]
RF_s1 => mux4_1:m.s1_mux4
RF_s0 => mux4_1:m.s0_mux4
RF_W_addr[0] => regfile:rf.W_addr[0]
RF_W_addr[1] => regfile:rf.W_addr[1]
RF_W_addr[2] => regfile:rf.W_addr[2]
RF_W_addr[3] => regfile:rf.W_addr[3]
RF_W_wr => regfile:rf.W_wr
RF_Rp_addr[0] => regfile:rf.Rp_addr[0]
RF_Rp_addr[1] => regfile:rf.Rp_addr[1]
RF_Rp_addr[2] => regfile:rf.Rp_addr[2]
RF_Rp_addr[3] => regfile:rf.Rp_addr[3]
RF_Rp_rd => regfile:rf.Rp_rd
RF_Rq_addr[0] => regfile:rf.Rq_addr[0]
RF_Rq_addr[1] => regfile:rf.Rq_addr[1]
RF_Rq_addr[2] => regfile:rf.Rq_addr[2]
RF_Rq_addr[3] => regfile:rf.Rq_addr[3]
RF_Rq_rd => regfile:rf.Rq_rd
RF_Rp_zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
RF_saida_dt[0] <= RAM:d.data_output_ram[0]
RF_saida_dt[1] <= RAM:d.data_output_ram[1]
RF_saida_dt[2] <= RAM:d.data_output_ram[2]
RF_saida_dt[3] <= RAM:d.data_output_ram[3]
RF_saida_dt[4] <= RAM:d.data_output_ram[4]
RF_saida_dt[5] <= RAM:d.data_output_ram[5]
RF_saida_dt[6] <= RAM:d.data_output_ram[6]
RF_saida_dt[7] <= RAM:d.data_output_ram[7]
RF_saida_dt[8] <= RAM:d.data_output_ram[8]
RF_saida_dt[9] <= RAM:d.data_output_ram[9]
RF_saida_dt[10] <= RAM:d.data_output_ram[10]
RF_saida_dt[11] <= RAM:d.data_output_ram[11]
RF_saida_dt[12] <= RAM:d.data_output_ram[12]
RF_saida_dt[13] <= RAM:d.data_output_ram[13]
RF_saida_dt[14] <= RAM:d.data_output_ram[14]
RF_saida_dt[15] <= RAM:d.data_output_ram[15]
ALU_s1 => alu:al.x
ALU_s0 => alu:al.y


|processor|datapath:u1|RAM:d
clk_ram => ram~24.CLK
clk_ram => ram~0.CLK
clk_ram => ram~1.CLK
clk_ram => ram~2.CLK
clk_ram => ram~3.CLK
clk_ram => ram~4.CLK
clk_ram => ram~5.CLK
clk_ram => ram~6.CLK
clk_ram => ram~7.CLK
clk_ram => ram~8.CLK
clk_ram => ram~9.CLK
clk_ram => ram~10.CLK
clk_ram => ram~11.CLK
clk_ram => ram~12.CLK
clk_ram => ram~13.CLK
clk_ram => ram~14.CLK
clk_ram => ram~15.CLK
clk_ram => ram~16.CLK
clk_ram => ram~17.CLK
clk_ram => ram~18.CLK
clk_ram => ram~19.CLK
clk_ram => ram~20.CLK
clk_ram => ram~21.CLK
clk_ram => ram~22.CLK
clk_ram => ram~23.CLK
clk_ram => data_output_ram[0]~reg0.CLK
clk_ram => data_output_ram[1]~reg0.CLK
clk_ram => data_output_ram[2]~reg0.CLK
clk_ram => data_output_ram[3]~reg0.CLK
clk_ram => data_output_ram[4]~reg0.CLK
clk_ram => data_output_ram[5]~reg0.CLK
clk_ram => data_output_ram[6]~reg0.CLK
clk_ram => data_output_ram[7]~reg0.CLK
clk_ram => data_output_ram[8]~reg0.CLK
clk_ram => data_output_ram[9]~reg0.CLK
clk_ram => data_output_ram[10]~reg0.CLK
clk_ram => data_output_ram[11]~reg0.CLK
clk_ram => data_output_ram[12]~reg0.CLK
clk_ram => data_output_ram[13]~reg0.CLK
clk_ram => data_output_ram[14]~reg0.CLK
clk_ram => data_output_ram[15]~reg0.CLK
clk_ram => temp_address[0].CLK
clk_ram => temp_address[1].CLK
clk_ram => temp_address[2].CLK
clk_ram => temp_address[3].CLK
clk_ram => temp_address[4].CLK
clk_ram => temp_address[5].CLK
clk_ram => temp_address[6].CLK
clk_ram => temp_address[7].CLK
clk_ram => ram.CLK0
rd_ram => data_output_ram~0.OUTPUTSELECT
rd_ram => data_output_ram~1.OUTPUTSELECT
rd_ram => data_output_ram~2.OUTPUTSELECT
rd_ram => data_output_ram~3.OUTPUTSELECT
rd_ram => data_output_ram~4.OUTPUTSELECT
rd_ram => data_output_ram~5.OUTPUTSELECT
rd_ram => data_output_ram~6.OUTPUTSELECT
rd_ram => data_output_ram~7.OUTPUTSELECT
rd_ram => data_output_ram~8.OUTPUTSELECT
rd_ram => data_output_ram~9.OUTPUTSELECT
rd_ram => data_output_ram~10.OUTPUTSELECT
rd_ram => data_output_ram~11.OUTPUTSELECT
rd_ram => data_output_ram~12.OUTPUTSELECT
rd_ram => data_output_ram~13.OUTPUTSELECT
rd_ram => data_output_ram~14.OUTPUTSELECT
rd_ram => data_output_ram~15.OUTPUTSELECT
rd_ram => data_output_ram~16.OUTPUTSELECT
rd_ram => data_output_ram~17.OUTPUTSELECT
rd_ram => data_output_ram~18.OUTPUTSELECT
rd_ram => data_output_ram~19.OUTPUTSELECT
rd_ram => data_output_ram~20.OUTPUTSELECT
rd_ram => data_output_ram~21.OUTPUTSELECT
rd_ram => data_output_ram~22.OUTPUTSELECT
rd_ram => data_output_ram~23.OUTPUTSELECT
rd_ram => data_output_ram~24.OUTPUTSELECT
rd_ram => data_output_ram~25.OUTPUTSELECT
rd_ram => data_output_ram~26.OUTPUTSELECT
rd_ram => data_output_ram~27.OUTPUTSELECT
rd_ram => data_output_ram~28.OUTPUTSELECT
rd_ram => data_output_ram~29.OUTPUTSELECT
rd_ram => data_output_ram~30.OUTPUTSELECT
rd_ram => data_output_ram~31.OUTPUTSELECT
wr_ram => ram~24.DATAIN
wr_ram => temp_address[0].ENA
wr_ram => temp_address[1].ENA
wr_ram => temp_address[2].ENA
wr_ram => temp_address[3].ENA
wr_ram => temp_address[4].ENA
wr_ram => temp_address[5].ENA
wr_ram => temp_address[6].ENA
wr_ram => temp_address[7].ENA
wr_ram => ram.WE
addr_ram[0] => ram~7.DATAIN
addr_ram[0] => temp_address[0].DATAIN
addr_ram[0] => ram.WADDR
addr_ram[1] => ram~6.DATAIN
addr_ram[1] => temp_address[1].DATAIN
addr_ram[1] => ram.WADDR1
addr_ram[2] => ram~5.DATAIN
addr_ram[2] => temp_address[2].DATAIN
addr_ram[2] => ram.WADDR2
addr_ram[3] => ram~4.DATAIN
addr_ram[3] => temp_address[3].DATAIN
addr_ram[3] => ram.WADDR3
addr_ram[4] => ram~3.DATAIN
addr_ram[4] => temp_address[4].DATAIN
addr_ram[4] => ram.WADDR4
addr_ram[5] => ram~2.DATAIN
addr_ram[5] => temp_address[5].DATAIN
addr_ram[5] => ram.WADDR5
addr_ram[6] => ram~1.DATAIN
addr_ram[6] => temp_address[6].DATAIN
addr_ram[6] => ram.WADDR6
addr_ram[7] => ram~0.DATAIN
addr_ram[7] => temp_address[7].DATAIN
addr_ram[7] => ram.WADDR7
data_input_ram[0] => ram~23.DATAIN
data_input_ram[0] => ram.DATAIN
data_input_ram[1] => ram~22.DATAIN
data_input_ram[1] => ram.DATAIN1
data_input_ram[2] => ram~21.DATAIN
data_input_ram[2] => ram.DATAIN2
data_input_ram[3] => ram~20.DATAIN
data_input_ram[3] => ram.DATAIN3
data_input_ram[4] => ram~19.DATAIN
data_input_ram[4] => ram.DATAIN4
data_input_ram[5] => ram~18.DATAIN
data_input_ram[5] => ram.DATAIN5
data_input_ram[6] => ram~17.DATAIN
data_input_ram[6] => ram.DATAIN6
data_input_ram[7] => ram~16.DATAIN
data_input_ram[7] => ram.DATAIN7
data_input_ram[8] => ram~15.DATAIN
data_input_ram[8] => ram.DATAIN8
data_input_ram[9] => ram~14.DATAIN
data_input_ram[9] => ram.DATAIN9
data_input_ram[10] => ram~13.DATAIN
data_input_ram[10] => ram.DATAIN10
data_input_ram[11] => ram~12.DATAIN
data_input_ram[11] => ram.DATAIN11
data_input_ram[12] => ram~11.DATAIN
data_input_ram[12] => ram.DATAIN12
data_input_ram[13] => ram~10.DATAIN
data_input_ram[13] => ram.DATAIN13
data_input_ram[14] => ram~9.DATAIN
data_input_ram[14] => ram.DATAIN14
data_input_ram[15] => ram~8.DATAIN
data_input_ram[15] => ram.DATAIN15
data_output_ram[0] <= data_output_ram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[1] <= data_output_ram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[2] <= data_output_ram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[3] <= data_output_ram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[4] <= data_output_ram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[5] <= data_output_ram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[6] <= data_output_ram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[7] <= data_output_ram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[8] <= data_output_ram[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[9] <= data_output_ram[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[10] <= data_output_ram[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[11] <= data_output_ram[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[12] <= data_output_ram[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[13] <= data_output_ram[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[14] <= data_output_ram[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output_ram[15] <= data_output_ram[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|mux4_1:m
a_mux4[0] => d_mux4~125.IN0
a_mux4[1] => d_mux4~117.IN0
a_mux4[2] => d_mux4~109.IN0
a_mux4[3] => d_mux4~101.IN0
a_mux4[4] => d_mux4~93.IN0
a_mux4[5] => d_mux4~85.IN0
a_mux4[6] => d_mux4~77.IN0
a_mux4[7] => d_mux4~69.IN0
a_mux4[8] => d_mux4~61.IN0
a_mux4[9] => d_mux4~53.IN0
a_mux4[10] => d_mux4~45.IN0
a_mux4[11] => d_mux4~37.IN0
a_mux4[12] => d_mux4~29.IN0
a_mux4[13] => d_mux4~21.IN0
a_mux4[14] => d_mux4~13.IN0
a_mux4[15] => d_mux4~5.IN0
b_mux4[0] => d_mux4~122.IN0
b_mux4[1] => d_mux4~114.IN0
b_mux4[2] => d_mux4~106.IN0
b_mux4[3] => d_mux4~98.IN0
b_mux4[4] => d_mux4~90.IN0
b_mux4[5] => d_mux4~82.IN0
b_mux4[6] => d_mux4~74.IN0
b_mux4[7] => d_mux4~66.IN0
b_mux4[8] => d_mux4~58.IN0
b_mux4[9] => d_mux4~50.IN0
b_mux4[10] => d_mux4~42.IN0
b_mux4[11] => d_mux4~34.IN0
b_mux4[12] => d_mux4~26.IN0
b_mux4[13] => d_mux4~18.IN0
b_mux4[14] => d_mux4~10.IN0
b_mux4[15] => d_mux4~2.IN0
c_mux4[0] => d_mux4~120.IN0
c_mux4[1] => d_mux4~112.IN0
c_mux4[2] => d_mux4~104.IN0
c_mux4[3] => d_mux4~96.IN0
c_mux4[4] => d_mux4~88.IN0
c_mux4[5] => d_mux4~80.IN0
c_mux4[6] => d_mux4~72.IN0
c_mux4[7] => d_mux4~64.IN0
c_mux4[8] => d_mux4~56.IN0
c_mux4[9] => d_mux4~48.IN0
c_mux4[10] => d_mux4~40.IN0
c_mux4[11] => d_mux4~32.IN0
c_mux4[12] => d_mux4~24.IN0
c_mux4[13] => d_mux4~16.IN0
c_mux4[14] => d_mux4~8.IN0
c_mux4[15] => d_mux4~0.IN0
s1_mux4 => d_mux4~5.IN1
s1_mux4 => d_mux4~13.IN1
s1_mux4 => d_mux4~21.IN1
s1_mux4 => d_mux4~29.IN1
s1_mux4 => d_mux4~37.IN1
s1_mux4 => d_mux4~45.IN1
s1_mux4 => d_mux4~53.IN1
s1_mux4 => d_mux4~61.IN1
s1_mux4 => d_mux4~69.IN1
s1_mux4 => d_mux4~77.IN1
s1_mux4 => d_mux4~85.IN1
s1_mux4 => d_mux4~93.IN1
s1_mux4 => d_mux4~101.IN1
s1_mux4 => d_mux4~109.IN1
s1_mux4 => d_mux4~117.IN1
s1_mux4 => d_mux4~125.IN1
s1_mux4 => d_mux4~0.IN1
s1_mux4 => d_mux4~2.IN1
s1_mux4 => d_mux4~8.IN1
s1_mux4 => d_mux4~10.IN1
s1_mux4 => d_mux4~16.IN1
s1_mux4 => d_mux4~18.IN1
s1_mux4 => d_mux4~24.IN1
s1_mux4 => d_mux4~26.IN1
s1_mux4 => d_mux4~32.IN1
s1_mux4 => d_mux4~34.IN1
s1_mux4 => d_mux4~40.IN1
s1_mux4 => d_mux4~42.IN1
s1_mux4 => d_mux4~48.IN1
s1_mux4 => d_mux4~50.IN1
s1_mux4 => d_mux4~56.IN1
s1_mux4 => d_mux4~58.IN1
s1_mux4 => d_mux4~64.IN1
s1_mux4 => d_mux4~66.IN1
s1_mux4 => d_mux4~72.IN1
s1_mux4 => d_mux4~74.IN1
s1_mux4 => d_mux4~80.IN1
s1_mux4 => d_mux4~82.IN1
s1_mux4 => d_mux4~88.IN1
s1_mux4 => d_mux4~90.IN1
s1_mux4 => d_mux4~96.IN1
s1_mux4 => d_mux4~98.IN1
s1_mux4 => d_mux4~104.IN1
s1_mux4 => d_mux4~106.IN1
s1_mux4 => d_mux4~112.IN1
s1_mux4 => d_mux4~114.IN1
s1_mux4 => d_mux4~120.IN1
s1_mux4 => d_mux4~122.IN1
s0_mux4 => d_mux4~3.IN1
s0_mux4 => d_mux4~11.IN1
s0_mux4 => d_mux4~19.IN1
s0_mux4 => d_mux4~27.IN1
s0_mux4 => d_mux4~35.IN1
s0_mux4 => d_mux4~43.IN1
s0_mux4 => d_mux4~51.IN1
s0_mux4 => d_mux4~59.IN1
s0_mux4 => d_mux4~67.IN1
s0_mux4 => d_mux4~75.IN1
s0_mux4 => d_mux4~83.IN1
s0_mux4 => d_mux4~91.IN1
s0_mux4 => d_mux4~99.IN1
s0_mux4 => d_mux4~107.IN1
s0_mux4 => d_mux4~115.IN1
s0_mux4 => d_mux4~123.IN1
s0_mux4 => d_mux4~1.IN1
s0_mux4 => d_mux4~6.IN1
s0_mux4 => d_mux4~9.IN1
s0_mux4 => d_mux4~14.IN1
s0_mux4 => d_mux4~17.IN1
s0_mux4 => d_mux4~22.IN1
s0_mux4 => d_mux4~25.IN1
s0_mux4 => d_mux4~30.IN1
s0_mux4 => d_mux4~33.IN1
s0_mux4 => d_mux4~38.IN1
s0_mux4 => d_mux4~41.IN1
s0_mux4 => d_mux4~46.IN1
s0_mux4 => d_mux4~49.IN1
s0_mux4 => d_mux4~54.IN1
s0_mux4 => d_mux4~57.IN1
s0_mux4 => d_mux4~62.IN1
s0_mux4 => d_mux4~65.IN1
s0_mux4 => d_mux4~70.IN1
s0_mux4 => d_mux4~73.IN1
s0_mux4 => d_mux4~78.IN1
s0_mux4 => d_mux4~81.IN1
s0_mux4 => d_mux4~86.IN1
s0_mux4 => d_mux4~89.IN1
s0_mux4 => d_mux4~94.IN1
s0_mux4 => d_mux4~97.IN1
s0_mux4 => d_mux4~102.IN1
s0_mux4 => d_mux4~105.IN1
s0_mux4 => d_mux4~110.IN1
s0_mux4 => d_mux4~113.IN1
s0_mux4 => d_mux4~118.IN1
s0_mux4 => d_mux4~121.IN1
s0_mux4 => d_mux4~126.IN1
d_mux4[0] <= d_mux4~127.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[1] <= d_mux4~119.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[2] <= d_mux4~111.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[3] <= d_mux4~103.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[4] <= d_mux4~95.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[5] <= d_mux4~87.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[6] <= d_mux4~79.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[7] <= d_mux4~71.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[8] <= d_mux4~63.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[9] <= d_mux4~55.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[10] <= d_mux4~47.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[11] <= d_mux4~39.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[12] <= d_mux4~31.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[13] <= d_mux4~23.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[14] <= d_mux4~15.DB_MAX_OUTPUT_PORT_TYPE
d_mux4[15] <= d_mux4~7.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf
clk_rf => reg16:regs:15:reg.clk_r16
clk_rf => reg16:regs:14:reg.clk_r16
clk_rf => reg16:regs:13:reg.clk_r16
clk_rf => reg16:regs:12:reg.clk_r16
clk_rf => reg16:regs:11:reg.clk_r16
clk_rf => reg16:regs:10:reg.clk_r16
clk_rf => reg16:regs:9:reg.clk_r16
clk_rf => reg16:regs:8:reg.clk_r16
clk_rf => reg16:regs:7:reg.clk_r16
clk_rf => reg16:regs:6:reg.clk_r16
clk_rf => reg16:regs:5:reg.clk_r16
clk_rf => reg16:regs:4:reg.clk_r16
clk_rf => reg16:regs:3:reg.clk_r16
clk_rf => reg16:regs:2:reg.clk_r16
clk_rf => reg16:regs:1:reg.clk_r16
clk_rf => reg16:regs:0:reg.clk_r16
W_data[0] => reg16:regs:15:reg.D_r16[0]
W_data[0] => reg16:regs:14:reg.D_r16[0]
W_data[0] => reg16:regs:13:reg.D_r16[0]
W_data[0] => reg16:regs:12:reg.D_r16[0]
W_data[0] => reg16:regs:11:reg.D_r16[0]
W_data[0] => reg16:regs:10:reg.D_r16[0]
W_data[0] => reg16:regs:9:reg.D_r16[0]
W_data[0] => reg16:regs:8:reg.D_r16[0]
W_data[0] => reg16:regs:7:reg.D_r16[0]
W_data[0] => reg16:regs:6:reg.D_r16[0]
W_data[0] => reg16:regs:5:reg.D_r16[0]
W_data[0] => reg16:regs:4:reg.D_r16[0]
W_data[0] => reg16:regs:3:reg.D_r16[0]
W_data[0] => reg16:regs:2:reg.D_r16[0]
W_data[0] => reg16:regs:1:reg.D_r16[0]
W_data[0] => reg16:regs:0:reg.D_r16[0]
W_data[1] => reg16:regs:15:reg.D_r16[1]
W_data[1] => reg16:regs:14:reg.D_r16[1]
W_data[1] => reg16:regs:13:reg.D_r16[1]
W_data[1] => reg16:regs:12:reg.D_r16[1]
W_data[1] => reg16:regs:11:reg.D_r16[1]
W_data[1] => reg16:regs:10:reg.D_r16[1]
W_data[1] => reg16:regs:9:reg.D_r16[1]
W_data[1] => reg16:regs:8:reg.D_r16[1]
W_data[1] => reg16:regs:7:reg.D_r16[1]
W_data[1] => reg16:regs:6:reg.D_r16[1]
W_data[1] => reg16:regs:5:reg.D_r16[1]
W_data[1] => reg16:regs:4:reg.D_r16[1]
W_data[1] => reg16:regs:3:reg.D_r16[1]
W_data[1] => reg16:regs:2:reg.D_r16[1]
W_data[1] => reg16:regs:1:reg.D_r16[1]
W_data[1] => reg16:regs:0:reg.D_r16[1]
W_data[2] => reg16:regs:15:reg.D_r16[2]
W_data[2] => reg16:regs:14:reg.D_r16[2]
W_data[2] => reg16:regs:13:reg.D_r16[2]
W_data[2] => reg16:regs:12:reg.D_r16[2]
W_data[2] => reg16:regs:11:reg.D_r16[2]
W_data[2] => reg16:regs:10:reg.D_r16[2]
W_data[2] => reg16:regs:9:reg.D_r16[2]
W_data[2] => reg16:regs:8:reg.D_r16[2]
W_data[2] => reg16:regs:7:reg.D_r16[2]
W_data[2] => reg16:regs:6:reg.D_r16[2]
W_data[2] => reg16:regs:5:reg.D_r16[2]
W_data[2] => reg16:regs:4:reg.D_r16[2]
W_data[2] => reg16:regs:3:reg.D_r16[2]
W_data[2] => reg16:regs:2:reg.D_r16[2]
W_data[2] => reg16:regs:1:reg.D_r16[2]
W_data[2] => reg16:regs:0:reg.D_r16[2]
W_data[3] => reg16:regs:15:reg.D_r16[3]
W_data[3] => reg16:regs:14:reg.D_r16[3]
W_data[3] => reg16:regs:13:reg.D_r16[3]
W_data[3] => reg16:regs:12:reg.D_r16[3]
W_data[3] => reg16:regs:11:reg.D_r16[3]
W_data[3] => reg16:regs:10:reg.D_r16[3]
W_data[3] => reg16:regs:9:reg.D_r16[3]
W_data[3] => reg16:regs:8:reg.D_r16[3]
W_data[3] => reg16:regs:7:reg.D_r16[3]
W_data[3] => reg16:regs:6:reg.D_r16[3]
W_data[3] => reg16:regs:5:reg.D_r16[3]
W_data[3] => reg16:regs:4:reg.D_r16[3]
W_data[3] => reg16:regs:3:reg.D_r16[3]
W_data[3] => reg16:regs:2:reg.D_r16[3]
W_data[3] => reg16:regs:1:reg.D_r16[3]
W_data[3] => reg16:regs:0:reg.D_r16[3]
W_data[4] => reg16:regs:15:reg.D_r16[4]
W_data[4] => reg16:regs:14:reg.D_r16[4]
W_data[4] => reg16:regs:13:reg.D_r16[4]
W_data[4] => reg16:regs:12:reg.D_r16[4]
W_data[4] => reg16:regs:11:reg.D_r16[4]
W_data[4] => reg16:regs:10:reg.D_r16[4]
W_data[4] => reg16:regs:9:reg.D_r16[4]
W_data[4] => reg16:regs:8:reg.D_r16[4]
W_data[4] => reg16:regs:7:reg.D_r16[4]
W_data[4] => reg16:regs:6:reg.D_r16[4]
W_data[4] => reg16:regs:5:reg.D_r16[4]
W_data[4] => reg16:regs:4:reg.D_r16[4]
W_data[4] => reg16:regs:3:reg.D_r16[4]
W_data[4] => reg16:regs:2:reg.D_r16[4]
W_data[4] => reg16:regs:1:reg.D_r16[4]
W_data[4] => reg16:regs:0:reg.D_r16[4]
W_data[5] => reg16:regs:15:reg.D_r16[5]
W_data[5] => reg16:regs:14:reg.D_r16[5]
W_data[5] => reg16:regs:13:reg.D_r16[5]
W_data[5] => reg16:regs:12:reg.D_r16[5]
W_data[5] => reg16:regs:11:reg.D_r16[5]
W_data[5] => reg16:regs:10:reg.D_r16[5]
W_data[5] => reg16:regs:9:reg.D_r16[5]
W_data[5] => reg16:regs:8:reg.D_r16[5]
W_data[5] => reg16:regs:7:reg.D_r16[5]
W_data[5] => reg16:regs:6:reg.D_r16[5]
W_data[5] => reg16:regs:5:reg.D_r16[5]
W_data[5] => reg16:regs:4:reg.D_r16[5]
W_data[5] => reg16:regs:3:reg.D_r16[5]
W_data[5] => reg16:regs:2:reg.D_r16[5]
W_data[5] => reg16:regs:1:reg.D_r16[5]
W_data[5] => reg16:regs:0:reg.D_r16[5]
W_data[6] => reg16:regs:15:reg.D_r16[6]
W_data[6] => reg16:regs:14:reg.D_r16[6]
W_data[6] => reg16:regs:13:reg.D_r16[6]
W_data[6] => reg16:regs:12:reg.D_r16[6]
W_data[6] => reg16:regs:11:reg.D_r16[6]
W_data[6] => reg16:regs:10:reg.D_r16[6]
W_data[6] => reg16:regs:9:reg.D_r16[6]
W_data[6] => reg16:regs:8:reg.D_r16[6]
W_data[6] => reg16:regs:7:reg.D_r16[6]
W_data[6] => reg16:regs:6:reg.D_r16[6]
W_data[6] => reg16:regs:5:reg.D_r16[6]
W_data[6] => reg16:regs:4:reg.D_r16[6]
W_data[6] => reg16:regs:3:reg.D_r16[6]
W_data[6] => reg16:regs:2:reg.D_r16[6]
W_data[6] => reg16:regs:1:reg.D_r16[6]
W_data[6] => reg16:regs:0:reg.D_r16[6]
W_data[7] => reg16:regs:15:reg.D_r16[7]
W_data[7] => reg16:regs:14:reg.D_r16[7]
W_data[7] => reg16:regs:13:reg.D_r16[7]
W_data[7] => reg16:regs:12:reg.D_r16[7]
W_data[7] => reg16:regs:11:reg.D_r16[7]
W_data[7] => reg16:regs:10:reg.D_r16[7]
W_data[7] => reg16:regs:9:reg.D_r16[7]
W_data[7] => reg16:regs:8:reg.D_r16[7]
W_data[7] => reg16:regs:7:reg.D_r16[7]
W_data[7] => reg16:regs:6:reg.D_r16[7]
W_data[7] => reg16:regs:5:reg.D_r16[7]
W_data[7] => reg16:regs:4:reg.D_r16[7]
W_data[7] => reg16:regs:3:reg.D_r16[7]
W_data[7] => reg16:regs:2:reg.D_r16[7]
W_data[7] => reg16:regs:1:reg.D_r16[7]
W_data[7] => reg16:regs:0:reg.D_r16[7]
W_data[8] => reg16:regs:15:reg.D_r16[8]
W_data[8] => reg16:regs:14:reg.D_r16[8]
W_data[8] => reg16:regs:13:reg.D_r16[8]
W_data[8] => reg16:regs:12:reg.D_r16[8]
W_data[8] => reg16:regs:11:reg.D_r16[8]
W_data[8] => reg16:regs:10:reg.D_r16[8]
W_data[8] => reg16:regs:9:reg.D_r16[8]
W_data[8] => reg16:regs:8:reg.D_r16[8]
W_data[8] => reg16:regs:7:reg.D_r16[8]
W_data[8] => reg16:regs:6:reg.D_r16[8]
W_data[8] => reg16:regs:5:reg.D_r16[8]
W_data[8] => reg16:regs:4:reg.D_r16[8]
W_data[8] => reg16:regs:3:reg.D_r16[8]
W_data[8] => reg16:regs:2:reg.D_r16[8]
W_data[8] => reg16:regs:1:reg.D_r16[8]
W_data[8] => reg16:regs:0:reg.D_r16[8]
W_data[9] => reg16:regs:15:reg.D_r16[9]
W_data[9] => reg16:regs:14:reg.D_r16[9]
W_data[9] => reg16:regs:13:reg.D_r16[9]
W_data[9] => reg16:regs:12:reg.D_r16[9]
W_data[9] => reg16:regs:11:reg.D_r16[9]
W_data[9] => reg16:regs:10:reg.D_r16[9]
W_data[9] => reg16:regs:9:reg.D_r16[9]
W_data[9] => reg16:regs:8:reg.D_r16[9]
W_data[9] => reg16:regs:7:reg.D_r16[9]
W_data[9] => reg16:regs:6:reg.D_r16[9]
W_data[9] => reg16:regs:5:reg.D_r16[9]
W_data[9] => reg16:regs:4:reg.D_r16[9]
W_data[9] => reg16:regs:3:reg.D_r16[9]
W_data[9] => reg16:regs:2:reg.D_r16[9]
W_data[9] => reg16:regs:1:reg.D_r16[9]
W_data[9] => reg16:regs:0:reg.D_r16[9]
W_data[10] => reg16:regs:15:reg.D_r16[10]
W_data[10] => reg16:regs:14:reg.D_r16[10]
W_data[10] => reg16:regs:13:reg.D_r16[10]
W_data[10] => reg16:regs:12:reg.D_r16[10]
W_data[10] => reg16:regs:11:reg.D_r16[10]
W_data[10] => reg16:regs:10:reg.D_r16[10]
W_data[10] => reg16:regs:9:reg.D_r16[10]
W_data[10] => reg16:regs:8:reg.D_r16[10]
W_data[10] => reg16:regs:7:reg.D_r16[10]
W_data[10] => reg16:regs:6:reg.D_r16[10]
W_data[10] => reg16:regs:5:reg.D_r16[10]
W_data[10] => reg16:regs:4:reg.D_r16[10]
W_data[10] => reg16:regs:3:reg.D_r16[10]
W_data[10] => reg16:regs:2:reg.D_r16[10]
W_data[10] => reg16:regs:1:reg.D_r16[10]
W_data[10] => reg16:regs:0:reg.D_r16[10]
W_data[11] => reg16:regs:15:reg.D_r16[11]
W_data[11] => reg16:regs:14:reg.D_r16[11]
W_data[11] => reg16:regs:13:reg.D_r16[11]
W_data[11] => reg16:regs:12:reg.D_r16[11]
W_data[11] => reg16:regs:11:reg.D_r16[11]
W_data[11] => reg16:regs:10:reg.D_r16[11]
W_data[11] => reg16:regs:9:reg.D_r16[11]
W_data[11] => reg16:regs:8:reg.D_r16[11]
W_data[11] => reg16:regs:7:reg.D_r16[11]
W_data[11] => reg16:regs:6:reg.D_r16[11]
W_data[11] => reg16:regs:5:reg.D_r16[11]
W_data[11] => reg16:regs:4:reg.D_r16[11]
W_data[11] => reg16:regs:3:reg.D_r16[11]
W_data[11] => reg16:regs:2:reg.D_r16[11]
W_data[11] => reg16:regs:1:reg.D_r16[11]
W_data[11] => reg16:regs:0:reg.D_r16[11]
W_data[12] => reg16:regs:15:reg.D_r16[12]
W_data[12] => reg16:regs:14:reg.D_r16[12]
W_data[12] => reg16:regs:13:reg.D_r16[12]
W_data[12] => reg16:regs:12:reg.D_r16[12]
W_data[12] => reg16:regs:11:reg.D_r16[12]
W_data[12] => reg16:regs:10:reg.D_r16[12]
W_data[12] => reg16:regs:9:reg.D_r16[12]
W_data[12] => reg16:regs:8:reg.D_r16[12]
W_data[12] => reg16:regs:7:reg.D_r16[12]
W_data[12] => reg16:regs:6:reg.D_r16[12]
W_data[12] => reg16:regs:5:reg.D_r16[12]
W_data[12] => reg16:regs:4:reg.D_r16[12]
W_data[12] => reg16:regs:3:reg.D_r16[12]
W_data[12] => reg16:regs:2:reg.D_r16[12]
W_data[12] => reg16:regs:1:reg.D_r16[12]
W_data[12] => reg16:regs:0:reg.D_r16[12]
W_data[13] => reg16:regs:15:reg.D_r16[13]
W_data[13] => reg16:regs:14:reg.D_r16[13]
W_data[13] => reg16:regs:13:reg.D_r16[13]
W_data[13] => reg16:regs:12:reg.D_r16[13]
W_data[13] => reg16:regs:11:reg.D_r16[13]
W_data[13] => reg16:regs:10:reg.D_r16[13]
W_data[13] => reg16:regs:9:reg.D_r16[13]
W_data[13] => reg16:regs:8:reg.D_r16[13]
W_data[13] => reg16:regs:7:reg.D_r16[13]
W_data[13] => reg16:regs:6:reg.D_r16[13]
W_data[13] => reg16:regs:5:reg.D_r16[13]
W_data[13] => reg16:regs:4:reg.D_r16[13]
W_data[13] => reg16:regs:3:reg.D_r16[13]
W_data[13] => reg16:regs:2:reg.D_r16[13]
W_data[13] => reg16:regs:1:reg.D_r16[13]
W_data[13] => reg16:regs:0:reg.D_r16[13]
W_data[14] => reg16:regs:15:reg.D_r16[14]
W_data[14] => reg16:regs:14:reg.D_r16[14]
W_data[14] => reg16:regs:13:reg.D_r16[14]
W_data[14] => reg16:regs:12:reg.D_r16[14]
W_data[14] => reg16:regs:11:reg.D_r16[14]
W_data[14] => reg16:regs:10:reg.D_r16[14]
W_data[14] => reg16:regs:9:reg.D_r16[14]
W_data[14] => reg16:regs:8:reg.D_r16[14]
W_data[14] => reg16:regs:7:reg.D_r16[14]
W_data[14] => reg16:regs:6:reg.D_r16[14]
W_data[14] => reg16:regs:5:reg.D_r16[14]
W_data[14] => reg16:regs:4:reg.D_r16[14]
W_data[14] => reg16:regs:3:reg.D_r16[14]
W_data[14] => reg16:regs:2:reg.D_r16[14]
W_data[14] => reg16:regs:1:reg.D_r16[14]
W_data[14] => reg16:regs:0:reg.D_r16[14]
W_data[15] => reg16:regs:15:reg.D_r16[15]
W_data[15] => reg16:regs:14:reg.D_r16[15]
W_data[15] => reg16:regs:13:reg.D_r16[15]
W_data[15] => reg16:regs:12:reg.D_r16[15]
W_data[15] => reg16:regs:11:reg.D_r16[15]
W_data[15] => reg16:regs:10:reg.D_r16[15]
W_data[15] => reg16:regs:9:reg.D_r16[15]
W_data[15] => reg16:regs:8:reg.D_r16[15]
W_data[15] => reg16:regs:7:reg.D_r16[15]
W_data[15] => reg16:regs:6:reg.D_r16[15]
W_data[15] => reg16:regs:5:reg.D_r16[15]
W_data[15] => reg16:regs:4:reg.D_r16[15]
W_data[15] => reg16:regs:3:reg.D_r16[15]
W_data[15] => reg16:regs:2:reg.D_r16[15]
W_data[15] => reg16:regs:1:reg.D_r16[15]
W_data[15] => reg16:regs:0:reg.D_r16[15]
W_addr[0] => decode16:deco.i_d16[0]
W_addr[1] => decode16:deco.i_d16[1]
W_addr[2] => decode16:deco.i_d16[2]
W_addr[3] => decode16:deco.i_d16[3]
W_wr => decode16:deco.en_d16
Rp_addr[0] => mux16_1:mux0.S_m16[0]
Rp_addr[1] => mux16_1:mux0.S_m16[1]
Rp_addr[2] => mux16_1:mux0.S_m16[2]
Rp_addr[3] => mux16_1:mux0.S_m16[3]
Rp_rd => Rp_data~0.OUTPUTSELECT
Rp_rd => Rp_data~1.OUTPUTSELECT
Rp_rd => Rp_data~2.OUTPUTSELECT
Rp_rd => Rp_data~3.OUTPUTSELECT
Rp_rd => Rp_data~4.OUTPUTSELECT
Rp_rd => Rp_data~5.OUTPUTSELECT
Rp_rd => Rp_data~6.OUTPUTSELECT
Rp_rd => Rp_data~7.OUTPUTSELECT
Rp_rd => Rp_data~8.OUTPUTSELECT
Rp_rd => Rp_data~9.OUTPUTSELECT
Rp_rd => Rp_data~10.OUTPUTSELECT
Rp_rd => Rp_data~11.OUTPUTSELECT
Rp_rd => Rp_data~12.OUTPUTSELECT
Rp_rd => Rp_data~13.OUTPUTSELECT
Rp_rd => Rp_data~14.OUTPUTSELECT
Rp_rd => Rp_data~15.OUTPUTSELECT
Rp_data[0] <= Rp_data~15.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[1] <= Rp_data~14.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[2] <= Rp_data~13.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[3] <= Rp_data~12.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[4] <= Rp_data~11.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[5] <= Rp_data~10.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[6] <= Rp_data~9.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[7] <= Rp_data~8.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[8] <= Rp_data~7.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[9] <= Rp_data~6.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[10] <= Rp_data~5.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[11] <= Rp_data~4.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[12] <= Rp_data~3.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[13] <= Rp_data~2.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[14] <= Rp_data~1.DB_MAX_OUTPUT_PORT_TYPE
Rp_data[15] <= Rp_data~0.DB_MAX_OUTPUT_PORT_TYPE
Rq_addr[0] => mux16_1:mux1.S_m16[0]
Rq_addr[1] => mux16_1:mux1.S_m16[1]
Rq_addr[2] => mux16_1:mux1.S_m16[2]
Rq_addr[3] => mux16_1:mux1.S_m16[3]
Rq_rd => Rq_data~0.OUTPUTSELECT
Rq_rd => Rq_data~1.OUTPUTSELECT
Rq_rd => Rq_data~2.OUTPUTSELECT
Rq_rd => Rq_data~3.OUTPUTSELECT
Rq_rd => Rq_data~4.OUTPUTSELECT
Rq_rd => Rq_data~5.OUTPUTSELECT
Rq_rd => Rq_data~6.OUTPUTSELECT
Rq_rd => Rq_data~7.OUTPUTSELECT
Rq_rd => Rq_data~8.OUTPUTSELECT
Rq_rd => Rq_data~9.OUTPUTSELECT
Rq_rd => Rq_data~10.OUTPUTSELECT
Rq_rd => Rq_data~11.OUTPUTSELECT
Rq_rd => Rq_data~12.OUTPUTSELECT
Rq_rd => Rq_data~13.OUTPUTSELECT
Rq_rd => Rq_data~14.OUTPUTSELECT
Rq_rd => Rq_data~15.OUTPUTSELECT
Rq_data[0] <= Rq_data~15.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[1] <= Rq_data~14.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[2] <= Rq_data~13.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[3] <= Rq_data~12.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[4] <= Rq_data~11.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[5] <= Rq_data~10.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[6] <= Rq_data~9.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[7] <= Rq_data~8.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[8] <= Rq_data~7.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[9] <= Rq_data~6.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[10] <= Rq_data~5.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[11] <= Rq_data~4.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[12] <= Rq_data~3.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[13] <= Rq_data~2.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[14] <= Rq_data~1.DB_MAX_OUTPUT_PORT_TYPE
Rq_data[15] <= Rq_data~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|decode16:deco
en_d16 => Mux0.IN32
en_d16 => Mux1.IN32
en_d16 => Mux2.IN32
en_d16 => Mux3.IN32
en_d16 => Mux4.IN32
en_d16 => Mux5.IN32
en_d16 => Mux6.IN32
en_d16 => Mux7.IN32
en_d16 => Mux8.IN32
en_d16 => Mux9.IN32
en_d16 => Mux10.IN32
en_d16 => Mux11.IN32
en_d16 => Mux12.IN32
en_d16 => Mux13.IN32
en_d16 => Mux14.IN32
en_d16 => Mux15.IN32
i_d16[0] => Mux0.IN36
i_d16[0] => Mux1.IN36
i_d16[0] => Mux2.IN36
i_d16[0] => Mux3.IN36
i_d16[0] => Mux4.IN36
i_d16[0] => Mux5.IN36
i_d16[0] => Mux6.IN36
i_d16[0] => Mux7.IN36
i_d16[0] => Mux8.IN36
i_d16[0] => Mux9.IN36
i_d16[0] => Mux10.IN36
i_d16[0] => Mux11.IN36
i_d16[0] => Mux12.IN36
i_d16[0] => Mux13.IN36
i_d16[0] => Mux14.IN36
i_d16[0] => Mux15.IN36
i_d16[1] => Mux0.IN35
i_d16[1] => Mux1.IN35
i_d16[1] => Mux2.IN35
i_d16[1] => Mux3.IN35
i_d16[1] => Mux4.IN35
i_d16[1] => Mux5.IN35
i_d16[1] => Mux6.IN35
i_d16[1] => Mux7.IN35
i_d16[1] => Mux8.IN35
i_d16[1] => Mux9.IN35
i_d16[1] => Mux10.IN35
i_d16[1] => Mux11.IN35
i_d16[1] => Mux12.IN35
i_d16[1] => Mux13.IN35
i_d16[1] => Mux14.IN35
i_d16[1] => Mux15.IN35
i_d16[2] => Mux0.IN34
i_d16[2] => Mux1.IN34
i_d16[2] => Mux2.IN34
i_d16[2] => Mux3.IN34
i_d16[2] => Mux4.IN34
i_d16[2] => Mux5.IN34
i_d16[2] => Mux6.IN34
i_d16[2] => Mux7.IN34
i_d16[2] => Mux8.IN34
i_d16[2] => Mux9.IN34
i_d16[2] => Mux10.IN34
i_d16[2] => Mux11.IN34
i_d16[2] => Mux12.IN34
i_d16[2] => Mux13.IN34
i_d16[2] => Mux14.IN34
i_d16[2] => Mux15.IN34
i_d16[3] => Mux0.IN33
i_d16[3] => Mux1.IN33
i_d16[3] => Mux2.IN33
i_d16[3] => Mux3.IN33
i_d16[3] => Mux4.IN33
i_d16[3] => Mux5.IN33
i_d16[3] => Mux6.IN33
i_d16[3] => Mux7.IN33
i_d16[3] => Mux8.IN33
i_d16[3] => Mux9.IN33
i_d16[3] => Mux10.IN33
i_d16[3] => Mux11.IN33
i_d16[3] => Mux12.IN33
i_d16[3] => Mux13.IN33
i_d16[3] => Mux14.IN33
i_d16[3] => Mux15.IN33
D_d16[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
D_d16[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
D_d16[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
D_d16[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
D_d16[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
D_d16[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
D_d16[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
D_d16[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
D_d16[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
D_d16[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
D_d16[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
D_d16[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
D_d16[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
D_d16[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
D_d16[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
D_d16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:15:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:14:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:13:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:12:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:11:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:10:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:9:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:8:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:7:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:6:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:5:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:4:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:3:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:2:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:1:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|reg16:\regs:0:reg
clk_r16 => Q_r16[0]~reg0.CLK
clk_r16 => Q_r16[1]~reg0.CLK
clk_r16 => Q_r16[2]~reg0.CLK
clk_r16 => Q_r16[3]~reg0.CLK
clk_r16 => Q_r16[4]~reg0.CLK
clk_r16 => Q_r16[5]~reg0.CLK
clk_r16 => Q_r16[6]~reg0.CLK
clk_r16 => Q_r16[7]~reg0.CLK
clk_r16 => Q_r16[8]~reg0.CLK
clk_r16 => Q_r16[9]~reg0.CLK
clk_r16 => Q_r16[10]~reg0.CLK
clk_r16 => Q_r16[11]~reg0.CLK
clk_r16 => Q_r16[12]~reg0.CLK
clk_r16 => Q_r16[13]~reg0.CLK
clk_r16 => Q_r16[14]~reg0.CLK
clk_r16 => Q_r16[15]~reg0.CLK
load_r16 => Q_r16[0]~reg0.ENA
load_r16 => Q_r16[1]~reg0.ENA
load_r16 => Q_r16[2]~reg0.ENA
load_r16 => Q_r16[3]~reg0.ENA
load_r16 => Q_r16[4]~reg0.ENA
load_r16 => Q_r16[5]~reg0.ENA
load_r16 => Q_r16[6]~reg0.ENA
load_r16 => Q_r16[7]~reg0.ENA
load_r16 => Q_r16[8]~reg0.ENA
load_r16 => Q_r16[9]~reg0.ENA
load_r16 => Q_r16[10]~reg0.ENA
load_r16 => Q_r16[11]~reg0.ENA
load_r16 => Q_r16[12]~reg0.ENA
load_r16 => Q_r16[13]~reg0.ENA
load_r16 => Q_r16[14]~reg0.ENA
load_r16 => Q_r16[15]~reg0.ENA
D_r16[0] => Q_r16[0]~reg0.DATAIN
D_r16[1] => Q_r16[1]~reg0.DATAIN
D_r16[2] => Q_r16[2]~reg0.DATAIN
D_r16[3] => Q_r16[3]~reg0.DATAIN
D_r16[4] => Q_r16[4]~reg0.DATAIN
D_r16[5] => Q_r16[5]~reg0.DATAIN
D_r16[6] => Q_r16[6]~reg0.DATAIN
D_r16[7] => Q_r16[7]~reg0.DATAIN
D_r16[8] => Q_r16[8]~reg0.DATAIN
D_r16[9] => Q_r16[9]~reg0.DATAIN
D_r16[10] => Q_r16[10]~reg0.DATAIN
D_r16[11] => Q_r16[11]~reg0.DATAIN
D_r16[12] => Q_r16[12]~reg0.DATAIN
D_r16[13] => Q_r16[13]~reg0.DATAIN
D_r16[14] => Q_r16[14]~reg0.DATAIN
D_r16[15] => Q_r16[15]~reg0.DATAIN
Q_r16[0] <= Q_r16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[1] <= Q_r16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[2] <= Q_r16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[3] <= Q_r16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[4] <= Q_r16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[5] <= Q_r16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[6] <= Q_r16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[7] <= Q_r16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[8] <= Q_r16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[9] <= Q_r16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[10] <= Q_r16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[11] <= Q_r16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[12] <= Q_r16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[13] <= Q_r16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[14] <= Q_r16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_r16[15] <= Q_r16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|mux16_1:mux0
A_m16[0][0] => Mux15.IN15
A_m16[0][1] => Mux14.IN15
A_m16[0][2] => Mux13.IN15
A_m16[0][3] => Mux12.IN15
A_m16[0][4] => Mux11.IN15
A_m16[0][5] => Mux10.IN15
A_m16[0][6] => Mux9.IN15
A_m16[0][7] => Mux8.IN15
A_m16[0][8] => Mux7.IN15
A_m16[0][9] => Mux6.IN15
A_m16[0][10] => Mux5.IN15
A_m16[0][11] => Mux4.IN15
A_m16[0][12] => Mux3.IN15
A_m16[0][13] => Mux2.IN15
A_m16[0][14] => Mux1.IN15
A_m16[0][15] => Mux0.IN15
A_m16[1][0] => Mux15.IN14
A_m16[1][1] => Mux14.IN14
A_m16[1][2] => Mux13.IN14
A_m16[1][3] => Mux12.IN14
A_m16[1][4] => Mux11.IN14
A_m16[1][5] => Mux10.IN14
A_m16[1][6] => Mux9.IN14
A_m16[1][7] => Mux8.IN14
A_m16[1][8] => Mux7.IN14
A_m16[1][9] => Mux6.IN14
A_m16[1][10] => Mux5.IN14
A_m16[1][11] => Mux4.IN14
A_m16[1][12] => Mux3.IN14
A_m16[1][13] => Mux2.IN14
A_m16[1][14] => Mux1.IN14
A_m16[1][15] => Mux0.IN14
A_m16[2][0] => Mux15.IN13
A_m16[2][1] => Mux14.IN13
A_m16[2][2] => Mux13.IN13
A_m16[2][3] => Mux12.IN13
A_m16[2][4] => Mux11.IN13
A_m16[2][5] => Mux10.IN13
A_m16[2][6] => Mux9.IN13
A_m16[2][7] => Mux8.IN13
A_m16[2][8] => Mux7.IN13
A_m16[2][9] => Mux6.IN13
A_m16[2][10] => Mux5.IN13
A_m16[2][11] => Mux4.IN13
A_m16[2][12] => Mux3.IN13
A_m16[2][13] => Mux2.IN13
A_m16[2][14] => Mux1.IN13
A_m16[2][15] => Mux0.IN13
A_m16[3][0] => Mux15.IN12
A_m16[3][1] => Mux14.IN12
A_m16[3][2] => Mux13.IN12
A_m16[3][3] => Mux12.IN12
A_m16[3][4] => Mux11.IN12
A_m16[3][5] => Mux10.IN12
A_m16[3][6] => Mux9.IN12
A_m16[3][7] => Mux8.IN12
A_m16[3][8] => Mux7.IN12
A_m16[3][9] => Mux6.IN12
A_m16[3][10] => Mux5.IN12
A_m16[3][11] => Mux4.IN12
A_m16[3][12] => Mux3.IN12
A_m16[3][13] => Mux2.IN12
A_m16[3][14] => Mux1.IN12
A_m16[3][15] => Mux0.IN12
A_m16[4][0] => Mux15.IN11
A_m16[4][1] => Mux14.IN11
A_m16[4][2] => Mux13.IN11
A_m16[4][3] => Mux12.IN11
A_m16[4][4] => Mux11.IN11
A_m16[4][5] => Mux10.IN11
A_m16[4][6] => Mux9.IN11
A_m16[4][7] => Mux8.IN11
A_m16[4][8] => Mux7.IN11
A_m16[4][9] => Mux6.IN11
A_m16[4][10] => Mux5.IN11
A_m16[4][11] => Mux4.IN11
A_m16[4][12] => Mux3.IN11
A_m16[4][13] => Mux2.IN11
A_m16[4][14] => Mux1.IN11
A_m16[4][15] => Mux0.IN11
A_m16[5][0] => Mux15.IN10
A_m16[5][1] => Mux14.IN10
A_m16[5][2] => Mux13.IN10
A_m16[5][3] => Mux12.IN10
A_m16[5][4] => Mux11.IN10
A_m16[5][5] => Mux10.IN10
A_m16[5][6] => Mux9.IN10
A_m16[5][7] => Mux8.IN10
A_m16[5][8] => Mux7.IN10
A_m16[5][9] => Mux6.IN10
A_m16[5][10] => Mux5.IN10
A_m16[5][11] => Mux4.IN10
A_m16[5][12] => Mux3.IN10
A_m16[5][13] => Mux2.IN10
A_m16[5][14] => Mux1.IN10
A_m16[5][15] => Mux0.IN10
A_m16[6][0] => Mux15.IN9
A_m16[6][1] => Mux14.IN9
A_m16[6][2] => Mux13.IN9
A_m16[6][3] => Mux12.IN9
A_m16[6][4] => Mux11.IN9
A_m16[6][5] => Mux10.IN9
A_m16[6][6] => Mux9.IN9
A_m16[6][7] => Mux8.IN9
A_m16[6][8] => Mux7.IN9
A_m16[6][9] => Mux6.IN9
A_m16[6][10] => Mux5.IN9
A_m16[6][11] => Mux4.IN9
A_m16[6][12] => Mux3.IN9
A_m16[6][13] => Mux2.IN9
A_m16[6][14] => Mux1.IN9
A_m16[6][15] => Mux0.IN9
A_m16[7][0] => Mux15.IN8
A_m16[7][1] => Mux14.IN8
A_m16[7][2] => Mux13.IN8
A_m16[7][3] => Mux12.IN8
A_m16[7][4] => Mux11.IN8
A_m16[7][5] => Mux10.IN8
A_m16[7][6] => Mux9.IN8
A_m16[7][7] => Mux8.IN8
A_m16[7][8] => Mux7.IN8
A_m16[7][9] => Mux6.IN8
A_m16[7][10] => Mux5.IN8
A_m16[7][11] => Mux4.IN8
A_m16[7][12] => Mux3.IN8
A_m16[7][13] => Mux2.IN8
A_m16[7][14] => Mux1.IN8
A_m16[7][15] => Mux0.IN8
A_m16[8][0] => Mux15.IN7
A_m16[8][1] => Mux14.IN7
A_m16[8][2] => Mux13.IN7
A_m16[8][3] => Mux12.IN7
A_m16[8][4] => Mux11.IN7
A_m16[8][5] => Mux10.IN7
A_m16[8][6] => Mux9.IN7
A_m16[8][7] => Mux8.IN7
A_m16[8][8] => Mux7.IN7
A_m16[8][9] => Mux6.IN7
A_m16[8][10] => Mux5.IN7
A_m16[8][11] => Mux4.IN7
A_m16[8][12] => Mux3.IN7
A_m16[8][13] => Mux2.IN7
A_m16[8][14] => Mux1.IN7
A_m16[8][15] => Mux0.IN7
A_m16[9][0] => Mux15.IN6
A_m16[9][1] => Mux14.IN6
A_m16[9][2] => Mux13.IN6
A_m16[9][3] => Mux12.IN6
A_m16[9][4] => Mux11.IN6
A_m16[9][5] => Mux10.IN6
A_m16[9][6] => Mux9.IN6
A_m16[9][7] => Mux8.IN6
A_m16[9][8] => Mux7.IN6
A_m16[9][9] => Mux6.IN6
A_m16[9][10] => Mux5.IN6
A_m16[9][11] => Mux4.IN6
A_m16[9][12] => Mux3.IN6
A_m16[9][13] => Mux2.IN6
A_m16[9][14] => Mux1.IN6
A_m16[9][15] => Mux0.IN6
A_m16[10][0] => Mux15.IN5
A_m16[10][1] => Mux14.IN5
A_m16[10][2] => Mux13.IN5
A_m16[10][3] => Mux12.IN5
A_m16[10][4] => Mux11.IN5
A_m16[10][5] => Mux10.IN5
A_m16[10][6] => Mux9.IN5
A_m16[10][7] => Mux8.IN5
A_m16[10][8] => Mux7.IN5
A_m16[10][9] => Mux6.IN5
A_m16[10][10] => Mux5.IN5
A_m16[10][11] => Mux4.IN5
A_m16[10][12] => Mux3.IN5
A_m16[10][13] => Mux2.IN5
A_m16[10][14] => Mux1.IN5
A_m16[10][15] => Mux0.IN5
A_m16[11][0] => Mux15.IN4
A_m16[11][1] => Mux14.IN4
A_m16[11][2] => Mux13.IN4
A_m16[11][3] => Mux12.IN4
A_m16[11][4] => Mux11.IN4
A_m16[11][5] => Mux10.IN4
A_m16[11][6] => Mux9.IN4
A_m16[11][7] => Mux8.IN4
A_m16[11][8] => Mux7.IN4
A_m16[11][9] => Mux6.IN4
A_m16[11][10] => Mux5.IN4
A_m16[11][11] => Mux4.IN4
A_m16[11][12] => Mux3.IN4
A_m16[11][13] => Mux2.IN4
A_m16[11][14] => Mux1.IN4
A_m16[11][15] => Mux0.IN4
A_m16[12][0] => Mux15.IN3
A_m16[12][1] => Mux14.IN3
A_m16[12][2] => Mux13.IN3
A_m16[12][3] => Mux12.IN3
A_m16[12][4] => Mux11.IN3
A_m16[12][5] => Mux10.IN3
A_m16[12][6] => Mux9.IN3
A_m16[12][7] => Mux8.IN3
A_m16[12][8] => Mux7.IN3
A_m16[12][9] => Mux6.IN3
A_m16[12][10] => Mux5.IN3
A_m16[12][11] => Mux4.IN3
A_m16[12][12] => Mux3.IN3
A_m16[12][13] => Mux2.IN3
A_m16[12][14] => Mux1.IN3
A_m16[12][15] => Mux0.IN3
A_m16[13][0] => Mux15.IN2
A_m16[13][1] => Mux14.IN2
A_m16[13][2] => Mux13.IN2
A_m16[13][3] => Mux12.IN2
A_m16[13][4] => Mux11.IN2
A_m16[13][5] => Mux10.IN2
A_m16[13][6] => Mux9.IN2
A_m16[13][7] => Mux8.IN2
A_m16[13][8] => Mux7.IN2
A_m16[13][9] => Mux6.IN2
A_m16[13][10] => Mux5.IN2
A_m16[13][11] => Mux4.IN2
A_m16[13][12] => Mux3.IN2
A_m16[13][13] => Mux2.IN2
A_m16[13][14] => Mux1.IN2
A_m16[13][15] => Mux0.IN2
A_m16[14][0] => Mux15.IN1
A_m16[14][1] => Mux14.IN1
A_m16[14][2] => Mux13.IN1
A_m16[14][3] => Mux12.IN1
A_m16[14][4] => Mux11.IN1
A_m16[14][5] => Mux10.IN1
A_m16[14][6] => Mux9.IN1
A_m16[14][7] => Mux8.IN1
A_m16[14][8] => Mux7.IN1
A_m16[14][9] => Mux6.IN1
A_m16[14][10] => Mux5.IN1
A_m16[14][11] => Mux4.IN1
A_m16[14][12] => Mux3.IN1
A_m16[14][13] => Mux2.IN1
A_m16[14][14] => Mux1.IN1
A_m16[14][15] => Mux0.IN1
A_m16[15][0] => Mux15.IN0
A_m16[15][1] => Mux14.IN0
A_m16[15][2] => Mux13.IN0
A_m16[15][3] => Mux12.IN0
A_m16[15][4] => Mux11.IN0
A_m16[15][5] => Mux10.IN0
A_m16[15][6] => Mux9.IN0
A_m16[15][7] => Mux8.IN0
A_m16[15][8] => Mux7.IN0
A_m16[15][9] => Mux6.IN0
A_m16[15][10] => Mux5.IN0
A_m16[15][11] => Mux4.IN0
A_m16[15][12] => Mux3.IN0
A_m16[15][13] => Mux2.IN0
A_m16[15][14] => Mux1.IN0
A_m16[15][15] => Mux0.IN0
S_m16[0] => Mux0.IN19
S_m16[0] => Mux1.IN19
S_m16[0] => Mux2.IN19
S_m16[0] => Mux3.IN19
S_m16[0] => Mux4.IN19
S_m16[0] => Mux5.IN19
S_m16[0] => Mux6.IN19
S_m16[0] => Mux7.IN19
S_m16[0] => Mux8.IN19
S_m16[0] => Mux9.IN19
S_m16[0] => Mux10.IN19
S_m16[0] => Mux11.IN19
S_m16[0] => Mux12.IN19
S_m16[0] => Mux13.IN19
S_m16[0] => Mux14.IN19
S_m16[0] => Mux15.IN19
S_m16[1] => Mux0.IN18
S_m16[1] => Mux1.IN18
S_m16[1] => Mux2.IN18
S_m16[1] => Mux3.IN18
S_m16[1] => Mux4.IN18
S_m16[1] => Mux5.IN18
S_m16[1] => Mux6.IN18
S_m16[1] => Mux7.IN18
S_m16[1] => Mux8.IN18
S_m16[1] => Mux9.IN18
S_m16[1] => Mux10.IN18
S_m16[1] => Mux11.IN18
S_m16[1] => Mux12.IN18
S_m16[1] => Mux13.IN18
S_m16[1] => Mux14.IN18
S_m16[1] => Mux15.IN18
S_m16[2] => Mux0.IN17
S_m16[2] => Mux1.IN17
S_m16[2] => Mux2.IN17
S_m16[2] => Mux3.IN17
S_m16[2] => Mux4.IN17
S_m16[2] => Mux5.IN17
S_m16[2] => Mux6.IN17
S_m16[2] => Mux7.IN17
S_m16[2] => Mux8.IN17
S_m16[2] => Mux9.IN17
S_m16[2] => Mux10.IN17
S_m16[2] => Mux11.IN17
S_m16[2] => Mux12.IN17
S_m16[2] => Mux13.IN17
S_m16[2] => Mux14.IN17
S_m16[2] => Mux15.IN17
S_m16[3] => Mux0.IN16
S_m16[3] => Mux1.IN16
S_m16[3] => Mux2.IN16
S_m16[3] => Mux3.IN16
S_m16[3] => Mux4.IN16
S_m16[3] => Mux5.IN16
S_m16[3] => Mux6.IN16
S_m16[3] => Mux7.IN16
S_m16[3] => Mux8.IN16
S_m16[3] => Mux9.IN16
S_m16[3] => Mux10.IN16
S_m16[3] => Mux11.IN16
S_m16[3] => Mux12.IN16
S_m16[3] => Mux13.IN16
S_m16[3] => Mux14.IN16
S_m16[3] => Mux15.IN16
Z_m16[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|regfile:rf|mux16_1:mux1
A_m16[0][0] => Mux15.IN15
A_m16[0][1] => Mux14.IN15
A_m16[0][2] => Mux13.IN15
A_m16[0][3] => Mux12.IN15
A_m16[0][4] => Mux11.IN15
A_m16[0][5] => Mux10.IN15
A_m16[0][6] => Mux9.IN15
A_m16[0][7] => Mux8.IN15
A_m16[0][8] => Mux7.IN15
A_m16[0][9] => Mux6.IN15
A_m16[0][10] => Mux5.IN15
A_m16[0][11] => Mux4.IN15
A_m16[0][12] => Mux3.IN15
A_m16[0][13] => Mux2.IN15
A_m16[0][14] => Mux1.IN15
A_m16[0][15] => Mux0.IN15
A_m16[1][0] => Mux15.IN14
A_m16[1][1] => Mux14.IN14
A_m16[1][2] => Mux13.IN14
A_m16[1][3] => Mux12.IN14
A_m16[1][4] => Mux11.IN14
A_m16[1][5] => Mux10.IN14
A_m16[1][6] => Mux9.IN14
A_m16[1][7] => Mux8.IN14
A_m16[1][8] => Mux7.IN14
A_m16[1][9] => Mux6.IN14
A_m16[1][10] => Mux5.IN14
A_m16[1][11] => Mux4.IN14
A_m16[1][12] => Mux3.IN14
A_m16[1][13] => Mux2.IN14
A_m16[1][14] => Mux1.IN14
A_m16[1][15] => Mux0.IN14
A_m16[2][0] => Mux15.IN13
A_m16[2][1] => Mux14.IN13
A_m16[2][2] => Mux13.IN13
A_m16[2][3] => Mux12.IN13
A_m16[2][4] => Mux11.IN13
A_m16[2][5] => Mux10.IN13
A_m16[2][6] => Mux9.IN13
A_m16[2][7] => Mux8.IN13
A_m16[2][8] => Mux7.IN13
A_m16[2][9] => Mux6.IN13
A_m16[2][10] => Mux5.IN13
A_m16[2][11] => Mux4.IN13
A_m16[2][12] => Mux3.IN13
A_m16[2][13] => Mux2.IN13
A_m16[2][14] => Mux1.IN13
A_m16[2][15] => Mux0.IN13
A_m16[3][0] => Mux15.IN12
A_m16[3][1] => Mux14.IN12
A_m16[3][2] => Mux13.IN12
A_m16[3][3] => Mux12.IN12
A_m16[3][4] => Mux11.IN12
A_m16[3][5] => Mux10.IN12
A_m16[3][6] => Mux9.IN12
A_m16[3][7] => Mux8.IN12
A_m16[3][8] => Mux7.IN12
A_m16[3][9] => Mux6.IN12
A_m16[3][10] => Mux5.IN12
A_m16[3][11] => Mux4.IN12
A_m16[3][12] => Mux3.IN12
A_m16[3][13] => Mux2.IN12
A_m16[3][14] => Mux1.IN12
A_m16[3][15] => Mux0.IN12
A_m16[4][0] => Mux15.IN11
A_m16[4][1] => Mux14.IN11
A_m16[4][2] => Mux13.IN11
A_m16[4][3] => Mux12.IN11
A_m16[4][4] => Mux11.IN11
A_m16[4][5] => Mux10.IN11
A_m16[4][6] => Mux9.IN11
A_m16[4][7] => Mux8.IN11
A_m16[4][8] => Mux7.IN11
A_m16[4][9] => Mux6.IN11
A_m16[4][10] => Mux5.IN11
A_m16[4][11] => Mux4.IN11
A_m16[4][12] => Mux3.IN11
A_m16[4][13] => Mux2.IN11
A_m16[4][14] => Mux1.IN11
A_m16[4][15] => Mux0.IN11
A_m16[5][0] => Mux15.IN10
A_m16[5][1] => Mux14.IN10
A_m16[5][2] => Mux13.IN10
A_m16[5][3] => Mux12.IN10
A_m16[5][4] => Mux11.IN10
A_m16[5][5] => Mux10.IN10
A_m16[5][6] => Mux9.IN10
A_m16[5][7] => Mux8.IN10
A_m16[5][8] => Mux7.IN10
A_m16[5][9] => Mux6.IN10
A_m16[5][10] => Mux5.IN10
A_m16[5][11] => Mux4.IN10
A_m16[5][12] => Mux3.IN10
A_m16[5][13] => Mux2.IN10
A_m16[5][14] => Mux1.IN10
A_m16[5][15] => Mux0.IN10
A_m16[6][0] => Mux15.IN9
A_m16[6][1] => Mux14.IN9
A_m16[6][2] => Mux13.IN9
A_m16[6][3] => Mux12.IN9
A_m16[6][4] => Mux11.IN9
A_m16[6][5] => Mux10.IN9
A_m16[6][6] => Mux9.IN9
A_m16[6][7] => Mux8.IN9
A_m16[6][8] => Mux7.IN9
A_m16[6][9] => Mux6.IN9
A_m16[6][10] => Mux5.IN9
A_m16[6][11] => Mux4.IN9
A_m16[6][12] => Mux3.IN9
A_m16[6][13] => Mux2.IN9
A_m16[6][14] => Mux1.IN9
A_m16[6][15] => Mux0.IN9
A_m16[7][0] => Mux15.IN8
A_m16[7][1] => Mux14.IN8
A_m16[7][2] => Mux13.IN8
A_m16[7][3] => Mux12.IN8
A_m16[7][4] => Mux11.IN8
A_m16[7][5] => Mux10.IN8
A_m16[7][6] => Mux9.IN8
A_m16[7][7] => Mux8.IN8
A_m16[7][8] => Mux7.IN8
A_m16[7][9] => Mux6.IN8
A_m16[7][10] => Mux5.IN8
A_m16[7][11] => Mux4.IN8
A_m16[7][12] => Mux3.IN8
A_m16[7][13] => Mux2.IN8
A_m16[7][14] => Mux1.IN8
A_m16[7][15] => Mux0.IN8
A_m16[8][0] => Mux15.IN7
A_m16[8][1] => Mux14.IN7
A_m16[8][2] => Mux13.IN7
A_m16[8][3] => Mux12.IN7
A_m16[8][4] => Mux11.IN7
A_m16[8][5] => Mux10.IN7
A_m16[8][6] => Mux9.IN7
A_m16[8][7] => Mux8.IN7
A_m16[8][8] => Mux7.IN7
A_m16[8][9] => Mux6.IN7
A_m16[8][10] => Mux5.IN7
A_m16[8][11] => Mux4.IN7
A_m16[8][12] => Mux3.IN7
A_m16[8][13] => Mux2.IN7
A_m16[8][14] => Mux1.IN7
A_m16[8][15] => Mux0.IN7
A_m16[9][0] => Mux15.IN6
A_m16[9][1] => Mux14.IN6
A_m16[9][2] => Mux13.IN6
A_m16[9][3] => Mux12.IN6
A_m16[9][4] => Mux11.IN6
A_m16[9][5] => Mux10.IN6
A_m16[9][6] => Mux9.IN6
A_m16[9][7] => Mux8.IN6
A_m16[9][8] => Mux7.IN6
A_m16[9][9] => Mux6.IN6
A_m16[9][10] => Mux5.IN6
A_m16[9][11] => Mux4.IN6
A_m16[9][12] => Mux3.IN6
A_m16[9][13] => Mux2.IN6
A_m16[9][14] => Mux1.IN6
A_m16[9][15] => Mux0.IN6
A_m16[10][0] => Mux15.IN5
A_m16[10][1] => Mux14.IN5
A_m16[10][2] => Mux13.IN5
A_m16[10][3] => Mux12.IN5
A_m16[10][4] => Mux11.IN5
A_m16[10][5] => Mux10.IN5
A_m16[10][6] => Mux9.IN5
A_m16[10][7] => Mux8.IN5
A_m16[10][8] => Mux7.IN5
A_m16[10][9] => Mux6.IN5
A_m16[10][10] => Mux5.IN5
A_m16[10][11] => Mux4.IN5
A_m16[10][12] => Mux3.IN5
A_m16[10][13] => Mux2.IN5
A_m16[10][14] => Mux1.IN5
A_m16[10][15] => Mux0.IN5
A_m16[11][0] => Mux15.IN4
A_m16[11][1] => Mux14.IN4
A_m16[11][2] => Mux13.IN4
A_m16[11][3] => Mux12.IN4
A_m16[11][4] => Mux11.IN4
A_m16[11][5] => Mux10.IN4
A_m16[11][6] => Mux9.IN4
A_m16[11][7] => Mux8.IN4
A_m16[11][8] => Mux7.IN4
A_m16[11][9] => Mux6.IN4
A_m16[11][10] => Mux5.IN4
A_m16[11][11] => Mux4.IN4
A_m16[11][12] => Mux3.IN4
A_m16[11][13] => Mux2.IN4
A_m16[11][14] => Mux1.IN4
A_m16[11][15] => Mux0.IN4
A_m16[12][0] => Mux15.IN3
A_m16[12][1] => Mux14.IN3
A_m16[12][2] => Mux13.IN3
A_m16[12][3] => Mux12.IN3
A_m16[12][4] => Mux11.IN3
A_m16[12][5] => Mux10.IN3
A_m16[12][6] => Mux9.IN3
A_m16[12][7] => Mux8.IN3
A_m16[12][8] => Mux7.IN3
A_m16[12][9] => Mux6.IN3
A_m16[12][10] => Mux5.IN3
A_m16[12][11] => Mux4.IN3
A_m16[12][12] => Mux3.IN3
A_m16[12][13] => Mux2.IN3
A_m16[12][14] => Mux1.IN3
A_m16[12][15] => Mux0.IN3
A_m16[13][0] => Mux15.IN2
A_m16[13][1] => Mux14.IN2
A_m16[13][2] => Mux13.IN2
A_m16[13][3] => Mux12.IN2
A_m16[13][4] => Mux11.IN2
A_m16[13][5] => Mux10.IN2
A_m16[13][6] => Mux9.IN2
A_m16[13][7] => Mux8.IN2
A_m16[13][8] => Mux7.IN2
A_m16[13][9] => Mux6.IN2
A_m16[13][10] => Mux5.IN2
A_m16[13][11] => Mux4.IN2
A_m16[13][12] => Mux3.IN2
A_m16[13][13] => Mux2.IN2
A_m16[13][14] => Mux1.IN2
A_m16[13][15] => Mux0.IN2
A_m16[14][0] => Mux15.IN1
A_m16[14][1] => Mux14.IN1
A_m16[14][2] => Mux13.IN1
A_m16[14][3] => Mux12.IN1
A_m16[14][4] => Mux11.IN1
A_m16[14][5] => Mux10.IN1
A_m16[14][6] => Mux9.IN1
A_m16[14][7] => Mux8.IN1
A_m16[14][8] => Mux7.IN1
A_m16[14][9] => Mux6.IN1
A_m16[14][10] => Mux5.IN1
A_m16[14][11] => Mux4.IN1
A_m16[14][12] => Mux3.IN1
A_m16[14][13] => Mux2.IN1
A_m16[14][14] => Mux1.IN1
A_m16[14][15] => Mux0.IN1
A_m16[15][0] => Mux15.IN0
A_m16[15][1] => Mux14.IN0
A_m16[15][2] => Mux13.IN0
A_m16[15][3] => Mux12.IN0
A_m16[15][4] => Mux11.IN0
A_m16[15][5] => Mux10.IN0
A_m16[15][6] => Mux9.IN0
A_m16[15][7] => Mux8.IN0
A_m16[15][8] => Mux7.IN0
A_m16[15][9] => Mux6.IN0
A_m16[15][10] => Mux5.IN0
A_m16[15][11] => Mux4.IN0
A_m16[15][12] => Mux3.IN0
A_m16[15][13] => Mux2.IN0
A_m16[15][14] => Mux1.IN0
A_m16[15][15] => Mux0.IN0
S_m16[0] => Mux0.IN19
S_m16[0] => Mux1.IN19
S_m16[0] => Mux2.IN19
S_m16[0] => Mux3.IN19
S_m16[0] => Mux4.IN19
S_m16[0] => Mux5.IN19
S_m16[0] => Mux6.IN19
S_m16[0] => Mux7.IN19
S_m16[0] => Mux8.IN19
S_m16[0] => Mux9.IN19
S_m16[0] => Mux10.IN19
S_m16[0] => Mux11.IN19
S_m16[0] => Mux12.IN19
S_m16[0] => Mux13.IN19
S_m16[0] => Mux14.IN19
S_m16[0] => Mux15.IN19
S_m16[1] => Mux0.IN18
S_m16[1] => Mux1.IN18
S_m16[1] => Mux2.IN18
S_m16[1] => Mux3.IN18
S_m16[1] => Mux4.IN18
S_m16[1] => Mux5.IN18
S_m16[1] => Mux6.IN18
S_m16[1] => Mux7.IN18
S_m16[1] => Mux8.IN18
S_m16[1] => Mux9.IN18
S_m16[1] => Mux10.IN18
S_m16[1] => Mux11.IN18
S_m16[1] => Mux12.IN18
S_m16[1] => Mux13.IN18
S_m16[1] => Mux14.IN18
S_m16[1] => Mux15.IN18
S_m16[2] => Mux0.IN17
S_m16[2] => Mux1.IN17
S_m16[2] => Mux2.IN17
S_m16[2] => Mux3.IN17
S_m16[2] => Mux4.IN17
S_m16[2] => Mux5.IN17
S_m16[2] => Mux6.IN17
S_m16[2] => Mux7.IN17
S_m16[2] => Mux8.IN17
S_m16[2] => Mux9.IN17
S_m16[2] => Mux10.IN17
S_m16[2] => Mux11.IN17
S_m16[2] => Mux12.IN17
S_m16[2] => Mux13.IN17
S_m16[2] => Mux14.IN17
S_m16[2] => Mux15.IN17
S_m16[3] => Mux0.IN16
S_m16[3] => Mux1.IN16
S_m16[3] => Mux2.IN16
S_m16[3] => Mux3.IN16
S_m16[3] => Mux4.IN16
S_m16[3] => Mux5.IN16
S_m16[3] => Mux6.IN16
S_m16[3] => Mux7.IN16
S_m16[3] => Mux8.IN16
S_m16[3] => Mux9.IN16
S_m16[3] => Mux10.IN16
S_m16[3] => Mux11.IN16
S_m16[3] => Mux12.IN16
S_m16[3] => Mux13.IN16
S_m16[3] => Mux14.IN16
S_m16[3] => Mux15.IN16
Z_m16[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z_m16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al
x => cin.IN0
x => barrel_shifter:bs.x_bs
x => alext:u0.x_al
x => alext:u1.x_al
x => alext:u2.x_al
x => alext:u3.x_al
x => alext:u4.x_al
x => alext:u5.x_al
x => alext:u6.x_al
x => alext:u7.x_al
x => alext:u8.x_al
x => alext:u9.x_al
x => alext:u10.x_al
x => alext:u11.x_al
x => alext:u12.x_al
x => alext:u13.x_al
x => alext:u14.x_al
x => alext:u15.x_al
y => barrel_shifter:bs.y_bs
y => alext:u0.y_al
y => alext:u1.y_al
y => alext:u2.y_al
y => alext:u3.y_al
y => alext:u4.y_al
y => alext:u5.y_al
y => alext:u6.y_al
y => alext:u7.y_al
y => alext:u8.y_al
y => alext:u9.y_al
y => alext:u10.y_al
y => alext:u11.y_al
y => alext:u12.y_al
y => alext:u13.y_al
y => alext:u14.y_al
y => alext:u15.y_al
y => cin.IN1
A[0] => barrel_shifter:bs.A_bs[0]
A[1] => barrel_shifter:bs.A_bs[1]
A[2] => barrel_shifter:bs.A_bs[2]
A[3] => barrel_shifter:bs.A_bs[3]
A[4] => barrel_shifter:bs.A_bs[4]
A[5] => barrel_shifter:bs.A_bs[5]
A[6] => barrel_shifter:bs.A_bs[6]
A[7] => barrel_shifter:bs.A_bs[7]
A[8] => barrel_shifter:bs.A_bs[8]
A[9] => barrel_shifter:bs.A_bs[9]
A[10] => barrel_shifter:bs.A_bs[10]
A[11] => barrel_shifter:bs.A_bs[11]
A[12] => barrel_shifter:bs.A_bs[12]
A[13] => barrel_shifter:bs.A_bs[13]
A[14] => barrel_shifter:bs.A_bs[14]
A[15] => barrel_shifter:bs.A_bs[15]
B[0] => alext:u0.b_al
B[0] => barrel_shifter:bs.B_bs[0]
B[1] => alext:u1.b_al
B[1] => barrel_shifter:bs.B_bs[1]
B[2] => alext:u2.b_al
B[2] => barrel_shifter:bs.B_bs[2]
B[3] => alext:u3.b_al
B[3] => barrel_shifter:bs.B_bs[3]
B[4] => alext:u4.b_al
B[5] => alext:u5.b_al
B[6] => alext:u6.b_al
B[7] => alext:u7.b_al
B[8] => alext:u8.b_al
B[9] => alext:u9.b_al
B[10] => alext:u10.b_al
B[11] => alext:u11.b_al
B[12] => alext:u12.b_al
B[13] => alext:u13.b_al
B[14] => alext:u14.b_al
B[15] => alext:u15.b_al
S[0] <= somador16:s0.Z_s16[0]
S[1] <= somador16:s0.Z_s16[1]
S[2] <= somador16:s0.Z_s16[2]
S[3] <= somador16:s0.Z_s16[3]
S[4] <= somador16:s0.Z_s16[4]
S[5] <= somador16:s0.Z_s16[5]
S[6] <= somador16:s0.Z_s16[6]
S[7] <= somador16:s0.Z_s16[7]
S[8] <= somador16:s0.Z_s16[8]
S[9] <= somador16:s0.Z_s16[9]
S[10] <= somador16:s0.Z_s16[10]
S[11] <= somador16:s0.Z_s16[11]
S[12] <= somador16:s0.Z_s16[12]
S[13] <= somador16:s0.Z_s16[13]
S[14] <= somador16:s0.Z_s16[14]
S[15] <= somador16:s0.Z_s16[15]


|processor|datapath:u1|alu:al|barrel_shifter:bs
x_bs => comb~0.IN0
x_bs => comb~2.IN0
x_bs => comb~4.IN0
x_bs => comb~6.IN0
y_bs => comb~0.IN1
y_bs => comb~2.IN1
y_bs => comb~4.IN1
y_bs => comb~6.IN1
A_bs[0] => shifter_8:s3.A_sh8[0]
A_bs[1] => shifter_8:s3.A_sh8[1]
A_bs[2] => shifter_8:s3.A_sh8[2]
A_bs[3] => shifter_8:s3.A_sh8[3]
A_bs[4] => shifter_8:s3.A_sh8[4]
A_bs[5] => shifter_8:s3.A_sh8[5]
A_bs[6] => shifter_8:s3.A_sh8[6]
A_bs[7] => shifter_8:s3.A_sh8[7]
A_bs[8] => shifter_8:s3.A_sh8[8]
A_bs[9] => shifter_8:s3.A_sh8[9]
A_bs[10] => shifter_8:s3.A_sh8[10]
A_bs[11] => shifter_8:s3.A_sh8[11]
A_bs[12] => shifter_8:s3.A_sh8[12]
A_bs[13] => shifter_8:s3.A_sh8[13]
A_bs[14] => shifter_8:s3.A_sh8[14]
A_bs[15] => shifter_8:s3.A_sh8[15]
B_bs[0] => comb~7.IN1
B_bs[1] => comb~5.IN1
B_bs[2] => comb~3.IN1
B_bs[3] => comb~1.IN1
A_shifted_bs[0] <= shifter_1:s0.A_shifted_sh1[0]
A_shifted_bs[1] <= shifter_1:s0.A_shifted_sh1[1]
A_shifted_bs[2] <= shifter_1:s0.A_shifted_sh1[2]
A_shifted_bs[3] <= shifter_1:s0.A_shifted_sh1[3]
A_shifted_bs[4] <= shifter_1:s0.A_shifted_sh1[4]
A_shifted_bs[5] <= shifter_1:s0.A_shifted_sh1[5]
A_shifted_bs[6] <= shifter_1:s0.A_shifted_sh1[6]
A_shifted_bs[7] <= shifter_1:s0.A_shifted_sh1[7]
A_shifted_bs[8] <= shifter_1:s0.A_shifted_sh1[8]
A_shifted_bs[9] <= shifter_1:s0.A_shifted_sh1[9]
A_shifted_bs[10] <= shifter_1:s0.A_shifted_sh1[10]
A_shifted_bs[11] <= shifter_1:s0.A_shifted_sh1[11]
A_shifted_bs[12] <= shifter_1:s0.A_shifted_sh1[12]
A_shifted_bs[13] <= shifter_1:s0.A_shifted_sh1[13]
A_shifted_bs[14] <= shifter_1:s0.A_shifted_sh1[14]
A_shifted_bs[15] <= shifter_1:s0.A_shifted_sh1[15]


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3
sh8 => mux:m0.s_mux
sh8 => mux:m1.s_mux
sh8 => mux:m2.s_mux
sh8 => mux:m3.s_mux
sh8 => mux:m4.s_mux
sh8 => mux:m5.s_mux
sh8 => mux:m6.s_mux
sh8 => mux:m7.s_mux
sh8 => mux:m8.s_mux
sh8 => mux:m9.s_mux
sh8 => mux:m10.s_mux
sh8 => mux:m11.s_mux
sh8 => mux:m12.s_mux
sh8 => mux:m13.s_mux
sh8 => mux:m14.s_mux
sh8 => mux:m15.s_mux
A_sh8[0] => mux:m0.a_mux
A_sh8[0] => mux:m8.b_mux
A_sh8[1] => mux:m1.a_mux
A_sh8[1] => mux:m9.b_mux
A_sh8[2] => mux:m2.a_mux
A_sh8[2] => mux:m10.b_mux
A_sh8[3] => mux:m3.a_mux
A_sh8[3] => mux:m11.b_mux
A_sh8[4] => mux:m4.a_mux
A_sh8[4] => mux:m12.b_mux
A_sh8[5] => mux:m5.a_mux
A_sh8[5] => mux:m13.b_mux
A_sh8[6] => mux:m6.a_mux
A_sh8[6] => mux:m14.b_mux
A_sh8[7] => mux:m7.a_mux
A_sh8[7] => mux:m15.b_mux
A_sh8[8] => mux:m8.a_mux
A_sh8[9] => mux:m9.a_mux
A_sh8[10] => mux:m10.a_mux
A_sh8[11] => mux:m11.a_mux
A_sh8[12] => mux:m12.a_mux
A_sh8[13] => mux:m13.a_mux
A_sh8[14] => mux:m14.a_mux
A_sh8[15] => mux:m15.a_mux
A_shifted_sh8[0] <= mux:m0.c_mux
A_shifted_sh8[1] <= mux:m1.c_mux
A_shifted_sh8[2] <= mux:m2.c_mux
A_shifted_sh8[3] <= mux:m3.c_mux
A_shifted_sh8[4] <= mux:m4.c_mux
A_shifted_sh8[5] <= mux:m5.c_mux
A_shifted_sh8[6] <= mux:m6.c_mux
A_shifted_sh8[7] <= mux:m7.c_mux
A_shifted_sh8[8] <= mux:m8.c_mux
A_shifted_sh8[9] <= mux:m9.c_mux
A_shifted_sh8[10] <= mux:m10.c_mux
A_shifted_sh8[11] <= mux:m11.c_mux
A_shifted_sh8[12] <= mux:m12.c_mux
A_shifted_sh8[13] <= mux:m13.c_mux
A_shifted_sh8[14] <= mux:m14.c_mux
A_shifted_sh8[15] <= mux:m15.c_mux


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m0
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m1
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m2
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m3
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m4
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m5
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m6
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m7
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m8
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m9
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m10
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m11
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m12
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m13
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m14
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_8:s3|mux:m15
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2
sh4 => mux:m0.s_mux
sh4 => mux:m1.s_mux
sh4 => mux:m2.s_mux
sh4 => mux:m3.s_mux
sh4 => mux:m4.s_mux
sh4 => mux:m5.s_mux
sh4 => mux:m6.s_mux
sh4 => mux:m7.s_mux
sh4 => mux:m8.s_mux
sh4 => mux:m9.s_mux
sh4 => mux:m10.s_mux
sh4 => mux:m11.s_mux
sh4 => mux:m12.s_mux
sh4 => mux:m13.s_mux
sh4 => mux:m14.s_mux
sh4 => mux:m15.s_mux
A_sh4[0] => mux:m0.a_mux
A_sh4[0] => mux:m4.b_mux
A_sh4[1] => mux:m1.a_mux
A_sh4[1] => mux:m5.b_mux
A_sh4[2] => mux:m2.a_mux
A_sh4[2] => mux:m6.b_mux
A_sh4[3] => mux:m3.a_mux
A_sh4[3] => mux:m7.b_mux
A_sh4[4] => mux:m4.a_mux
A_sh4[4] => mux:m8.b_mux
A_sh4[5] => mux:m5.a_mux
A_sh4[5] => mux:m9.b_mux
A_sh4[6] => mux:m6.a_mux
A_sh4[6] => mux:m10.b_mux
A_sh4[7] => mux:m7.a_mux
A_sh4[7] => mux:m11.b_mux
A_sh4[8] => mux:m8.a_mux
A_sh4[8] => mux:m12.b_mux
A_sh4[9] => mux:m9.a_mux
A_sh4[9] => mux:m13.b_mux
A_sh4[10] => mux:m10.a_mux
A_sh4[10] => mux:m14.b_mux
A_sh4[11] => mux:m11.a_mux
A_sh4[11] => mux:m15.b_mux
A_sh4[12] => mux:m12.a_mux
A_sh4[13] => mux:m13.a_mux
A_sh4[14] => mux:m14.a_mux
A_sh4[15] => mux:m15.a_mux
A_shifted_sh4[0] <= mux:m0.c_mux
A_shifted_sh4[1] <= mux:m1.c_mux
A_shifted_sh4[2] <= mux:m2.c_mux
A_shifted_sh4[3] <= mux:m3.c_mux
A_shifted_sh4[4] <= mux:m4.c_mux
A_shifted_sh4[5] <= mux:m5.c_mux
A_shifted_sh4[6] <= mux:m6.c_mux
A_shifted_sh4[7] <= mux:m7.c_mux
A_shifted_sh4[8] <= mux:m8.c_mux
A_shifted_sh4[9] <= mux:m9.c_mux
A_shifted_sh4[10] <= mux:m10.c_mux
A_shifted_sh4[11] <= mux:m11.c_mux
A_shifted_sh4[12] <= mux:m12.c_mux
A_shifted_sh4[13] <= mux:m13.c_mux
A_shifted_sh4[14] <= mux:m14.c_mux
A_shifted_sh4[15] <= mux:m15.c_mux


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m0
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m1
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m2
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m3
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m4
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m5
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m6
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m7
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m8
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m9
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m10
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m11
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m12
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m13
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m14
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_4:s2|mux:m15
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1
sh2 => mux:m0.s_mux
sh2 => mux:m1.s_mux
sh2 => mux:m2.s_mux
sh2 => mux:m3.s_mux
sh2 => mux:m4.s_mux
sh2 => mux:m5.s_mux
sh2 => mux:m6.s_mux
sh2 => mux:m7.s_mux
sh2 => mux:m8.s_mux
sh2 => mux:m9.s_mux
sh2 => mux:m10.s_mux
sh2 => mux:m11.s_mux
sh2 => mux:m12.s_mux
sh2 => mux:m13.s_mux
sh2 => mux:m14.s_mux
sh2 => mux:m15.s_mux
A_sh2[0] => mux:m0.a_mux
A_sh2[0] => mux:m2.b_mux
A_sh2[1] => mux:m1.a_mux
A_sh2[1] => mux:m3.b_mux
A_sh2[2] => mux:m2.a_mux
A_sh2[2] => mux:m4.b_mux
A_sh2[3] => mux:m3.a_mux
A_sh2[3] => mux:m5.b_mux
A_sh2[4] => mux:m4.a_mux
A_sh2[4] => mux:m6.b_mux
A_sh2[5] => mux:m5.a_mux
A_sh2[5] => mux:m7.b_mux
A_sh2[6] => mux:m6.a_mux
A_sh2[6] => mux:m8.b_mux
A_sh2[7] => mux:m7.a_mux
A_sh2[7] => mux:m9.b_mux
A_sh2[8] => mux:m8.a_mux
A_sh2[8] => mux:m10.b_mux
A_sh2[9] => mux:m9.a_mux
A_sh2[9] => mux:m11.b_mux
A_sh2[10] => mux:m10.a_mux
A_sh2[10] => mux:m12.b_mux
A_sh2[11] => mux:m11.a_mux
A_sh2[11] => mux:m13.b_mux
A_sh2[12] => mux:m12.a_mux
A_sh2[12] => mux:m14.b_mux
A_sh2[13] => mux:m13.a_mux
A_sh2[13] => mux:m15.b_mux
A_sh2[14] => mux:m14.a_mux
A_sh2[15] => mux:m15.a_mux
A_shifted_sh2[0] <= mux:m0.c_mux
A_shifted_sh2[1] <= mux:m1.c_mux
A_shifted_sh2[2] <= mux:m2.c_mux
A_shifted_sh2[3] <= mux:m3.c_mux
A_shifted_sh2[4] <= mux:m4.c_mux
A_shifted_sh2[5] <= mux:m5.c_mux
A_shifted_sh2[6] <= mux:m6.c_mux
A_shifted_sh2[7] <= mux:m7.c_mux
A_shifted_sh2[8] <= mux:m8.c_mux
A_shifted_sh2[9] <= mux:m9.c_mux
A_shifted_sh2[10] <= mux:m10.c_mux
A_shifted_sh2[11] <= mux:m11.c_mux
A_shifted_sh2[12] <= mux:m12.c_mux
A_shifted_sh2[13] <= mux:m13.c_mux
A_shifted_sh2[14] <= mux:m14.c_mux
A_shifted_sh2[15] <= mux:m15.c_mux


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m0
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m1
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m2
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m3
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m4
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m5
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m6
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m7
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m8
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m9
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m10
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m11
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m12
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m13
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m14
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_2:s1|mux:m15
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0
sh1 => mux:m0.s_mux
sh1 => mux:m1.s_mux
sh1 => mux:m2.s_mux
sh1 => mux:m3.s_mux
sh1 => mux:m4.s_mux
sh1 => mux:m5.s_mux
sh1 => mux:m6.s_mux
sh1 => mux:m7.s_mux
sh1 => mux:m8.s_mux
sh1 => mux:m9.s_mux
sh1 => mux:m10.s_mux
sh1 => mux:m11.s_mux
sh1 => mux:m12.s_mux
sh1 => mux:m13.s_mux
sh1 => mux:m14.s_mux
sh1 => mux:m15.s_mux
A_sh1[0] => mux:m0.a_mux
A_sh1[0] => mux:m1.b_mux
A_sh1[1] => mux:m1.a_mux
A_sh1[1] => mux:m2.b_mux
A_sh1[2] => mux:m2.a_mux
A_sh1[2] => mux:m3.b_mux
A_sh1[3] => mux:m3.a_mux
A_sh1[3] => mux:m4.b_mux
A_sh1[4] => mux:m4.a_mux
A_sh1[4] => mux:m5.b_mux
A_sh1[5] => mux:m5.a_mux
A_sh1[5] => mux:m6.b_mux
A_sh1[6] => mux:m6.a_mux
A_sh1[6] => mux:m7.b_mux
A_sh1[7] => mux:m7.a_mux
A_sh1[7] => mux:m8.b_mux
A_sh1[8] => mux:m8.a_mux
A_sh1[8] => mux:m9.b_mux
A_sh1[9] => mux:m9.a_mux
A_sh1[9] => mux:m10.b_mux
A_sh1[10] => mux:m10.a_mux
A_sh1[10] => mux:m11.b_mux
A_sh1[11] => mux:m11.a_mux
A_sh1[11] => mux:m12.b_mux
A_sh1[12] => mux:m12.a_mux
A_sh1[12] => mux:m13.b_mux
A_sh1[13] => mux:m13.a_mux
A_sh1[13] => mux:m14.b_mux
A_sh1[14] => mux:m14.a_mux
A_sh1[14] => mux:m15.b_mux
A_sh1[15] => mux:m15.a_mux
A_shifted_sh1[0] <= mux:m0.c_mux
A_shifted_sh1[1] <= mux:m1.c_mux
A_shifted_sh1[2] <= mux:m2.c_mux
A_shifted_sh1[3] <= mux:m3.c_mux
A_shifted_sh1[4] <= mux:m4.c_mux
A_shifted_sh1[5] <= mux:m5.c_mux
A_shifted_sh1[6] <= mux:m6.c_mux
A_shifted_sh1[7] <= mux:m7.c_mux
A_shifted_sh1[8] <= mux:m8.c_mux
A_shifted_sh1[9] <= mux:m9.c_mux
A_shifted_sh1[10] <= mux:m10.c_mux
A_shifted_sh1[11] <= mux:m11.c_mux
A_shifted_sh1[12] <= mux:m12.c_mux
A_shifted_sh1[13] <= mux:m13.c_mux
A_shifted_sh1[14] <= mux:m14.c_mux
A_shifted_sh1[15] <= mux:m15.c_mux


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m0
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m1
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m2
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m3
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m4
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m5
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m6
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m7
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m8
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m9
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m10
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m11
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m12
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m13
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m14
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|barrel_shifter:bs|shifter_1:s0|mux:m15
a_mux => c_mux~0.IN0
b_mux => c_mux~1.IN0
s_mux => c_mux~1.IN1
s_mux => c_mux~0.IN1
c_mux <= c_mux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u0
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u1
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u2
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u3
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u4
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u5
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u6
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u7
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u8
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u9
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u10
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u11
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u12
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u13
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u14
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|alext:u15
x_al => ib_al~2.IN0
x_al => ib_al~0.IN0
y_al => ib_al~0.IN1
y_al => ib_al~2.IN1
a_al => ia_al.DATAIN
b_al => ib_al~1.IN1
b_al => ib_al~3.IN1
ia_al <= a_al.DB_MAX_OUTPUT_PORT_TYPE
ib_al <= ib_al~4.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0
A_s16[0] => full_adder:a0.a_fa
A_s16[1] => full_adder:adders:1:adder.a_fa
A_s16[2] => full_adder:adders:2:adder.a_fa
A_s16[3] => full_adder:adders:3:adder.a_fa
A_s16[4] => full_adder:adders:4:adder.a_fa
A_s16[5] => full_adder:adders:5:adder.a_fa
A_s16[6] => full_adder:adders:6:adder.a_fa
A_s16[7] => full_adder:adders:7:adder.a_fa
A_s16[8] => full_adder:adders:8:adder.a_fa
A_s16[9] => full_adder:adders:9:adder.a_fa
A_s16[10] => full_adder:adders:10:adder.a_fa
A_s16[11] => full_adder:adders:11:adder.a_fa
A_s16[12] => full_adder:adders:12:adder.a_fa
A_s16[13] => full_adder:adders:13:adder.a_fa
A_s16[14] => full_adder:adders:14:adder.a_fa
A_s16[15] => full_adder:adders:15:adder.a_fa
B_s16[0] => full_adder:a0.b_fa
B_s16[1] => full_adder:adders:1:adder.b_fa
B_s16[2] => full_adder:adders:2:adder.b_fa
B_s16[3] => full_adder:adders:3:adder.b_fa
B_s16[4] => full_adder:adders:4:adder.b_fa
B_s16[5] => full_adder:adders:5:adder.b_fa
B_s16[6] => full_adder:adders:6:adder.b_fa
B_s16[7] => full_adder:adders:7:adder.b_fa
B_s16[8] => full_adder:adders:8:adder.b_fa
B_s16[9] => full_adder:adders:9:adder.b_fa
B_s16[10] => full_adder:adders:10:adder.b_fa
B_s16[11] => full_adder:adders:11:adder.b_fa
B_s16[12] => full_adder:adders:12:adder.b_fa
B_s16[13] => full_adder:adders:13:adder.b_fa
B_s16[14] => full_adder:adders:14:adder.b_fa
B_s16[15] => full_adder:adders:15:adder.b_fa
cin_s16 => full_adder:a0.cin_fa
cout_s16 <= full_adder:adders:15:adder.cout_fa
Z_s16[0] <= full_adder:a0.z_fa
Z_s16[1] <= full_adder:adders:1:adder.z_fa
Z_s16[2] <= full_adder:adders:2:adder.z_fa
Z_s16[3] <= full_adder:adders:3:adder.z_fa
Z_s16[4] <= full_adder:adders:4:adder.z_fa
Z_s16[5] <= full_adder:adders:5:adder.z_fa
Z_s16[6] <= full_adder:adders:6:adder.z_fa
Z_s16[7] <= full_adder:adders:7:adder.z_fa
Z_s16[8] <= full_adder:adders:8:adder.z_fa
Z_s16[9] <= full_adder:adders:9:adder.z_fa
Z_s16[10] <= full_adder:adders:10:adder.z_fa
Z_s16[11] <= full_adder:adders:11:adder.z_fa
Z_s16[12] <= full_adder:adders:12:adder.z_fa
Z_s16[13] <= full_adder:adders:13:adder.z_fa
Z_s16[14] <= full_adder:adders:14:adder.z_fa
Z_s16[15] <= full_adder:adders:15:adder.z_fa


|processor|datapath:u1|alu:al|somador16:s0|full_adder:a0
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:1:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:2:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:3:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:4:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:5:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:6:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:7:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:8:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:9:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:10:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:11:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:12:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:13:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:14:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|datapath:u1|alu:al|somador16:s0|full_adder:\adders:15:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2
clk_ctl_un => controller:u1.clk_ctl
clk_ctl_un => instru_reg:u2.clk_ir
clk_ctl_un => programcounter:u3.clk_pc
clk_ctl_un => ROM:u5.clk_rom
RP_zero_ctl_un => controller:u1.RP_zero_ctl
alu_s0_ctl_un <= controller:u1.alu_s0_ctl
alu_s1_ctl_un <= controller:u1.alu_s1_ctl
D_wr_ctl_un <= controller:u1.D_wr_ctl
D_rd_ctl_un <= controller:u1.D_rd_ctl
D_addr_ctl_un[0] <= controller:u1.D_addr_ctl[0]
D_addr_ctl_un[1] <= controller:u1.D_addr_ctl[1]
D_addr_ctl_un[2] <= controller:u1.D_addr_ctl[2]
D_addr_ctl_un[3] <= controller:u1.D_addr_ctl[3]
D_addr_ctl_un[4] <= controller:u1.D_addr_ctl[4]
D_addr_ctl_un[5] <= controller:u1.D_addr_ctl[5]
D_addr_ctl_un[6] <= controller:u1.D_addr_ctl[6]
D_addr_ctl_un[7] <= controller:u1.D_addr_ctl[7]
W_addr_ctl_un[0] <= controller:u1.W_addr_ctl[0]
W_addr_ctl_un[1] <= controller:u1.W_addr_ctl[1]
W_addr_ctl_un[2] <= controller:u1.W_addr_ctl[2]
W_addr_ctl_un[3] <= controller:u1.W_addr_ctl[3]
Rp_addr_ctl_un[0] <= controller:u1.Rp_addr_ctl[0]
Rp_addr_ctl_un[1] <= controller:u1.Rp_addr_ctl[1]
Rp_addr_ctl_un[2] <= controller:u1.Rp_addr_ctl[2]
Rp_addr_ctl_un[3] <= controller:u1.Rp_addr_ctl[3]
Rq_addr_ctl_un[0] <= controller:u1.Rq_addr_ctl[0]
Rq_addr_ctl_un[1] <= controller:u1.Rq_addr_ctl[1]
Rq_addr_ctl_un[2] <= controller:u1.Rq_addr_ctl[2]
Rq_addr_ctl_un[3] <= controller:u1.Rq_addr_ctl[3]
Rp_rd_ctl_un <= controller:u1.Rp_rd_ctl
Rq_rd_ctl_un <= controller:u1.Rq_rd_ctl
W_wr_ctl_un <= controller:u1.W_wr_ctl
RF_s0_ctl_un <= controller:u1.RF_s0_ctl
RF_s1_ctl_un <= controller:u1.RF_s1_ctl
W_data_ctl_un[0] <= controller:u1.W_data_ctl[0]
W_data_ctl_un[1] <= controller:u1.W_data_ctl[1]
W_data_ctl_un[2] <= controller:u1.W_data_ctl[2]
W_data_ctl_un[3] <= controller:u1.W_data_ctl[3]
W_data_ctl_un[4] <= controller:u1.W_data_ctl[4]
W_data_ctl_un[5] <= controller:u1.W_data_ctl[5]
W_data_ctl_un[6] <= controller:u1.W_data_ctl[6]
W_data_ctl_un[7] <= controller:u1.W_data_ctl[7]
W_data_ctl_un[8] <= controller:u1.W_data_ctl[8]
W_data_ctl_un[9] <= controller:u1.W_data_ctl[9]
W_data_ctl_un[10] <= controller:u1.W_data_ctl[10]
W_data_ctl_un[11] <= controller:u1.W_data_ctl[11]
W_data_ctl_un[12] <= controller:u1.W_data_ctl[12]
W_data_ctl_un[13] <= controller:u1.W_data_ctl[13]
W_data_ctl_un[14] <= controller:u1.W_data_ctl[14]
W_data_ctl_un[15] <= controller:u1.W_data_ctl[15]
S_out_ctl_un[0] <= controller:u1.S_out_ctl[0]
S_out_ctl_un[1] <= controller:u1.S_out_ctl[1]
S_out_ctl_un[2] <= controller:u1.S_out_ctl[2]
S_out_ctl_un[3] <= controller:u1.S_out_ctl[3]
N_out_ctl_un[0] <= controller:u1.N_out_ctl[0]
N_out_ctl_un[1] <= controller:u1.N_out_ctl[1]
N_out_ctl_un[2] <= controller:u1.N_out_ctl[2]
N_out_ctl_un[3] <= controller:u1.N_out_ctl[3]
OP_out_ctl_un[0] <= controller:u1.OP_out_ctl[0]
OP_out_ctl_un[1] <= controller:u1.OP_out_ctl[1]
OP_out_ctl_un[2] <= controller:u1.OP_out_ctl[2]
OP_out_ctl_un[3] <= controller:u1.OP_out_ctl[3]
IR_out_ctl_un[0] <= instru_reg:u2.instr_out[0]
IR_out_ctl_un[1] <= instru_reg:u2.instr_out[1]
IR_out_ctl_un[2] <= instru_reg:u2.instr_out[2]
IR_out_ctl_un[3] <= instru_reg:u2.instr_out[3]
IR_out_ctl_un[4] <= instru_reg:u2.instr_out[4]
IR_out_ctl_un[5] <= instru_reg:u2.instr_out[5]
IR_out_ctl_un[6] <= instru_reg:u2.instr_out[6]
IR_out_ctl_un[7] <= instru_reg:u2.instr_out[7]
IR_out_ctl_un[8] <= instru_reg:u2.instr_out[8]
IR_out_ctl_un[9] <= instru_reg:u2.instr_out[9]
IR_out_ctl_un[10] <= instru_reg:u2.instr_out[10]
IR_out_ctl_un[11] <= instru_reg:u2.instr_out[11]
IR_out_ctl_un[12] <= instru_reg:u2.instr_out[12]
IR_out_ctl_un[13] <= instru_reg:u2.instr_out[13]
IR_out_ctl_un[14] <= instru_reg:u2.instr_out[14]
IR_out_ctl_un[15] <= instru_reg:u2.instr_out[15]


|processor|control_unit:u2|controller:u1
clk_ctl => reg4:u1.clk_reg4
RP_zero_ctl => n_ctl:u2.RP_zero_n
IR_ctl[0] => Mux7.IN13
IR_ctl[0] => Mux7.IN14
IR_ctl[0] => Mux7.IN15
IR_ctl[0] => Mux15.IN15
IR_ctl[0] => Mux23.IN7
IR_ctl[1] => Mux6.IN13
IR_ctl[1] => Mux6.IN14
IR_ctl[1] => Mux6.IN15
IR_ctl[1] => Mux14.IN15
IR_ctl[1] => Mux22.IN7
IR_ctl[2] => Mux5.IN13
IR_ctl[2] => Mux5.IN14
IR_ctl[2] => Mux5.IN15
IR_ctl[2] => Mux13.IN15
IR_ctl[2] => Mux21.IN7
IR_ctl[3] => Mux4.IN13
IR_ctl[3] => Mux4.IN14
IR_ctl[3] => Mux4.IN15
IR_ctl[3] => Mux12.IN15
IR_ctl[3] => Mux20.IN7
IR_ctl[4] => Mux3.IN13
IR_ctl[4] => Mux3.IN14
IR_ctl[4] => Mux3.IN15
IR_ctl[4] => Mux11.IN15
IR_ctl[4] => Mux19.IN7
IR_ctl[5] => Mux2.IN13
IR_ctl[5] => Mux2.IN14
IR_ctl[5] => Mux2.IN15
IR_ctl[5] => Mux10.IN15
IR_ctl[5] => Mux18.IN7
IR_ctl[6] => Mux1.IN13
IR_ctl[6] => Mux1.IN14
IR_ctl[6] => Mux1.IN15
IR_ctl[6] => Mux9.IN15
IR_ctl[6] => Mux17.IN7
IR_ctl[7] => Mux0.IN13
IR_ctl[7] => Mux0.IN14
IR_ctl[7] => Mux0.IN15
IR_ctl[7] => Mux8.IN15
IR_ctl[7] => Mux16.IN7
IR_ctl[8] => RF_ctl:u6.ra_RF[0]
IR_ctl[9] => RF_ctl:u6.ra_RF[1]
IR_ctl[10] => RF_ctl:u6.ra_RF[2]
IR_ctl[11] => RF_ctl:u6.ra_RF[3]
IR_ctl[12] => Mux0.IN19
IR_ctl[12] => Mux1.IN19
IR_ctl[12] => Mux2.IN19
IR_ctl[12] => Mux3.IN19
IR_ctl[12] => Mux4.IN19
IR_ctl[12] => Mux5.IN19
IR_ctl[12] => Mux6.IN19
IR_ctl[12] => Mux7.IN19
IR_ctl[12] => Mux8.IN19
IR_ctl[12] => Mux9.IN19
IR_ctl[12] => Mux10.IN19
IR_ctl[12] => Mux11.IN19
IR_ctl[12] => Mux12.IN19
IR_ctl[12] => Mux13.IN19
IR_ctl[12] => Mux14.IN19
IR_ctl[12] => Mux15.IN19
IR_ctl[12] => n_ctl:u2.OP_n[0]
IR_ctl[12] => OP_out_ctl[0].DATAIN
IR_ctl[13] => Mux0.IN18
IR_ctl[13] => Mux1.IN18
IR_ctl[13] => Mux2.IN18
IR_ctl[13] => Mux3.IN18
IR_ctl[13] => Mux4.IN18
IR_ctl[13] => Mux5.IN18
IR_ctl[13] => Mux6.IN18
IR_ctl[13] => Mux7.IN18
IR_ctl[13] => Mux8.IN18
IR_ctl[13] => Mux9.IN18
IR_ctl[13] => Mux10.IN18
IR_ctl[13] => Mux11.IN18
IR_ctl[13] => Mux12.IN18
IR_ctl[13] => Mux13.IN18
IR_ctl[13] => Mux14.IN18
IR_ctl[13] => Mux15.IN18
IR_ctl[13] => Mux16.IN10
IR_ctl[13] => Mux17.IN10
IR_ctl[13] => Mux18.IN10
IR_ctl[13] => Mux19.IN10
IR_ctl[13] => Mux20.IN10
IR_ctl[13] => Mux21.IN10
IR_ctl[13] => Mux22.IN10
IR_ctl[13] => Mux23.IN10
IR_ctl[13] => n_ctl:u2.OP_n[1]
IR_ctl[13] => OP_out_ctl[1].DATAIN
IR_ctl[14] => Mux0.IN17
IR_ctl[14] => Mux1.IN17
IR_ctl[14] => Mux2.IN17
IR_ctl[14] => Mux3.IN17
IR_ctl[14] => Mux4.IN17
IR_ctl[14] => Mux5.IN17
IR_ctl[14] => Mux6.IN17
IR_ctl[14] => Mux7.IN17
IR_ctl[14] => Mux8.IN17
IR_ctl[14] => Mux9.IN17
IR_ctl[14] => Mux10.IN17
IR_ctl[14] => Mux11.IN17
IR_ctl[14] => Mux12.IN17
IR_ctl[14] => Mux13.IN17
IR_ctl[14] => Mux14.IN17
IR_ctl[14] => Mux15.IN17
IR_ctl[14] => Mux16.IN9
IR_ctl[14] => Mux17.IN9
IR_ctl[14] => Mux18.IN9
IR_ctl[14] => Mux19.IN9
IR_ctl[14] => Mux20.IN9
IR_ctl[14] => Mux21.IN9
IR_ctl[14] => Mux22.IN9
IR_ctl[14] => Mux23.IN9
IR_ctl[14] => n_ctl:u2.OP_n[2]
IR_ctl[14] => OP_out_ctl[2].DATAIN
IR_ctl[15] => Mux0.IN16
IR_ctl[15] => Mux1.IN16
IR_ctl[15] => Mux2.IN16
IR_ctl[15] => Mux3.IN16
IR_ctl[15] => Mux4.IN16
IR_ctl[15] => Mux5.IN16
IR_ctl[15] => Mux6.IN16
IR_ctl[15] => Mux7.IN16
IR_ctl[15] => Mux8.IN16
IR_ctl[15] => Mux9.IN16
IR_ctl[15] => Mux10.IN16
IR_ctl[15] => Mux11.IN16
IR_ctl[15] => Mux12.IN16
IR_ctl[15] => Mux13.IN16
IR_ctl[15] => Mux14.IN16
IR_ctl[15] => Mux15.IN16
IR_ctl[15] => Mux16.IN8
IR_ctl[15] => Mux17.IN8
IR_ctl[15] => Mux18.IN8
IR_ctl[15] => Mux19.IN8
IR_ctl[15] => Mux20.IN8
IR_ctl[15] => Mux21.IN8
IR_ctl[15] => Mux22.IN8
IR_ctl[15] => Mux23.IN8
IR_ctl[15] => n_ctl:u2.OP_n[3]
IR_ctl[15] => OP_out_ctl[3].DATAIN
alu_s0_ctl <= alu_ctl:u3.alu_s1s0[0]
alu_s1_ctl <= alu_ctl:u3.alu_s1s0[1]
D_wr_ctl <= RAM_ctl:u4.D_wr_RAM
D_rd_ctl <= RAM_ctl:u4.D_rd_RAM
D_addr_ctl[0] <= RAM_ctl:u4.D_addr_RAM[0]
D_addr_ctl[1] <= RAM_ctl:u4.D_addr_RAM[1]
D_addr_ctl[2] <= RAM_ctl:u4.D_addr_RAM[2]
D_addr_ctl[3] <= RAM_ctl:u4.D_addr_RAM[3]
D_addr_ctl[4] <= RAM_ctl:u4.D_addr_RAM[4]
D_addr_ctl[5] <= RAM_ctl:u4.D_addr_RAM[5]
D_addr_ctl[6] <= RAM_ctl:u4.D_addr_RAM[6]
D_addr_ctl[7] <= RAM_ctl:u4.D_addr_RAM[7]
PC_ld_ctl <= PC_ctl:u5.PC_out[0]
PC_up_ctl <= PC_ctl:u5.PC_out[1]
PC_clr_ctl <= PC_ctl:u5.PC_out[0]
I_ld_ctl <= PC_ctl:u5.PC_out[1]
IR_ld_ctl <= PC_ctl:u5.PC_out[1]
W_addr_ctl[0] <= RF_ctl:u6.RF_W_addr_RF[0]
W_addr_ctl[1] <= RF_ctl:u6.RF_W_addr_RF[1]
W_addr_ctl[2] <= RF_ctl:u6.RF_W_addr_RF[2]
W_addr_ctl[3] <= RF_ctl:u6.RF_W_addr_RF[3]
Rp_addr_ctl[0] <= RF_ctl:u6.RF_Rp_addr_RF[0]
Rp_addr_ctl[1] <= RF_ctl:u6.RF_Rp_addr_RF[1]
Rp_addr_ctl[2] <= RF_ctl:u6.RF_Rp_addr_RF[2]
Rp_addr_ctl[3] <= RF_ctl:u6.RF_Rp_addr_RF[3]
Rq_addr_ctl[0] <= RF_ctl:u6.RF_Rq_addr_RF[0]
Rq_addr_ctl[1] <= RF_ctl:u6.RF_Rq_addr_RF[1]
Rq_addr_ctl[2] <= RF_ctl:u6.RF_Rq_addr_RF[2]
Rq_addr_ctl[3] <= RF_ctl:u6.RF_Rq_addr_RF[3]
Rp_rd_ctl <= RF_ctl:u6.RF_Rp_rd_RF
Rq_rd_ctl <= RF_ctl:u6.RF_Rq_rd_RF
W_wr_ctl <= RF_ctl:u6.RF_W_wr_RF
RF_s0_ctl <= RF_ctl:u6.RF_s0_RF
RF_s1_ctl <= RF_ctl:u6.RF_s1_RF
W_data_ctl[0] <= RF_ctl:u6.RF_W_data_RF[0]
W_data_ctl[1] <= RF_ctl:u6.RF_W_data_RF[1]
W_data_ctl[2] <= RF_ctl:u6.RF_W_data_RF[2]
W_data_ctl[3] <= RF_ctl:u6.RF_W_data_RF[3]
W_data_ctl[4] <= RF_ctl:u6.RF_W_data_RF[4]
W_data_ctl[5] <= RF_ctl:u6.RF_W_data_RF[5]
W_data_ctl[6] <= RF_ctl:u6.RF_W_data_RF[6]
W_data_ctl[7] <= RF_ctl:u6.RF_W_data_RF[7]
W_data_ctl[8] <= RF_ctl:u6.RF_W_data_RF[8]
W_data_ctl[9] <= RF_ctl:u6.RF_W_data_RF[9]
W_data_ctl[10] <= RF_ctl:u6.RF_W_data_RF[10]
W_data_ctl[11] <= RF_ctl:u6.RF_W_data_RF[11]
W_data_ctl[12] <= RF_ctl:u6.RF_W_data_RF[12]
W_data_ctl[13] <= RF_ctl:u6.RF_W_data_RF[13]
W_data_ctl[14] <= RF_ctl:u6.RF_W_data_RF[14]
W_data_ctl[15] <= RF_ctl:u6.RF_W_data_RF[15]
S_out_ctl[0] <= reg4:u1.Q_reg4[0]
S_out_ctl[1] <= reg4:u1.Q_reg4[1]
S_out_ctl[2] <= reg4:u1.Q_reg4[2]
S_out_ctl[3] <= reg4:u1.Q_reg4[3]
N_out_ctl[0] <= n_ctl:u2.N_out[0]
N_out_ctl[1] <= n_ctl:u2.N_out[1]
N_out_ctl[2] <= n_ctl:u2.N_out[2]
N_out_ctl[3] <= n_ctl:u2.N_out[3]
OP_out_ctl[0] <= IR_ctl[12].DB_MAX_OUTPUT_PORT_TYPE
OP_out_ctl[1] <= IR_ctl[13].DB_MAX_OUTPUT_PORT_TYPE
OP_out_ctl[2] <= IR_ctl[14].DB_MAX_OUTPUT_PORT_TYPE
OP_out_ctl[3] <= IR_ctl[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|controller:u1|reg4:u1
clk_reg4 => Q_reg4[0]~reg0.CLK
clk_reg4 => Q_reg4[1]~reg0.CLK
clk_reg4 => Q_reg4[2]~reg0.CLK
clk_reg4 => Q_reg4[3]~reg0.CLK
D_reg4[0] => Q_reg4[0]~reg0.DATAIN
D_reg4[1] => Q_reg4[1]~reg0.DATAIN
D_reg4[2] => Q_reg4[2]~reg0.DATAIN
D_reg4[3] => Q_reg4[3]~reg0.DATAIN
Q_reg4[0] <= Q_reg4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_reg4[1] <= Q_reg4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_reg4[2] <= Q_reg4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_reg4[3] <= Q_reg4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|controller:u1|n_ctl:u2
OP_n[0] => N_out~13.IN1
OP_n[0] => N_out~20.IN1
OP_n[0] => N_out~29.IN1
OP_n[0] => N_out~31.IN1
OP_n[0] => N_out~22.IN1
OP_n[0] => N_out~11.IN1
OP_n[0] => N_out~1.IN1
OP_n[1] => N_out~18.IN1
OP_n[1] => N_out~30.IN1
OP_n[1] => N_out~28.IN1
OP_n[1] => N_out~19.IN1
OP_n[2] => N_out~27.IN1
OP_n[2] => N_out~17.IN1
OP_n[3] => ~NO_FANOUT~
S_n[0] => N_out~4.IN1
S_n[0] => N_out~10.IN1
S_n[0] => N_out~26.IN1
S_n[0] => N_out~35.IN1
S_n[0] => N_out~0.IN1
S_n[1] => N_out~25.IN1
S_n[1] => N_out~34.IN1
S_n[1] => N_out~9.IN1
S_n[2] => N_out~6.IN0
S_n[2] => N_out~24.IN0
S_n[2] => N_out~33.IN0
S_n[3] => N_out~8.IN1
S_n[3] => N_out~33.IN1
S_n[3] => N_out~24.IN1
S_n[3] => N_out~6.IN1
RP_zero_n => N_out~36.IN1
N_out[0] <= N_out~8.DB_MAX_OUTPUT_PORT_TYPE
N_out[1] <= N_out~16.DB_MAX_OUTPUT_PORT_TYPE
N_out[2] <= N_out~23.DB_MAX_OUTPUT_PORT_TYPE
N_out[3] <= N_out~37.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|controller:u1|alu_ctl:u3
S_alu[0] => alu_s1s0~1.IN1
S_alu[0] => alu_s1s0~5.IN1
S_alu[0] => alu_s1s0~8.IN1
S_alu[1] => alu_s1s0~4.IN1
S_alu[1] => alu_s1s0~7.IN1
S_alu[1] => alu_s1s0~0.IN1
S_alu[2] => alu_s1s0~3.IN0
S_alu[2] => alu_s1s0~6.IN0
S_alu[3] => alu_s1s0~6.IN1
S_alu[3] => alu_s1s0~3.IN1
alu_s1s0[0] <= alu_s1s0~2.DB_MAX_OUTPUT_PORT_TYPE
alu_s1s0[1] <= alu_s1s0~9.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|controller:u1|RAM_ctl:u4
d_RAM[0] => D_addr_RAM~7.DATAB
d_RAM[1] => D_addr_RAM~6.DATAB
d_RAM[2] => D_addr_RAM~5.DATAB
d_RAM[3] => D_addr_RAM~4.DATAB
d_RAM[4] => D_addr_RAM~3.DATAB
d_RAM[5] => D_addr_RAM~2.DATAB
d_RAM[6] => D_addr_RAM~1.DATAB
d_RAM[7] => D_addr_RAM~0.DATAB
S_RAM[0] => D_rd_aux~2.IN1
S_RAM[0] => D_wr_RAM~2.IN1
S_RAM[1] => D_rd_aux~1.IN1
S_RAM[1] => D_wr_RAM~1.IN1
S_RAM[2] => D_wr_RAM~0.IN0
S_RAM[2] => D_rd_aux~0.IN0
S_RAM[3] => D_rd_aux~0.IN1
S_RAM[3] => D_wr_RAM~0.IN1
D_addr_RAM[0] <= D_addr_RAM~7.DB_MAX_OUTPUT_PORT_TYPE
D_addr_RAM[1] <= D_addr_RAM~6.DB_MAX_OUTPUT_PORT_TYPE
D_addr_RAM[2] <= D_addr_RAM~5.DB_MAX_OUTPUT_PORT_TYPE
D_addr_RAM[3] <= D_addr_RAM~4.DB_MAX_OUTPUT_PORT_TYPE
D_addr_RAM[4] <= D_addr_RAM~3.DB_MAX_OUTPUT_PORT_TYPE
D_addr_RAM[5] <= D_addr_RAM~2.DB_MAX_OUTPUT_PORT_TYPE
D_addr_RAM[6] <= D_addr_RAM~1.DB_MAX_OUTPUT_PORT_TYPE
D_addr_RAM[7] <= D_addr_RAM~0.DB_MAX_OUTPUT_PORT_TYPE
D_wr_RAM <= D_wr_RAM~2.DB_MAX_OUTPUT_PORT_TYPE
D_rd_RAM <= D_rd_aux~2.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|controller:u1|PC_ctl:u5
S_PC[0] => PC_out~2.IN1
S_PC[0] => PC_out~3.IN1
S_PC[0] => PC_out~6.IN1
S_PC[1] => PC_out~5.IN1
S_PC[1] => PC_out~1.IN1
S_PC[2] => PC_out~4.IN0
S_PC[2] => PC_out~0.IN0
S_PC[3] => PC_out~0.IN1
S_PC[3] => PC_out~4.IN1
PC_out[0] <= PC_out~2.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out~3.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out~6.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|controller:u1|RF_ctl:u6
c_RF[0] => RF_W_data_RF~15.DATAB
c_RF[1] => RF_W_data_RF~14.DATAB
c_RF[2] => RF_W_data_RF~13.DATAB
c_RF[3] => RF_W_data_RF~12.DATAB
c_RF[4] => RF_W_data_RF~11.DATAB
c_RF[5] => RF_W_data_RF~10.DATAB
c_RF[6] => RF_W_data_RF~9.DATAB
c_RF[7] => RF_W_data_RF~8.DATAB
c_RF[8] => RF_W_data_RF~7.DATAB
c_RF[9] => RF_W_data_RF~6.DATAB
c_RF[10] => RF_W_data_RF~5.DATAB
c_RF[11] => RF_W_data_RF~4.DATAB
c_RF[12] => RF_W_data_RF~3.DATAB
c_RF[13] => RF_W_data_RF~2.DATAB
c_RF[14] => RF_W_data_RF~1.DATAB
c_RF[15] => RF_W_data_RF~0.DATAB
S_RF[0] => RF_W_wr_RF_aux~2.IN1
S_RF[0] => RF_W_wr_RF_aux~5.IN1
S_RF[0] => RF_Rp_rd_RF~1.IN1
S_RF[0] => RF_Rq_rd_RF_aux~1.IN1
S_RF[0] => RF_Rq_rd_RF_aux~2.IN1
S_RF[0] => RF_W_wr_RF_aux~11.IN1
S_RF[0] => Rp_rarb~0.IN1
S_RF[0] => Rp_rarb~3.IN1
S_RF[0] => Rp_rarb~6.IN1
S_RF[0] => RF_s1_RF~0.IN1
S_RF[0] => load_const.IN1
S_RF[1] => RF_W_wr_RF_aux~1.IN1
S_RF[1] => RF_W_wr_RF_aux~7.IN1
S_RF[1] => RF_W_wr_RF_aux~10.IN1
S_RF[1] => Rp_rarb~2.IN1
S_RF[1] => RF_W_wr_RF_aux~4.IN1
S_RF[1] => Rp_rarb~5.IN1
S_RF[1] => RF_Rq_rd_RF_aux~0.IN1
S_RF[2] => RF_W_wr_RF_aux~3.IN0
S_RF[2] => Rp_rarb~1.IN0
S_RF[2] => RF_W_wr_RF_aux~0.IN0
S_RF[2] => RF_W_wr_RF_aux~9.IN0
S_RF[3] => RF_W_wr_RF_aux~9.IN1
S_RF[3] => Rp_rarb~1.IN1
S_RF[3] => RF_W_wr_RF_aux~0.IN1
S_RF[3] => RF_W_wr_RF_aux~3.IN1
ra_RF[0] => RF_W_addr_RF~3.DATAB
ra_RF[0] => Mux3.IN2
ra_RF[1] => RF_W_addr_RF~2.DATAB
ra_RF[1] => Mux2.IN2
ra_RF[2] => RF_W_addr_RF~1.DATAB
ra_RF[2] => Mux1.IN2
ra_RF[3] => RF_W_addr_RF~0.DATAB
ra_RF[3] => Mux0.IN2
rb_RF[0] => Mux3.IN3
rb_RF[1] => Mux2.IN3
rb_RF[2] => Mux1.IN3
rb_RF[3] => Mux0.IN3
rc_RF[0] => RF_Rq_addr_RF~3.DATAB
rc_RF[1] => RF_Rq_addr_RF~2.DATAB
rc_RF[2] => RF_Rq_addr_RF~1.DATAB
rc_RF[3] => RF_Rq_addr_RF~0.DATAB
RF_W_addr_RF[0] <= RF_W_addr_RF~3.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr_RF[1] <= RF_W_addr_RF~2.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr_RF[2] <= RF_W_addr_RF~1.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr_RF[3] <= RF_W_addr_RF~0.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr_RF[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr_RF[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr_RF[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr_RF[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr_RF[0] <= RF_Rq_addr_RF~3.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr_RF[1] <= RF_Rq_addr_RF~2.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr_RF[2] <= RF_Rq_addr_RF~1.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr_RF[3] <= RF_Rq_addr_RF~0.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_rd_RF <= RF_Rp_rd_RF~4.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_rd_RF <= RF_Rq_rd_RF_aux~4.DB_MAX_OUTPUT_PORT_TYPE
RF_W_wr_RF <= RF_W_wr_RF_aux~12.DB_MAX_OUTPUT_PORT_TYPE
RF_s0_RF <= RF_W_wr_RF_aux~2.DB_MAX_OUTPUT_PORT_TYPE
RF_s1_RF <= RF_s1_RF~0.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[0] <= RF_W_data_RF~15.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[1] <= RF_W_data_RF~14.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[2] <= RF_W_data_RF~13.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[3] <= RF_W_data_RF~12.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[4] <= RF_W_data_RF~11.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[5] <= RF_W_data_RF~10.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[6] <= RF_W_data_RF~9.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[7] <= RF_W_data_RF~8.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[8] <= RF_W_data_RF~7.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[9] <= RF_W_data_RF~6.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[10] <= RF_W_data_RF~5.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[11] <= RF_W_data_RF~4.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[12] <= RF_W_data_RF~3.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[13] <= RF_W_data_RF~2.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[14] <= RF_W_data_RF~1.DB_MAX_OUTPUT_PORT_TYPE
RF_W_data_RF[15] <= RF_W_data_RF~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|instru_reg:u2
clk_ir => ir[0].CLK
clk_ir => ir[1].CLK
clk_ir => ir[2].CLK
clk_ir => ir[3].CLK
clk_ir => ir[4].CLK
clk_ir => ir[5].CLK
clk_ir => ir[6].CLK
clk_ir => ir[7].CLK
clk_ir => ir[8].CLK
clk_ir => ir[9].CLK
clk_ir => ir[10].CLK
clk_ir => ir[11].CLK
clk_ir => ir[12].CLK
clk_ir => ir[13].CLK
clk_ir => ir[14].CLK
clk_ir => ir[15].CLK
ld_ir => ir[0].ENA
ld_ir => ir[1].ENA
ld_ir => ir[2].ENA
ld_ir => ir[3].ENA
ld_ir => ir[4].ENA
ld_ir => ir[5].ENA
ld_ir => ir[6].ENA
ld_ir => ir[7].ENA
ld_ir => ir[8].ENA
ld_ir => ir[9].ENA
ld_ir => ir[10].ENA
ld_ir => ir[11].ENA
ld_ir => ir[12].ENA
ld_ir => ir[13].ENA
ld_ir => ir[14].ENA
ld_ir => ir[15].ENA
instr_in[0] => ir[0].DATAIN
instr_in[1] => ir[1].DATAIN
instr_in[2] => ir[2].DATAIN
instr_in[3] => ir[3].DATAIN
instr_in[4] => ir[4].DATAIN
instr_in[5] => ir[5].DATAIN
instr_in[6] => ir[6].DATAIN
instr_in[7] => ir[7].DATAIN
instr_in[8] => ir[8].DATAIN
instr_in[9] => ir[9].DATAIN
instr_in[10] => ir[10].DATAIN
instr_in[11] => ir[11].DATAIN
instr_in[12] => ir[12].DATAIN
instr_in[13] => ir[13].DATAIN
instr_in[14] => ir[14].DATAIN
instr_in[15] => ir[15].DATAIN
instr_out[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
instr_out[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
instr_out[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
instr_out[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
instr_out[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
instr_out[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
instr_out[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
instr_out[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
instr_out[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
instr_out[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
instr_out[10] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
instr_out[11] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
instr_out[12] <= ir[12].DB_MAX_OUTPUT_PORT_TYPE
instr_out[13] <= ir[13].DB_MAX_OUTPUT_PORT_TYPE
instr_out[14] <= ir[14].DB_MAX_OUTPUT_PORT_TYPE
instr_out[15] <= ir[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|programcounter:u3
clk_pc => pc[0].CLK
clk_pc => pc[1].CLK
clk_pc => pc[2].CLK
clk_pc => pc[3].CLK
ld_pc => pc~4.OUTPUTSELECT
ld_pc => pc~5.OUTPUTSELECT
ld_pc => pc~6.OUTPUTSELECT
ld_pc => pc~7.OUTPUTSELECT
clr_pc => pc[0].ACLR
clr_pc => pc[1].ACLR
clr_pc => pc[2].ACLR
clr_pc => pc[3].ACLR
up_pc => pc~0.OUTPUTSELECT
up_pc => pc~1.OUTPUTSELECT
up_pc => pc~2.OUTPUTSELECT
up_pc => pc~3.OUTPUTSELECT
offset[0] => Add0.IN4
offset[1] => Add0.IN3
offset[2] => Add0.IN2
offset[3] => Add0.IN1
out_pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
out_pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
out_pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
out_pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|somador4:u4
A_s4[0] => full_adder:a0.a_fa
A_s4[1] => full_adder:adders:1:adder.a_fa
A_s4[2] => full_adder:adders:2:adder.a_fa
A_s4[3] => full_adder:adders:3:adder.a_fa
B_s4[0] => full_adder:a0.b_fa
B_s4[1] => full_adder:adders:1:adder.b_fa
B_s4[2] => full_adder:adders:2:adder.b_fa
B_s4[3] => full_adder:adders:3:adder.b_fa
cin_s4 => full_adder:a0.cin_fa
cout_s4 <= full_adder:adders:3:adder.cout_fa
Z_s4[0] <= full_adder:a0.z_fa
Z_s4[1] <= full_adder:adders:1:adder.z_fa
Z_s4[2] <= full_adder:adders:2:adder.z_fa
Z_s4[3] <= full_adder:adders:3:adder.z_fa


|processor|control_unit:u2|somador4:u4|full_adder:a0
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|somador4:u4|full_adder:\adders:1:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|somador4:u4|full_adder:\adders:2:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|somador4:u4|full_adder:\adders:3:adder
a_fa => cout_fa~0.IN0
a_fa => cout_fa~1.IN0
a_fa => z_fa~0.IN0
b_fa => cout_fa~0.IN1
b_fa => cout_fa~3.IN0
b_fa => z_fa~0.IN1
cin_fa => cout_fa~1.IN1
cin_fa => cout_fa~3.IN1
cin_fa => z_fa~1.IN1
cout_fa <= cout_fa~4.DB_MAX_OUTPUT_PORT_TYPE
z_fa <= z_fa~1.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:u2|ROM:u5
clk_rom => data_out_rom[0]~reg0.CLK
clk_rom => data_out_rom[1]~reg0.CLK
clk_rom => data_out_rom[2]~reg0.CLK
clk_rom => data_out_rom[3]~reg0.CLK
clk_rom => data_out_rom[4]~reg0.CLK
clk_rom => data_out_rom[5]~reg0.CLK
clk_rom => data_out_rom[6]~reg0.CLK
clk_rom => data_out_rom[7]~reg0.CLK
clk_rom => data_out_rom[8]~reg0.CLK
clk_rom => data_out_rom[9]~reg0.CLK
clk_rom => data_out_rom[10]~reg0.CLK
clk_rom => data_out_rom[11]~reg0.CLK
clk_rom => data_out_rom[12]~reg0.CLK
clk_rom => data_out_rom[13]~reg0.CLK
clk_rom => data_out_rom[14]~reg0.CLK
clk_rom => data_out_rom[15]~reg0.CLK
rom_en => data_out_rom[0]~reg0.ENA
rom_en => data_out_rom[1]~reg0.ENA
rom_en => data_out_rom[2]~reg0.ENA
rom_en => data_out_rom[3]~reg0.ENA
rom_en => data_out_rom[4]~reg0.ENA
rom_en => data_out_rom[5]~reg0.ENA
rom_en => data_out_rom[6]~reg0.ENA
rom_en => data_out_rom[7]~reg0.ENA
rom_en => data_out_rom[8]~reg0.ENA
rom_en => data_out_rom[9]~reg0.ENA
rom_en => data_out_rom[10]~reg0.ENA
rom_en => data_out_rom[11]~reg0.ENA
rom_en => data_out_rom[12]~reg0.ENA
rom_en => data_out_rom[13]~reg0.ENA
rom_en => data_out_rom[14]~reg0.ENA
rom_en => data_out_rom[15]~reg0.ENA
rom_addr[0] => Mux0.IN19
rom_addr[0] => Mux1.IN19
rom_addr[0] => Mux2.IN19
rom_addr[0] => Mux4.IN19
rom_addr[0] => Mux6.IN19
rom_addr[0] => Mux7.IN19
rom_addr[1] => Mux0.IN18
rom_addr[1] => Mux1.IN18
rom_addr[1] => Mux2.IN18
rom_addr[1] => Mux3.IN10
rom_addr[1] => Mux4.IN18
rom_addr[1] => Mux5.IN10
rom_addr[1] => Mux6.IN18
rom_addr[1] => Mux7.IN18
rom_addr[2] => Mux0.IN17
rom_addr[2] => Mux1.IN17
rom_addr[2] => Mux2.IN17
rom_addr[2] => Mux3.IN9
rom_addr[2] => Mux4.IN17
rom_addr[2] => Mux5.IN9
rom_addr[2] => Mux6.IN17
rom_addr[2] => Mux7.IN17
rom_addr[3] => Mux0.IN16
rom_addr[3] => Mux1.IN16
rom_addr[3] => Mux2.IN16
rom_addr[3] => Mux3.IN8
rom_addr[3] => Mux4.IN16
rom_addr[3] => Mux5.IN8
rom_addr[3] => Mux6.IN16
rom_addr[3] => Mux7.IN16
data_out_rom[0] <= data_out_rom[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[1] <= data_out_rom[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[2] <= data_out_rom[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[3] <= data_out_rom[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[4] <= data_out_rom[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[5] <= data_out_rom[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[6] <= data_out_rom[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[7] <= data_out_rom[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[8] <= data_out_rom[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[9] <= data_out_rom[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[10] <= data_out_rom[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[11] <= data_out_rom[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[12] <= data_out_rom[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[13] <= data_out_rom[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[14] <= data_out_rom[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_rom[15] <= data_out_rom[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


