Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 6cdf83b26ca54f8bb95a40fd75f96b58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot contBCD_Lento_tb_behav xil_defaultlib.contBCD_Lento_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture contbcdbeh_arq of entity xil_defaultlib.contBCDBeh [contbcdbeh_default]
Compiling architecture genena_arq of entity xil_defaultlib.genEna [\genEna(n=6)\]
Compiling architecture contbcd_lento_arq of entity xil_defaultlib.contBCD_Lento [\contBCD_Lento(n=6)\]
Compiling architecture contbcd_lento_tb_arq of entity xil_defaultlib.contbcd_lento_tb
Built simulation snapshot contBCD_Lento_tb_behav
