INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:44]
ERROR: [VRFC 10-91] d_temp_enb is not declared [C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:67]
ERROR: [VRFC 10-91] gcd_core_din is not declared [C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:68]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
