synthesis:  version Radiant Software (64-bit) 2023.2.1.288.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jun  5 12:34:40 2024


Command Line:  C:\lscc\radiant\2023.2\ispfpga\bin\nt64\synthesis.exe -f FPGA_Intan_Driver_impl_1_lattice.synproj -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = SPI_Master_CS.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FPGA_Intan_Driver_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is FPGA_Intan_Driver_impl_1_cpe.ldc.
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/impl_1 (searchpath added)
-path C:/lscc/radiant/2023.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo.vhd(6): analyzing entity controller_rhd64_fifo. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo.vhd(50): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd(6): analyzing entity spi_master. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd(34): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master_cs.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master_cs.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master_cs.vhd(44): analyzing entity spi_master_cs. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master_cs.vhd(74): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi.vhd(5): analyzing entity controller_rhd64_spi. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi.vhd(67): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi_tb.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi_tb.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi_tb.vhd(5): analyzing entity controller_headstage_spi_tb. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_spi_tb.vhd(8): analyzing architecture testbench. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo_tb.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo_tb.vhd

INFO <35921012> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo_tb.vhd(6): analyzing entity controller_rhd64_fifo_tb. VHDL-1012
INFO <35921010> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo_tb.vhd(9): analyzing architecture sim. VHDL-1010
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935040> - synthesis: Register tb_FIFO_RE clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register tb_TX_DV clock is stuck at Zero. VDB-5040
WARNING <35921251> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd(76): w_cpol should be on the sensitivity list of the process. VHDL-1251
WARNING <35921613> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd(107): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING <35921251> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd(185): w_cpol should be on the sensitivity list of the process. VHDL-1251
WARNING <35921613> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd(189): incomplete sensitivity list specified, assuming completeness. VHDL-1613
INFO <35921172> - synthesis: c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master_cs.vhd(183): others clause is never selected. VHDL-1172
Top module name (VHDL, mixed language): SPI_Master_CS
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


INFO <35001774> - synthesis: Extracted state machine for register 'r_SM_CS' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




CRITICAL <35001747> - synthesis: Bit(s) of register r_SM_CS_FSM stuck at '0': 3
Starting design annotation....

Starting full timing analysis...
Starting design annotation....

Starting full timing analysis...
Starting design annotation....

Starting full timing analysis...
Starting design annotation....

Starting full timing analysis...
INFO <35001701> - synthesis: Net i_TX_DV_c with fanout 1044 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_TX_DV_c with fanout 1044 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_SPI_MISO_c with fanout 2048 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_SPI_MISO_c with fanout 2048 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_SPI_MISO_c with fanout 2048 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_Rst_L_c with fanout 3134 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_Rst_L_c with fanout 3134 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_Rst_L_c with fanout 3134 was buffered for fixing max_fanout violation.
INFO <35001701> - synthesis: Net i_Rst_L_c with fanout 3134 was buffered for fixing max_fanout violation.

################### Begin Area Report (SPI_Master_CS)######################
Number of register bits => 3134 of 5280 (59 % )
CCU2 => 25
FD1P3XZ => 3134
IB => 1028
LUT4 => 2991
OB => 2053
################### End Area Report ##################
Number of odd-length carry chains : 2
Number of even-length carry chains : 2

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : i_Clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n22271, loads : 1000
  Net : n22269, loads : 1000
  Net : n22268, loads : 1000
  Net : n22272, loads : 1000
  Net : n22273, loads : 1000
  Net : n22266, loads : 1000
  Net : SPI_Master_1/n4482, loads : 1000
  Net : SPI_Master_1/n4478, loads : 1000
  Net : SPI_Master_1/r_TX_Bit_Count[1], loads : 393
  Net : SPI_Master_1/r_TX_Bit_Count[0], loads : 338
################### End Clock Report ##################

Peak Memory Usage: 245 MB

--------------------------------------------------------------
Total CPU Time: 20 secs 
Total REAL Time: 21 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: fa6e831c54695f544f667d474829ba712cea844f
