; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_5(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 6, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = lshr i32 %7, 2, !dbg !12
  %9 = and i32 %8, 31, !dbg !12
  %10 = or disjoint i32 %9, 32, !dbg !12
  %11 = shl i32 %7, 2, !dbg !12
  %12 = and i32 %11, 12, !dbg !12
  %13 = and i32 %11, 60, !dbg !12
  %14 = or disjoint i32 %6, %9, !dbg !13
  %15 = or disjoint i32 %6, %10, !dbg !13
  %16 = or disjoint i32 %6, %13, !dbg !13
  %17 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !14
  %18 = shl i32 %17, 4, !dbg !15
  %19 = lshr i32 %7, 4, !dbg !16
  %20 = and i32 %19, 7, !dbg !16
  %21 = or disjoint i32 %18, %12, !dbg !17
  %22 = or disjoint i32 %18, %20, !dbg !17
  %23 = or disjoint i32 %22, 8, !dbg !17
  %24 = icmp slt i32 %21, 16, !dbg !18
  %25 = icmp slt i32 %22, 16, !dbg !18
  %26 = icmp slt i32 %23, 16, !dbg !18
  %.frozen = freeze i32 %16, !dbg !19
  %27 = sdiv i32 %.frozen, 64, !dbg !19
  %28 = mul i32 %27, 64, !dbg !20
  %.decomposed = sub i32 %.frozen, %28, !dbg !20
  %29 = shl i32 %14, 4, !dbg !21
  %30 = shl i32 %15, 4, !dbg !21
  %31 = add i32 %21, %29, !dbg !22
  %32 = add i32 %21, %30, !dbg !22
  %33 = sext i32 %31 to i64, !dbg !23
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !23
  %35 = sext i32 %32 to i64, !dbg !23
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !23
  %37 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %34, i1 %24) #2, !dbg !24
  %38 = extractvalue { i32, i32, i32, i32 } %37, 0, !dbg !24
  %39 = extractvalue { i32, i32, i32, i32 } %37, 1, !dbg !24
  %40 = extractvalue { i32, i32, i32, i32 } %37, 2, !dbg !24
  %41 = extractvalue { i32, i32, i32, i32 } %37, 3, !dbg !24
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %36, i1 %24) #2, !dbg !24
  %43 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !24
  %44 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !24
  %45 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !24
  %46 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !24
  %47 = shl i32 %22, 6, !dbg !25
  %48 = shl i32 %23, 6, !dbg !25
  %49 = shl i32 %27, 10, !dbg !26
  %50 = add i32 %49, %.decomposed, !dbg !27
  %51 = add i32 %50, %47, !dbg !28
  %52 = add i32 %50, %48, !dbg !28
  %53 = sext i32 %51 to i64, !dbg !29
  %54 = getelementptr float, ptr addrspace(1) %1, i64 %53, !dbg !29
  %55 = sext i32 %52 to i64, !dbg !29
  %56 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !29
  %57 = shl i32 %7, 8, !dbg !30
  %58 = and i32 %57, 768, !dbg !30
  %59 = or disjoint i32 %58, %9, !dbg !30
  %60 = and i32 %11, 508, !dbg !30
  %61 = lshr exact i32 %58, 4, !dbg !30
  %62 = add nuw nsw i32 %61, %59, !dbg !30
  %63 = zext nneg i32 %62 to i64, !dbg !30
  %64 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %63, !dbg !30
  %65 = insertelement <1 x i32> poison, i32 %38, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %64, <1 x i32> %65, i1 true) #2, !dbg !30
  %66 = or disjoint i32 %59, 64, !dbg !30
  %67 = lshr i32 %66, 4, !dbg !30
  %68 = and i32 %67, 52, !dbg !30
  %69 = add nuw nsw i32 %68, %66, !dbg !30
  %70 = zext nneg i32 %69 to i64, !dbg !30
  %71 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %70, !dbg !30
  %72 = insertelement <1 x i32> poison, i32 %39, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %71, <1 x i32> %72, i1 true) #2, !dbg !30
  %73 = or disjoint i32 %59, 128, !dbg !30
  %74 = lshr i32 %73, 4, !dbg !30
  %75 = and i32 %74, 56, !dbg !30
  %76 = add nuw nsw i32 %75, %73, !dbg !30
  %77 = zext nneg i32 %76 to i64, !dbg !30
  %78 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %77, !dbg !30
  %79 = insertelement <1 x i32> poison, i32 %40, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %78, <1 x i32> %79, i1 true) #2, !dbg !30
  %80 = or disjoint i32 %59, 192, !dbg !30
  %81 = lshr i32 %80, 4, !dbg !30
  %82 = and i32 %81, 60, !dbg !30
  %83 = add nuw nsw i32 %82, %80, !dbg !30
  %84 = zext nneg i32 %83 to i64, !dbg !30
  %85 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %84, !dbg !30
  %86 = insertelement <1 x i32> poison, i32 %41, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %85, <1 x i32> %86, i1 true) #2, !dbg !30
  %87 = or disjoint i32 %59, 32, !dbg !30
  %88 = add nuw nsw i32 %87, %61, !dbg !30
  %89 = zext nneg i32 %88 to i64, !dbg !30
  %90 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %89, !dbg !30
  %91 = insertelement <1 x i32> poison, i32 %43, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %90, <1 x i32> %91, i1 true) #2, !dbg !30
  %92 = or disjoint i32 %59, 96, !dbg !30
  %93 = lshr i32 %92, 4, !dbg !30
  %94 = and i32 %93, 52, !dbg !30
  %95 = add nuw nsw i32 %94, %92, !dbg !30
  %96 = zext nneg i32 %95 to i64, !dbg !30
  %97 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %96, !dbg !30
  %98 = insertelement <1 x i32> poison, i32 %44, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %97, <1 x i32> %98, i1 true) #2, !dbg !30
  %99 = or disjoint i32 %59, 160, !dbg !30
  %100 = lshr i32 %99, 4, !dbg !30
  %101 = and i32 %100, 56, !dbg !30
  %102 = add nuw nsw i32 %101, %99, !dbg !30
  %103 = zext nneg i32 %102 to i64, !dbg !30
  %104 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %103, !dbg !30
  %105 = insertelement <1 x i32> poison, i32 %45, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %104, <1 x i32> %105, i1 true) #2, !dbg !30
  %106 = or disjoint i32 %59, 224, !dbg !30
  %107 = lshr i32 %106, 4, !dbg !30
  %108 = and i32 %107, 60, !dbg !30
  %109 = add nuw nsw i32 %108, %106, !dbg !30
  %110 = zext nneg i32 %109 to i64, !dbg !30
  %111 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %110, !dbg !30
  %112 = insertelement <1 x i32> poison, i32 %46, i64 0, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %111, <1 x i32> %112, i1 true) #2, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %113 = lshr i32 %11, 4, !dbg !30
  %114 = and i32 %113, 28, !dbg !30
  %115 = add nuw nsw i32 %114, %60, !dbg !30
  %116 = zext nneg i32 %115 to i64, !dbg !30
  %117 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %116, !dbg !30
  %118 = or disjoint i32 %60, 512, !dbg !30
  %119 = lshr i32 %118, 4, !dbg !30
  %120 = and i32 %119, 60, !dbg !30
  %121 = add nuw nsw i32 %120, %118, !dbg !30
  %122 = zext nneg i32 %121 to i64, !dbg !30
  %123 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %122, !dbg !30
  %124 = load <4 x i32>, ptr addrspace(3) %123, align 16, !dbg !30
  %.extract = load i32, ptr addrspace(3) %117, align 16, !dbg !30
  %125 = getelementptr inbounds i8, ptr addrspace(3) %117, i64 4, !dbg !30
  %.extract10 = load i32, ptr addrspace(3) %125, align 4, !dbg !30
  %126 = getelementptr inbounds i8, ptr addrspace(3) %117, i64 8, !dbg !30
  %.extract11 = load i32, ptr addrspace(3) %126, align 8, !dbg !30
  %127 = getelementptr inbounds i8, ptr addrspace(3) %117, i64 12, !dbg !30
  %.extract12 = load i32, ptr addrspace(3) %127, align 4, !dbg !30
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract10, i32 %.extract11, i32 %.extract12, ptr addrspace(1) %54, i1 %25) #2, !dbg !30
  %.extract13 = extractelement <4 x i32> %124, i64 0, !dbg !30
  %.extract14 = extractelement <4 x i32> %124, i64 1, !dbg !30
  %.extract15 = extractelement <4 x i32> %124, i64 2, !dbg !30
  %.extract16 = extractelement <4 x i32> %124, i64 3, !dbg !30
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract13, i32 %.extract14, i32 %.extract15, i32 %.extract16, ptr addrspace(1) %56, i1 %26) #2, !dbg !30
  ret void, !dbg !31
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cngaqvvmeahxcwqhdxwc6tvho6dmvjv6a2axsrmcpu2phef3yoec.py", directory: "inductor_cache/ng")
!4 = !{ptr @triton_poi_fused_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_5", linkageName: "triton_poi_fused_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 31, column: 19, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 32, column: 38, scope: !7)
!22 = !DILocation(line: 32, column: 35, scope: !7)
!23 = !DILocation(line: 32, column: 30, scope: !7)
!24 = !DILocation(line: 32, column: 43, scope: !7)
!25 = !DILocation(line: 33, column: 33, scope: !7)
!26 = !DILocation(line: 33, column: 43, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 38, scope: !7)
!29 = !DILocation(line: 33, column: 25, scope: !7)
!30 = !DILocation(line: 33, column: 54, scope: !7)
!31 = !DILocation(line: 33, column: 4, scope: !7)
