0.7
2020.2
Apr 18 2022
16:05:34
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_automem_cols.v,1666355994,systemVerilog,,,,AESL_automem_cols,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_automem_rows.v,1666355994,systemVerilog,,,,AESL_automem_rows,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_automem_values.v,1666355994,systemVerilog,,,,AESL_automem_values,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_automem_x.v,1666355994,systemVerilog,,,,AESL_automem_x,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_automem_y.v,1666355994,systemVerilog,,,,AESL_automem_y,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1666355994,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_deadlock_detector.v,1666355994,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/AESL_deadlock_report_unit.v,1666355994,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/csv_file_dump.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/dataflow_monitor.sv,1666355994,systemVerilog,D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_fifo_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_process_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/nodf_module_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/pp_loop_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/upc_loop_interface.svh,,D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/dump_file_agent.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/csv_file_dump.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/sample_agent.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/loop_sample_agent.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/sample_manager.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/nodf_module_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/nodf_module_monitor.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_fifo_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_fifo_monitor.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_process_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_process_monitor.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/pp_loop_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/pp_loop_monitor.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/upc_loop_interface.svh;D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_fifo_interface.svh,1666355994,verilog,,,,df_fifo_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_fifo_monitor.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_process_interface.svh,1666355994,verilog,,,,df_process_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/df_process_monitor.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/dump_file_agent.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/fifo_para.vh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/ip/xil_defaultlib/spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip.v,1666356033,systemVerilog,,,,spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/ip/xil_defaultlib/spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1666356036,systemVerilog,,,,spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/loop_sample_agent.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/nodf_module_interface.svh,1666355994,verilog,,,,nodf_module_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/nodf_module_monitor.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/pp_loop_interface.svh,1666355994,verilog,,,,pp_loop_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/pp_loop_monitor.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/sample_agent.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/sample_manager.svh,1666355994,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel.autotb.v,1666355994,systemVerilog,,,D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/fifo_para.vh,apatb_spmv_accel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel.v,1666353885,systemVerilog,,,,spmv_accel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1.v,1666353884,systemVerilog,,,,spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_fifo_w32_d2_S.v,1666353885,systemVerilog,,,,spmv_accel_fifo_w32_d2_S;spmv_accel_fifo_w32_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_fifo_w32_d3_S.v,1666353885,systemVerilog,,,,spmv_accel_fifo_w32_d3_S;spmv_accel_fifo_w32_d3_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_flow_control_loop_pipe.v,1666353885,systemVerilog,,,,spmv_accel_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_flow_control_loop_pipe_sequential_init.v,1666353885,systemVerilog,,,,spmv_accel_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1.v,1666353884,systemVerilog,,,,spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_spvm_kernel.v,1666353884,systemVerilog,,,,spmv_accel_spvm_kernel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2.v,1666353884,systemVerilog,,,,spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1.v,1666353884,systemVerilog,,,,spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_35_2_proc3.v,1666353884,systemVerilog,,,,spmv_accel_spvm_kernel_Loop_VITIS_LOOP_35_2_proc3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_52_3_proc4.v,1666353884,systemVerilog,,,,spmv_accel_spvm_kernel_Loop_VITIS_LOOP_52_3_proc4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5.v,1666353884,systemVerilog,,,,spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4.v,1666353884,systemVerilog,,,,spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_start_for_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0.v,1666353885,systemVerilog,,,,spmv_accel_start_for_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0;spmv_accel_start_for_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel_x_local_RAM_AUTO_1R1W.v,1666353885,systemVerilog,,,,spmv_accel_x_local_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/upc_loop_interface.svh,1666355994,verilog,,,,upc_loop_intf,,,,,,,,
D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/upc_loop_monitor.svh,1666355994,verilog,,,,,,,,,,,,
