Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_clk_0.ip --block-symbol-file --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_clk_0 --family="Arria 10" --part=10AX115S2F45I1SG
Warning: clk_0: Used clock_source 19.2 (instead of 18.0)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_clk_0.ip --synthesis=VERILOG --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_clk_0 --family="Arria 10" --part=10AX115S2F45I1SG
Warning: clk_0: Used clock_source 19.2 (instead of 18.0)
Info: top_clk_0: "Transforming system: top_clk_0"
Info: top_clk_0: "Naming system components in system: top_clk_0"
Info: top_clk_0: "Processing generation queue"
Info: top_clk_0: "Generating: top_clk_0"
Info: top_clk_0: Done "top_clk_0" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
