library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity comparador is
    Port ( comp_in_X : inout STD_LOGIC_VECTOR (7 downto 0);
           comp_in_Y : inout STD_LOGIC_VECTOR (7 downto 0);
           comp_out : out STD_LOGIC_VECTOR (7 downto 0));
end comparador;

architecture Behavioral of comparador is

begin

comparador: process (comp_in_X,comp_in_Y)
begin
    while comp_in_X /= comp_in_Y  loop
       if(comp_in_X > comp_in_Y) then
               comp_in_X <= comp_in_X - comp_in_Y ;
       elsif (comp_in_X < comp_in_Y) then
            comp_in_Y <= comp_in_Y - comp_in_X ;
   end if;
   end loop;
   comp_out <= comp_in_X; 

end process comparador;
end Behavioral;
