

================================================================
== Vivado HLS Report for 'Quantization_and_cod'
================================================================
* Date:           Thu Apr 16 21:27:07 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        gsm_new_2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    28.728|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_gsm_add_fu_197  |gsm_add  |    0|    0|    0|    0|   none  |
        |grp_gsm_add_fu_204  |gsm_add  |    0|    0|    0|    0|   none  |
        |grp_gsm_add_fu_212  |gsm_add  |    0|    0|    0|    0|   none  |
        |grp_gsm_add_fu_219  |gsm_add  |    0|    0|    0|    0|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      3|      -|     -|
|Expression       |        -|      -|      0|   687|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      0|   456|
|Memory           |        1|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   294|
|Register         |        -|      -|     88|     -|
+-----------------+---------+-------+-------+------+
|Total            |        1|      3|     88|  1437|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        2|      7|   ~0  |    17|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+---+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF| LUT |
    +--------------------+---------+---------+-------+---+-----+
    |grp_gsm_add_fu_197  |gsm_add  |        0|      0|  0|  114|
    |grp_gsm_add_fu_204  |gsm_add  |        0|      0|  0|  114|
    |grp_gsm_add_fu_212  |gsm_add  |        0|      0|  0|  114|
    |grp_gsm_add_fu_219  |gsm_add  |        0|      0|  0|  114|
    +--------------------+---------+---------+-------+---+-----+
    |Total               |         |        0|      0|  0|  456|
    +--------------------+---------+---------+-------+---+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |aqed_top_mul_mul_eOg_U19  |aqed_top_mul_mul_eOg  |  i0 * i1  |
    |aqed_top_mul_mul_eOg_U20  |aqed_top_mul_mul_eOg  |  i0 * i1  |
    |aqed_top_mul_mul_eOg_U21  |aqed_top_mul_mul_eOg  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |LARc_out_U  |Quantization_and_dEe  |        1|  0|   0|    16|    8|     1|          128|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|    16|    8|     1|          128|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |sum2_fu_277_p2          |     +    |      0|  0|  13|           2|           4|
    |sum3_fu_317_p2          |     +    |      0|  0|  13|           3|           4|
    |sum4_fu_287_p2          |     +    |      0|  0|  13|           2|           4|
    |sum5_fu_327_p2          |     +    |      0|  0|  13|           3|           4|
    |sum6_fu_297_p2          |     +    |      0|  0|  13|           3|           4|
    |sum8_fu_307_p2          |     +    |      0|  0|  13|           3|           4|
    |sum_fu_266_p2           |     +    |      0|  0|  13|           1|           4|
    |tmp_19_fu_508_p2        |     +    |      0|  0|  15|           6|           8|
    |tmp_27_fu_606_p2        |     +    |      0|  0|  15|           5|           8|
    |tmp_28_i1_fu_657_p2     |     +    |      0|  0|  30|          23|          23|
    |tmp_28_i2_fu_461_p2     |     +    |      0|  0|  30|          23|          23|
    |tmp_28_i6_fu_559_p2     |     +    |      0|  0|  30|          23|          23|
    |tmp_28_i_fu_361_p2      |     +    |      0|  0|  30|          23|          23|
    |tmp_34_fu_704_p2        |     +    |      0|  0|  15|           5|           8|
    |tmp_40_fu_776_p2        |     +    |      0|  0|  15|           4|           8|
    |tmp_48_fu_874_p2        |     +    |      0|  0|  15|           4|           8|
    |tmp_54_fu_947_p2        |     +    |      0|  0|  15|           3|           8|
    |tmp_60_fu_1020_p2       |     +    |      0|  0|  15|           3|           8|
    |tmp_s_fu_408_p2         |     +    |      0|  0|  15|           6|           8|
    |tmp_28_i4_fu_827_p2     |     -    |      0|  0|  30|          23|          23|
    |icmp1_fu_496_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp2_fu_594_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp3_fu_692_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp4_fu_764_p2         |   icmp   |      0|  0|   9|           4|           1|
    |icmp5_fu_862_p2         |   icmp   |      0|  0|   9|           4|           1|
    |icmp6_fu_935_p2         |   icmp   |      0|  0|  11|           5|           1|
    |icmp7_fu_1008_p2        |   icmp   |      0|  0|  11|           5|           1|
    |icmp_fu_396_p2          |   icmp   |      0|  0|   8|           2|           1|
    |tmp_15_fu_502_p2        |   icmp   |      0|  0|  11|           7|           7|
    |tmp_25_fu_600_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_32_fu_698_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_38_fu_770_p2        |   icmp   |      0|  0|  11|           7|           5|
    |tmp_46_fu_868_p2        |   icmp   |      0|  0|  11|           7|           5|
    |tmp_52_fu_941_p2        |   icmp   |      0|  0|  11|           7|           4|
    |tmp_58_fu_1014_p2       |   icmp   |      0|  0|  11|           7|           4|
    |tmp_9_fu_402_p2         |   icmp   |      0|  0|  11|           7|           7|
    |tmp_35_fu_718_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_3_fu_422_p2         |    or    |      0|  0|   8|           1|           1|
    |tmp_41_fu_790_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_49_fu_888_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_4_fu_522_p2         |    or    |      0|  0|   8|           1|           1|
    |tmp_55_fu_961_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_5_fu_620_p2         |    or    |      0|  0|   8|           1|           1|
    |tmp_61_fu_1034_p2       |    or    |      0|  0|   8|           1|           1|
    |tmp_11_fu_428_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_13_cast_fu_414_p3   |  select  |      0|  0|   6|           1|           6|
    |tmp_21_fu_528_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_22_cast_fu_514_p3   |  select  |      0|  0|   6|           1|           6|
    |tmp_28_fu_626_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_29_cast_fu_612_p3   |  select  |      0|  0|   5|           1|           5|
    |tmp_36_cast_fu_710_p3   |  select  |      0|  0|   5|           1|           5|
    |tmp_37_fu_724_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_42_cast_fu_782_p3   |  select  |      0|  0|   4|           1|           4|
    |tmp_43_fu_796_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_50_cast_fu_880_p3   |  select  |      0|  0|   4|           1|           4|
    |tmp_51_fu_894_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_56_cast_fu_953_p3   |  select  |      0|  0|   3|           1|           3|
    |tmp_57_fu_967_p3        |  select  |      0|  0|   8|           1|           8|
    |tmp_62_cast_fu_1026_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_63_fu_1040_p3       |  select  |      0|  0|   8|           1|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 687|         276|         367|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |LARc_out_address0     |  44|          9|    4|         36|
    |LARc_out_address1     |  44|          9|    4|         36|
    |LARc_out_d0           |  27|          5|    8|         40|
    |LARc_out_d1           |  27|          5|    8|         40|
    |ap_NS_fsm             |  44|          9|    1|          9|
    |grp_gsm_add_fu_197_a  |  27|          5|   16|         80|
    |grp_gsm_add_fu_197_b  |  27|          5|   13|         65|
    |grp_gsm_add_fu_212_a  |  27|          5|   16|         80|
    |grp_gsm_add_fu_212_b  |  27|          5|   13|         65|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 294|         57|   83|        451|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |LARc_out_addr_1_reg_1085  |  4|   0|    4|          0|
    |LARc_out_addr_2_reg_1090  |  4|   0|    4|          0|
    |LARc_out_addr_3_reg_1095  |  4|   0|    4|          0|
    |LARc_out_addr_4_reg_1112  |  4|   0|    4|          0|
    |LARc_out_addr_5_reg_1117  |  4|   0|    4|          0|
    |LARc_out_addr_6_reg_1133  |  4|   0|    4|          0|
    |LARc_out_addr_7_reg_1138  |  4|   0|    4|          0|
    |LARc_out_addr_reg_1080    |  4|   0|    4|          0|
    |LARc_out_load_2_reg_1100  |  8|   0|    8|          0|
    |LARc_out_load_3_reg_1106  |  8|   0|    8|          0|
    |LARc_out_load_4_reg_1122  |  8|   0|    8|          0|
    |LARc_out_load_5_reg_1127  |  8|   0|    8|          0|
    |ap_CS_fsm                 |  8|   0|    8|          0|
    |reg_253                   |  8|   0|    8|          0|
    |reg_257                   |  8|   0|    8|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 88|   0|   88|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_start    |  in |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_done     | out |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_idle     | out |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|ap_ready    | out |    1| ap_ctrl_hs | Quantization_and_cod | return value |
|LAR_offset  |  in |    4|   ap_none  |      LAR_offset      |    scalar    |
+------------+-----+-----+------------+----------------------+--------------+

