$date
	Mon Sep 22 11:27:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_muxGL $end
$var wire 1 ! Y $end
$var reg 8 " IN [7:0] $end
$var reg 3 # SEL [2:0] $end
$scope module uut $end
$var wire 8 $ in [7:0] $end
$var wire 1 % n0 $end
$var wire 1 & n1 $end
$var wire 1 ' n2 $end
$var wire 3 ( sel [2:0] $end
$var wire 1 ! y $end
$var wire 8 ) and_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
1'
1&
1%
b10101010 $
b0 #
b10101010 "
0!
$end
#1
1!
0%
b10 )
b1 #
b1 (
#2
0!
1%
0&
b0 )
b10 #
b10 (
#3
1!
0%
b1000 )
b11 #
b11 (
#4
0!
1%
1&
0'
b0 )
b100 #
b100 (
#5
1!
0%
b100000 )
b101 #
b101 (
#6
0!
1%
0&
b0 )
b110 #
b110 (
#7
1!
0%
b10000000 )
b111 #
b111 (
#8
