// Seed: 4229598743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign module_2.type_12 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
);
  always id_1 <= 1'b0 + id_0;
  wire id_3 = id_3;
  always_ff release id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic [7:0] id_4;
  not primCall (id_1, id_3);
  assign id_4[1] = 1;
  assign id_1 = 1;
endmodule
macromodule module_2 (
    output tri0  id_0,
    input  wire  id_1,
    output uwire id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output tri   id_6,
    input  wire  id_7,
    input  tri   id_8,
    input  tri0  id_9,
    input  wand  id_10,
    output tri0  id_11,
    input  tri1  id_12,
    input  wand  id_13,
    input  tri0  id_14,
    output wire  id_15,
    output tri1  id_16,
    input  tri0  id_17,
    output uwire id_18,
    output wire  id_19,
    input  uwire id_20
);
  id_22(
      .id_0(), .id_1(1), .id_2(1), .id_3(1), .id_4(1'd0), .id_5(1)
  );
  wire id_23;
  wire id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24
  );
endmodule
