{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651541516006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651541516016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 20:31:55 2022 " "Processing started: Mon May 02 20:31:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651541516016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651541516016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuit -c Circuit --analyze_file=\"U:/CPR E 281/Final Project/FSM/Circuit/proc.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuit -c Circuit --analyze_file=\"U:/CPR E 281/Final Project/FSM/Circuit/proc.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651541516016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651541516246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651541516246 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â proc.v(61) " "Verilog HDL syntax error at proc.v(61) near text: â. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" proc.v(61) " "Verilog HDL syntax error at proc.v(61) near text: \"â\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ proc.v(61) " "Verilog HDL syntax error at proc.v(61) near text: €. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "“ proc.v(61) " "Verilog HDL syntax error at proc.v(61) near text: “. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Gin proc.v(63) " "Verilog HDL Declaration error at proc.v(63): identifier \"Gin\" is already declared in the present scope" {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 63 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "G proc.v(63) " "Verilog HDL Declaration error at proc.v(63): identifier \"G\" is already declared in the present scope" {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 63 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" proc.v(63) " "Verilog HDL syntax error at proc.v(63) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Gout proc.v(64) " "Verilog HDL Declaration error at proc.v(64): identifier \"Gout\" is already declared in the present scope" {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 64 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "BusWires proc.v(64) " "Verilog HDL Port Declaration error at proc.v(64): cannot redeclare port \"BusWires\" because it is already fully declared" {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 64 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" proc.v(64) " "Verilog HDL syntax error at proc.v(64) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "proc proc.v(1) " "Ignored design unit \"proc\" at proc.v(1) due to previous errors" {  } { { "proc.v" "" { Text "U:/CPR E 281/Final Project/FSM/Circuit/proc.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1651541520778 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 11 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651541520793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 20:32:00 2022 " "Processing ended: Mon May 02 20:32:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651541520793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651541520793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651541520793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651541520793 ""}
